
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "diff_detect:core" "orig"
load port {clk} input -attr xrf 2513 -attr oid 1 -attr vt d -attr @path {/diff_detect/diff_detect:core/clk}
load port {en} input -attr xrf 2514 -attr oid 2 -attr vt d -attr @path {/diff_detect/diff_detect:core/en}
load port {arst_n} input -attr xrf 2515 -attr oid 3 -attr vt d -attr @path {/diff_detect/diff_detect:core/arst_n}
load portBus {vin:rsc:mgc_in_wire.d(29:0)} input 30 {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} -attr xrf 2516 -attr oid 4 -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} -attr xrf 2517 -attr oid 5 -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load symbol "not(8)" "INTERFACE" INV boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,4,1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,-1,1,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,8)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(7:0)} input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(7:0)} input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(3,1)" "INTERFACE" NAND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,30)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(29:0)} input 30 {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(29:0)} input 30 {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(30,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(29:0)} input 30 {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(29:0)} input 30 {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load net {mux.itm(9)} -attr vt d
load net {mux.itm(10)} -attr vt d
load net {mux.itm(11)} -attr vt d
load net {mux.itm(12)} -attr vt d
load net {mux.itm(13)} -attr vt d
load net {mux.itm(14)} -attr vt d
load net {mux.itm(15)} -attr vt d
load net {mux.itm(16)} -attr vt d
load net {mux.itm(17)} -attr vt d
load net {mux.itm(18)} -attr vt d
load net {mux.itm(19)} -attr vt d
load net {mux.itm(20)} -attr vt d
load net {mux.itm(21)} -attr vt d
load net {mux.itm(22)} -attr vt d
load net {mux.itm(23)} -attr vt d
load net {mux.itm(24)} -attr vt d
load net {mux.itm(25)} -attr vt d
load net {mux.itm(26)} -attr vt d
load net {mux.itm(27)} -attr vt d
load net {mux.itm(28)} -attr vt d
load net {mux.itm(29)} -attr vt d
load netBundle {mux.itm} 30 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} {mux.itm(9)} {mux.itm(10)} {mux.itm(11)} {mux.itm(12)} {mux.itm(13)} {mux.itm(14)} {mux.itm(15)} {mux.itm(16)} {mux.itm(17)} {mux.itm(18)} {mux.itm(19)} {mux.itm(20)} {mux.itm(21)} {mux.itm(22)} {mux.itm(23)} {mux.itm(24)} {mux.itm(25)} {mux.itm(26)} {mux.itm(27)} {mux.itm(28)} {mux.itm(29)} -attr xrf 2518 -attr oid 6 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {abs:else:not.itm(0)} -attr vt d
load net {abs:else:not.itm(1)} -attr vt d
load net {abs:else:not.itm(2)} -attr vt d
load net {abs:else:not.itm(3)} -attr vt d
load net {abs:else:not.itm(4)} -attr vt d
load net {abs:else:not.itm(5)} -attr vt d
load net {abs:else:not.itm(6)} -attr vt d
load net {abs:else:not.itm(7)} -attr vt d
load netBundle {abs:else:not.itm} 8 {abs:else:not.itm(0)} {abs:else:not.itm(1)} {abs:else:not.itm(2)} {abs:else:not.itm(3)} {abs:else:not.itm(4)} {abs:else:not.itm(5)} {abs:else:not.itm(6)} {abs:else:not.itm(7)} -attr xrf 2519 -attr oid 7 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(7)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#4.itm} 8 {slc(vin:rsc:mgc_in_wire.d)#4.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(7)} -attr xrf 2520 -attr oid 8 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {abs#1:and.itm(0)} -attr vt d
load net {abs#1:and.itm(1)} -attr vt d
load net {abs#1:and.itm(2)} -attr vt d
load net {abs#1:and.itm(3)} -attr vt d
load net {abs#1:and.itm(4)} -attr vt d
load net {abs#1:and.itm(5)} -attr vt d
load net {abs#1:and.itm(6)} -attr vt d
load net {abs#1:and.itm(7)} -attr vt d
load netBundle {abs#1:and.itm} 8 {abs#1:and.itm(0)} {abs#1:and.itm(1)} {abs#1:and.itm(2)} {abs#1:and.itm(3)} {abs#1:and.itm(4)} {abs#1:and.itm(5)} {abs#1:and.itm(6)} {abs#1:and.itm(7)} -attr xrf 2521 -attr oid 9 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(7)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#2.itm} 8 {slc(vin:rsc:mgc_in_wire.d)#2.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(7)} -attr xrf 2522 -attr oid 10 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {abs#1:exs.itm(0)} -attr vt d
load net {abs#1:exs.itm(1)} -attr vt d
load net {abs#1:exs.itm(2)} -attr vt d
load net {abs#1:exs.itm(3)} -attr vt d
load net {abs#1:exs.itm(4)} -attr vt d
load net {abs#1:exs.itm(5)} -attr vt d
load net {abs#1:exs.itm(6)} -attr vt d
load net {abs#1:exs.itm(7)} -attr vt d
load netBundle {abs#1:exs.itm} 8 {abs#1:exs.itm(0)} {abs#1:exs.itm(1)} {abs#1:exs.itm(2)} {abs#1:exs.itm(3)} {abs#1:exs.itm(4)} {abs#1:exs.itm(5)} {abs#1:exs.itm(6)} {abs#1:exs.itm(7)} -attr xrf 2523 -attr oid 11 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load net {conc.itm(5)} -attr vt d
load net {conc.itm(6)} -attr vt d
load net {conc.itm(7)} -attr vt d
load net {conc.itm(8)} -attr vt d
load net {conc.itm(9)} -attr vt d
load net {conc.itm(10)} -attr vt d
load netBundle {conc.itm} 11 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} {conc.itm(5)} {conc.itm(6)} {conc.itm(7)} {conc.itm(8)} {conc.itm(9)} {conc.itm(10)} -attr xrf 2524 -attr oid 12 -attr vt d -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#1:if:not#1.itm(0)} -attr vt d
load net {abs#1:if:not#1.itm(1)} -attr vt d
load net {abs#1:if:not#1.itm(2)} -attr vt d
load net {abs#1:if:not#1.itm(3)} -attr vt d
load net {abs#1:if:not#1.itm(4)} -attr vt d
load net {abs#1:if:not#1.itm(5)} -attr vt d
load net {abs#1:if:not#1.itm(6)} -attr vt d
load net {abs#1:if:not#1.itm(7)} -attr vt d
load net {abs#1:if:not#1.itm(8)} -attr vt d
load net {abs#1:if:not#1.itm(9)} -attr vt d
load netBundle {abs#1:if:not#1.itm} 10 {abs#1:if:not#1.itm(0)} {abs#1:if:not#1.itm(1)} {abs#1:if:not#1.itm(2)} {abs#1:if:not#1.itm(3)} {abs#1:if:not#1.itm(4)} {abs#1:if:not#1.itm(5)} {abs#1:if:not#1.itm(6)} {abs#1:if:not#1.itm(7)} {abs#1:if:not#1.itm(8)} {abs#1:if:not#1.itm(9)} -attr xrf 2525 -attr oid 13 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#3.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#3.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(9)} -attr xrf 2526 -attr oid 14 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {abs#2:and.itm(0)} -attr vt d
load net {abs#2:and.itm(1)} -attr vt d
load net {abs#2:and.itm(2)} -attr vt d
load net {abs#2:and.itm(3)} -attr vt d
load net {abs#2:and.itm(4)} -attr vt d
load net {abs#2:and.itm(5)} -attr vt d
load net {abs#2:and.itm(6)} -attr vt d
load net {abs#2:and.itm(7)} -attr vt d
load netBundle {abs#2:and.itm} 8 {abs#2:and.itm(0)} {abs#2:and.itm(1)} {abs#2:and.itm(2)} {abs#2:and.itm(3)} {abs#2:and.itm(4)} {abs#2:and.itm(5)} {abs#2:and.itm(6)} {abs#2:and.itm(7)} -attr xrf 2527 -attr oid 15 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {slc(vin:rsc:mgc_in_wire.d).itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(7)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d).itm} 8 {slc(vin:rsc:mgc_in_wire.d).itm(0)} {slc(vin:rsc:mgc_in_wire.d).itm(1)} {slc(vin:rsc:mgc_in_wire.d).itm(2)} {slc(vin:rsc:mgc_in_wire.d).itm(3)} {slc(vin:rsc:mgc_in_wire.d).itm(4)} {slc(vin:rsc:mgc_in_wire.d).itm(5)} {slc(vin:rsc:mgc_in_wire.d).itm(6)} {slc(vin:rsc:mgc_in_wire.d).itm(7)} -attr xrf 2528 -attr oid 16 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {abs#2:exs.itm(0)} -attr vt d
load net {abs#2:exs.itm(1)} -attr vt d
load net {abs#2:exs.itm(2)} -attr vt d
load net {abs#2:exs.itm(3)} -attr vt d
load net {abs#2:exs.itm(4)} -attr vt d
load net {abs#2:exs.itm(5)} -attr vt d
load net {abs#2:exs.itm(6)} -attr vt d
load net {abs#2:exs.itm(7)} -attr vt d
load netBundle {abs#2:exs.itm} 8 {abs#2:exs.itm(0)} {abs#2:exs.itm(1)} {abs#2:exs.itm(2)} {abs#2:exs.itm(3)} {abs#2:exs.itm(4)} {abs#2:exs.itm(5)} {abs#2:exs.itm(6)} {abs#2:exs.itm(7)} -attr xrf 2529 -attr oid 17 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {conc#5.itm(0)} -attr vt d
load net {conc#5.itm(1)} -attr vt d
load net {conc#5.itm(2)} -attr vt d
load net {conc#5.itm(3)} -attr vt d
load net {conc#5.itm(4)} -attr vt d
load net {conc#5.itm(5)} -attr vt d
load net {conc#5.itm(6)} -attr vt d
load net {conc#5.itm(7)} -attr vt d
load net {conc#5.itm(8)} -attr vt d
load net {conc#5.itm(9)} -attr vt d
load net {conc#5.itm(10)} -attr vt d
load netBundle {conc#5.itm} 11 {conc#5.itm(0)} {conc#5.itm(1)} {conc#5.itm(2)} {conc#5.itm(3)} {conc#5.itm(4)} {conc#5.itm(5)} {conc#5.itm(6)} {conc#5.itm(7)} {conc#5.itm(8)} {conc#5.itm(9)} {conc#5.itm(10)} -attr xrf 2530 -attr oid 18 -attr vt d -attr @path {/diff_detect/diff_detect:core/conc#5.itm}
load net {abs#2:if:not#1.itm(0)} -attr vt d
load net {abs#2:if:not#1.itm(1)} -attr vt d
load net {abs#2:if:not#1.itm(2)} -attr vt d
load net {abs#2:if:not#1.itm(3)} -attr vt d
load net {abs#2:if:not#1.itm(4)} -attr vt d
load net {abs#2:if:not#1.itm(5)} -attr vt d
load net {abs#2:if:not#1.itm(6)} -attr vt d
load net {abs#2:if:not#1.itm(7)} -attr vt d
load net {abs#2:if:not#1.itm(8)} -attr vt d
load net {abs#2:if:not#1.itm(9)} -attr vt d
load netBundle {abs#2:if:not#1.itm} 10 {abs#2:if:not#1.itm(0)} {abs#2:if:not#1.itm(1)} {abs#2:if:not#1.itm(2)} {abs#2:if:not#1.itm(3)} {abs#2:if:not#1.itm(4)} {abs#2:if:not#1.itm(5)} {abs#2:if:not#1.itm(6)} {abs#2:if:not#1.itm(7)} {abs#2:if:not#1.itm(8)} {abs#2:if:not#1.itm(9)} -attr xrf 2531 -attr oid 19 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#1.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#1.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(9)} -attr xrf 2532 -attr oid 20 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {clk} -attr xrf 2533 -attr oid 21
load net {clk} -port {clk} -attr xrf 2534 -attr oid 22
load net {en} -attr xrf 2535 -attr oid 23
load net {en} -port {en} -attr xrf 2536 -attr oid 24
load net {arst_n} -attr xrf 2537 -attr oid 25
load net {arst_n} -port {arst_n} -attr xrf 2538 -attr oid 26
load net {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 30 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} -attr xrf 2539 -attr oid 27 -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(0)} -port {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -port {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -port {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -port {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -port {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -port {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -port {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -port {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -port {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -port {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -port {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -port {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -port {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -port {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -port {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -port {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -port {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -port {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -port {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -port {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -port {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -port {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -port {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -port {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -port {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -port {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -port {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -port {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -port {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -port {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 30 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} -attr xrf 2540 -attr oid 28 -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d} 30 {vout:rsc:mgc_out_stdreg.d(0)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(29)} -attr xrf 2541 -attr oid 29 -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -port {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -port {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -port {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -port {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -port {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -port {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -port {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -port {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -port {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -port {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -port {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -port {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -port {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -port {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -port {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -port {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -port {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -port {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -port {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -port {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -port {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -port {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -port {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -port {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -port {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -port {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -port {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -port {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -port {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -port {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load inst "abs:else:not" "not(8)" "INTERFACE" -attr xrf 2542 -attr oid 30 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(8)"
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "abs:else:not" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "abs:else:not" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "abs:else:not" {A(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "abs:else:not" {A(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "abs:else:not" {A(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "abs:else:not" {A(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "abs:else:not" {A(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "abs:else:not" {A(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {abs:else:not.itm(0)} -pin  "abs:else:not" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(1)} -pin  "abs:else:not" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(2)} -pin  "abs:else:not" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(3)} -pin  "abs:else:not" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(4)} -pin  "abs:else:not" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(5)} -pin  "abs:else:not" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(6)} -pin  "abs:else:not" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(7)} -pin  "abs:else:not" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load inst "ACC1:if:acc" "add(8,0,4,1,9)" "INTERFACE" -attr xrf 2543 -attr oid 31 -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc} -attr area 9.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,4,1,9)"
load net {abs:else:not.itm(0)} -pin  "ACC1:if:acc" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(1)} -pin  "ACC1:if:acc" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(2)} -pin  "ACC1:if:acc" {A(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(3)} -pin  "ACC1:if:acc" {A(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(4)} -pin  "ACC1:if:acc" {A(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(5)} -pin  "ACC1:if:acc" {A(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(6)} -pin  "ACC1:if:acc" {A(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {abs:else:not.itm(7)} -pin  "ACC1:if:acc" {A(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:else:not.itm}
load net {PWR} -pin  "ACC1:if:acc" {B(0)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {PWR} -pin  "ACC1:if:acc" {B(1)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {GND} -pin  "ACC1:if:acc" {B(2)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {PWR} -pin  "ACC1:if:acc" {B(3)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {ACC1:if:acc.itm(0)} -pin  "ACC1:if:acc" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(1)} -pin  "ACC1:if:acc" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(2)} -pin  "ACC1:if:acc" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(3)} -pin  "ACC1:if:acc" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(4)} -pin  "ACC1:if:acc" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(5)} -pin  "ACC1:if:acc" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(6)} -pin  "ACC1:if:acc" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(7)} -pin  "ACC1:if:acc" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(8)} -pin  "ACC1:if:acc" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load inst "abs#1:if:not#1" "not(10)" "INTERFACE" -attr xrf 2544 -attr oid 32 -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {vin:rsc:mgc_in_wire.d(10)} -pin  "abs#1:if:not#1" {A(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(11)} -pin  "abs#1:if:not#1" {A(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(12)} -pin  "abs#1:if:not#1" {A(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(13)} -pin  "abs#1:if:not#1" {A(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(14)} -pin  "abs#1:if:not#1" {A(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(15)} -pin  "abs#1:if:not#1" {A(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(16)} -pin  "abs#1:if:not#1" {A(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(17)} -pin  "abs#1:if:not#1" {A(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(18)} -pin  "abs#1:if:not#1" {A(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(19)} -pin  "abs#1:if:not#1" {A(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {abs#1:if:not#1.itm(0)} -pin  "abs#1:if:not#1" {Z(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(1)} -pin  "abs#1:if:not#1" {Z(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(2)} -pin  "abs#1:if:not#1" {Z(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(3)} -pin  "abs#1:if:not#1" {Z(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(4)} -pin  "abs#1:if:not#1" {Z(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(5)} -pin  "abs#1:if:not#1" {Z(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(6)} -pin  "abs#1:if:not#1" {Z(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(7)} -pin  "abs#1:if:not#1" {Z(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(8)} -pin  "abs#1:if:not#1" {Z(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(9)} -pin  "abs#1:if:not#1" {Z(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load inst "abs#1:acc" "add(11,-1,1,0,11)" "INTERFACE" -attr xrf 2545 -attr oid 33 -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc} -attr area 12.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,2,1,11)"
load net {abs#1:if:not#1.itm(0)} -pin  "abs#1:acc" {A(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#1:if:not#1.itm(1)} -pin  "abs#1:acc" {A(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#1:if:not#1.itm(2)} -pin  "abs#1:acc" {A(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#1:if:not#1.itm(3)} -pin  "abs#1:acc" {A(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#1:if:not#1.itm(4)} -pin  "abs#1:acc" {A(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#1:if:not#1.itm(5)} -pin  "abs#1:acc" {A(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#1:if:not#1.itm(6)} -pin  "abs#1:acc" {A(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#1:if:not#1.itm(7)} -pin  "abs#1:acc" {A(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#1:if:not#1.itm(8)} -pin  "abs#1:acc" {A(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#1:if:not#1.itm(9)} -pin  "abs#1:acc" {A(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {PWR} -pin  "abs#1:acc" {A(10)} -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {PWR} -pin  "abs#1:acc" {B(0)} -attr @path {/diff_detect/diff_detect:core/C1_1#1}
load net {abs#1:acc.itm(0)} -pin  "abs#1:acc" {Z(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(1)} -pin  "abs#1:acc" {Z(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(2)} -pin  "abs#1:acc" {Z(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(3)} -pin  "abs#1:acc" {Z(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(4)} -pin  "abs#1:acc" {Z(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(5)} -pin  "abs#1:acc" {Z(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(6)} -pin  "abs#1:acc" {Z(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(7)} -pin  "abs#1:acc" {Z(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(8)} -pin  "abs#1:acc" {Z(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(9)} -pin  "abs#1:acc" {Z(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:acc" {Z(10)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load inst "abs#1:and" "and(2,8)" "INTERFACE" -attr xrf 2546 -attr oid 34 -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and} -attr area 5.838659 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(8,2)"
load net {vin:rsc:mgc_in_wire.d(12)} -pin  "abs#1:and" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(13)} -pin  "abs#1:and" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(14)} -pin  "abs#1:and" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(15)} -pin  "abs#1:and" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(16)} -pin  "abs#1:and" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(17)} -pin  "abs#1:and" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(18)} -pin  "abs#1:and" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(19)} -pin  "abs#1:and" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:and.itm(0)} -pin  "abs#1:and" {Z(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(1)} -pin  "abs#1:and" {Z(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(2)} -pin  "abs#1:and" {Z(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(3)} -pin  "abs#1:and" {Z(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(4)} -pin  "abs#1:and" {Z(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(5)} -pin  "abs#1:and" {Z(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(6)} -pin  "abs#1:and" {Z(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(7)} -pin  "abs#1:and" {Z(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load inst "ACC1:if:acc#1" "add(8,0,4,1,9)" "INTERFACE" -attr xrf 2547 -attr oid 35 -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1} -attr area 9.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,4,1,9)"
load net {abs#1:and.itm(0)} -pin  "ACC1:if:acc#1" {A(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(1)} -pin  "ACC1:if:acc#1" {A(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(2)} -pin  "ACC1:if:acc#1" {A(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(3)} -pin  "ACC1:if:acc#1" {A(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(4)} -pin  "ACC1:if:acc#1" {A(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(5)} -pin  "ACC1:if:acc#1" {A(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(6)} -pin  "ACC1:if:acc#1" {A(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(7)} -pin  "ACC1:if:acc#1" {A(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {PWR} -pin  "ACC1:if:acc#1" {B(0)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {PWR} -pin  "ACC1:if:acc#1" {B(1)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {GND} -pin  "ACC1:if:acc#1" {B(2)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {PWR} -pin  "ACC1:if:acc#1" {B(3)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {ACC1:if:acc#1.itm(0)} -pin  "ACC1:if:acc#1" {Z(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(1)} -pin  "ACC1:if:acc#1" {Z(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(2)} -pin  "ACC1:if:acc#1" {Z(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(3)} -pin  "ACC1:if:acc#1" {Z(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(4)} -pin  "ACC1:if:acc#1" {Z(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(5)} -pin  "ACC1:if:acc#1" {Z(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(6)} -pin  "ACC1:if:acc#1" {Z(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(7)} -pin  "ACC1:if:acc#1" {Z(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(8)} -pin  "ACC1:if:acc#1" {Z(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load inst "abs#2:if:not#1" "not(10)" "INTERFACE" -attr xrf 2548 -attr oid 36 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {vin:rsc:mgc_in_wire.d(0)} -pin  "abs#2:if:not#1" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(1)} -pin  "abs#2:if:not#1" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(2)} -pin  "abs#2:if:not#1" {A(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(3)} -pin  "abs#2:if:not#1" {A(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(4)} -pin  "abs#2:if:not#1" {A(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(5)} -pin  "abs#2:if:not#1" {A(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(6)} -pin  "abs#2:if:not#1" {A(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(7)} -pin  "abs#2:if:not#1" {A(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(8)} -pin  "abs#2:if:not#1" {A(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(9)} -pin  "abs#2:if:not#1" {A(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {abs#2:if:not#1.itm(0)} -pin  "abs#2:if:not#1" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(1)} -pin  "abs#2:if:not#1" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(2)} -pin  "abs#2:if:not#1" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(3)} -pin  "abs#2:if:not#1" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(4)} -pin  "abs#2:if:not#1" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(5)} -pin  "abs#2:if:not#1" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(6)} -pin  "abs#2:if:not#1" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(7)} -pin  "abs#2:if:not#1" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(8)} -pin  "abs#2:if:not#1" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(9)} -pin  "abs#2:if:not#1" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load inst "abs#2:acc" "add(11,-1,1,0,11)" "INTERFACE" -attr xrf 2549 -attr oid 37 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc} -attr area 12.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,2,1,11)"
load net {abs#2:if:not#1.itm(0)} -pin  "abs#2:acc" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc#5.itm}
load net {abs#2:if:not#1.itm(1)} -pin  "abs#2:acc" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc#5.itm}
load net {abs#2:if:not#1.itm(2)} -pin  "abs#2:acc" {A(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc#5.itm}
load net {abs#2:if:not#1.itm(3)} -pin  "abs#2:acc" {A(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc#5.itm}
load net {abs#2:if:not#1.itm(4)} -pin  "abs#2:acc" {A(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc#5.itm}
load net {abs#2:if:not#1.itm(5)} -pin  "abs#2:acc" {A(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc#5.itm}
load net {abs#2:if:not#1.itm(6)} -pin  "abs#2:acc" {A(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc#5.itm}
load net {abs#2:if:not#1.itm(7)} -pin  "abs#2:acc" {A(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc#5.itm}
load net {abs#2:if:not#1.itm(8)} -pin  "abs#2:acc" {A(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc#5.itm}
load net {abs#2:if:not#1.itm(9)} -pin  "abs#2:acc" {A(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc#5.itm}
load net {PWR} -pin  "abs#2:acc" {A(10)} -attr @path {/diff_detect/diff_detect:core/conc#5.itm}
load net {PWR} -pin  "abs#2:acc" {B(0)} -attr @path {/diff_detect/diff_detect:core/C1_1#1}
load net {abs#2:acc.itm(0)} -pin  "abs#2:acc" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(1)} -pin  "abs#2:acc" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(2)} -pin  "abs#2:acc" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(3)} -pin  "abs#2:acc" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(4)} -pin  "abs#2:acc" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(5)} -pin  "abs#2:acc" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(6)} -pin  "abs#2:acc" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(7)} -pin  "abs#2:acc" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(8)} -pin  "abs#2:acc" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(9)} -pin  "abs#2:acc" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:acc" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load inst "abs#2:and" "and(2,8)" "INTERFACE" -attr xrf 2550 -attr oid 38 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and} -attr area 5.838659 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(8,2)"
load net {vin:rsc:mgc_in_wire.d(2)} -pin  "abs#2:and" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(3)} -pin  "abs#2:and" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(4)} -pin  "abs#2:and" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(5)} -pin  "abs#2:and" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(6)} -pin  "abs#2:and" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(7)} -pin  "abs#2:and" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(8)} -pin  "abs#2:and" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(9)} -pin  "abs#2:and" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:and.itm(0)} -pin  "abs#2:and" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(1)} -pin  "abs#2:and" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(2)} -pin  "abs#2:and" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(3)} -pin  "abs#2:and" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(4)} -pin  "abs#2:and" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(5)} -pin  "abs#2:and" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(6)} -pin  "abs#2:and" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(7)} -pin  "abs#2:and" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load inst "ACC1:if:acc#2" "add(8,0,4,1,9)" "INTERFACE" -attr xrf 2551 -attr oid 39 -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2} -attr area 9.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,4,1,9)"
load net {abs#2:and.itm(0)} -pin  "ACC1:if:acc#2" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(1)} -pin  "ACC1:if:acc#2" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(2)} -pin  "ACC1:if:acc#2" {A(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(3)} -pin  "ACC1:if:acc#2" {A(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(4)} -pin  "ACC1:if:acc#2" {A(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(5)} -pin  "ACC1:if:acc#2" {A(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(6)} -pin  "ACC1:if:acc#2" {A(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(7)} -pin  "ACC1:if:acc#2" {A(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {PWR} -pin  "ACC1:if:acc#2" {B(0)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {PWR} -pin  "ACC1:if:acc#2" {B(1)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {GND} -pin  "ACC1:if:acc#2" {B(2)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {PWR} -pin  "ACC1:if:acc#2" {B(3)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {ACC1:if:acc#2.itm(0)} -pin  "ACC1:if:acc#2" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(1)} -pin  "ACC1:if:acc#2" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(2)} -pin  "ACC1:if:acc#2" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(3)} -pin  "ACC1:if:acc#2" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(4)} -pin  "ACC1:if:acc#2" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(5)} -pin  "ACC1:if:acc#2" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(6)} -pin  "ACC1:if:acc#2" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(7)} -pin  "ACC1:if:acc#2" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(8)} -pin  "ACC1:if:acc#2" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load inst "nand" "nand(3,1)" "INTERFACE" -attr vt c -attr @path {/diff_detect/diff_detect:core/nand} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,3)"
load net {ACC1:if:acc.itm(8)} -pin  "nand" {A0(0)} -attr @path {/diff_detect/diff_detect:core/ACC1:slc#1.itm}
load net {ACC1:if:acc#1.itm(8)} -pin  "nand" {A1(0)} -attr vt c -attr @path {/diff_detect/diff_detect:core/ACC1:aif:slc.itm}
load net {ACC1:if:acc#2.itm(8)} -pin  "nand" {A2(0)} -attr @path {/diff_detect/diff_detect:core/ACC1:aif#1:slc.itm}
load net {nand.itm} -pin  "nand" {Z(0)} -attr vt c -attr @path {/diff_detect/diff_detect:core/nand.itm}
load inst "mux" "mux(2,30)" "INTERFACE" -attr xrf 2552 -attr oid 40 -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {vin:rsc:mgc_in_wire.d(0)} -pin  "mux" {A0(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(1)} -pin  "mux" {A0(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(2)} -pin  "mux" {A0(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(3)} -pin  "mux" {A0(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(4)} -pin  "mux" {A0(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(5)} -pin  "mux" {A0(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(6)} -pin  "mux" {A0(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(7)} -pin  "mux" {A0(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(8)} -pin  "mux" {A0(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(9)} -pin  "mux" {A0(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(10)} -pin  "mux" {A0(10)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(11)} -pin  "mux" {A0(11)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(12)} -pin  "mux" {A0(12)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(13)} -pin  "mux" {A0(13)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(14)} -pin  "mux" {A0(14)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(15)} -pin  "mux" {A0(15)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(16)} -pin  "mux" {A0(16)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(17)} -pin  "mux" {A0(17)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(18)} -pin  "mux" {A0(18)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(19)} -pin  "mux" {A0(19)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(20)} -pin  "mux" {A0(20)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(21)} -pin  "mux" {A0(21)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "mux" {A0(22)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "mux" {A0(23)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "mux" {A0(24)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "mux" {A0(25)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "mux" {A0(26)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "mux" {A0(27)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "mux" {A0(28)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "mux" {A0(29)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/vin:rsc:mgc_in_wire.d}
load net {GND} -pin  "mux" {A1(0)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(1)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(2)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(3)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(4)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(5)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(6)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(7)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(8)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(9)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(10)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(11)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(12)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(13)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(14)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(15)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(16)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(17)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(18)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux" {A1(19)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux" {A1(20)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux" {A1(21)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux" {A1(22)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux" {A1(23)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux" {A1(24)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux" {A1(25)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux" {A1(26)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux" {A1(27)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux" {A1(28)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux" {A1(29)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {nand.itm} -pin  "mux" {S(0)} -attr vt c -attr @path {/diff_detect/diff_detect:core/nand.itm}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "mux" {Z(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(10)} -pin  "mux" {Z(10)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(11)} -pin  "mux" {Z(11)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(12)} -pin  "mux" {Z(12)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(13)} -pin  "mux" {Z(13)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(14)} -pin  "mux" {Z(14)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(15)} -pin  "mux" {Z(15)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(16)} -pin  "mux" {Z(16)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(17)} -pin  "mux" {Z(17)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(18)} -pin  "mux" {Z(18)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(19)} -pin  "mux" {Z(19)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(20)} -pin  "mux" {Z(20)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(21)} -pin  "mux" {Z(21)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(22)} -pin  "mux" {Z(22)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(23)} -pin  "mux" {Z(23)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(24)} -pin  "mux" {Z(24)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(25)} -pin  "mux" {Z(25)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(26)} -pin  "mux" {Z(26)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(27)} -pin  "mux" {Z(27)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(28)} -pin  "mux" {Z(28)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(29)} -pin  "mux" {Z(29)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load inst "reg(vout:rsc:mgc_out_stdreg.d)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 2553 -attr oid 41 -attr vt dc -attr @path {/diff_detect/diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)}
load net {mux.itm(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(10)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(11)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(12)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(13)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(14)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(15)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(16)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(17)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(18)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(19)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(20)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(21)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(22)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(23)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(24)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(25)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(26)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(27)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(28)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(29)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(3)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(4)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(5)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(6)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(7)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(8)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(9)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(10)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(11)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(12)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(13)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(14)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(15)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(16)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(17)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(18)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(19)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(20)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(21)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(22)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(23)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(24)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(25)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(26)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(27)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(28)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(29)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {clk} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 2554 -attr oid 42 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(20)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(21)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(22)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(23)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(24)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(25)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(26)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(27)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(28)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(29)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
### END MODULE 

module new "diff_detect" "orig"
load portBus {vin:rsc.z(29:0)} input 30 {vin:rsc.z(29)} {vin:rsc.z(28)} {vin:rsc.z(27)} {vin:rsc.z(26)} {vin:rsc.z(25)} {vin:rsc.z(24)} {vin:rsc.z(23)} {vin:rsc.z(22)} {vin:rsc.z(21)} {vin:rsc.z(20)} {vin:rsc.z(19)} {vin:rsc.z(18)} {vin:rsc.z(17)} {vin:rsc.z(16)} {vin:rsc.z(15)} {vin:rsc.z(14)} {vin:rsc.z(13)} {vin:rsc.z(12)} {vin:rsc.z(11)} {vin:rsc.z(10)} {vin:rsc.z(9)} {vin:rsc.z(8)} {vin:rsc.z(7)} {vin:rsc.z(6)} {vin:rsc.z(5)} {vin:rsc.z(4)} {vin:rsc.z(3)} {vin:rsc.z(2)} {vin:rsc.z(1)} {vin:rsc.z(0)} -attr xrf 2555 -attr oid 43 -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load portBus {vout:rsc.z(29:0)} output 30 {vout:rsc.z(29)} {vout:rsc.z(28)} {vout:rsc.z(27)} {vout:rsc.z(26)} {vout:rsc.z(25)} {vout:rsc.z(24)} {vout:rsc.z(23)} {vout:rsc.z(22)} {vout:rsc.z(21)} {vout:rsc.z(20)} {vout:rsc.z(19)} {vout:rsc.z(18)} {vout:rsc.z(17)} {vout:rsc.z(16)} {vout:rsc.z(15)} {vout:rsc.z(14)} {vout:rsc.z(13)} {vout:rsc.z(12)} {vout:rsc.z(11)} {vout:rsc.z(10)} {vout:rsc.z(9)} {vout:rsc.z(8)} {vout:rsc.z(7)} {vout:rsc.z(6)} {vout:rsc.z(5)} {vout:rsc.z(4)} {vout:rsc.z(3)} {vout:rsc.z(2)} {vout:rsc.z(1)} {vout:rsc.z(0)} -attr xrf 2556 -attr oid 44 -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load port {clk} input -attr xrf 2557 -attr oid 45 -attr vt d -attr @path {/diff_detect/clk}
load port {en} input -attr xrf 2558 -attr oid 46 -attr vt d -attr @path {/diff_detect/en}
load port {arst_n} input -attr xrf 2559 -attr oid 47 -attr vt d -attr @path {/diff_detect/arst_n}
load symbol "mgc_ioport.mgc_in_wire(1,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} output 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} input 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} input 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} output 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "diff_detect:core" "orig" GEN \
     port {clk#1} input \
     port {en#1} input \
     port {arst_n#1} input \
     portBus {vin:rsc:mgc_in_wire.d(29:0)} input 30 {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} \
     portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} \

load net {vin:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(29)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d#1} 30 {vin:rsc:mgc_in_wire.d#1(0)} {vin:rsc:mgc_in_wire.d#1(1)} {vin:rsc:mgc_in_wire.d#1(2)} {vin:rsc:mgc_in_wire.d#1(3)} {vin:rsc:mgc_in_wire.d#1(4)} {vin:rsc:mgc_in_wire.d#1(5)} {vin:rsc:mgc_in_wire.d#1(6)} {vin:rsc:mgc_in_wire.d#1(7)} {vin:rsc:mgc_in_wire.d#1(8)} {vin:rsc:mgc_in_wire.d#1(9)} {vin:rsc:mgc_in_wire.d#1(10)} {vin:rsc:mgc_in_wire.d#1(11)} {vin:rsc:mgc_in_wire.d#1(12)} {vin:rsc:mgc_in_wire.d#1(13)} {vin:rsc:mgc_in_wire.d#1(14)} {vin:rsc:mgc_in_wire.d#1(15)} {vin:rsc:mgc_in_wire.d#1(16)} {vin:rsc:mgc_in_wire.d#1(17)} {vin:rsc:mgc_in_wire.d#1(18)} {vin:rsc:mgc_in_wire.d#1(19)} {vin:rsc:mgc_in_wire.d#1(20)} {vin:rsc:mgc_in_wire.d#1(21)} {vin:rsc:mgc_in_wire.d#1(22)} {vin:rsc:mgc_in_wire.d#1(23)} {vin:rsc:mgc_in_wire.d#1(24)} {vin:rsc:mgc_in_wire.d#1(25)} {vin:rsc:mgc_in_wire.d#1(26)} {vin:rsc:mgc_in_wire.d#1(27)} {vin:rsc:mgc_in_wire.d#1(28)} {vin:rsc:mgc_in_wire.d#1(29)} -attr xrf 2560 -attr oid 48 -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d#1} 30 {vout:rsc:mgc_out_stdreg.d#1(0)} {vout:rsc:mgc_out_stdreg.d#1(1)} {vout:rsc:mgc_out_stdreg.d#1(2)} {vout:rsc:mgc_out_stdreg.d#1(3)} {vout:rsc:mgc_out_stdreg.d#1(4)} {vout:rsc:mgc_out_stdreg.d#1(5)} {vout:rsc:mgc_out_stdreg.d#1(6)} {vout:rsc:mgc_out_stdreg.d#1(7)} {vout:rsc:mgc_out_stdreg.d#1(8)} {vout:rsc:mgc_out_stdreg.d#1(9)} {vout:rsc:mgc_out_stdreg.d#1(10)} {vout:rsc:mgc_out_stdreg.d#1(11)} {vout:rsc:mgc_out_stdreg.d#1(12)} {vout:rsc:mgc_out_stdreg.d#1(13)} {vout:rsc:mgc_out_stdreg.d#1(14)} {vout:rsc:mgc_out_stdreg.d#1(15)} {vout:rsc:mgc_out_stdreg.d#1(16)} {vout:rsc:mgc_out_stdreg.d#1(17)} {vout:rsc:mgc_out_stdreg.d#1(18)} {vout:rsc:mgc_out_stdreg.d#1(19)} {vout:rsc:mgc_out_stdreg.d#1(20)} {vout:rsc:mgc_out_stdreg.d#1(21)} {vout:rsc:mgc_out_stdreg.d#1(22)} {vout:rsc:mgc_out_stdreg.d#1(23)} {vout:rsc:mgc_out_stdreg.d#1(24)} {vout:rsc:mgc_out_stdreg.d#1(25)} {vout:rsc:mgc_out_stdreg.d#1(26)} {vout:rsc:mgc_out_stdreg.d#1(27)} {vout:rsc:mgc_out_stdreg.d#1(28)} {vout:rsc:mgc_out_stdreg.d#1(29)} -attr xrf 2561 -attr oid 49 -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -attr vt d
load netBundle {vin:rsc.z} 30 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} -attr xrf 2562 -attr oid 50 -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(0)} -port {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -port {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -port {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -port {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -port {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -port {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -port {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -port {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -port {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -port {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -port {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -port {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -port {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -port {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -port {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -port {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -port {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -port {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -port {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -port {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -port {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -port {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -port {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -port {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -port {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -port {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -port {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -port {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -port {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -port {vin:rsc.z(29)} -attr vt d
load netBundle {vin:rsc.z} 30 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} -attr xrf 2563 -attr oid 51 -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vout:rsc.z(0)} -attr vt d
load net {vout:rsc.z(1)} -attr vt d
load net {vout:rsc.z(2)} -attr vt d
load net {vout:rsc.z(3)} -attr vt d
load net {vout:rsc.z(4)} -attr vt d
load net {vout:rsc.z(5)} -attr vt d
load net {vout:rsc.z(6)} -attr vt d
load net {vout:rsc.z(7)} -attr vt d
load net {vout:rsc.z(8)} -attr vt d
load net {vout:rsc.z(9)} -attr vt d
load net {vout:rsc.z(10)} -attr vt d
load net {vout:rsc.z(11)} -attr vt d
load net {vout:rsc.z(12)} -attr vt d
load net {vout:rsc.z(13)} -attr vt d
load net {vout:rsc.z(14)} -attr vt d
load net {vout:rsc.z(15)} -attr vt d
load net {vout:rsc.z(16)} -attr vt d
load net {vout:rsc.z(17)} -attr vt d
load net {vout:rsc.z(18)} -attr vt d
load net {vout:rsc.z(19)} -attr vt d
load net {vout:rsc.z(20)} -attr vt d
load net {vout:rsc.z(21)} -attr vt d
load net {vout:rsc.z(22)} -attr vt d
load net {vout:rsc.z(23)} -attr vt d
load net {vout:rsc.z(24)} -attr vt d
load net {vout:rsc.z(25)} -attr vt d
load net {vout:rsc.z(26)} -attr vt d
load net {vout:rsc.z(27)} -attr vt d
load net {vout:rsc.z(28)} -attr vt d
load net {vout:rsc.z(29)} -attr vt d
load netBundle {vout:rsc.z} 30 {vout:rsc.z(0)} {vout:rsc.z(1)} {vout:rsc.z(2)} {vout:rsc.z(3)} {vout:rsc.z(4)} {vout:rsc.z(5)} {vout:rsc.z(6)} {vout:rsc.z(7)} {vout:rsc.z(8)} {vout:rsc.z(9)} {vout:rsc.z(10)} {vout:rsc.z(11)} {vout:rsc.z(12)} {vout:rsc.z(13)} {vout:rsc.z(14)} {vout:rsc.z(15)} {vout:rsc.z(16)} {vout:rsc.z(17)} {vout:rsc.z(18)} {vout:rsc.z(19)} {vout:rsc.z(20)} {vout:rsc.z(21)} {vout:rsc.z(22)} {vout:rsc.z(23)} {vout:rsc.z(24)} {vout:rsc.z(25)} {vout:rsc.z(26)} {vout:rsc.z(27)} {vout:rsc.z(28)} {vout:rsc.z(29)} -attr xrf 2564 -attr oid 52 -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(0)} -port {vout:rsc.z(0)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -port {vout:rsc.z(1)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -port {vout:rsc.z(2)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -port {vout:rsc.z(3)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -port {vout:rsc.z(4)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -port {vout:rsc.z(5)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -port {vout:rsc.z(6)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -port {vout:rsc.z(7)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -port {vout:rsc.z(8)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -port {vout:rsc.z(9)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(10)} -port {vout:rsc.z(10)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(11)} -port {vout:rsc.z(11)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(12)} -port {vout:rsc.z(12)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(13)} -port {vout:rsc.z(13)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(14)} -port {vout:rsc.z(14)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(15)} -port {vout:rsc.z(15)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(16)} -port {vout:rsc.z(16)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(17)} -port {vout:rsc.z(17)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(18)} -port {vout:rsc.z(18)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(19)} -port {vout:rsc.z(19)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(20)} -port {vout:rsc.z(20)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(21)} -port {vout:rsc.z(21)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(22)} -port {vout:rsc.z(22)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(23)} -port {vout:rsc.z(23)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(24)} -port {vout:rsc.z(24)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(25)} -port {vout:rsc.z(25)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(26)} -port {vout:rsc.z(26)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(27)} -port {vout:rsc.z(27)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(28)} -port {vout:rsc.z(28)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(29)} -port {vout:rsc.z(29)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {clk} -attr xrf 2565 -attr oid 53
load net {clk} -port {clk} -attr xrf 2566 -attr oid 54
load net {en} -attr xrf 2567 -attr oid 55
load net {en} -port {en} -attr xrf 2568 -attr oid 56
load net {arst_n} -attr xrf 2569 -attr oid 57
load net {arst_n} -port {arst_n} -attr xrf 2570 -attr oid 58
load inst "diff_detect:core:inst" "diff_detect:core" "orig" -attr xrf 2571 -attr oid 59 -attr vt dc -attr @path {/diff_detect/diff_detect:core:inst} -attr area 91.319485 -attr hier "/diff_detect/diff_detect:core" -pg 1 -lvl 3
load net {clk} -pin  "diff_detect:core:inst" {clk#1} -attr xrf 2572 -attr oid 60 -attr @path {/diff_detect/clk}
load net {en} -pin  "diff_detect:core:inst" {en#1} -attr xrf 2573 -attr oid 61 -attr @path {/diff_detect/en}
load net {arst_n} -pin  "diff_detect:core:inst" {arst_n#1} -attr xrf 2574 -attr oid 62 -attr @path {/diff_detect/arst_n}
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(11)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(12)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(13)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(14)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(15)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(16)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(17)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(18)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(19)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(20)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(21)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(22)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(23)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(24)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(25)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(26)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(27)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(28)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "diff_detect:core:inst" {vin:rsc:mgc_in_wire.d(29)} -attr vt dc -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(10)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(11)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(12)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(13)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(14)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(15)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(16)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(17)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(18)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(19)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(20)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(21)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(22)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(23)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(24)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(25)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(26)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(27)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(28)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(29)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load inst "vin:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,30)" "INTERFACE" -attr xrf 2575 -attr oid 63 -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(1,30)" -pg 1 -lvl 1
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "vin:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "vin:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "vin:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "vin:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "vin:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "vin:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "vin:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "vin:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "vin:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "vin:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "vin:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "vin:rsc:mgc_in_wire" {d(11)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "vin:rsc:mgc_in_wire" {d(12)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "vin:rsc:mgc_in_wire" {d(13)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "vin:rsc:mgc_in_wire" {d(14)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "vin:rsc:mgc_in_wire" {d(15)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "vin:rsc:mgc_in_wire" {d(16)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "vin:rsc:mgc_in_wire" {d(17)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "vin:rsc:mgc_in_wire" {d(18)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "vin:rsc:mgc_in_wire" {d(19)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "vin:rsc:mgc_in_wire" {d(20)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "vin:rsc:mgc_in_wire" {d(21)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "vin:rsc:mgc_in_wire" {d(22)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "vin:rsc:mgc_in_wire" {d(23)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "vin:rsc:mgc_in_wire" {d(24)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "vin:rsc:mgc_in_wire" {d(25)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "vin:rsc:mgc_in_wire" {d(26)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "vin:rsc:mgc_in_wire" {d(27)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "vin:rsc:mgc_in_wire" {d(28)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "vin:rsc:mgc_in_wire" {d(29)} -attr vt d -attr @path {/diff_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc.z(0)} -pin  "vin:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(1)} -pin  "vin:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(2)} -pin  "vin:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(3)} -pin  "vin:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(4)} -pin  "vin:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(5)} -pin  "vin:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(6)} -pin  "vin:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(7)} -pin  "vin:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(8)} -pin  "vin:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(9)} -pin  "vin:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(10)} -pin  "vin:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(11)} -pin  "vin:rsc:mgc_in_wire" {z(11)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(12)} -pin  "vin:rsc:mgc_in_wire" {z(12)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(13)} -pin  "vin:rsc:mgc_in_wire" {z(13)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(14)} -pin  "vin:rsc:mgc_in_wire" {z(14)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(15)} -pin  "vin:rsc:mgc_in_wire" {z(15)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(16)} -pin  "vin:rsc:mgc_in_wire" {z(16)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(17)} -pin  "vin:rsc:mgc_in_wire" {z(17)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(18)} -pin  "vin:rsc:mgc_in_wire" {z(18)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(19)} -pin  "vin:rsc:mgc_in_wire" {z(19)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(20)} -pin  "vin:rsc:mgc_in_wire" {z(20)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(21)} -pin  "vin:rsc:mgc_in_wire" {z(21)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(22)} -pin  "vin:rsc:mgc_in_wire" {z(22)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(23)} -pin  "vin:rsc:mgc_in_wire" {z(23)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(24)} -pin  "vin:rsc:mgc_in_wire" {z(24)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(25)} -pin  "vin:rsc:mgc_in_wire" {z(25)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(26)} -pin  "vin:rsc:mgc_in_wire" {z(26)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(27)} -pin  "vin:rsc:mgc_in_wire" {z(27)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(28)} -pin  "vin:rsc:mgc_in_wire" {z(28)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load net {vin:rsc.z(29)} -pin  "vin:rsc:mgc_in_wire" {z(29)} -attr vt d -attr @path {/diff_detect/vin:rsc.z}
load inst "vout:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" -attr xrf 2576 -attr oid 64 -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(2,30)" -pg 1 -lvl 1002
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "vout:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "vout:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "vout:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "vout:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "vout:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "vout:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "vout:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "vout:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "vout:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "vout:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "vout:rsc:mgc_out_stdreg" {d(10)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "vout:rsc:mgc_out_stdreg" {d(11)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "vout:rsc:mgc_out_stdreg" {d(12)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "vout:rsc:mgc_out_stdreg" {d(13)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "vout:rsc:mgc_out_stdreg" {d(14)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "vout:rsc:mgc_out_stdreg" {d(15)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "vout:rsc:mgc_out_stdreg" {d(16)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "vout:rsc:mgc_out_stdreg" {d(17)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "vout:rsc:mgc_out_stdreg" {d(18)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "vout:rsc:mgc_out_stdreg" {d(19)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "vout:rsc:mgc_out_stdreg" {d(20)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "vout:rsc:mgc_out_stdreg" {d(21)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "vout:rsc:mgc_out_stdreg" {d(22)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "vout:rsc:mgc_out_stdreg" {d(23)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "vout:rsc:mgc_out_stdreg" {d(24)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "vout:rsc:mgc_out_stdreg" {d(25)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "vout:rsc:mgc_out_stdreg" {d(26)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "vout:rsc:mgc_out_stdreg" {d(27)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "vout:rsc:mgc_out_stdreg" {d(28)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "vout:rsc:mgc_out_stdreg" {d(29)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc.z(0)} -pin  "vout:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -pin  "vout:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -pin  "vout:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -pin  "vout:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -pin  "vout:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -pin  "vout:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -pin  "vout:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -pin  "vout:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -pin  "vout:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -pin  "vout:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(10)} -pin  "vout:rsc:mgc_out_stdreg" {z(10)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(11)} -pin  "vout:rsc:mgc_out_stdreg" {z(11)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(12)} -pin  "vout:rsc:mgc_out_stdreg" {z(12)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(13)} -pin  "vout:rsc:mgc_out_stdreg" {z(13)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(14)} -pin  "vout:rsc:mgc_out_stdreg" {z(14)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(15)} -pin  "vout:rsc:mgc_out_stdreg" {z(15)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(16)} -pin  "vout:rsc:mgc_out_stdreg" {z(16)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(17)} -pin  "vout:rsc:mgc_out_stdreg" {z(17)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(18)} -pin  "vout:rsc:mgc_out_stdreg" {z(18)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(19)} -pin  "vout:rsc:mgc_out_stdreg" {z(19)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(20)} -pin  "vout:rsc:mgc_out_stdreg" {z(20)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(21)} -pin  "vout:rsc:mgc_out_stdreg" {z(21)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(22)} -pin  "vout:rsc:mgc_out_stdreg" {z(22)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(23)} -pin  "vout:rsc:mgc_out_stdreg" {z(23)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(24)} -pin  "vout:rsc:mgc_out_stdreg" {z(24)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(25)} -pin  "vout:rsc:mgc_out_stdreg" {z(25)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(26)} -pin  "vout:rsc:mgc_out_stdreg" {z(26)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(27)} -pin  "vout:rsc:mgc_out_stdreg" {z(27)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(28)} -pin  "vout:rsc:mgc_out_stdreg" {z(28)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(29)} -pin  "vout:rsc:mgc_out_stdreg" {z(29)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
### END MODULE 

