{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "CLK: 22.1289"
  ],
  "cts__clock__skew__hold": 0.5372,
  "cts__clock__skew__hold__post_repair": 0.539,
  "cts__clock__skew__hold__pre_repair": 0.539,
  "cts__clock__skew__setup": 0.5372,
  "cts__clock__skew__setup__post_repair": 0.539,
  "cts__clock__skew__setup__pre_repair": 0.539,
  "cts__design__instance__area": 488983.875,
  "cts__design__instance__area__macros": 269524.0625,
  "cts__design__instance__area__macros__post_repair": 269524.0625,
  "cts__design__instance__area__macros__pre_repair": 269524.0625,
  "cts__design__instance__area__post_repair": 488963.7188,
  "cts__design__instance__area__pre_repair": 488947.4062,
  "cts__design__instance__area__stdcell": 219459.8438,
  "cts__design__instance__area__stdcell__post_repair": 219439.6875,
  "cts__design__instance__area__stdcell__pre_repair": 219423.3594,
  "cts__design__instance__count": 30106,
  "cts__design__instance__count__hold_buffer": 3.0,
  "cts__design__instance__count__macros": 11,
  "cts__design__instance__count__macros__post_repair": 11,
  "cts__design__instance__count__macros__pre_repair": 11,
  "cts__design__instance__count__post_repair": 30103,
  "cts__design__instance__count__pre_repair": 30102,
  "cts__design__instance__count__setup_buffer": 1.0,
  "cts__design__instance__count__stdcell": 30095,
  "cts__design__instance__count__stdcell__post_repair": 30092,
  "cts__design__instance__count__stdcell__pre_repair": 30091,
  "cts__design__instance__displacement__max": 2.4385,
  "cts__design__instance__displacement__mean": 0.0,
  "cts__design__instance__displacement__total": 5.2345,
  "cts__design__instance__utilization": 0.4232,
  "cts__design__instance__utilization__post_repair": 0.4232,
  "cts__design__instance__utilization__pre_repair": 0.4232,
  "cts__design__instance__utilization__stdcell": 0.2477,
  "cts__design__instance__utilization__stdcell__post_repair": 0.2477,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.2477,
  "cts__design__io": 2511,
  "cts__design__io__post_repair": 2511,
  "cts__design__io__pre_repair": 2511,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0041,
  "cts__power__internal__total__post_repair": 0.0041,
  "cts__power__internal__total__pre_repair": 0.0041,
  "cts__power__leakage__total": 0.0002,
  "cts__power__leakage__total__post_repair": 0.0002,
  "cts__power__leakage__total__pre_repair": 0.0002,
  "cts__power__switching__total": 0.0039,
  "cts__power__switching__total__post_repair": 0.0039,
  "cts__power__switching__total__pre_repair": 0.0039,
  "cts__power__total": 0.0082,
  "cts__power__total__post_repair": 0.0081,
  "cts__power__total__pre_repair": 0.0081,
  "cts__route__wirelength__estimated": 1788742.429,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.1689,
  "cts__timing__drv__max_cap_limit__post_repair": 0.1679,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.1679,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.1411,
  "cts__timing__drv__max_slew_limit__post_repair": 0.136,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.136,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": 0.0,
  "cts__timing__setup__tns__pre_repair": 0.0,
  "cts__timing__setup__ws": 16.43,
  "cts__timing__setup__ws__post_repair": 16.46,
  "cts__timing__setup__ws__pre_repair": 16.47,
  "detailedplace__cpu__total": 24.87,
  "detailedplace__design__instance__area": 486993.8125,
  "detailedplace__design__instance__area__macros": 269524.0625,
  "detailedplace__design__instance__area__stdcell": 217469.7656,
  "detailedplace__design__instance__count": 29695,
  "detailedplace__design__instance__count__macros": 11,
  "detailedplace__design__instance__count__stdcell": 29684,
  "detailedplace__design__instance__displacement__max": 114.3,
  "detailedplace__design__instance__displacement__mean": 3.1425,
  "detailedplace__design__instance__displacement__total": 93327.298,
  "detailedplace__design__instance__utilization": 0.4215,
  "detailedplace__design__instance__utilization__stdcell": 0.2455,
  "detailedplace__design__io": 2511,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 594392.0,
  "detailedplace__power__internal__total": 0.0038,
  "detailedplace__power__leakage__total": 0.0002,
  "detailedplace__power__switching__total": 0.0028,
  "detailedplace__power__total": 0.0068,
  "detailedplace__route__wirelength__estimated": 1777303.0625,
  "detailedplace__runtime__total": "0:26.07",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.1679,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.132,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 16.94,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 13738,
  "detailedroute__route__drc_errors__iter:2": 2377,
  "detailedroute__route__drc_errors__iter:3": 1891,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 26684,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 206160,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 206160,
  "detailedroute__route__wirelength": 2034063,
  "detailedroute__route__wirelength__iter:1": 2040726,
  "detailedroute__route__wirelength__iter:2": 2036101,
  "detailedroute__route__wirelength__iter:3": 2034067,
  "detailedroute__route__wirelength__iter:4": 2034063,
  "finish__clock__skew__hold": 0.4285,
  "finish__clock__skew__setup": 0.4285,
  "finish__cpu__total": 36.7,
  "finish__design__instance__area": 488983.875,
  "finish__design__instance__area__macros": 269524.0625,
  "finish__design__instance__area__stdcell": 219459.8438,
  "finish__design__instance__count": 30106,
  "finish__design__instance__count__macros": 11,
  "finish__design__instance__count__stdcell": 30095,
  "finish__design__instance__utilization": 0.4232,
  "finish__design__instance__utilization__stdcell": 0.2477,
  "finish__design__io": 2511,
  "finish__mem__peak": 1020036.0,
  "finish__power__internal__total": 0.0041,
  "finish__power__leakage__total": 0.0002,
  "finish__power__switching__total": 0.0029,
  "finish__power__total": 0.0071,
  "finish__runtime__total": "0:40.10",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.2148,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.255,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 17.49,
  "finish__timing__wns_percent_delay": 432.458635,
  "floorplan__cpu__total": 5.49,
  "floorplan__design__instance__area": 407157.3438,
  "floorplan__design__instance__area__macros": 269524.0625,
  "floorplan__design__instance__area__stdcell": 137633.2812,
  "floorplan__design__instance__count": 20656,
  "floorplan__design__instance__count__macros": 11,
  "floorplan__design__instance__count__stdcell": 20645,
  "floorplan__design__instance__utilization": 0.3524,
  "floorplan__design__instance__utilization__stdcell": 0.1554,
  "floorplan__design__io": 2511,
  "floorplan__mem__peak": 397660.0,
  "floorplan__power__internal__total": 0.0043,
  "floorplan__power__leakage__total": 0.0001,
  "floorplan__power__switching__total": 0.001,
  "floorplan__power__total": 0.0054,
  "floorplan__runtime__total": "0:06.02",
  "floorplan__timing__setup__tns": -27438.0703,
  "floorplan__timing__setup__ws": -29.42,
  "globalplace__design__instance__area": 412271.25,
  "globalplace__design__instance__area__macros": 269524.0625,
  "globalplace__design__instance__area__stdcell": 142747.2031,
  "globalplace__design__instance__count": 25983,
  "globalplace__design__instance__count__macros": 11,
  "globalplace__design__instance__count__stdcell": 25972,
  "globalplace__design__instance__utilization": 0.3568,
  "globalplace__design__instance__utilization__stdcell": 0.1611,
  "globalplace__design__io": 2511,
  "globalplace__power__internal__total": 0.0047,
  "globalplace__power__leakage__total": 0.0001,
  "globalplace__power__switching__total": 0.0022,
  "globalplace__power__total": 0.007,
  "globalplace__timing__setup__tns": -54423.7305,
  "globalplace__timing__setup__ws": -54.34,
  "globalroute__clock__skew__hold": 0.5439,
  "globalroute__clock__skew__setup": 0.5439,
  "globalroute__design__instance__area": 488983.875,
  "globalroute__design__instance__area__macros": 269524.0625,
  "globalroute__design__instance__area__stdcell": 219459.8438,
  "globalroute__design__instance__count": 30106,
  "globalroute__design__instance__count__macros": 11,
  "globalroute__design__instance__count__stdcell": 30095,
  "globalroute__design__instance__utilization": 0.4232,
  "globalroute__design__instance__utilization__stdcell": 0.2477,
  "globalroute__design__io": 2511,
  "globalroute__power__internal__total": 0.0041,
  "globalroute__power__leakage__total": 0.0002,
  "globalroute__power__switching__total": 0.0041,
  "globalroute__power__total": 0.0083,
  "globalroute__timing__clock__slack": 16.389,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.155,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.1091,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0.0,
  "globalroute__timing__setup__ws": 16.39,
  "placeopt__cpu__total": 27.17,
  "placeopt__design__instance__area": 486993.8125,
  "placeopt__design__instance__area__macros": 269524.0625,
  "placeopt__design__instance__area__macros__pre_opt": 269524.0625,
  "placeopt__design__instance__area__pre_opt": 412271.25,
  "placeopt__design__instance__area__stdcell": 217469.7656,
  "placeopt__design__instance__area__stdcell__pre_opt": 142747.2031,
  "placeopt__design__instance__count": 29695,
  "placeopt__design__instance__count__macros": 11,
  "placeopt__design__instance__count__macros__pre_opt": 11,
  "placeopt__design__instance__count__pre_opt": 25983,
  "placeopt__design__instance__count__stdcell": 29684,
  "placeopt__design__instance__count__stdcell__pre_opt": 25972,
  "placeopt__design__instance__utilization": 0.4215,
  "placeopt__design__instance__utilization__pre_opt": 0.3568,
  "placeopt__design__instance__utilization__stdcell": 0.2455,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.1611,
  "placeopt__design__io": 2511,
  "placeopt__design__io__pre_opt": 2511,
  "placeopt__mem__peak": 526772.0,
  "placeopt__power__internal__total": 0.0037,
  "placeopt__power__internal__total__pre_opt": 0.0047,
  "placeopt__power__leakage__total": 0.0002,
  "placeopt__power__leakage__total__pre_opt": 0.0001,
  "placeopt__power__switching__total": 0.0026,
  "placeopt__power__switching__total__pre_opt": 0.0022,
  "placeopt__power__total": 0.0065,
  "placeopt__power__total__pre_opt": 0.007,
  "placeopt__runtime__total": "0:28.48",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.1933,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.1349,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": -54423.7305,
  "placeopt__timing__setup__ws": 16.94,
  "placeopt__timing__setup__ws__pre_opt": -54.34,
  "run__flow__design": "bp_fe",
  "run__flow__generate_date": "2022-09-29 20:22",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
  "run__flow__scripts_commit": "97d54ba50c9e1213757524d9bd4e1a40d26c1a17",
  "run__flow__uuid": "99044af5-38ce-4910-a525-900eaa978af7",
  "run__flow__variant": "base",
  "synth__cpu__total": 107.22,
  "synth__design__instance__area__stdcell": 416945.009,
  "synth__design__instance__count__stdcell": 23583.0,
  "synth__mem__peak": 329156.0,
  "synth__runtime__total": "1:50.22",
  "total_time": "0:03:30.890000"
}