INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:39:10 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.108 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.229 sec.
Execute   set_part xczu2eg-sfvc784-2lv-e -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu2eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO-FLOW: Linking Debug ...
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Command     elaborate done; error code: 2; 
Command   csynth_design done; error code: 2; 
Command ap_source done; error code: 1; 0.372 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:39:23 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.108 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.216 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.541 sec.
Command ap_source done; 5.763 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:40:20 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.116 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.224 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.681 sec.
Command ap_source done; 5.911 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:50:47 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.123 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.126 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.244 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.86 sec.
Command ap_source done; error code: 1; 2.111 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:51:19 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     ap_source done; 0.113 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.218 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.918 sec.
Command ap_source done; error code: 1; 2.142 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:52:04 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.144 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.147 sec.
Command     ap_source done; 0.147 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.248 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.895 sec.
Command ap_source done; error code: 1; 2.151 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:56:16 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.115 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.118 sec.
Command     ap_source done; 0.118 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.239 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.028 sec.
Command ap_source done; error code: 1; 2.273 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:58:05 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.108 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.209 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.881 sec.
Command ap_source done; error code: 1; 2.096 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/solution1 opened at Fri May 03 23:58:49 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.127 sec.
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.131 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/Vivado/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu2eg-sfvc784-2lv-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu2eg:-sfvc784:-2lv-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu2eg-sfvc784-2lv-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.235 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv_test.cpp 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/bn_qrelu2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/conv2d.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/function.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/matrix_vector_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/sliding_window_unit.h 
Execute     is_encrypted C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     is_xip C:/Users/31392/Desktop/bachelor_thesis/My_code/conv_1/depthwise_separable/stream_tools.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.991 sec.
Command ap_source done; error code: 1; 2.232 sec.
Execute cleanup_all 
