
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.028116                       # Number of seconds simulated
sim_ticks                                 28115527622                       # Number of ticks simulated
final_tick                                28115527622                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 241393                       # Simulator instruction rate (inst/s)
host_op_rate                                   274916                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              308679204                       # Simulator tick rate (ticks/s)
host_mem_usage                                1195184                       # Number of bytes of host memory used
host_seconds                                    91.08                       # Real time elapsed on the host
sim_insts                                    21986825                       # Number of instructions simulated
sim_ops                                      25040225                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           29376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          312832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        20928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             363136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        29376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29376                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             4888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5674                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1044832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           11126663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        744357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              12915852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1044832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1044832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1044832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          11126663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       744357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             12915852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11348                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 363136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  363136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   27590359440                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 11348                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     73.212903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    69.244181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    39.877042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         4500     90.73%     90.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          375      7.56%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           25      0.50%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           20      0.40%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           10      0.20%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            8      0.16%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            5      0.10%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           17      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4960                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    367525940                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               594485940                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   56740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32386.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52386.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        12.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     12.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6388                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4862594.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    56.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8853600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             4666368.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13345248                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             12863760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         14911351.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         787195.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    25786773.600000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          156231                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     79946160.450000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           161316687.750000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower              5.737637                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          27234675145                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      4661662                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      69212500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  26071793122                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     43386251                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     286039618                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1640434469                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4033312                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2336839                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10055                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1496741                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1496005                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.950826                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  573139                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             134                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              122                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         33752135                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              19655                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       22328737                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     4033312                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2069156                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33688083                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   20298                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            70                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          356                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  14831772                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   230                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           33718345                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.753896                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.838693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 17029070     50.50%     50.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7958417     23.60%     74.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8730858     25.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             33718345                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.119498                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.661550                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2802680                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              18307923                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8903634                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3694269                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   9839                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1480808                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   315                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               25104137                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 38379                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   9839                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4685205                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1681478                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       11475287                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  10664594                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5201942                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25065898                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 18547                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                241188                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      2                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1210133                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1576710                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            27854930                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             112667097                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         25440801                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                73                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27818263                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    36648                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             554919                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         554918                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4643724                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4719776                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3979065                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            461432                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               13                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   23949246                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             1109819                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  25058147                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               119                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           18825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         6972                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      33718345                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.743161                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.837751                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17274470     51.23%     51.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7829603     23.22%     74.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8614272     25.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        33718345                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 143807     14.87%     14.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                823316     85.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16081971     64.18%     64.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               277528      1.11%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    3      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              1      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4719650     18.83%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3978938     15.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              21      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             28      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25058147                       # Type of FU issued
system.cpu.iq.rate                           0.742417                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      967125                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038595                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           84801771                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          25077877                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     25056988                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 109                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 81                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           43                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               26025210                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      55                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           185280                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1020                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          264                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   9839                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1283                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1741                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25059070                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4719776                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3979065                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             554918                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1688                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           9107                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          688                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9795                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              25057360                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4719447                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               784                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             5                       # number of nop insts executed
system.cpu.iew.exec_refs                      8698323                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3970457                       # Number of branches executed
system.cpu.iew.exec_stores                    3978876                       # Number of stores executed
system.cpu.iew.exec_rate                     0.742393                       # Inst execution rate
system.cpu.iew.wb_sent                       25057167                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      25057031                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  10494137                       # num instructions producing a value
system.cpu.iew.wb_consumers                  13254550                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.742384                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.791738                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           18134                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1109817                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9752                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     33707476                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.742869                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.846694                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     17530236     52.01%     52.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      7314255     21.70%     73.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8862985     26.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     33707476                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             21986825                       # Number of instructions committed
system.cpu.commit.committedOps               25040225                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        8697553                       # Number of memory references committed
system.cpu.commit.loads                       4718754                       # Number of loads committed
system.cpu.commit.membars                      554900                       # Number of memory barriers committed
system.cpu.commit.branches                    3970214                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         39                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  21079215                       # Number of committed integer instructions.
system.cpu.commit.function_calls               555066                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16065221     64.16%     64.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          277450      1.11%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            1      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4718743     18.84%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3978772     15.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           11      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           27      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          25040225                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8862985                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     49902603                       # The number of ROB reads
system.cpu.rob.rob_writes                    50127603                       # The number of ROB writes
system.cpu.timesIdled                             387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           33790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    21986825                       # Number of Instructions Simulated
system.cpu.committedOps                      25040225                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.535107                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.535107                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.651420                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.651420                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25413799                       # number of integer regfile reads
system.cpu.int_regfile_writes                15629651                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        51                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       31                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  90161467                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 10831279                       # number of cc regfile writes
system.cpu.misc_regfile_reads                13137795                       # number of misc regfile reads
system.cpu.misc_regfile_writes                2219597                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             94510                       # number of replacements
system.cpu.dcache.tags.tagsinuse           826.416372                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8694679                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             95534                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             91.011357                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            218246                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   826.416372                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.807047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.807047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35256970                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35256970                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4256517                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4256517                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3328347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3328347                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       554898                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       554898                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       554899                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       554899                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       7584864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7584864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      7584882                       # number of overall hits
system.cpu.dcache.overall_hits::total         7584882                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          137                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           137                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        95530                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        95530                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        95667                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          95667                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        95679                       # number of overall misses
system.cpu.dcache.overall_misses::total         95679                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     14731605                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14731605                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1903516622                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1903516622                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       124117                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       124117                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1918248227                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1918248227                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1918248227                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1918248227                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4256654                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4256654                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3423877                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3423877                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       554899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       554899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       554899                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       554899                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7680531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7680531                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7680561                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7680561                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027901                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012456                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012456                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012457                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 107529.963504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 107529.963504                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 19925.851795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19925.851795                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       124117                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       124117                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20051.305330                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20051.305330                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20048.790508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20048.790508                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        94510                       # number of writebacks
system.cpu.dcache.writebacks::total             94510                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           98                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          142                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        95432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        95432                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        95525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        95525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        95533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        95533                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9981006                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9981006                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1737555533                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1737555533                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       857157                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       857157                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       122451                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       122451                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1747536539                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1747536539                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1748393696                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1748393696                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.027872                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027872                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.266667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012437                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012437                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012438                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012438                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 107322.645161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 107322.645161                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 18207.263109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18207.263109                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 107144.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107144.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       122451                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       122451                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18294.022915                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18294.022915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18301.463327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18301.463327                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               132                       # number of replacements
system.cpu.icache.tags.tagsinuse           353.700956                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14831204                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          30516.880658                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   353.700956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.690822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.690822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29664030                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29664030                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     14831204                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14831204                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14831204                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14831204                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14831204                       # number of overall hits
system.cpu.icache.overall_hits::total        14831204                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          568                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           568                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          568                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            568                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          568                       # number of overall misses
system.cpu.icache.overall_misses::total           568                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     51757611                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51757611                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     51757611                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51757611                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     51757611                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51757611                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     14831772                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14831772                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     14831772                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14831772                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     14831772                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14831772                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 91122.554577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91122.554577                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 91122.554577                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91122.554577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 91122.554577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91122.554577                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         8716                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               112                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.821429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          132                       # number of writebacks
system.cpu.icache.writebacks::total               132                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           82                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           82                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     46603844                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46603844                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     46603844                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46603844                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     46603844                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46603844                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 95892.683128                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95892.683128                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 95892.683128                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95892.683128                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 95892.683128                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95892.683128                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued             5963                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                5963                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                756941                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2042.032166                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4277                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  10748000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2038.030119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     4.002047                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.248783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.249272                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          852                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2100                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000488                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.521606                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3145119                       # Number of tag accesses
system.l2.tags.data_accesses                  3145119                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        94437                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            94437                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          179                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              179                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              90641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 90641                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 24                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    24                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 90642                       # number of demand (read+write) hits
system.l2.demand_hits::total                    90666                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   24                       # number of overall hits
system.l2.overall_hits::cpu.data                90642                       # number of overall hits
system.l2.overall_hits::total                   90666                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             4791                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4791                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           462                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              462                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             101                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 462                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                4892                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5354                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                462                       # number of overall misses
system.l2.overall_misses::cpu.data               4892                       # number of overall misses
system.l2.overall_misses::total                  5354                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    517517910                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     517517910                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     45520951                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45520951                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     10687390                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10687390                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      45520951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     528205300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        573726251                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     45520951                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    528205300                       # number of overall miss cycles
system.l2.overall_miss_latency::total       573726251                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        94437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        94437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          179                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          179                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          95432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             95432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               486                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             95534                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                96020                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              486                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            95534                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               96020                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.050203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.050203                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.950617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.950617                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.990196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990196                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.950617                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.051207                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055759                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.950617                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.051207                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055759                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 108018.766437                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108018.766437                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 98530.196970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98530.196970                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 105815.742574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105815.742574                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 98530.196970                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 107973.282911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107158.433134                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 98530.196970                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 107973.282911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107158.433134                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          341                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            341                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         4791                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4791                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          459                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           97                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           4888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5347                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          4888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5688                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     27910614                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     27910614                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    467545801                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    467545801                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     40577728                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40577728                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      9167460                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9167460                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     40577728                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    476713261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    517290989                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     40577728                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    476713261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     27910614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    545201603                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.050203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.050203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.950980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950980                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.051165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055686                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.051165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059238                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 81849.307918                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81849.307918                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 97588.353371                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97588.353371                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 88404.636166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88404.636166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94509.896907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94509.896907                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 88404.636166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 97527.262889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96744.153544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 88404.636166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 97527.262889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 81849.307918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95851.196027                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          5674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           19                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                883                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4791                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4791                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            883                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       363136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  363136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5674                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5674    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5674                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8465938                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           31189030                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       190662                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        94642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             14                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  28115527622                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        94437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          205                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            95432                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           95432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       285578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                286682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12162816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12202368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             348                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            96368                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000415                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020369                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  96328     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     40      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              96368                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          316495018                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1217010                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         238742794                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
