/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(text "+" (rect 344 184 352 203)(font "Intel Clear" (font_size 8)))
(text "NextState Logic " (rect 304 192 400 211)(font "Intel Clear" (font_size 8)))
(text "Output Logic " (rect 312 160 391 179)(font "Intel Clear" (font_size 8)))
(text "Register" (rect 328 264 376 283)(font "Intel Clear" (font_size 8)))
(text "Register" (rect 808 216 856 235)(font "Intel Clear" (font_size 8)))
(text "NextState Logic" (rect 784 160 877 179)(font "Intel Clear" (font_size 8)))
(text "Output Logic " (rect 792 272 871 291)(font "Intel Clear" (font_size 8)))
(text "Current State" (rect 160 224 239 243)(font "Intel Clear" (font_size 8)))
(text "Next State" (rect 472 232 534 251)(font "Intel Clear" (font_size 8)))
(text "Current State" (rect 656 216 735 235)(font "Intel Clear" (font_size 8)))
(text "Next State" (rect 936 184 998 203)(font "Intel Clear" (font_size 8)))
(text "Input " (rect 192 144 226 163)(font "Intel Clear" (font_size 8)))
(text "Output " (rect 480 136 524 155)(font "Intel Clear" (font_size 8)))
(text "Input " (rect 696 152 730 171)(font "Intel Clear" (font_size 8)))
(text "Output " (rect 936 272 980 291)(font "Intel Clear" (font_size 8)))
(line (pt 240 152)(pt 288 152))
(line (pt 416 152)(pt 464 152))
(line (pt 416 200)(pt 464 200))
(line (pt 464 200)(pt 464 280))
(line (pt 464 280)(pt 416 280))
(line (pt 288 280)(pt 248 280))
(line (pt 248 280)(pt 248 200))
(line (pt 248 200)(pt 288 200))
(line (pt 736 160)(pt 768 160))
(line (pt 896 168)(pt 928 168))
(line (pt 928 168)(pt 928 224))
(line (pt 928 224)(pt 896 224))
(line (pt 896 280)(pt 928 280))
(line (pt 768 224)(pt 744 224))
(line (pt 768 280)(pt 744 280))
(line (pt 744 280)(pt 744 224))
(line (pt 744 224)(pt 744 176))
(line (pt 744 176)(pt 768 176))
(rectangle (rect 288 128 416 240))
(rectangle (rect 288 256 416 288))
(rectangle (rect 768 208 896 240))
(rectangle (rect 768 152 896 184))
(rectangle (rect 768 264 896 296))
