// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module resample_for_conv2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        square_image_0_V_address0,
        square_image_0_V_ce0,
        square_image_0_V_q0,
        square_image_0_V_address1,
        square_image_0_V_ce1,
        square_image_0_V_q1,
        square_image_1_V_address0,
        square_image_1_V_ce0,
        square_image_1_V_q0,
        square_image_1_V_address1,
        square_image_1_V_ce1,
        square_image_1_V_q1,
        square_image_2_V_address0,
        square_image_2_V_ce0,
        square_image_2_V_q0,
        square_image_2_V_address1,
        square_image_2_V_ce1,
        square_image_2_V_q1,
        square_image_3_V_address0,
        square_image_3_V_ce0,
        square_image_3_V_q0,
        square_image_3_V_address1,
        square_image_3_V_ce1,
        square_image_3_V_q1,
        square_image_4_V_address0,
        square_image_4_V_ce0,
        square_image_4_V_q0,
        square_image_4_V_address1,
        square_image_4_V_ce1,
        square_image_4_V_q1,
        square_image_5_V_address0,
        square_image_5_V_ce0,
        square_image_5_V_q0,
        square_image_5_V_address1,
        square_image_5_V_ce1,
        square_image_5_V_q1,
        square_image_6_V_address0,
        square_image_6_V_ce0,
        square_image_6_V_q0,
        square_image_6_V_address1,
        square_image_6_V_ce1,
        square_image_6_V_q1,
        square_image_7_V_address0,
        square_image_7_V_ce0,
        square_image_7_V_q0,
        square_image_7_V_address1,
        square_image_7_V_ce1,
        square_image_7_V_q1,
        square_image_8_V_address0,
        square_image_8_V_ce0,
        square_image_8_V_q0,
        square_image_8_V_address1,
        square_image_8_V_ce1,
        square_image_8_V_q1,
        square_image_9_V_address0,
        square_image_9_V_ce0,
        square_image_9_V_q0,
        square_image_9_V_address1,
        square_image_9_V_ce1,
        square_image_9_V_q1,
        square_image_10_V_address0,
        square_image_10_V_ce0,
        square_image_10_V_q0,
        square_image_10_V_address1,
        square_image_10_V_ce1,
        square_image_10_V_q1,
        square_image_11_V_address0,
        square_image_11_V_ce0,
        square_image_11_V_q0,
        square_image_11_V_address1,
        square_image_11_V_ce1,
        square_image_11_V_q1,
        square_image_12_V_address0,
        square_image_12_V_ce0,
        square_image_12_V_q0,
        square_image_12_V_address1,
        square_image_12_V_ce1,
        square_image_12_V_q1,
        square_image_13_V_address0,
        square_image_13_V_ce0,
        square_image_13_V_q0,
        square_image_13_V_address1,
        square_image_13_V_ce1,
        square_image_13_V_q1,
        square_image_14_V_address0,
        square_image_14_V_ce0,
        square_image_14_V_q0,
        square_image_14_V_address1,
        square_image_14_V_ce1,
        square_image_14_V_q1,
        square_image_15_V_address0,
        square_image_15_V_ce0,
        square_image_15_V_q0,
        square_image_15_V_address1,
        square_image_15_V_ce1,
        square_image_15_V_q1,
        resampled_0_V_address0,
        resampled_0_V_ce0,
        resampled_0_V_we0,
        resampled_0_V_d0,
        resampled_0_V_address1,
        resampled_0_V_ce1,
        resampled_0_V_we1,
        resampled_0_V_d1,
        resampled_1_V_address0,
        resampled_1_V_ce0,
        resampled_1_V_we0,
        resampled_1_V_d0,
        resampled_1_V_address1,
        resampled_1_V_ce1,
        resampled_1_V_we1,
        resampled_1_V_d1,
        resampled_2_V_address0,
        resampled_2_V_ce0,
        resampled_2_V_we0,
        resampled_2_V_d0,
        resampled_2_V_address1,
        resampled_2_V_ce1,
        resampled_2_V_we1,
        resampled_2_V_d1
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_pp0_stage1 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [3:0] square_image_0_V_address0;
output   square_image_0_V_ce0;
input  [0:0] square_image_0_V_q0;
output  [3:0] square_image_0_V_address1;
output   square_image_0_V_ce1;
input  [0:0] square_image_0_V_q1;
output  [3:0] square_image_1_V_address0;
output   square_image_1_V_ce0;
input  [24:0] square_image_1_V_q0;
output  [3:0] square_image_1_V_address1;
output   square_image_1_V_ce1;
input  [24:0] square_image_1_V_q1;
output  [3:0] square_image_2_V_address0;
output   square_image_2_V_ce0;
input  [24:0] square_image_2_V_q0;
output  [3:0] square_image_2_V_address1;
output   square_image_2_V_ce1;
input  [24:0] square_image_2_V_q1;
output  [3:0] square_image_3_V_address0;
output   square_image_3_V_ce0;
input  [24:0] square_image_3_V_q0;
output  [3:0] square_image_3_V_address1;
output   square_image_3_V_ce1;
input  [24:0] square_image_3_V_q1;
output  [3:0] square_image_4_V_address0;
output   square_image_4_V_ce0;
input  [24:0] square_image_4_V_q0;
output  [3:0] square_image_4_V_address1;
output   square_image_4_V_ce1;
input  [24:0] square_image_4_V_q1;
output  [3:0] square_image_5_V_address0;
output   square_image_5_V_ce0;
input  [24:0] square_image_5_V_q0;
output  [3:0] square_image_5_V_address1;
output   square_image_5_V_ce1;
input  [24:0] square_image_5_V_q1;
output  [3:0] square_image_6_V_address0;
output   square_image_6_V_ce0;
input  [24:0] square_image_6_V_q0;
output  [3:0] square_image_6_V_address1;
output   square_image_6_V_ce1;
input  [24:0] square_image_6_V_q1;
output  [3:0] square_image_7_V_address0;
output   square_image_7_V_ce0;
input  [24:0] square_image_7_V_q0;
output  [3:0] square_image_7_V_address1;
output   square_image_7_V_ce1;
input  [24:0] square_image_7_V_q1;
output  [3:0] square_image_8_V_address0;
output   square_image_8_V_ce0;
input  [24:0] square_image_8_V_q0;
output  [3:0] square_image_8_V_address1;
output   square_image_8_V_ce1;
input  [24:0] square_image_8_V_q1;
output  [3:0] square_image_9_V_address0;
output   square_image_9_V_ce0;
input  [24:0] square_image_9_V_q0;
output  [3:0] square_image_9_V_address1;
output   square_image_9_V_ce1;
input  [24:0] square_image_9_V_q1;
output  [3:0] square_image_10_V_address0;
output   square_image_10_V_ce0;
input  [24:0] square_image_10_V_q0;
output  [3:0] square_image_10_V_address1;
output   square_image_10_V_ce1;
input  [24:0] square_image_10_V_q1;
output  [3:0] square_image_11_V_address0;
output   square_image_11_V_ce0;
input  [24:0] square_image_11_V_q0;
output  [3:0] square_image_11_V_address1;
output   square_image_11_V_ce1;
input  [24:0] square_image_11_V_q1;
output  [3:0] square_image_12_V_address0;
output   square_image_12_V_ce0;
input  [24:0] square_image_12_V_q0;
output  [3:0] square_image_12_V_address1;
output   square_image_12_V_ce1;
input  [24:0] square_image_12_V_q1;
output  [3:0] square_image_13_V_address0;
output   square_image_13_V_ce0;
input  [24:0] square_image_13_V_q0;
output  [3:0] square_image_13_V_address1;
output   square_image_13_V_ce1;
input  [24:0] square_image_13_V_q1;
output  [3:0] square_image_14_V_address0;
output   square_image_14_V_ce0;
input  [24:0] square_image_14_V_q0;
output  [3:0] square_image_14_V_address1;
output   square_image_14_V_ce1;
input  [24:0] square_image_14_V_q1;
output  [3:0] square_image_15_V_address0;
output   square_image_15_V_ce0;
input  [0:0] square_image_15_V_q0;
output  [3:0] square_image_15_V_address1;
output   square_image_15_V_ce1;
input  [0:0] square_image_15_V_q1;
output  [9:0] resampled_0_V_address0;
output   resampled_0_V_ce0;
output   resampled_0_V_we0;
output  [24:0] resampled_0_V_d0;
output  [9:0] resampled_0_V_address1;
output   resampled_0_V_ce1;
output   resampled_0_V_we1;
output  [24:0] resampled_0_V_d1;
output  [9:0] resampled_1_V_address0;
output   resampled_1_V_ce0;
output   resampled_1_V_we0;
output  [24:0] resampled_1_V_d0;
output  [9:0] resampled_1_V_address1;
output   resampled_1_V_ce1;
output   resampled_1_V_we1;
output  [24:0] resampled_1_V_d1;
output  [9:0] resampled_2_V_address0;
output   resampled_2_V_ce0;
output   resampled_2_V_we0;
output  [24:0] resampled_2_V_d0;
output  [9:0] resampled_2_V_address1;
output   resampled_2_V_ce1;
output   resampled_2_V_we1;
output  [24:0] resampled_2_V_d1;

reg ap_done;
reg ap_idle;
reg[3:0] square_image_0_V_address0;
reg square_image_0_V_ce0;
reg square_image_0_V_ce1;
reg[3:0] square_image_1_V_address0;
reg square_image_1_V_ce0;
reg square_image_1_V_ce1;
reg[3:0] square_image_2_V_address0;
reg square_image_2_V_ce0;
reg square_image_2_V_ce1;
reg[3:0] square_image_3_V_address0;
reg square_image_3_V_ce0;
reg square_image_3_V_ce1;
reg[3:0] square_image_4_V_address0;
reg square_image_4_V_ce0;
reg square_image_4_V_ce1;
reg[3:0] square_image_5_V_address0;
reg square_image_5_V_ce0;
reg square_image_5_V_ce1;
reg[3:0] square_image_6_V_address0;
reg square_image_6_V_ce0;
reg square_image_6_V_ce1;
reg[3:0] square_image_7_V_address0;
reg square_image_7_V_ce0;
reg square_image_7_V_ce1;
reg[3:0] square_image_8_V_address0;
reg square_image_8_V_ce0;
reg square_image_8_V_ce1;
reg[3:0] square_image_9_V_address0;
reg square_image_9_V_ce0;
reg square_image_9_V_ce1;
reg[3:0] square_image_10_V_address0;
reg square_image_10_V_ce0;
reg square_image_10_V_ce1;
reg[3:0] square_image_11_V_address0;
reg square_image_11_V_ce0;
reg square_image_11_V_ce1;
reg[3:0] square_image_12_V_address0;
reg square_image_12_V_ce0;
reg square_image_12_V_ce1;
reg[3:0] square_image_13_V_address0;
reg square_image_13_V_ce0;
reg square_image_13_V_ce1;
reg[3:0] square_image_14_V_address0;
reg square_image_14_V_ce0;
reg square_image_14_V_ce1;
reg[3:0] square_image_15_V_address0;
reg square_image_15_V_ce0;
reg square_image_15_V_ce1;
reg[9:0] resampled_0_V_address0;
reg resampled_0_V_ce0;
reg resampled_0_V_we0;
reg[24:0] resampled_0_V_d0;
reg resampled_0_V_ce1;
reg resampled_0_V_we1;
reg[9:0] resampled_1_V_address0;
reg resampled_1_V_ce0;
reg resampled_1_V_we0;
reg[24:0] resampled_1_V_d0;
reg resampled_1_V_ce1;
reg resampled_1_V_we1;
reg[9:0] resampled_2_V_address0;
reg resampled_2_V_ce0;
reg resampled_2_V_we0;
reg[24:0] resampled_2_V_d0;
reg resampled_2_V_ce1;
reg resampled_2_V_we1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [0:0] exitcond_flatten_reg_1912;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_6_reg_733;
reg   [3:0] j4_reg_748;
reg   [3:0] i2_reg_762;
reg   [7:0] l_s_reg_776;
reg   [7:0] l3_reg_790;
reg   [7:0] indvar_flatten1_reg_804;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [3:0] i_mid2_reg_1618;
wire   [3:0] j_mid2_fu_1418_p3;
reg   [3:0] j_mid2_reg_1613;
wire   [3:0] i_mid2_fu_1426_p3;
wire   [3:0] j_fu_1454_p2;
reg   [3:0] j_reg_1693;
wire   [7:0] l_1_mid2_fu_1486_p3;
reg   [7:0] l_1_mid2_reg_1789;
wire   [7:0] l_mid2_fu_1494_p3;
reg   [7:0] l_mid2_reg_1797;
wire   [7:0] indvar_flatten_next_fu_1502_p2;
reg   [7:0] indvar_flatten_next_reg_1802;
wire   [24:0] extLd_fu_1508_p1;
wire   [24:0] extLd1_fu_1512_p1;
wire   [24:0] extLd3_fu_1541_p1;
wire   [24:0] extLd4_fu_1545_p1;
wire   [0:0] tmp_s_fu_1549_p2;
reg   [0:0] tmp_s_reg_1907;
wire   [0:0] exitcond_flatten_fu_1554_p2;
wire   [24:0] extLd2_fu_1582_p1;
wire   [24:0] extLd5_fu_1586_p1;
wire   [7:0] tmp_3_fu_1590_p2;
reg   [7:0] tmp_3_reg_1926;
reg    rewind_ap_ready;
reg    rewind_ap_ready_reg;
reg    rewind_enable;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_state1;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] ap_phi_mux_tmp_6_phi_fu_737_p6;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_j4_phi_fu_752_p6;
reg   [3:0] ap_phi_mux_i2_phi_fu_766_p6;
reg   [7:0] ap_phi_mux_l_s_phi_fu_780_p6;
wire    ap_block_pp0_stage1;
reg   [7:0] ap_phi_mux_l3_phi_fu_794_p6;
reg   [7:0] ap_phi_mux_indvar_flatten1_phi_fu_808_p6;
wire   [24:0] ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818;
reg   [24:0] ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818;
wire   [24:0] ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852;
reg   [24:0] ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852;
wire   [24:0] ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886;
reg   [24:0] ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886;
wire   [24:0] ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920;
reg   [24:0] ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920;
wire   [24:0] ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954;
reg   [24:0] ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954;
wire   [24:0] ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988;
reg   [24:0] ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988;
wire   [24:0] ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022;
reg   [24:0] ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022;
wire   [24:0] ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056;
reg   [24:0] ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056;
wire   [24:0] ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090;
reg   [24:0] ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090;
wire   [63:0] tmp_9_fu_1434_p1;
wire   [63:0] tmp_9_0_1_fu_1460_p1;
wire   [63:0] tmp_9_0_2_fu_1521_p1;
wire   [63:0] tmp_1_fu_1560_p1;
wire   [63:0] tmp_cast_fu_1575_p1;
wire   [63:0] tmp_2_cast_fu_1604_p1;
wire   [3:0] i_fu_1412_p2;
wire   [7:0] l_2_dup_fu_1480_p2;
wire   [3:0] tmp_8_0_2_fu_1516_p2;
wire   [8:0] tmp_1_cast_fu_1566_p1;
wire   [8:0] tmp_fu_1569_p2;
wire   [9:0] tmp_1_cast7_fu_1595_p1;
wire   [9:0] tmp_2_fu_1598_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_584;
reg    ap_condition_598;
reg    ap_condition_350;
reg    ap_condition_267;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 rewind_ap_ready_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond_flatten_reg_1912 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= rewind_enable;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rewind_ap_ready_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (ap_start == 1'b1))) begin
            rewind_ap_ready_reg <= rewind_ap_ready;
        end else begin
            rewind_ap_ready_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_267)) begin
        if ((1'b1 == ap_condition_350)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_13_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd12)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_12_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd11)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_11_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd10)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_10_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd9)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_9_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_8_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_7_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_6_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_5_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_4_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_3_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_2_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_1_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd0)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= extLd1_fu_1512_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((i_mid2_reg_1618 == 4'd15) | (i_mid2_reg_1618 == 4'd14) | (i_mid2_reg_1618 == 4'd13)))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_13_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_12_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_11_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_10_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_9_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_8_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_7_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_6_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_5_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_4_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_3_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_2_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_1_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= extLd2_fu_1582_p1;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_267)) begin
        if ((1'b1 == ap_condition_350)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_14_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd12)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_13_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd11)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_12_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd10)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_11_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd9)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_10_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_9_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_8_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_7_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_6_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_5_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_4_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_3_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_2_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd0)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_1_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_267)) begin
        if ((1'b1 == ap_condition_350)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_14_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd12)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_13_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd11)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_12_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd10)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_11_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd9)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_10_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_9_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_8_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_7_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_6_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_5_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_4_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_3_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_2_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd0)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_1_V_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((i_mid2_reg_1618 == 4'd15) | (i_mid2_reg_1618 == 4'd14) | (i_mid2_reg_1618 == 4'd13)))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_14_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_13_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_12_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_11_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_10_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_9_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_8_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_7_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_6_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_5_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_4_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_3_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_2_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_1_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_267)) begin
        if ((1'b1 == ap_condition_350)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= extLd3_fu_1541_p1;
        end else if ((i_mid2_reg_1618 == 4'd12)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_14_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd11)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_13_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd10)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_12_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd9)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_11_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_10_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_9_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_8_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_7_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_6_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_5_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_4_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_3_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd0)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_2_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_267)) begin
        if ((1'b1 == ap_condition_350)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= extLd4_fu_1545_p1;
        end else if ((i_mid2_reg_1618 == 4'd12)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_14_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd11)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_13_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd10)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_12_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd9)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_11_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_10_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_9_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_8_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_7_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_6_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_5_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_4_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_3_V_q1;
        end else if ((i_mid2_reg_1618 == 4'd0)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_2_V_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((i_mid2_reg_1618 == 4'd15) | (i_mid2_reg_1618 == 4'd14) | (i_mid2_reg_1618 == 4'd13)))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= extLd5_fu_1586_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_14_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_13_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_12_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_11_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_10_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_9_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_8_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_7_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_6_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_5_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_4_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_3_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_reg_1618 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_2_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_267)) begin
        if ((1'b1 == ap_condition_350)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_13_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd12)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_12_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd11)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_11_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd10)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_10_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd9)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_9_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_8_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_7_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_6_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_5_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_4_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_3_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_2_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_1_V_q0;
        end else if ((i_mid2_reg_1618 == 4'd0)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= extLd_fu_1508_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1912 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i2_reg_762 <= i_mid2_reg_1618;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1912 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        i2_reg_762 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1912 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten1_reg_804 <= indvar_flatten_next_reg_1802;
    end else if ((((exitcond_flatten_reg_1912 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        indvar_flatten1_reg_804 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1912 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j4_reg_748 <= j_reg_1693;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1912 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        j4_reg_748 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1912 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        l3_reg_790 <= l_mid2_reg_1797;
    end else if ((((exitcond_flatten_reg_1912 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        l3_reg_790 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1912 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        l_s_reg_776 <= tmp_3_reg_1926;
    end else if ((((exitcond_flatten_reg_1912 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        l_s_reg_776 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1912 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_reg_733 <= tmp_s_reg_1907;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1912 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        tmp_6_reg_733 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exitcond_flatten_reg_1912 <= exitcond_flatten_fu_1554_p2;
        l_1_mid2_reg_1789 <= l_1_mid2_fu_1486_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_mid2_reg_1618 <= i_mid2_fu_1426_p3;
        j_reg_1693 <= j_fu_1454_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten_next_reg_1802 <= indvar_flatten_next_fu_1502_p2;
        l_mid2_reg_1797 <= l_mid2_fu_1494_p3;
        tmp_s_reg_1907 <= tmp_s_fu_1549_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_mid2_reg_1613 <= j_mid2_fu_1418_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_3_reg_1926 <= tmp_3_fu_1590_p2;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1912 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = rewind_enable;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_584)) begin
        if ((exitcond_flatten_reg_1912 == 1'd1)) begin
            ap_phi_mux_i2_phi_fu_766_p6 = 4'd0;
        end else if ((exitcond_flatten_reg_1912 == 1'd0)) begin
            ap_phi_mux_i2_phi_fu_766_p6 = i_mid2_reg_1618;
        end else begin
            ap_phi_mux_i2_phi_fu_766_p6 = i2_reg_762;
        end
    end else begin
        ap_phi_mux_i2_phi_fu_766_p6 = i2_reg_762;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_598)) begin
        if ((exitcond_flatten_reg_1912 == 1'd1)) begin
            ap_phi_mux_indvar_flatten1_phi_fu_808_p6 = 8'd0;
        end else if ((exitcond_flatten_reg_1912 == 1'd0)) begin
            ap_phi_mux_indvar_flatten1_phi_fu_808_p6 = indvar_flatten_next_reg_1802;
        end else begin
            ap_phi_mux_indvar_flatten1_phi_fu_808_p6 = indvar_flatten1_reg_804;
        end
    end else begin
        ap_phi_mux_indvar_flatten1_phi_fu_808_p6 = indvar_flatten1_reg_804;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_584)) begin
        if ((exitcond_flatten_reg_1912 == 1'd1)) begin
            ap_phi_mux_j4_phi_fu_752_p6 = 4'd0;
        end else if ((exitcond_flatten_reg_1912 == 1'd0)) begin
            ap_phi_mux_j4_phi_fu_752_p6 = j_reg_1693;
        end else begin
            ap_phi_mux_j4_phi_fu_752_p6 = j4_reg_748;
        end
    end else begin
        ap_phi_mux_j4_phi_fu_752_p6 = j4_reg_748;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_598)) begin
        if ((exitcond_flatten_reg_1912 == 1'd1)) begin
            ap_phi_mux_l3_phi_fu_794_p6 = 8'd0;
        end else if ((exitcond_flatten_reg_1912 == 1'd0)) begin
            ap_phi_mux_l3_phi_fu_794_p6 = l_mid2_reg_1797;
        end else begin
            ap_phi_mux_l3_phi_fu_794_p6 = l3_reg_790;
        end
    end else begin
        ap_phi_mux_l3_phi_fu_794_p6 = l3_reg_790;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_598)) begin
        if ((exitcond_flatten_reg_1912 == 1'd1)) begin
            ap_phi_mux_l_s_phi_fu_780_p6 = 8'd0;
        end else if ((exitcond_flatten_reg_1912 == 1'd0)) begin
            ap_phi_mux_l_s_phi_fu_780_p6 = tmp_3_reg_1926;
        end else begin
            ap_phi_mux_l_s_phi_fu_780_p6 = l_s_reg_776;
        end
    end else begin
        ap_phi_mux_l_s_phi_fu_780_p6 = l_s_reg_776;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_584)) begin
        if ((exitcond_flatten_reg_1912 == 1'd1)) begin
            ap_phi_mux_tmp_6_phi_fu_737_p6 = 1'd0;
        end else if ((exitcond_flatten_reg_1912 == 1'd0)) begin
            ap_phi_mux_tmp_6_phi_fu_737_p6 = tmp_s_reg_1907;
        end else begin
            ap_phi_mux_tmp_6_phi_fu_737_p6 = tmp_6_reg_733;
        end
    end else begin
        ap_phi_mux_tmp_6_phi_fu_737_p6 = tmp_6_reg_733;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1912 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            resampled_0_V_address0 = tmp_2_cast_fu_1604_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            resampled_0_V_address0 = tmp_1_fu_1560_p1;
        end else begin
            resampled_0_V_address0 = 'bx;
        end
    end else begin
        resampled_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        resampled_0_V_ce0 = 1'b1;
    end else begin
        resampled_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resampled_0_V_ce1 = 1'b1;
    end else begin
        resampled_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            resampled_0_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            resampled_0_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818;
        end else begin
            resampled_0_V_d0 = 'bx;
        end
    end else begin
        resampled_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        resampled_0_V_we0 = 1'b1;
    end else begin
        resampled_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resampled_0_V_we1 = 1'b1;
    end else begin
        resampled_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            resampled_1_V_address0 = tmp_2_cast_fu_1604_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            resampled_1_V_address0 = tmp_1_fu_1560_p1;
        end else begin
            resampled_1_V_address0 = 'bx;
        end
    end else begin
        resampled_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        resampled_1_V_ce0 = 1'b1;
    end else begin
        resampled_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resampled_1_V_ce1 = 1'b1;
    end else begin
        resampled_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            resampled_1_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            resampled_1_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886;
        end else begin
            resampled_1_V_d0 = 'bx;
        end
    end else begin
        resampled_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        resampled_1_V_we0 = 1'b1;
    end else begin
        resampled_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resampled_1_V_we1 = 1'b1;
    end else begin
        resampled_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            resampled_2_V_address0 = tmp_2_cast_fu_1604_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            resampled_2_V_address0 = tmp_1_fu_1560_p1;
        end else begin
            resampled_2_V_address0 = 'bx;
        end
    end else begin
        resampled_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        resampled_2_V_ce0 = 1'b1;
    end else begin
        resampled_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resampled_2_V_ce1 = 1'b1;
    end else begin
        resampled_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            resampled_2_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            resampled_2_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954;
        end else begin
            resampled_2_V_d0 = 'bx;
        end
    end else begin
        resampled_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        resampled_2_V_we0 = 1'b1;
    end else begin
        resampled_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resampled_2_V_we1 = 1'b1;
    end else begin
        resampled_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((rewind_ap_ready_reg == 1'b1) | ((exitcond_flatten_fu_1554_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        rewind_ap_ready = 1'b1;
    end else begin
        rewind_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((rewind_ap_ready_reg == 1'b0) & (ap_start == 1'b1))) begin
        rewind_enable = 1'b1;
    end else begin
        rewind_enable = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_0_V_address0 = tmp_9_0_2_fu_1521_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            square_image_0_V_address0 = tmp_9_fu_1434_p1;
        end else begin
            square_image_0_V_address0 = 'bx;
        end
    end else begin
        square_image_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_0_V_ce0 = 1'b1;
    end else begin
        square_image_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_0_V_ce1 = 1'b1;
    end else begin
        square_image_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_10_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_10_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((i_mid2_reg_1618 == 4'd8) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd9) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd10) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_10_V_ce0 = 1'b1;
    end else begin
        square_image_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_10_V_ce1 = 1'b1;
    end else begin
        square_image_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_11_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_11_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((i_mid2_reg_1618 == 4'd9) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd10) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd11) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_11_V_ce0 = 1'b1;
    end else begin
        square_image_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_11_V_ce1 = 1'b1;
    end else begin
        square_image_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_12_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_12_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((i_mid2_reg_1618 == 4'd10) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd11) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd12) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_12_V_ce0 = 1'b1;
    end else begin
        square_image_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_12_V_ce1 = 1'b1;
    end else begin
        square_image_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & ((i_mid2_reg_1618 == 4'd15) | (i_mid2_reg_1618 == 4'd14) | (i_mid2_reg_1618 == 4'd13))) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_13_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((i_mid2_fu_1426_p3 == 4'd15) | (i_mid2_fu_1426_p3 == 4'd14) | (i_mid2_fu_1426_p3 == 4'd13))) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_13_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((i_mid2_fu_1426_p3 == 4'd15) | (i_mid2_fu_1426_p3 == 4'd14) | (i_mid2_fu_1426_p3 == 4'd13))) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & ((i_mid2_reg_1618 == 4'd15) | (i_mid2_reg_1618 == 4'd14) | (i_mid2_reg_1618 == 4'd13))) | ((i_mid2_reg_1618 == 4'd11) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd12) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_13_V_ce0 = 1'b1;
    end else begin
        square_image_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((i_mid2_fu_1426_p3 == 4'd15) | (i_mid2_fu_1426_p3 == 4'd14) | (i_mid2_fu_1426_p3 == 4'd13))) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_13_V_ce1 = 1'b1;
    end else begin
        square_image_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & ((i_mid2_reg_1618 == 4'd15) | (i_mid2_reg_1618 == 4'd14) | (i_mid2_reg_1618 == 4'd13))) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_14_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((i_mid2_fu_1426_p3 == 4'd15) | (i_mid2_fu_1426_p3 == 4'd14) | (i_mid2_fu_1426_p3 == 4'd13))) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_14_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((i_mid2_fu_1426_p3 == 4'd15) | (i_mid2_fu_1426_p3 == 4'd14) | (i_mid2_fu_1426_p3 == 4'd13))) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & ((i_mid2_reg_1618 == 4'd15) | (i_mid2_reg_1618 == 4'd14) | (i_mid2_reg_1618 == 4'd13))) | ((i_mid2_reg_1618 == 4'd12) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_14_V_ce0 = 1'b1;
    end else begin
        square_image_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((i_mid2_fu_1426_p3 == 4'd15) | (i_mid2_fu_1426_p3 == 4'd14) | (i_mid2_fu_1426_p3 == 4'd13))) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_14_V_ce1 = 1'b1;
    end else begin
        square_image_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_15_V_address0 = tmp_9_0_2_fu_1521_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            square_image_15_V_address0 = tmp_9_fu_1434_p1;
        end else begin
            square_image_15_V_address0 = 'bx;
        end
    end else begin
        square_image_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_15_V_ce0 = 1'b1;
    end else begin
        square_image_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_15_V_ce1 = 1'b1;
    end else begin
        square_image_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_1_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_1_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((i_mid2_reg_1618 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_1_V_ce0 = 1'b1;
    end else begin
        square_image_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_1_V_ce1 = 1'b1;
    end else begin
        square_image_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_2_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_2_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((i_mid2_reg_1618 == 4'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_2_V_ce0 = 1'b1;
    end else begin
        square_image_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_2_V_ce1 = 1'b1;
    end else begin
        square_image_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_3_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_3_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((i_mid2_reg_1618 == 4'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_3_V_ce0 = 1'b1;
    end else begin
        square_image_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_3_V_ce1 = 1'b1;
    end else begin
        square_image_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_4_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_4_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((i_mid2_reg_1618 == 4'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_4_V_ce0 = 1'b1;
    end else begin
        square_image_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_4_V_ce1 = 1'b1;
    end else begin
        square_image_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_5_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_5_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((i_mid2_reg_1618 == 4'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_5_V_ce0 = 1'b1;
    end else begin
        square_image_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_5_V_ce1 = 1'b1;
    end else begin
        square_image_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_6_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_6_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((i_mid2_reg_1618 == 4'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd6) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_6_V_ce0 = 1'b1;
    end else begin
        square_image_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_6_V_ce1 = 1'b1;
    end else begin
        square_image_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_7_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_7_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((i_mid2_reg_1618 == 4'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd6) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd7) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_7_V_ce0 = 1'b1;
    end else begin
        square_image_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_7_V_ce1 = 1'b1;
    end else begin
        square_image_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_8_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_8_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((i_mid2_reg_1618 == 4'd6) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd7) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd8) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_8_V_ce0 = 1'b1;
    end else begin
        square_image_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_8_V_ce1 = 1'b1;
    end else begin
        square_image_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (i_mid2_reg_1618 == 4'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_9_V_address0 = tmp_9_0_2_fu_1521_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (i_mid2_fu_1426_p3 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_9_V_address0 = tmp_9_fu_1434_p1;
    end else begin
        square_image_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((i_mid2_reg_1618 == 4'd7) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd8) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((i_mid2_reg_1618 == 4'd9) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        square_image_9_V_ce0 = 1'b1;
    end else begin
        square_image_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (i_mid2_fu_1426_p3 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        square_image_9_V_ce1 = 1'b1;
    end else begin
        square_image_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (ap_done_reg == 1'b1);
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_267 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_350 = ((i_mid2_reg_1618 == 4'd15) | (i_mid2_reg_1618 == 4'd14) | (i_mid2_reg_1618 == 4'd13));
end

always @ (*) begin
    ap_condition_584 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_598 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852 = 'bx;

assign ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022 = 'bx;

assign ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886 = 'bx;

assign ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920 = 'bx;

assign ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056 = 'bx;

assign ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954 = 'bx;

assign ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988 = 'bx;

assign ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090 = 'bx;

assign ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818 = 'bx;

assign ap_ready = internal_ap_ready;

assign exitcond_flatten_fu_1554_p2 = ((ap_phi_mux_indvar_flatten1_phi_fu_808_p6 == 8'd195) ? 1'b1 : 1'b0);

assign extLd1_fu_1512_p1 = square_image_0_V_q1;

assign extLd2_fu_1582_p1 = square_image_0_V_q0;

assign extLd3_fu_1541_p1 = square_image_15_V_q0;

assign extLd4_fu_1545_p1 = square_image_15_V_q1;

assign extLd5_fu_1586_p1 = square_image_15_V_q0;

assign extLd_fu_1508_p1 = square_image_0_V_q0;

assign i_fu_1412_p2 = (ap_phi_mux_i2_phi_fu_766_p6 + 4'd1);

assign i_mid2_fu_1426_p3 = ((ap_phi_mux_tmp_6_phi_fu_737_p6[0:0] === 1'b1) ? i_fu_1412_p2 : ap_phi_mux_i2_phi_fu_766_p6);

assign indvar_flatten_next_fu_1502_p2 = (ap_phi_mux_indvar_flatten1_phi_fu_808_p6 + 8'd1);

assign j_fu_1454_p2 = (j_mid2_fu_1418_p3 + 4'd1);

assign j_mid2_fu_1418_p3 = ((ap_phi_mux_tmp_6_phi_fu_737_p6[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_j4_phi_fu_752_p6);

assign l_1_mid2_fu_1486_p3 = ((tmp_6_reg_733[0:0] === 1'b1) ? l_2_dup_fu_1480_p2 : ap_phi_mux_l_s_phi_fu_780_p6);

assign l_2_dup_fu_1480_p2 = (ap_phi_mux_l3_phi_fu_794_p6 + 8'd14);

assign l_mid2_fu_1494_p3 = ((tmp_6_reg_733[0:0] === 1'b1) ? l_2_dup_fu_1480_p2 : ap_phi_mux_l3_phi_fu_794_p6);

assign resampled_0_V_address1 = tmp_cast_fu_1575_p1;

assign resampled_0_V_d1 = ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852;

assign resampled_1_V_address1 = tmp_cast_fu_1575_p1;

assign resampled_1_V_d1 = ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920;

assign resampled_2_V_address1 = tmp_cast_fu_1575_p1;

assign resampled_2_V_d1 = ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988;

assign square_image_0_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_10_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_11_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_12_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_13_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_14_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_15_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_1_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_2_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_3_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_4_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_5_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_6_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_7_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_8_V_address1 = tmp_9_0_1_fu_1460_p1;

assign square_image_9_V_address1 = tmp_9_0_1_fu_1460_p1;

assign tmp_1_cast7_fu_1595_p1 = l_1_mid2_reg_1789;

assign tmp_1_cast_fu_1566_p1 = l_1_mid2_reg_1789;

assign tmp_1_fu_1560_p1 = l_1_mid2_reg_1789;

assign tmp_2_cast_fu_1604_p1 = tmp_2_fu_1598_p2;

assign tmp_2_fu_1598_p2 = (tmp_1_cast7_fu_1595_p1 + 10'd392);

assign tmp_3_fu_1590_p2 = (l_1_mid2_reg_1789 + 8'd1);

assign tmp_8_0_2_fu_1516_p2 = (j_mid2_reg_1613 + 4'd2);

assign tmp_9_0_1_fu_1460_p1 = j_fu_1454_p2;

assign tmp_9_0_2_fu_1521_p1 = tmp_8_0_2_fu_1516_p2;

assign tmp_9_fu_1434_p1 = j_mid2_fu_1418_p3;

assign tmp_cast_fu_1575_p1 = tmp_fu_1569_p2;

assign tmp_fu_1569_p2 = (tmp_1_cast_fu_1566_p1 + 9'd196);

assign tmp_s_fu_1549_p2 = ((j_reg_1693 == 4'd14) ? 1'b1 : 1'b0);

endmodule //resample_for_conv2
