/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [23:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire [23:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [26:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_9z[3:2], celloutsig_0_5z };
  reg [2:0] _02_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_7z };
  assign out_data[34:32] = _02_;
  assign celloutsig_0_24z = { celloutsig_0_22z[3:1], celloutsig_0_18z, celloutsig_0_13z } >= { celloutsig_0_0z[2:0], celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_9z };
  assign celloutsig_1_9z = { celloutsig_1_6z[1], celloutsig_1_7z, celloutsig_1_8z[6:5], celloutsig_1_6z } <= { celloutsig_1_6z[4:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_4z[3:1] <= celloutsig_1_16z[2:0];
  assign celloutsig_1_0z = in_data[143:140] <= in_data[160:157];
  assign celloutsig_0_3z = celloutsig_0_1z[15:1] <= in_data[74:60];
  assign celloutsig_0_13z = ! celloutsig_0_9z;
  assign celloutsig_1_1z = ! { in_data[100:98], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = in_data[60:58] < celloutsig_0_6z[3:1];
  assign celloutsig_0_8z = celloutsig_0_1z[15:13] < celloutsig_0_1z[19:17];
  assign celloutsig_0_10z = { celloutsig_0_2z[3], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z } < { celloutsig_0_1z[21], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_1z[7:4], celloutsig_0_4z } < { celloutsig_0_9z[3], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_2z[7:0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_7z } < { celloutsig_0_19z[8:5], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_1_18z = celloutsig_1_11z[8:1] % { 1'h1, celloutsig_1_11z[10:4] };
  assign celloutsig_0_1z = { in_data[40:21], celloutsig_0_0z } % { 1'h1, in_data[29:7] };
  assign celloutsig_0_21z = { celloutsig_0_0z[2:1], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z } % { 1'h1, celloutsig_0_18z[10:6] };
  assign celloutsig_1_7z = { celloutsig_1_3z[13], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_8z[6:5] = celloutsig_1_4z[2] ? { celloutsig_1_0z, celloutsig_1_0z } : { celloutsig_1_7z[0], celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_6z[3] ? { in_data[128], celloutsig_1_1z, celloutsig_1_1z } : celloutsig_1_4z[4:2];
  assign celloutsig_1_16z = celloutsig_1_12z[20] ? { celloutsig_1_10z[1:0], celloutsig_1_1z, celloutsig_1_1z } : { celloutsig_1_6z[0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_6z = celloutsig_0_5z[0] ? celloutsig_0_4z[4:1] : celloutsig_0_2z[6:3];
  assign celloutsig_0_22z = celloutsig_0_3z ? { in_data[59:56], _00_ } : { celloutsig_0_19z[4:2], celloutsig_0_16z };
  assign celloutsig_1_3z = celloutsig_1_0z ? in_data[169:143] : { in_data[151:129], 1'h0, celloutsig_1_1z, celloutsig_1_1z, 1'h0 };
  assign celloutsig_0_12z = { celloutsig_0_6z[2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z } != { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[111:109], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } != in_data[143:138];
  assign celloutsig_0_0z = ~ in_data[26:23];
  assign celloutsig_0_4z = ~ in_data[32:28];
  assign celloutsig_1_11z = { celloutsig_1_3z[21:17], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z } << { celloutsig_1_6z[2:0], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_12z = { celloutsig_1_3z[23:21], celloutsig_1_8z[6:5], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z[6:5], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z } << { celloutsig_1_3z[19:4], celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_18z = { in_data[91:85], _00_ } << in_data[56:45];
  assign celloutsig_0_2z = in_data[38:29] << celloutsig_0_1z[17:8];
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } << in_data[140:138];
  assign celloutsig_1_6z = celloutsig_1_3z[9:5] << { in_data[100:99], celloutsig_1_5z };
  assign celloutsig_0_16z = { celloutsig_0_1z[11], celloutsig_0_0z, celloutsig_0_7z } >>> celloutsig_0_1z[22:17];
  assign celloutsig_0_19z = { celloutsig_0_5z[2:1], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_12z } >>> celloutsig_0_1z[22:13];
  assign celloutsig_1_4z = { in_data[162:159], celloutsig_1_0z } >>> { celloutsig_1_3z[16:13], celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_2z[8:6] ^ celloutsig_0_1z[8:6];
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_0z } ^ celloutsig_0_2z[6:2];
  assign celloutsig_1_8z[4:0] = celloutsig_1_6z;
  assign { out_data[135:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z };
endmodule
