// Seed: 1176326708
module module_0 ();
  tri id_2 = 1;
endmodule
module module_1 (
    input  wor   id_0
    , id_12,
    output tri   id_1,
    input  wor   id_2,
    input  uwire id_3,
    output wire  id_4,
    output tri   id_5,
    output tri   id_6,
    output uwire id_7,
    output tri0  id_8,
    input  wor   id_9,
    input  tri1  id_10
);
  wire id_13;
  specify
    (id_14 => id_15) = (id_9  : id_3#(.id_3(1 & 1)): id_10, id_2  : 1  : 1);
  endspecify module_0();
endmodule
