###############################################################
#  Generated by:      Cadence Innovus 23.10-p003_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Wed Jun 12 19:31:35 2024
#  Design:            ORCA_TOP
#  Command:           report_timing -clock_from SDRAM_CLK -clock_to SDRAM_CLK  > ../reports/HCTS_4x4_sink_grid_box_setup.rpt
###############################################################
Path 1: MET Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_10/CLK 
Endpoint:   I_SDRAM_TOP/I_SDRAM_IF/R_10/D                                  (v) checked with  leading edge of 'SDRAM_CLK'
Beginpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/QN (v) triggered by  leading edge of 'SDRAM_CLK'
Path Groups: {reg2reg}
Analysis View: func_worst_scenario
Other End Arrival Time          1.302
- Setup                         0.649
+ Phase Shift                   4.100
+ CPPR Adjustment               0.028
- Uncertainty                   0.100
= Required Time                 4.681
- Arrival Time                  4.605
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.336
     = Beginpoint Arrival Time       1.336
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                1.336      0.113                       I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
      0.304     1.640      0.124     SDFFARX1_LVT      I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/QN
      0.195     1.835      0.093     NBUFFX4_LVT       I_SDRAM_TOP/FE_OFC4989_n159/Y
      0.164     1.999      0.089     NBUFFX8_LVT       I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6707_n159/Y
      0.252     2.250      0.105     AND2X1_RVT        I_SDRAM_TOP/I_SDRAM_IF/U2/Y
      0.238     2.489      0.108     AO22X1_RVT        I_SDRAM_TOP/I_SDRAM_IF/U4/Y
      0.167     2.655      0.042     AO21X1_LVT        I_SDRAM_TOP/I_SDRAM_IF/FE_RC_159_0/Y
      0.100     2.756      0.124     NAND2X0_LVT       I_SDRAM_TOP/I_SDRAM_IF/FE_RC_158_0/Y
      0.243     2.998      0.111     OA21X1_RVT        I_SDRAM_TOP/I_SDRAM_IF/U72/Y
      0.233     3.231      0.069     NOR2X1_RVT        I_SDRAM_TOP/I_SDRAM_IF/U73/Y
      0.225     3.457      0.074     OR2X1_RVT         I_SDRAM_TOP/I_SDRAM_IF/U74/Y
      0.119     3.576      0.123     NAND3X0_RVT       I_SDRAM_TOP/I_SDRAM_IF/U83/Y
      0.226     3.802      0.102     AND3X1_RVT        I_SDRAM_TOP/I_SDRAM_IF/U88/Y
      0.251     4.053      0.142     AO22X1_RVT        I_SDRAM_TOP/I_SDRAM_IF/U89/Y
      0.294     4.347      0.059     OAI22X1_RVT       I_SDRAM_TOP/I_SDRAM_IF/U104/Y
      0.258     4.605      0.087     AO21X1_RVT        I_SDRAM_TOP/I_SDRAM_IF/U7140/Y
      0.000     4.605      0.087     SDFFASX1_RVT      I_SDRAM_TOP/I_SDRAM_IF/R_10/D
      ---------------------------------------------------------------------------------

