
*** Running vivado
    with args -log project3_frame.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source project3_frame.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source project3_frame.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2397.949 ; gain = 2.016 ; free physical = 5083 ; free virtual = 8474
Command: link_design -top project3_frame -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'my_clock'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2398.156 ; gain = 0.000 ; free physical = 4787 ; free virtual = 8178
INFO: [Netlist 29-17] Analyzing 2479 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clock/inst'
Finished Parsing XDC File [/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clock/inst'
Parsing XDC File [/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2787.160 ; gain = 364.992 ; free physical = 4263 ; free virtual = 7654
Finished Parsing XDC File [/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clock/inst'
Parsing XDC File [/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.srcs/constrs_1/imports/test/time.xdc]
Finished Parsing XDC File [/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.srcs/constrs_1/imports/test/time.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.160 ; gain = 0.000 ; free physical = 4288 ; free virtual = 7679
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2048 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 2048 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:20 . Memory (MB): peak = 2787.160 ; gain = 389.211 ; free physical = 4288 ; free virtual = 7679
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.176 ; gain = 32.016 ; free physical = 4280 ; free virtual = 7671

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 14b98774e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2837.988 ; gain = 18.812 ; free physical = 4257 ; free virtual = 7648

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a63c3607

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2990.988 ; gain = 0.000 ; free physical = 4112 ; free virtual = 7503
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d9dc1f8a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2990.988 ; gain = 0.000 ; free physical = 4112 ; free virtual = 7503
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 162196520

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2990.988 ; gain = 0.000 ; free physical = 4112 ; free virtual = 7503
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 162196520

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2990.988 ; gain = 0.000 ; free physical = 4112 ; free virtual = 7503
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 162196520

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2990.988 ; gain = 0.000 ; free physical = 4112 ; free virtual = 7503
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 162196520

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2990.988 ; gain = 0.000 ; free physical = 4112 ; free virtual = 7503
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2990.988 ; gain = 0.000 ; free physical = 4112 ; free virtual = 7503
Ending Logic Optimization Task | Checksum: 204230c5f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2990.988 ; gain = 0.000 ; free physical = 4112 ; free virtual = 7503

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 204230c5f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2990.988 ; gain = 0.000 ; free physical = 4112 ; free virtual = 7503

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 204230c5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.988 ; gain = 0.000 ; free physical = 4112 ; free virtual = 7503

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2990.988 ; gain = 0.000 ; free physical = 4112 ; free virtual = 7503
Ending Netlist Obfuscation Task | Checksum: 204230c5f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2990.988 ; gain = 0.000 ; free physical = 4112 ; free virtual = 7503
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2990.988 ; gain = 203.828 ; free physical = 4112 ; free virtual = 7503
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2998.992 ; gain = 0.000 ; free physical = 4108 ; free virtual = 7501
INFO: [Common 17-1381] The checkpoint '/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.runs/impl_1/project3_frame_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file project3_frame_drc_opted.rpt -pb project3_frame_drc_opted.pb -rpx project3_frame_drc_opted.rpx
Command: report_drc -file project3_frame_drc_opted.rpt -pb project3_frame_drc_opted.pb -rpx project3_frame_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.runs/impl_1/project3_frame_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3126.234 ; gain = 127.242 ; free physical = 4006 ; free virtual = 7398
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 4003 ; free virtual = 7395
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11e5b7381

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 4003 ; free virtual = 7395
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 4003 ; free virtual = 7395

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d0b0249a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 4040 ; free virtual = 7435

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ba14e17d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3986 ; free virtual = 7380

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ba14e17d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3986 ; free virtual = 7380
Phase 1 Placer Initialization | Checksum: 1ba14e17d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3985 ; free virtual = 7379

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1524cb8ea

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3973 ; free virtual = 7367

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: fce773dc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3972 ; free virtual = 7367

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 1, total 2, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 2 new cells, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 8 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/AGEX_latch_reg[74]_0[40]. Replicated 12 times.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/AGEX_latch_reg[74]_0[41]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/AGEX_latch_reg[74]_0[42]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/AGEX_latch_reg[74]_0[43]. Replicated 12 times.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/AGEX_latch_reg[74]_0[44]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/AGEX_latch_reg[74]_0[45]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/AGEX_latch_reg[74]_0[46]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/AGEX_latch_reg[74]_0[47]. Replicated 11 times.
INFO: [Physopt 32-232] Optimized 8 nets. Created 90 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 90 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3943 ; free virtual = 7338
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3943 ; free virtual = 7338

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |              4  |                     6  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           90  |              0  |                     8  |           0  |           1  |  00:00:40  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           92  |              4  |                    14  |           0  |           8  |  00:00:41  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 19ce4a386

Time (s): cpu = 00:02:18 ; elapsed = 00:01:39 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3943 ; free virtual = 7337
Phase 2.3 Global Placement Core | Checksum: 19853b4d2

Time (s): cpu = 00:02:34 ; elapsed = 00:01:45 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3942 ; free virtual = 7336
Phase 2 Global Placement | Checksum: 19853b4d2

Time (s): cpu = 00:02:34 ; elapsed = 00:01:45 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3946 ; free virtual = 7340

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21cb92488

Time (s): cpu = 00:02:46 ; elapsed = 00:01:50 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3945 ; free virtual = 7339

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1eae58909

Time (s): cpu = 00:03:59 ; elapsed = 00:02:45 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3932 ; free virtual = 7328

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20fdc6458

Time (s): cpu = 00:03:59 ; elapsed = 00:02:46 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3932 ; free virtual = 7328

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 213505b8e

Time (s): cpu = 00:03:59 ; elapsed = 00:02:46 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3932 ; free virtual = 7328

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2009be93b

Time (s): cpu = 00:04:02 ; elapsed = 00:02:48 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3928 ; free virtual = 7324

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17efcf5b3

Time (s): cpu = 00:04:02 ; elapsed = 00:02:49 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3931 ; free virtual = 7327

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17f9906e9

Time (s): cpu = 00:04:02 ; elapsed = 00:02:49 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3931 ; free virtual = 7327
Phase 3 Detail Placement | Checksum: 17f9906e9

Time (s): cpu = 00:04:03 ; elapsed = 00:02:49 . Memory (MB): peak = 3126.234 ; gain = 0.000 ; free physical = 3931 ; free virtual = 7327

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c0ba75f1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.959 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 155c4cf2a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3132.969 ; gain = 0.000 ; free physical = 3958 ; free virtual = 7354
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1190eee9b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.969 ; gain = 0.000 ; free physical = 3958 ; free virtual = 7354
Phase 4.1.1.1 BUFG Insertion | Checksum: c0ba75f1

Time (s): cpu = 00:04:51 ; elapsed = 00:03:17 . Memory (MB): peak = 3132.969 ; gain = 6.734 ; free physical = 3958 ; free virtual = 7354
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.959. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:04:51 ; elapsed = 00:03:17 . Memory (MB): peak = 3132.969 ; gain = 6.734 ; free physical = 3959 ; free virtual = 7354
Phase 4.1 Post Commit Optimization | Checksum: b5a9ebf7

Time (s): cpu = 00:04:52 ; elapsed = 00:03:17 . Memory (MB): peak = 3132.969 ; gain = 6.734 ; free physical = 3959 ; free virtual = 7354

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b5a9ebf7

Time (s): cpu = 00:04:52 ; elapsed = 00:03:18 . Memory (MB): peak = 3132.969 ; gain = 6.734 ; free physical = 3958 ; free virtual = 7354

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: b5a9ebf7

Time (s): cpu = 00:04:52 ; elapsed = 00:03:18 . Memory (MB): peak = 3132.969 ; gain = 6.734 ; free physical = 3959 ; free virtual = 7354
Phase 4.3 Placer Reporting | Checksum: b5a9ebf7

Time (s): cpu = 00:04:52 ; elapsed = 00:03:18 . Memory (MB): peak = 3132.969 ; gain = 6.734 ; free physical = 3959 ; free virtual = 7354

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.969 ; gain = 0.000 ; free physical = 3959 ; free virtual = 7354

Time (s): cpu = 00:04:52 ; elapsed = 00:03:18 . Memory (MB): peak = 3132.969 ; gain = 6.734 ; free physical = 3959 ; free virtual = 7354
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 162f8207a

Time (s): cpu = 00:04:53 ; elapsed = 00:03:18 . Memory (MB): peak = 3132.969 ; gain = 6.734 ; free physical = 3959 ; free virtual = 7355
Ending Placer Task | Checksum: 10afd4a05

Time (s): cpu = 00:04:53 ; elapsed = 00:03:18 . Memory (MB): peak = 3132.969 ; gain = 6.734 ; free physical = 3959 ; free virtual = 7355
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:57 ; elapsed = 00:03:21 . Memory (MB): peak = 3132.969 ; gain = 6.734 ; free physical = 3986 ; free virtual = 7382
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3140.973 ; gain = 0.000 ; free physical = 3966 ; free virtual = 7382
INFO: [Common 17-1381] The checkpoint '/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.runs/impl_1/project3_frame_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file project3_frame_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3140.973 ; gain = 0.000 ; free physical = 3974 ; free virtual = 7373
INFO: [runtcl-4] Executing : report_utilization -file project3_frame_utilization_placed.rpt -pb project3_frame_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file project3_frame_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3140.973 ; gain = 0.000 ; free physical = 3984 ; free virtual = 7384
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 3140.973 ; gain = 0.000 ; free physical = 3942 ; free virtual = 7341
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3166.723 ; gain = 23.750 ; free physical = 3920 ; free virtual = 7340
INFO: [Common 17-1381] The checkpoint '/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.runs/impl_1/project3_frame_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 26557fe0 ConstDB: 0 ShapeSum: e4a7ca25 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f7a80698

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 3239.500 ; gain = 58.969 ; free physical = 3801 ; free virtual = 7204
Post Restoration Checksum: NetGraph: 340ec617 NumContArr: c3994081 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f7a80698

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 3239.500 ; gain = 58.969 ; free physical = 3812 ; free virtual = 7215

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f7a80698

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 3248.496 ; gain = 67.965 ; free physical = 3794 ; free virtual = 7197

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f7a80698

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 3248.496 ; gain = 67.965 ; free physical = 3794 ; free virtual = 7197
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a62dcfe1

Time (s): cpu = 00:01:37 ; elapsed = 00:00:55 . Memory (MB): peak = 3273.629 ; gain = 93.098 ; free physical = 3779 ; free virtual = 7182
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.967  | TNS=0.000  | WHS=-0.313 | THS=-1893.508|

Phase 2 Router Initialization | Checksum: 1f813720e

Time (s): cpu = 00:01:59 ; elapsed = 00:01:04 . Memory (MB): peak = 3280.629 ; gain = 100.098 ; free physical = 3774 ; free virtual = 7178

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3318
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3318
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f813720e

Time (s): cpu = 00:01:59 ; elapsed = 00:01:04 . Memory (MB): peak = 3280.629 ; gain = 100.098 ; free physical = 3770 ; free virtual = 7173
Phase 3 Initial Routing | Checksum: 16da24fa1

Time (s): cpu = 00:03:15 ; elapsed = 00:01:37 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3757 ; free virtual = 7161

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 793
 Number of Nodes with overlaps = 252
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.555  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14b2bb44d

Time (s): cpu = 00:05:11 ; elapsed = 00:03:12 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3758 ; free virtual = 7162
Phase 4 Rip-up And Reroute | Checksum: 14b2bb44d

Time (s): cpu = 00:05:11 ; elapsed = 00:03:12 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3758 ; free virtual = 7162

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13dd3f6c4

Time (s): cpu = 00:05:27 ; elapsed = 00:03:20 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3759 ; free virtual = 7162
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.569  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 13dd3f6c4

Time (s): cpu = 00:05:27 ; elapsed = 00:03:20 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3759 ; free virtual = 7162

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13dd3f6c4

Time (s): cpu = 00:05:27 ; elapsed = 00:03:20 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3759 ; free virtual = 7162
Phase 5 Delay and Skew Optimization | Checksum: 13dd3f6c4

Time (s): cpu = 00:05:27 ; elapsed = 00:03:20 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3759 ; free virtual = 7163

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2157c8157

Time (s): cpu = 00:05:57 ; elapsed = 00:03:36 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3755 ; free virtual = 7158
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.569  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c7b91a95

Time (s): cpu = 00:05:57 ; elapsed = 00:03:36 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3755 ; free virtual = 7158
Phase 6 Post Hold Fix | Checksum: 1c7b91a95

Time (s): cpu = 00:05:57 ; elapsed = 00:03:36 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3755 ; free virtual = 7158

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.35715 %
  Global Horizontal Routing Utilization  = 5.69633 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1db9a21b2

Time (s): cpu = 00:05:57 ; elapsed = 00:03:36 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3755 ; free virtual = 7158

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1db9a21b2

Time (s): cpu = 00:05:57 ; elapsed = 00:03:36 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3754 ; free virtual = 7157

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133f9527c

Time (s): cpu = 00:05:59 ; elapsed = 00:03:38 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3752 ; free virtual = 7156

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.569  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133f9527c

Time (s): cpu = 00:05:59 ; elapsed = 00:03:38 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3758 ; free virtual = 7162
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:59 ; elapsed = 00:03:38 . Memory (MB): peak = 3327.629 ; gain = 147.098 ; free physical = 3792 ; free virtual = 7195

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:39 ; elapsed = 00:04:55 . Memory (MB): peak = 3327.629 ; gain = 160.906 ; free physical = 3791 ; free virtual = 7195
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3335.633 ; gain = 0.000 ; free physical = 3765 ; free virtual = 7192
INFO: [Common 17-1381] The checkpoint '/home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.runs/impl_1/project3_frame_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file project3_frame_drc_routed.rpt -pb project3_frame_drc_routed.pb -rpx project3_frame_drc_routed.rpx
Command: report_drc -file project3_frame_drc_routed.rpt -pb project3_frame_drc_routed.pb -rpx project3_frame_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.runs/impl_1/project3_frame_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3354.609 ; gain = 18.977 ; free physical = 3769 ; free virtual = 7178
INFO: [runtcl-4] Executing : report_methodology -file project3_frame_methodology_drc_routed.rpt -pb project3_frame_methodology_drc_routed.pb -rpx project3_frame_methodology_drc_routed.rpx
Command: report_methodology -file project3_frame_methodology_drc_routed.rpt -pb project3_frame_methodology_drc_routed.pb -rpx project3_frame_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hkamath3/gt-cs3220-spr21.github.io/assignment3_files/assignment3/assignment3.runs/impl_1/project3_frame_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:12 ; elapsed = 00:00:42 . Memory (MB): peak = 3354.609 ; gain = 0.000 ; free physical = 3766 ; free virtual = 7176
INFO: [runtcl-4] Executing : report_power -file project3_frame_power_routed.rpt -pb project3_frame_power_summary_routed.pb -rpx project3_frame_power_routed.rpx
Command: report_power -file project3_frame_power_routed.rpt -pb project3_frame_power_summary_routed.pb -rpx project3_frame_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3364.516 ; gain = 9.906 ; free physical = 3754 ; free virtual = 7167
INFO: [runtcl-4] Executing : report_route_status -file project3_frame_route_status.rpt -pb project3_frame_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file project3_frame_timing_summary_routed.rpt -pb project3_frame_timing_summary_routed.pb -rpx project3_frame_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3364.516 ; gain = 0.000 ; free physical = 3743 ; free virtual = 7158
INFO: [runtcl-4] Executing : report_incremental_reuse -file project3_frame_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file project3_frame_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file project3_frame_bus_skew_routed.rpt -pb project3_frame_bus_skew_routed.pb -rpx project3_frame_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar  5 22:19:51 2021...
