# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab6_Part1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab6_Part1/halfadder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:50:39 on Oct 19,2024
# vcom -reportprogress 300 -93 -work work C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab6_Part1/halfadder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity halfadder
# -- Compiling architecture comb of halfadder
# End time: 12:50:40 on Oct 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.halfadder
# vsim work.halfadder 
# Start time: 12:50:43 on Oct 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.halfadder(comb)
-restart f
# invalid command name "-restart"
restart -f
forca a 0
# invalid command name "forca"
force a 0
force b 0
run 100
run 100
foirru
# invalid command name "foirru"
force b 1
force a 0
run 100
add wave -position insertpoint sim:/halfadder/*
run 100
restart -f
force a 0
force b 0
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
run halfadder.do
# Invalid time value: halfadder.do
restart -f
force a 0
force b 0
run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
force a 0
force b 1
run 100
force a 1
force b 0
run 100
force a 1
force b 1
run 100
# End time: 13:02:29 on Oct 19,2024, Elapsed time: 0:11:46
# Errors: 4, Warnings: 0
