Real time: Nov/22/2014 17:55:46

Profiler Stats
--------------
Elapsed_time_in_seconds: 1544
Elapsed_time_in_minutes: 25.7333
Elapsed_time_in_hours: 0.428889
Elapsed_time_in_days: 0.0178704

Virtual_time_in_seconds: 1540.66
Virtual_time_in_minutes: 25.6777
Virtual_time_in_hours:   0.427961
Virtual_time_in_days:    0.427961

Ruby_current_time: 86970831
Ruby_start_time: 1
Ruby_cycles: 86970830

mbytes_resident: 3223.62
mbytes_total: 3268.6
resident_ratio: 0.986239

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 8.69708e+07 [ 8.69708e+07 8.69708e+07 8.69708e+07 8.69708e+07 8.69708e+07 8.69708e+07 8.69708e+07 8.69708e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3488
  L1D_cache_total_misses: 2099	(60.1778%)
  L1D_cache_total_demand_misses: 2099
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 2099
  L1D_cache_misses_per_instruction: 2099
  L1D_cache_instructions_per_misses: 0.000476417

  L1D_cache_request_type_LD:   2247	(64.4209)%
  L1D_cache_request_type_ST:   1241	(35.5791)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3488 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3488 ]

  L1D_cache_miss_type_LD:   894	(42.5917)%
  L1D_cache_miss_type_ST:   1205	(57.4083)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 6063435
  L1T_cache_total_misses: 4201223	(69.2878%)
  L1T_cache_total_demand_misses: 4201223
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 4.20122e+06
  L1T_cache_misses_per_instruction: 4.20122e+06
  L1T_cache_instructions_per_misses: 2.38026e-07

  L1T_cache_request_type_LD:   1405706	(23.1833)%
  L1T_cache_request_type_ST:   4657729	(76.8167)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 6063435 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 6063435 ]

  L1T_cache_miss_type_LD:   96713	(2.30202)%
  L1T_cache_miss_type_ST:   4104510	(97.698)%

L2_cache cache stats: 
  L2_cache_total_requests: 3750
  L2_cache_total_misses: 1108	(29.5467%)
  L2_cache_total_demand_misses: 1108
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 1108
  L2_cache_misses_per_instruction: 1108
  L2_cache_instructions_per_misses: 0.000902527

  L2_cache_request_type_LD:   894	(23.84)%
  L2_cache_request_type_ST:   2856	(76.16)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 3750 average:     8 | standard deviation: 0 | 0 0 0 0 3750 ]

  L2_cache_miss_type_LD:   331	(29.8736)%
  L2_cache_miss_type_ST:   777	(70.1264)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 4754442
  L2T_cache_total_misses: 1651	(0.0347254%)
  L2T_cache_total_demand_misses: 1651
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 1651
  L2T_cache_misses_per_instruction: 1651
  L2T_cache_instructions_per_misses: 0.000605694

  L2T_cache_request_type_LD:   96713	(2.03416)%
  L2T_cache_request_type_ST:   4657729	(97.9658)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 4754442 average: 31.5118 | standard deviation: 3.38798 | 0 0 0 0 96713 0 4657729 ]

  L2T_cache_miss_type_LD:   1518	(91.9443)%
  L2T_cache_miss_type_ST:   133	(8.05572)%


TBE Queries: 4760410
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 15 count: 4760410 average: 0.895556 | standard deviation: 0.702789 | 1334918 2611064 809077 2450 677 249 155 212 218 132 82 76 76 121 341 562 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 16 count: 6066923 average: 1.96308 | standard deviation: 0.730696 | 0 1519145 3358806 1115612 57242 11819 2295 552 147 46 71 36 37 67 44 113 891 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 16 max: 1698 count: 6066923 average: 23.7397 | standard deviation: 11.5074 | 1310382 4702517 50263 0 5 0 7 1927 489 70 31 29 30 12 25 6 0 5 223 482 163 76 119 28 13 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 2 0 1 0 1 0 0 0 0 0 0 0 0 1 1 0 1 0 3 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 256 max: 1697 count: 1407953 average: 5.98598 | standard deviation: 9.46767 | 1407613 332 1 6 0 0 1 0 0 0 ]
miss_latency_ST: [binsize: 256 max: 1698 count: 4658970 average: 29.1049 | standard deviation: 4.61631 | 4658180 778 0 0 7 3 2 0 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 961 count: 2224 average: 81.5324 | standard deviation: 116.05 | 1333 0 0 0 0 0 0 0 2 0 0 0 0 6 2 532 4 1 1 0 0 0 0 3 2 0 0 0 0 0 1 0 0 0 2 1 79 4 242 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 2 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 16 max: 1698 count: 6064699 average: 23.7185 | standard deviation: 11.2386 | 1309049 4702517 50263 0 3 0 1 1393 484 69 31 26 28 12 25 5 0 2 140 239 163 75 119 28 13 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 3 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 16 count: 6066923 average: 1.96308 | standard deviation: 0.730696 | 0 1519145 3358806 1115612 57242 11819 2295 552 147 46 71 36 37 67 44 113 891 ]
Sequencer_0: [binsize: 1 max: 5 count: 50 average:  2.56 | standard deviation: 1.22057 | 0 11 16 10 10 3 ]
Sequencer_1: [binsize: 1 max: 16 count: 3438 average: 6.67481 | standard deviation: 6.66299 | 0 1704 171 36 32 32 32 88 45 40 70 36 37 67 44 113 891 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 8 count: 1436 average: 2.23538 | standard deviation: 0.677668 | 0 123 894 400 4 10 3 1 1 ]
SequencerACC_1: [binsize: 1 max: 9 count: 3555771 average: 1.98906 | standard deviation: 0.67129 | 0 820608 1953550 781574 17 7 3 4 7 1 ]
SequencerACC_2: [binsize: 1 max: 9 count: 437416 average: 2.07605 | standard deviation: 0.774417 | 0 63068 316404 31333 17013 7741 1594 207 53 3 ]
SequencerACC_3: [binsize: 1 max: 10 count: 2068812 average: 1.88651 | standard deviation: 0.73732 | 0 633631 1087771 302259 40166 4026 663 252 41 2 1 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 2 max: 91 count: 13353 average: 25.1218 | standard deviation: 7.49224 | 0 0 0 0 60 33 3 0 265 4895 276 89 497 1253 4534 352 211 146 126 120 77 64 64 68 44 15 14 19 12 12 15 5 15 10 8 7 7 6 10 4 5 3 3 0 4 2 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 2 max: 91 count: 4881 average: 26.4602 | standard deviation: 10.0662 | 0 0 0 0 23 7 1 0 265 1541 10 6 451 1209 276 223 188 125 95 74 52 58 52 32 17 15 14 19 12 12 15 5 15 10 8 7 7 6 10 4 5 3 3 0 4 2 0 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 49 count: 8472 average: 24.3508 | standard deviation: 5.33647 | 0 0 0 0 0 0 0 0 0 37 5 21 2 0 0 0 0 0 2 3352 180 86 63 20 28 18 22 22 4173 85 66 63 14 9 13 8 4 27 21 25 21 4 5 1 2 10 19 17 18 9 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 20 count: 1534 average: 18.8096 | standard deviation: 1.33765 | 0 0 0 0 0 0 0 0 0 23 0 7 1 0 0 0 0 0 0 1502 1 ]
  virtual_network_3_delay_cycles: [binsize: 2 max: 91 count: 3347 average: 29.9665 | standard deviation: 10.3842 | 0 0 0 0 0 0 0 0 265 39 9 6 451 1209 276 223 188 125 95 74 52 58 52 32 17 15 14 19 12 12 15 5 15 10 8 7 7 6 10 4 5 3 3 0 4 2 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 1522
system_time: 17
page_reclaims: 825419
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 808

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 5540
L2_TO_L2T_MSG = 1110
L2_DATA_GX = 3265
L2T_TO_L1T_DATA = 386852
L1_DATA_GX = 10
L2_TO_L2T_ACK = 1114
L2T_TO_L1T_MSG = 4657729
L2_DATA_S = 7205
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 1530
L1_DATA_F = 15
L1_DATA_PX = 700
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 18630916
L2_MSG = 0
L2_COHMSG_INV = 4
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L2_TO_L2T_DATA = 8255
L1_DATA = 0
L1_COHMSG = 8472
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 96713
----------------------
total_flits_messages = 23809430
----------------------

DMA = 11120
DATA_GX_OW = 4820
DATA_PX_C = 560
DATA_PX_D = 140
DATA_GX_C = 1205
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:50 full:0 size:[binsize: 1 max: 3 count: 50 average:  1.72 | standard deviation: 0.714286 | 0 21 22 7 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:3438 full:0 size:[binsize: 1 max: 16 count: 3438 average: 1.91914 | standard deviation: 2.65338 | 0 2667 389 67 31 31 30 27 25 24 23 22 22 22 21 20 17 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=5699 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=14222607 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=1402990 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=3096333 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=4782592 [L2TCache]=0 [L2Cache]=275 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=14764 [L2TCache]=0 [L2Cache]=75 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=247225 [L2TCache]=0 [L2Cache]=4610 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=263 [L2Cache]=0 [L1Cache]=238 [Directory]=40 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=34 [L2Cache]=0 [L1Cache]=163 [Directory]=11 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=2553 [L2Cache]=0 [L1Cache]=11603 [Directory]=1057 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=22 [L2Cache]=30 [L1Cache]=10 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=7607 [L2Cache]=4183 [L1Cache]=15 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1350 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1485 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1440 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1265 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00830889 flits/cycle
total_flits_on_link = 47693659
-------------
Total VC Load [0] = 4722 flits
Total VC Load [1] = 4685 flits
Total VC Load [2] = 4711 flits
Total VC Load [3] = 4698 flits
Total VC Load [4] = 2635 flits
Total VC Load [5] = 2642 flits
Total VC Load [6] = 2643 flits
Total VC Load [7] = 2594 flits
Total VC Load [8] = 962 flits
Total VC Load [9] = 961 flits
Total VC Load [10] = 976 flits
Total VC Load [11] = 951 flits
Total VC Load [12] = 25857 flits
Total VC Load [13] = 25303 flits
Total VC Load [14] = 25239 flits
Total VC Load [15] = 24737 flits
Total VC Load [16] = 3726 flits
Total VC Load [17] = 3737 flits
Total VC Load [18] = 3733 flits
Total VC Load [19] = 3727 flits
Total VC Load [20] = 9364279 flits
Total VC Load [21] = 9364975 flits
Total VC Load [22] = 9363260 flits
Total VC Load [23] = 9362744 flits
Total VC Load [24] = 2521760 flits
Total VC Load [25] = 2521796 flits
Total VC Load [26] = 2523283 flits
Total VC Load [27] = 2522323 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 5.42941e-05 flits/cycle 
Average VC Load [1] = 5.38686e-05 flits/cycle 
Average VC Load [2] = 5.41676e-05 flits/cycle 
Average VC Load [3] = 5.40181e-05 flits/cycle 
Average VC Load [4] = 3.02975e-05 flits/cycle 
Average VC Load [5] = 3.0378e-05 flits/cycle 
Average VC Load [6] = 3.03895e-05 flits/cycle 
Average VC Load [7] = 2.98261e-05 flits/cycle 
Average VC Load [8] = 1.10612e-05 flits/cycle 
Average VC Load [9] = 1.10497e-05 flits/cycle 
Average VC Load [10] = 1.12222e-05 flits/cycle 
Average VC Load [11] = 1.09347e-05 flits/cycle 
Average VC Load [12] = 0.000297307 flits/cycle 
Average VC Load [13] = 0.000290937 flits/cycle 
Average VC Load [14] = 0.000290201 flits/cycle 
Average VC Load [15] = 0.000284429 flits/cycle 
Average VC Load [16] = 4.2842e-05 flits/cycle 
Average VC Load [17] = 4.29684e-05 flits/cycle 
Average VC Load [18] = 4.29224e-05 flits/cycle 
Average VC Load [19] = 4.28534e-05 flits/cycle 
Average VC Load [20] = 0.107671 flits/cycle 
Average VC Load [21] = 0.107679 flits/cycle 
Average VC Load [22] = 0.10766 flits/cycle 
Average VC Load [23] = 0.107654 flits/cycle 
Average VC Load [24] = 0.0289955 flits/cycle 
Average VC Load [25] = 0.0289959 flits/cycle 
Average VC Load [26] = 0.029013 flits/cycle 
Average VC Load [27] = 0.0290019 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.25948
-------------
Dynamic_Link_Power = 0.060766
Static_Link_Power = 0.733365
Total_Link_Power = 0.794131
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.0025464, Crossbar: 0.00489564, VC allocator: 0.000535558, SW allocator: 0.00146235, Clock: 0.153216, Total: 0.162656
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70156
Dynamic_Router_Power = 0.162656
Static_Router_Power = 1.53891
Total_Router_Power = 1.70156
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.223422
Total_Static_Power = 2.27227
Total_Power = 2.4957
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  1405706
L1_WThru  4657729
L1_Atomic  0
L1_Replacement  980
Data  0
Data_Done  96713
Ack  0
Ack_Done  4657729
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  96713
I  L1_WThru  4104510
I  L1_Atomic  0 <-- 
I  L1_Replacement  943

S  Load  1308993
S  L1_WThru  553219
S  L1_Atomic  0 <-- 
S  L1_Replacement  37

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  96713

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  4113075
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  544654

 --- L2TCache ---
 - Event Counts -
L1_GETS  96713
L1_Write  4104510
L1_Upgrade_T  548917
L1_Upgrade_NT  4302
L2_Atomic  0
L2_Expire  12
L2_Replacement  0
L2_Replacement_clean  0
Data  2
Data_all_Acks  1649
Ack  2
Ack_all  2
WB_Ack  1110
Fwd_GETX  550
Fwd_GETS  560
Inv  0

 - Transitions -
NP  L1_GETS  1518
NP  L1_Write  133
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  95177
E  L1_Write  4104377
E  L1_Upgrade_NT  4302
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  547
E  Fwd_GETS  551
E  Inv  0 <-- 

S  L1_GETS  18
S  L1_Upgrade_T  548917
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  3
S  Fwd_GETS  9
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  2
IS  Data_all_Acks  1516
IS  Ack  2
IS  Ack_all  2

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  133
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  12
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  1110
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  894
L1_GETX  2856
L1_UPGRADE  0
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  1108
WB_Data  3
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  3
Unblock_Cancel  0
Exclusive_Unblock  3746
PUTX_ACC  973
DATA_ACC  137

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  331
NP  L1_GETX  777
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  2
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  563
MT  L1_GETX  2077
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  331

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  777

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  2

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  3744
MT_MB  PUTX_ACC  413
MT_MB  DATA_ACC  137

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  3
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  560
MT_IIB  DATA_ACC  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  3

 --- L1Cache ---
 - Event Counts -
Load  2247
Ifetch  0
Store  1241
Inv  4
L1_Replacement  0
Fwd_GETX  1527
Fwd_GETS  3
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  1441
DataS_fromL1  3
Data_all_Acks  655
Ack  0
Ack_all  0
WB_Ack  0

 - Transitions -
NP  Load  334
NP  Ifetch  0 <-- 
NP  Store  771
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  560
I  Ifetch  0 <-- 
I  Store  434
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  7
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  4
S  L1_Replacement  0 <-- 

E  Load  184
E  Ifetch  0 <-- 
E  Store  4
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  820
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  1162
M  Ifetch  0 <-- 
M  Store  32
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  707
M  Fwd_GETS  3
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  891
IS  DataS_fromL1  3
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  550
IM  Data_all_Acks  655
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  1108
Data  0

 - Transitions -
I  Fetch  1108
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:1430 full:0 size:[binsize: 1 max: 7 count: 1430 average:   1.1 | standard deviation: 0.378757 | 0 1304 120 1 2 1 1 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:3555750 full:0 size:[binsize: 1 max: 6 count: 3555750 average: 1.00089 | standard deviation: 0.0300226 | 0 3552596 3149 2 1 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:354055 full:0 size:[binsize: 1 max: 5 count: 354055 average: 1.021 | standard deviation: 0.143797 | 0 346637 7404 12 1 1 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:843207 full:0 size:[binsize: 1 max: 3 count: 843207 average: 1.05414 | standard deviation: 0.22815 | 0 797910 44942 355 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:1430 full:0 size:[binsize: 1 max: 2 count: 1430 average: 1.0007 | standard deviation: 0.0264535 | 0 1429 1 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:3555750 full:0 size:[binsize: 1 max: 2 count: 3555750 average:     1 | standard deviation: 0.000918534 | 0 3555747 3 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:354055 full:0 size:[binsize: 1 max: 2 count: 354055 average: 1.0006 | standard deviation: 0.0245276 | 0 353842 213 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:843207 full:0 size:[binsize: 1 max: 2 count: 843207 average: 1.00225 | standard deviation: 0.0474065 | 0 841308 1899 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:4688656 full:0 size:[binsize: 1 max: 3 count: 4688656 average: 1.01536 | standard deviation: 0.123105 | 0 4616732 71845 79 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:3697 full:0 size:[binsize: 1 max: 2 count: 3697 average: 1.00135 | standard deviation: 0.0367806 | 0 3692 5 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:62089 full:0 size:[binsize: 1 max: 3 count: 62089 average: 1.0411 | standard deviation: 0.199697 | 0 59551 2524 14 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:4688656 full:0 size:[binsize: 1 max: 2 count: 4688656 average: 1.0008 | standard deviation: 0.0282619 | 0 4684909 3747 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:3697 full:0 size:[binsize: 1 max: 2 count: 3697 average: 1.00162 | standard deviation: 0.0402911 | 0 3691 6 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:62089 full:0 size:[binsize: 1 max: 2 count: 62089 average: 1.00206 | standard deviation: 0.0454047 | 0 61961 128 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:49 full:0 size:[binsize: 1 max: 1 count: 49 average:     1 | standard deviation: 0 | 0 49 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:37 full:0 size:[binsize: 1 max: 3 count: 37 average: 1.35135 | standard deviation: 0.645497 | 0 27 7 3 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:2538 full:0 size:[binsize: 1 max: 4 count: 2538 average: 1.09102 | standard deviation: 0.362838 | 0 2357 143 26 12 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:36 full:0 size:[binsize: 1 max: 4 count: 36 average: 2.16667 | standard deviation: 1.10841 | 0 13 10 7 6 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:3 full:0 size:[binsize: 1 max: 2 count: 3 average: 1.33333 | standard deviation: 0.707107 | 0 2 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:98 full:0 size:[binsize: 1 max: 6 count: 98 average: 2.38776 | standard deviation: 1.29232 | 0 33 23 19 18 4 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:46 full:0 size:[binsize: 1 max: 1 count: 46 average:     1 | standard deviation: 0 | 0 46 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:23 full:0 size:[binsize: 1 max: 2 count: 23 average: 1.08696 | standard deviation: 0.301511 | 0 21 2 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:1582 full:0 size:[binsize: 1 max: 2 count: 1582 average: 1.00126 | standard deviation: 0.0355671 | 0 1580 2 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:39 full:0 size:[binsize: 1 max: 2 count: 39 average: 1.28205 | standard deviation: 0.458831 | 0 28 11 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:17 full:0 size:[binsize: 1 max: 2 count: 17 average: 1.05882 | standard deviation: 0.25 | 0 16 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:1054 full:0 size:[binsize: 1 max: 2 count: 1054 average: 1.06831 | standard deviation: 0.254121 | 0 982 72 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:89 full:0 size:[binsize: 1 max: 2 count: 89 average: 1.04494 | standard deviation: 0.213201 | 0 85 4 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:40 full:0 size:[binsize: 1 max: 2 count: 40 average: 1.075 | standard deviation: 0.27735 | 0 37 3 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:2636 full:0 size:[binsize: 1 max: 2 count: 2636 average: 1.0148 | standard deviation: 0.121658 | 0 2597 39 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:40 full:0 size:[binsize: 1 max: 2 count: 40 average: 1.025 | standard deviation: 0.160128 | 0 39 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:11 full:0 size:[binsize: 1 max: 2 count: 11 average: 1.45455 | standard deviation: 0.547723 | 0 6 5 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:1057 full:0 size:[binsize: 1 max: 3 count: 1057 average: 1.26963 | standard deviation: 0.540938 | 0 822 185 50 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:55 full:0 size:[binsize: 1 max: 3 count: 55 average: 1.54545 | standard deviation: 0.720082 | 0 32 16 7 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:40 full:0 size:[binsize: 1 max: 3 count: 40 average: 1.375 | standard deviation: 0.679366 | 0 29 7 4 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:2547 full:0 size:[binsize: 1 max: 4 count: 2547 average: 1.08638 | standard deviation: 0.339238 | 0 2370 137 37 3 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:120 full:0 size:[binsize: 1 max: 5 count: 120 average: 2.04167 | standard deviation: 1.17752 | 0 55 26 22 13 4 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:45 full:0 size:[binsize: 1 max: 6 count: 45 average: 1.82222 | standard deviation: 1.07661 | 0 20 19 3 1 1 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:3165 full:0 size:[binsize: 1 max: 16 count: 3165 average: 2.1207 | standard deviation: 1.73077 | 0 1338 1123 345 163 74 36 17 14 11 12 10 7 6 4 3 2 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:94 full:0 size:[binsize: 1 max: 2 count: 94 average: 1.02128 | standard deviation: 0.146647 | 0 92 2 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:51 full:0 size:[binsize: 1 max: 1 count: 51 average:     1 | standard deviation: 0 | 0 51 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:3604 full:0 size:[binsize: 1 max: 2 count: 3604 average: 1.02747 | standard deviation: 0.164079 | 0 3505 99 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:98 full:0 size:[binsize: 1 max: 2 count: 98 average: 1.08163 | standard deviation: 0.287183 | 0 90 8 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:65 full:0 size:[binsize: 1 max: 2 count: 65 average: 1.13846 | standard deviation: 0.353553 | 0 56 9 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:4560 full:0 size:[binsize: 1 max: 2 count: 4560 average: 1.07083 | standard deviation: 0.25695 | 0 4237 323 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:79 full:0 size:[binsize: 1 max: 2 count: 79 average: 1.03797 | standard deviation: 0.196116 | 0 76 3 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:14 full:0 size:[binsize: 1 max: 1 count: 14 average:     1 | standard deviation: 0 | 0 14 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:1155 full:0 size:[binsize: 1 max: 2 count: 1155 average: 1.0355 | standard deviation: 0.186177 | 0 1114 41 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 2 count: 10 average:   1.2 | standard deviation: 0.471405 | 0 8 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:2089 full:0 size:[binsize: 1 max: 16 count: 2089 average: 2.3303 | standard deviation: 3.1883 | 0 1560 185 38 30 29 29 28 25 24 23 22 29 20 20 19 8 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 2 count: 10 average:   1.2 | standard deviation: 0.471405 | 0 8 2 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:1527 full:0 size:[binsize: 1 max: 3 count: 1527 average: 1.01899 | standard deviation: 0.151446 | 0 1501 23 3 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:2089 full:0 size:[binsize: 1 max: 3 count: 2089 average: 1.12207 | standard deviation: 0.34878 | 0 1849 225 15 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:1526 full:0 size:[binsize: 1 max: 2 count: 1526 average: 1.0059 | standard deviation: 0.0768221 | 0 1517 9 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:2089 full:0 size:[binsize: 1 max: 2 count: 2089 average: 1.03973 | standard deviation: 0.19574 | 0 2006 83 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:270 full:0 size:[binsize: 1 max: 1 count: 270 average:     1 | standard deviation: 0 | 0 270 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:297 full:0 size:[binsize: 1 max: 2 count: 297 average: 1.01684 | standard deviation: 0.129969 | 0 292 5 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:288 full:0 size:[binsize: 1 max: 2 count: 288 average: 1.00347 | standard deviation: 0.0590281 | 0 287 1 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:253 full:0 size:[binsize: 1 max: 2 count: 253 average: 1.00395 | standard deviation: 0.0629941 | 0 252 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:270 full:0 size:[binsize: 1 max: 7 count: 270 average: 1.85185 | standard deviation: 1.2179 | 0 155 46 38 21 6 3 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:297 full:0 size:[binsize: 1 max: 8 count: 297 average: 2.40404 | standard deviation: 1.67251 | 0 140 41 38 35 24 16 2 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:288 full:0 size:[binsize: 1 max: 7 count: 288 average: 2.09375 | standard deviation: 1.42036 | 0 148 50 39 26 17 7 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:253 full:0 size:[binsize: 1 max: 5 count: 253 average: 1.61265 | standard deviation: 0.981981 | 0 166 40 28 17 2 ]
