Begin main!
Start time: Thu Apr 29 23:52:22 2021

Give 1 to resetn___#2
Give 1 to resetn___#5
Give 1 to resetn___#8
Replace cpu_state___#8 with 8'b1000
Replace is_beq_bne_blt_bge_bltu_bgeu___#8 with 0
Replace instr_beq___#8 with 0
Replace instr_bne___#8 with 0
Replace instr_bge___#8 with 0
Replace instr_bgeu___#8 with 0
Replace is_slti_blt_slt___#8 with 0
Replace is_sltiu_bltu_sltu___#8 with 0
Replace reg_op1___#8 with 32'b0
Replace reg_op2___#8 with 32'b0
Replace mem_do_rinst___#8 with 1
Replace mem_valid___#8 with 1
Give 1 to mem_ready___#8
Replace mem_state___#8 with 2'b1
Replace mem_do_rdata___#8 with 0
Replace mem_do_wdata___#8 with 0
Replace mem_do_prefetch___#8 with 1
Give 7'b0+5'h2+5'h3+3'h0+5'b1+5'hc+2'h3 to mem_rdata___#8
Replace mem_rdata_q___#8 with 32'b10011
Replace decoder_trigger___#8 with 0
Replace decoder_pseudo_trigger___#8 with 0
Replace instr_ecall_ebreak___#8 with 0
Give 1 to resetn___#6
Give 1 to resetn___#7
Replace decoder_trigger_q___#8 with 0
Replace decoder_pseudo_trigger_q___#8 with 0
Replace reg_pc___#8 with 32'b1100
Replace mem_wordsize___#8 with 2'b0
Replace instr_jal___#8 with 0
Replace instr_rdcycle___#8 with 0
Replace instr_rdcycleh___#8 with 0
Replace instr_rdinstr___#8 with 0
Replace instr_rdinstrh___#8 with 0
Replace is_lb_lh_lw_lbu_lhu___#8 with 0
Replace is_lui_auipc_jal___#8 with 0
Replace is_slli_srli_srai___#8 with 0
Replace is_jalr_addi_slti_sltiu_xori_ori_andi___#8 with 1
Replace is_sb_sh_sw___#8 with 0
Replace reg_sh___#8 with 5'bx
Replace instr_blt___#8 with 0
Replace instr_slti___#8 with 0
Replace instr_slt___#8 with 0
Replace instr_bltu___#8 with 0
Replace instr_sltiu___#8 with 0
Replace instr_sltu___#8 with 0
Replace instr_lui___#8 with 0
Replace decoded_rs2___#8 with 5'b0
Replace decoded_rs1___#8 with 5'b0
Replace \cpuregs[0]___#8 with 32'b0
Replace instr_sll___#8 with 0
Replace instr_slli___#8 with 0
Replace instr_srl___#8 with 0
Replace instr_srli___#8 with 0
Replace decoded_imm___#8 with 32'b0
Replace trap___#8 with 0
Give 1 to mem_ready___#7
Replace trace_valid___#8 with 0
Replace instr_auipc___#8 with 0
Replace is_alu_reg_imm___#8 with 1
Replace instr_jalr___#8 with 0
Replace instr_retirq___#8 with 0
Replace latched_branch___#8 with 0
Replace latched_store___#8 with 0
Replace latched_stalu___#8 with 0
Replace is_lui_auipc_jal_jalr_addi_add_sub___#8 with 1
Replace is_compare___#8 with 0
Replace instr_xori___#8 with 0
Replace instr_xor___#8 with 0
Replace instr_ori___#8 with 0
Replace instr_or___#8 with 0
Replace instr_andi___#8 with 0
Replace instr_and___#8 with 0
Replace instr_sra___#8 with 0
Replace instr_srai___#8 with 0
Replace instr_sub___#8 with 0
Replace count_cycle___#8 with 64'b1111
Replace count_instr___#8 with 64'b100
Replace latched_is_lu___#8 with 0
Replace latched_is_lh___#8 with 0
Replace alu_out_q___#8 with 32'bx
Replace reg_out___#8 with 32'b0
Replace decoded_imm_j___#8 with 32'b0
Replace compressed_instr___#8 with 0
Replace instr_sb___#8 with 0
Replace instr_sh___#8 with 0
Replace instr_lb___#8 with 0
Replace instr_lbu___#8 with 0
Replace instr_lh___#8 with 0
Replace instr_lhu___#8 with 0
Replace latched_rd___#8 with 5'b0
Replace latched_compr___#8 with 0
Replace is_alu_reg_reg___#8 with 0
Give 7'b0+5'h2+5'h3+3'h0+5'b1+5'hc+2'h3 to mem_rdata___#7
Give 1 to mem_ready___#6
Give 7'b0+5'h2+5'h3+3'h0+5'b1+5'hc+2'h3 to mem_rdata___#6
Replace decoded_rd___#8 with 5'b0
Give 0 to mem_ready___#5
Give 25'b0+5'b00100+2'b11 to mem_rdata___#5
Give 1 to resetn___#3
Give 1 to resetn___#4
Replace instr_addi___#8 with 1
Replace instr_add___#8 with 0
Replace is_lbu_lhu_lw___#8 with 0
Give 0 to mem_ready___#4
Replace instr_lw___#8 with 0
Give 25'b0+5'b00100+2'b11 to mem_rdata___#4
Give 0 to mem_ready___#3
Give 25'b0+5'b00100+2'b11 to mem_rdata___#3
Give 1 to resetn___#1
Give 0 to mem_ready___#2
Give 25'b0+5'b00100+2'b11 to mem_rdata___#2
