{
  "module_name": "cx88-reg.h",
  "hash_id": "b73d971f0b86327116fabcf8bd7af508f099940b5f60ff739ee9c7d75133c429",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/cx88/cx88-reg.h",
  "human_readable_source": " \n \n\n#ifndef _CX88_REG_H_\n#define _CX88_REG_H_\n\n \n\n#ifndef PCI_VENDOR_ID_CONEXANT\n# define PCI_VENDOR_ID_CONEXANT\t\t0x14F1\n#endif\n#ifndef PCI_DEVICE_ID_CX2300_VID\n# define PCI_DEVICE_ID_CX2300_VID\t0x8800\n#endif\n\n#define CX88X_DEVCTRL 0x40\n#define CX88X_EN_TBFX 0x02\n#define CX88X_EN_VSFX 0x04\n\n \n\n \n#define F0_CMD_STAT_MM      0x2f0004\n#define F1_CMD_STAT_MM      0x2f0104\n#define F2_CMD_STAT_MM      0x2f0204\n#define F3_CMD_STAT_MM      0x2f0304\n#define F4_CMD_STAT_MM      0x2f0404\n\n \n#define F0_DEV_CNTRL1_MM    0x2f0040\n#define F1_DEV_CNTRL1_MM    0x2f0140\n#define F2_DEV_CNTRL1_MM    0x2f0240\n#define F3_DEV_CNTRL1_MM    0x2f0340\n#define F4_DEV_CNTRL1_MM    0x2f0440\n\n \n#define F0_BAR0_MM          0x2f0010\n#define F1_BAR0_MM          0x2f0110\n#define F2_BAR0_MM          0x2f0210\n#define F3_BAR0_MM          0x2f0310\n#define F4_BAR0_MM          0x2f0410\n\n \n\n#define MO_PDMA_STHRSH      0x200000 \n#define MO_PDMA_STADRS      0x200004 \n#define MO_PDMA_SIADRS      0x200008 \n#define MO_PDMA_SCNTRL      0x20000C \n#define MO_PDMA_DTHRSH      0x200010 \n#define MO_PDMA_DTADRS      0x200014 \n#define MO_PDMA_DIADRS      0x200018 \n#define MO_PDMA_DCNTRL      0x20001C \n#define MO_LD_SSID          0x200030 \n#define MO_DEV_CNTRL2       0x200034 \n#define MO_PCI_INTMSK       0x200040 \n#define MO_PCI_INTSTAT      0x200044 \n#define MO_PCI_INTMSTAT     0x200048 \n#define MO_VID_INTMSK       0x200050 \n#define MO_VID_INTSTAT      0x200054 \n#define MO_VID_INTMSTAT     0x200058 \n#define MO_VID_INTSSTAT     0x20005C \n#define MO_AUD_INTMSK       0x200060 \n#define MO_AUD_INTSTAT      0x200064 \n#define MO_AUD_INTMSTAT     0x200068 \n#define MO_AUD_INTSSTAT     0x20006C \n#define MO_TS_INTMSK        0x200070 \n#define MO_TS_INTSTAT       0x200074 \n#define MO_TS_INTMSTAT      0x200078 \n#define MO_TS_INTSSTAT      0x20007C \n#define MO_VIP_INTMSK       0x200080 \n#define MO_VIP_INTSTAT      0x200084 \n#define MO_VIP_INTMSTAT     0x200088 \n#define MO_VIP_INTSSTAT     0x20008C \n#define MO_GPHST_INTMSK     0x200090 \n#define MO_GPHST_INTSTAT    0x200094 \n#define MO_GPHST_INTMSTAT   0x200098 \n#define MO_GPHST_INTSSTAT   0x20009C \n\n\n#define MO_DMA7_PTR1        0x300018 \n#define MO_DMA8_PTR1        0x30001C \n\n\n#define MO_DMA21_PTR1       0x300080 \n#define MO_DMA22_PTR1       0x300084 \n#define MO_DMA23_PTR1       0x300088 \n#define MO_DMA24_PTR1       0x30008C \n#define MO_DMA25_PTR1       0x300090 \n#define MO_DMA26_PTR1       0x300094 \n#define MO_DMA27_PTR1       0x300098 \n#define MO_DMA28_PTR1       0x30009C \n#define MO_DMA29_PTR1       0x3000A0 \n#define MO_DMA30_PTR1       0x3000A4 \n#define MO_DMA31_PTR1       0x3000A8 \n#define MO_DMA32_PTR1       0x3000AC \n\n#define MO_DMA21_PTR2       0x3000C0 \n#define MO_DMA22_PTR2       0x3000C4 \n#define MO_DMA23_PTR2       0x3000C8 \n#define MO_DMA24_PTR2       0x3000CC \n#define MO_DMA25_PTR2       0x3000D0 \n#define MO_DMA26_PTR2       0x3000D4 \n#define MO_DMA27_PTR2       0x3000D8 \n#define MO_DMA28_PTR2       0x3000DC \n#define MO_DMA29_PTR2       0x3000E0 \n#define MO_DMA30_PTR2       0x3000E4 \n#define MO_DMA31_PTR2       0x3000E8 \n#define MO_DMA32_PTR2       0x3000EC \n\n#define MO_DMA21_CNT1       0x300100 \n#define MO_DMA22_CNT1       0x300104 \n#define MO_DMA23_CNT1       0x300108 \n#define MO_DMA24_CNT1       0x30010C \n#define MO_DMA25_CNT1       0x300110 \n#define MO_DMA26_CNT1       0x300114 \n#define MO_DMA27_CNT1       0x300118 \n#define MO_DMA28_CNT1       0x30011C \n#define MO_DMA29_CNT1       0x300120 \n#define MO_DMA30_CNT1       0x300124 \n#define MO_DMA31_CNT1       0x300128 \n#define MO_DMA32_CNT1       0x30012C \n\n#define MO_DMA21_CNT2       0x300140 \n#define MO_DMA22_CNT2       0x300144 \n#define MO_DMA23_CNT2       0x300148 \n#define MO_DMA24_CNT2       0x30014C \n#define MO_DMA25_CNT2       0x300150 \n#define MO_DMA26_CNT2       0x300154 \n#define MO_DMA27_CNT2       0x300158 \n#define MO_DMA28_CNT2       0x30015C \n#define MO_DMA29_CNT2       0x300160 \n#define MO_DMA30_CNT2       0x300164 \n#define MO_DMA31_CNT2       0x300168 \n#define MO_DMA32_CNT2       0x30016C \n\n \n\n#define MO_VIDY_DMA         0x310000 \n#define MO_VIDU_DMA         0x310008 \n#define MO_VIDV_DMA         0x310010 \n#define MO_VBI_DMA          0x310018 \n\n#define MO_DEVICE_STATUS    0x310100\n#define MO_INPUT_FORMAT     0x310104\n#define MO_AGC_BURST        0x31010c\n#define MO_CONTR_BRIGHT     0x310110\n#define MO_UV_SATURATION    0x310114\n#define MO_HUE              0x310118\n#define MO_HTOTAL           0x310120\n#define MO_HDELAY_EVEN      0x310124\n#define MO_HDELAY_ODD       0x310128\n#define MO_VDELAY_ODD       0x31012c\n#define MO_VDELAY_EVEN      0x310130\n#define MO_HACTIVE_EVEN     0x31013c\n#define MO_HACTIVE_ODD      0x310140\n#define MO_VACTIVE_EVEN     0x310144\n#define MO_VACTIVE_ODD      0x310148\n#define MO_HSCALE_EVEN      0x31014c\n#define MO_HSCALE_ODD       0x310150\n#define MO_VSCALE_EVEN      0x310154\n#define MO_FILTER_EVEN      0x31015c\n#define MO_VSCALE_ODD       0x310158\n#define MO_FILTER_ODD       0x310160\n#define MO_OUTPUT_FORMAT    0x310164\n\n#define MO_PLL_REG          0x310168 \n#define MO_PLL_ADJ_CTRL     0x31016c \n#define MO_SCONV_REG        0x310170 \n#define MO_SCONV_FIFO       0x310174 \n#define MO_SUB_STEP         0x310178 \n#define MO_SUB_STEP_DR      0x31017c \n\n#define MO_CAPTURE_CTRL     0x310180 \n#define MO_COLOR_CTRL       0x310184\n#define MO_VBI_PACKET       0x310188 \n#define MO_FIELD_COUNT      0x310190 \n#define MO_VIP_CONFIG       0x310194\n#define MO_VBOS_CONTROL\t    0x3101a8\n\n#define MO_AGC_BACK_VBI     0x310200\n#define MO_AGC_SYNC_TIP1    0x310208\n\n#define MO_VIDY_GPCNT       0x31C020 \n#define MO_VIDU_GPCNT       0x31C024 \n#define MO_VIDV_GPCNT       0x31C028 \n#define MO_VBI_GPCNT        0x31C02C \n#define MO_VIDY_GPCNTRL     0x31C030 \n#define MO_VIDU_GPCNTRL     0x31C034 \n#define MO_VIDV_GPCNTRL     0x31C038 \n#define MO_VBI_GPCNTRL      0x31C03C \n#define MO_VID_DMACNTRL     0x31C040 \n#define MO_VID_XFR_STAT     0x31C044 \n\n \n\n#define MO_AUDD_DMA         0x320000 \n#define MO_AUDU_DMA         0x320008 \n#define MO_AUDR_DMA         0x320010 \n#define MO_AUDD_GPCNT       0x32C020 \n#define MO_AUDU_GPCNT       0x32C024 \n#define MO_AUDR_GPCNT       0x32C028 \n#define MO_AUDD_GPCNTRL     0x32C030 \n#define MO_AUDU_GPCNTRL     0x32C034 \n#define MO_AUDR_GPCNTRL     0x32C038 \n#define MO_AUD_DMACNTRL     0x32C040 \n#define MO_AUD_XFR_STAT     0x32C044 \n#define MO_AUDD_LNGTH       0x32C048 \n#define MO_AUDR_LNGTH       0x32C04C \n\n#define AUD_INIT                 0x320100\n#define AUD_INIT_LD              0x320104\n#define AUD_SOFT_RESET           0x320108\n#define AUD_I2SINPUTCNTL         0x320120\n#define AUD_BAUDRATE             0x320124\n#define AUD_I2SOUTPUTCNTL        0x320128\n#define AAGC_HYST                0x320134\n#define AAGC_GAIN                0x320138\n#define AAGC_DEF                 0x32013c\n#define AUD_IIR1_0_SEL           0x320150\n#define AUD_IIR1_0_SHIFT         0x320154\n#define AUD_IIR1_1_SEL           0x320158\n#define AUD_IIR1_1_SHIFT         0x32015c\n#define AUD_IIR1_2_SEL           0x320160\n#define AUD_IIR1_2_SHIFT         0x320164\n#define AUD_IIR1_3_SEL           0x320168\n#define AUD_IIR1_3_SHIFT         0x32016c\n#define AUD_IIR1_4_SEL           0x320170\n#define AUD_IIR1_4_SHIFT         0x32017c\n#define AUD_IIR1_5_SEL           0x320180\n#define AUD_IIR1_5_SHIFT         0x320184\n#define AUD_IIR2_0_SEL           0x320190\n#define AUD_IIR2_0_SHIFT         0x320194\n#define AUD_IIR2_1_SEL           0x320198\n#define AUD_IIR2_1_SHIFT         0x32019c\n#define AUD_IIR2_2_SEL           0x3201a0\n#define AUD_IIR2_2_SHIFT         0x3201a4\n#define AUD_IIR2_3_SEL           0x3201a8\n#define AUD_IIR2_3_SHIFT         0x3201ac\n#define AUD_IIR3_0_SEL           0x3201c0\n#define AUD_IIR3_0_SHIFT         0x3201c4\n#define AUD_IIR3_1_SEL           0x3201c8\n#define AUD_IIR3_1_SHIFT         0x3201cc\n#define AUD_IIR3_2_SEL           0x3201d0\n#define AUD_IIR3_2_SHIFT         0x3201d4\n#define AUD_IIR4_0_SEL           0x3201e0\n#define AUD_IIR4_0_SHIFT         0x3201e4\n#define AUD_IIR4_1_SEL           0x3201e8\n#define AUD_IIR4_1_SHIFT         0x3201ec\n#define AUD_IIR4_2_SEL           0x3201f0\n#define AUD_IIR4_2_SHIFT         0x3201f4\n#define AUD_IIR4_0_CA0           0x320200\n#define AUD_IIR4_0_CA1           0x320204\n#define AUD_IIR4_0_CA2           0x320208\n#define AUD_IIR4_0_CB0           0x32020c\n#define AUD_IIR4_0_CB1           0x320210\n#define AUD_IIR4_1_CA0           0x320214\n#define AUD_IIR4_1_CA1           0x320218\n#define AUD_IIR4_1_CA2           0x32021c\n#define AUD_IIR4_1_CB0           0x320220\n#define AUD_IIR4_1_CB1           0x320224\n#define AUD_IIR4_2_CA0           0x320228\n#define AUD_IIR4_2_CA1           0x32022c\n#define AUD_IIR4_2_CA2           0x320230\n#define AUD_IIR4_2_CB0           0x320234\n#define AUD_IIR4_2_CB1           0x320238\n#define AUD_HP_MD_IIR4_1         0x320250\n#define AUD_HP_PROG_IIR4_1       0x320254\n#define AUD_FM_MODE_ENABLE       0x320258\n#define AUD_POLY0_DDS_CONSTANT   0x320270\n#define AUD_DN0_FREQ             0x320274\n#define AUD_DN1_FREQ             0x320278\n#define AUD_DN1_FREQ_SHIFT       0x32027c\n#define AUD_DN1_AFC              0x320280\n#define AUD_DN1_SRC_SEL          0x320284\n#define AUD_DN1_SHFT             0x320288\n#define AUD_DN2_FREQ             0x32028c\n#define AUD_DN2_FREQ_SHIFT       0x320290\n#define AUD_DN2_AFC              0x320294\n#define AUD_DN2_SRC_SEL          0x320298\n#define AUD_DN2_SHFT             0x32029c\n#define AUD_CRDC0_SRC_SEL        0x320300\n#define AUD_CRDC0_SHIFT          0x320304\n#define AUD_CORDIC_SHIFT_0       0x320308\n#define AUD_CRDC1_SRC_SEL        0x32030c\n#define AUD_CRDC1_SHIFT          0x320310\n#define AUD_CORDIC_SHIFT_1       0x320314\n#define AUD_DCOC_0_SRC           0x320320\n#define AUD_DCOC0_SHIFT          0x320324\n#define AUD_DCOC_0_SHIFT_IN0     0x320328\n#define AUD_DCOC_0_SHIFT_IN1     0x32032c\n#define AUD_DCOC_1_SRC           0x320330\n#define AUD_DCOC1_SHIFT          0x320334\n#define AUD_DCOC_1_SHIFT_IN0     0x320338\n#define AUD_DCOC_1_SHIFT_IN1     0x32033c\n#define AUD_DCOC_2_SRC           0x320340\n#define AUD_DCOC2_SHIFT          0x320344\n#define AUD_DCOC_2_SHIFT_IN0     0x320348\n#define AUD_DCOC_2_SHIFT_IN1     0x32034c\n#define AUD_DCOC_PASS_IN         0x320350\n#define AUD_PDET_SRC             0x320370\n#define AUD_PDET_SHIFT           0x320374\n#define AUD_PILOT_BQD_1_K0       0x320380\n#define AUD_PILOT_BQD_1_K1       0x320384\n#define AUD_PILOT_BQD_1_K2       0x320388\n#define AUD_PILOT_BQD_1_K3       0x32038c\n#define AUD_PILOT_BQD_1_K4       0x320390\n#define AUD_PILOT_BQD_2_K0       0x320394\n#define AUD_PILOT_BQD_2_K1       0x320398\n#define AUD_PILOT_BQD_2_K2       0x32039c\n#define AUD_PILOT_BQD_2_K3       0x3203a0\n#define AUD_PILOT_BQD_2_K4       0x3203a4\n#define AUD_THR_FR               0x3203c0\n#define AUD_X_PROG               0x3203c4\n#define AUD_Y_PROG               0x3203c8\n#define AUD_HARMONIC_MULT        0x3203cc\n#define AUD_C1_UP_THR            0x3203d0\n#define AUD_C1_LO_THR            0x3203d4\n#define AUD_C2_UP_THR            0x3203d8\n#define AUD_C2_LO_THR            0x3203dc\n#define AUD_PLL_EN               0x320400\n#define AUD_PLL_SRC              0x320404\n#define AUD_PLL_SHIFT            0x320408\n#define AUD_PLL_IF_SEL           0x32040c\n#define AUD_PLL_IF_SHIFT         0x320410\n#define AUD_BIQUAD_PLL_K0        0x320414\n#define AUD_BIQUAD_PLL_K1        0x320418\n#define AUD_BIQUAD_PLL_K2        0x32041c\n#define AUD_BIQUAD_PLL_K3        0x320420\n#define AUD_BIQUAD_PLL_K4        0x320424\n#define AUD_DEEMPH0_SRC_SEL      0x320440\n#define AUD_DEEMPH0_SHIFT        0x320444\n#define AUD_DEEMPH0_G0           0x320448\n#define AUD_DEEMPH0_A0           0x32044c\n#define AUD_DEEMPH0_B0           0x320450\n#define AUD_DEEMPH0_A1           0x320454\n#define AUD_DEEMPH0_B1           0x320458\n#define AUD_DEEMPH1_SRC_SEL      0x32045c\n#define AUD_DEEMPH1_SHIFT        0x320460\n#define AUD_DEEMPH1_G0           0x320464\n#define AUD_DEEMPH1_A0           0x320468\n#define AUD_DEEMPH1_B0           0x32046c\n#define AUD_DEEMPH1_A1           0x320470\n#define AUD_DEEMPH1_B1           0x320474\n#define AUD_OUT0_SEL             0x320490\n#define AUD_OUT0_SHIFT           0x320494\n#define AUD_OUT1_SEL             0x320498\n#define AUD_OUT1_SHIFT           0x32049c\n#define AUD_RDSI_SEL             0x3204a0\n#define AUD_RDSI_SHIFT           0x3204a4\n#define AUD_RDSQ_SEL             0x3204a8\n#define AUD_RDSQ_SHIFT           0x3204ac\n#define AUD_DBX_IN_GAIN          0x320500\n#define AUD_DBX_WBE_GAIN         0x320504\n#define AUD_DBX_SE_GAIN          0x320508\n#define AUD_DBX_RMS_WBE          0x32050c\n#define AUD_DBX_RMS_SE           0x320510\n#define AUD_DBX_SE_BYPASS        0x320514\n#define AUD_FAWDETCTL            0x320530\n#define AUD_FAWDETWINCTL         0x320534\n#define AUD_DEEMPHGAIN_R         0x320538\n#define AUD_DEEMPHNUMER1_R       0x32053c\n#define AUD_DEEMPHNUMER2_R       0x320540\n#define AUD_DEEMPHDENOM1_R       0x320544\n#define AUD_DEEMPHDENOM2_R       0x320548\n#define AUD_ERRLOGPERIOD_R       0x32054c\n#define AUD_ERRINTRPTTHSHLD1_R   0x320550\n#define AUD_ERRINTRPTTHSHLD2_R   0x320554\n#define AUD_ERRINTRPTTHSHLD3_R   0x320558\n#define AUD_NICAM_STATUS1        0x32055c\n#define AUD_NICAM_STATUS2        0x320560\n#define AUD_ERRLOG1              0x320564\n#define AUD_ERRLOG2              0x320568\n#define AUD_ERRLOG3              0x32056c\n#define AUD_DAC_BYPASS_L         0x320580\n#define AUD_DAC_BYPASS_R         0x320584\n#define AUD_DAC_BYPASS_CTL       0x320588\n#define AUD_CTL                  0x32058c\n#define AUD_STATUS               0x320590\n#define AUD_VOL_CTL              0x320594\n#define AUD_BAL_CTL              0x320598\n#define AUD_START_TIMER          0x3205b0\n#define AUD_MODE_CHG_TIMER       0x3205b4\n#define AUD_POLYPH80SCALEFAC     0x3205b8\n#define AUD_DMD_RA_DDS           0x3205bc\n#define AUD_I2S_RA_DDS           0x3205c0\n#define AUD_RATE_THRES_DMD       0x3205d0\n#define AUD_RATE_THRES_I2S       0x3205d4\n#define AUD_RATE_ADJ1            0x3205d8\n#define AUD_RATE_ADJ2            0x3205dc\n#define AUD_RATE_ADJ3            0x3205e0\n#define AUD_RATE_ADJ4            0x3205e4\n#define AUD_RATE_ADJ5            0x3205e8\n#define AUD_APB_IN_RATE_ADJ      0x3205ec\n#define AUD_I2SCNTL              0x3205ec\n#define AUD_PHASE_FIX_CTL        0x3205f0\n#define AUD_PLL_PRESCALE         0x320600\n#define AUD_PLL_DDS              0x320604\n#define AUD_PLL_INT              0x320608\n#define AUD_PLL_FRAC             0x32060c\n#define AUD_PLL_JTAG             0x320620\n#define AUD_PLL_SPMP             0x320624\n#define AUD_AFE_12DB_EN          0x320628\n\n\n#define AUD_PDF_DDS_CNST_BYTE2   0x320d01\n#define AUD_PDF_DDS_CNST_BYTE1   0x320d02\n#define AUD_PDF_DDS_CNST_BYTE0   0x320d03\n#define AUD_PHACC_FREQ_8MSB      0x320d2a\n#define AUD_PHACC_FREQ_8LSB      0x320d2b\n#define AUD_QAM_MODE             0x320d04\n\n \n\n#define MO_TS_DMA           0x330000 \n#define MO_TS_GPCNT         0x33C020 \n#define MO_TS_GPCNTRL       0x33C030 \n#define MO_TS_DMACNTRL      0x33C040 \n#define MO_TS_XFR_STAT      0x33C044 \n#define MO_TS_LNGTH         0x33C048 \n\n#define TS_HW_SOP_CNTRL     0x33C04C\n#define TS_GEN_CNTRL        0x33C050\n#define TS_BD_PKT_STAT      0x33C054\n#define TS_SOP_STAT         0x33C058\n#define TS_FIFO_OVFL_STAT   0x33C05C\n#define TS_VALERR_CNTRL     0x33C060\n\n \n\n#define MO_VIPD_DMA         0x340000 \n#define MO_VIPU_DMA         0x340008 \n#define MO_VIPD_GPCNT       0x34C020 \n#define MO_VIPU_GPCNT       0x34C024 \n#define MO_VIPD_GPCNTRL     0x34C030 \n#define MO_VIPU_GPCNTRL     0x34C034 \n#define MO_VIP_DMACNTRL     0x34C040 \n#define MO_VIP_XFR_STAT     0x34C044 \n#define MO_VIP_CFG          0x340048 \n#define MO_VIPU_CNTRL       0x34004C \n#define MO_VIPD_CNTRL       0x340050 \n#define MO_VIPD_LNGTH       0x340054 \n#define MO_VIP_BRSTLN       0x340058 \n#define MO_VIP_INTCNTRL     0x34C05C \n#define MO_VIP_XFTERM       0x340060 \n\n \n\n#define MO_M2M_DMA          0x350000 \n#define MO_GP0_IO           0x350010 \n#define MO_GP1_IO           0x350014 \n#define MO_GP2_IO           0x350018 \n#define MO_GP3_IO           0x35001C \n#define MO_GPIO             0x350020 \n#define MO_GPOE             0x350024 \n#define MO_GP_ISM           0x350028 \n\n#define MO_PLL_B            0x35C008 \n#define MO_M2M_CNT          0x35C024 \n#define MO_M2M_XSUM         0x35C028 \n#define MO_CRC              0x35C02C \n#define MO_CRC_D            0x35C030 \n#define MO_TM_CNT_LDW       0x35C034 \n#define MO_TM_CNT_UW        0x35C038 \n#define MO_TM_LMT_LDW       0x35C03C \n#define MO_TM_LMT_UW        0x35C040 \n#define MO_PINMUX_IO        0x35C044 \n#define MO_TSTSEL_IO        0x35C048 \n#define MO_AFECFG_IO        0x35C04C \n#define MO_DDS_IO           0x35C050 \n#define MO_DDSCFG_IO        0x35C054 \n#define MO_SAMPLE_IO        0x35C058 \n#define MO_SRST_IO          0x35C05C \n\n#define MO_INT1_MSK         0x35C060 \n#define MO_INT1_STAT        0x35C064 \n#define MO_INT1_MSTAT       0x35C068 \n\n \n\n#define MO_I2C              0x368000 \n#define MO_I2C_DIV          (0xf<<4)\n#define MO_I2C_SYNC         (1<<3)\n#define MO_I2C_W3B          (1<<2)\n#define MO_I2C_SCL          (1<<1)\n#define MO_I2C_SDA          (1<<0)\n\n\n \n\n#define MO_GPHSTD_DMA       0x350000 \n#define MO_GPHSTU_DMA       0x350008 \n#define MO_GPHSTU_CNTRL     0x380048 \n#define MO_GPHSTD_CNTRL     0x38004C \n#define MO_GPHSTD_LNGTH     0x380050 \n#define MO_GPHST_WSC        0x380054 \n#define MO_GPHST_XFR        0x380058 \n#define MO_GPHST_WDTH       0x38005C \n#define MO_GPHST_HDSHK      0x380060 \n#define MO_GPHST_MUX16      0x380064 \n#define MO_GPHST_MODE       0x380068 \n\n#define MO_GPHSTD_GPCNT     0x35C020 \n#define MO_GPHSTU_GPCNT     0x35C024 \n#define MO_GPHSTD_GPCNTRL   0x38C030 \n#define MO_GPHSTU_GPCNTRL   0x38C034 \n#define MO_GPHST_DMACNTRL   0x38C040 \n#define MO_GPHST_XFR_STAT   0x38C044 \n#define MO_GPHST_SOFT_RST   0x38C06C \n\n \n\n#define RISC_SYNC\t\t 0x80000000\n#define RISC_SYNC_ODD\t\t 0x80000000\n#define RISC_SYNC_EVEN\t\t 0x80000200\n#define RISC_RESYNC\t\t 0x80008000\n#define RISC_RESYNC_ODD\t\t 0x80008000\n#define RISC_RESYNC_EVEN\t 0x80008200\n#define RISC_WRITE\t\t 0x10000000\n#define RISC_WRITEC\t\t 0x50000000\n#define RISC_READ\t\t 0x90000000\n#define RISC_READC\t\t 0xA0000000\n#define RISC_JUMP\t\t 0x70000000\n#define RISC_SKIP\t\t 0x20000000\n#define RISC_WRITERM\t\t 0xB0000000\n#define RISC_WRITECM\t\t 0xC0000000\n#define RISC_WRITECR\t\t 0xD0000000\n#define RISC_IMM\t\t 0x00000001\n\n#define RISC_SOL\t\t 0x08000000\n#define RISC_EOL\t\t 0x04000000\n\n#define RISC_IRQ2\t\t 0x02000000\n#define RISC_IRQ1\t\t 0x01000000\n\n#define RISC_CNT_NONE\t\t 0x00000000\n#define RISC_CNT_INC\t\t 0x00010000\n#define RISC_CNT_RSVR\t\t 0x00020000\n#define RISC_CNT_RESET\t\t 0x00030000\n#define RISC_JMP_SRP\t\t 0x01\n\n \n\n\n \n#define PCI_INT_VIDINT\t\t(1 <<  0)\n#define PCI_INT_AUDINT\t\t(1 <<  1)\n#define PCI_INT_TSINT\t\t(1 <<  2)\n#define PCI_INT_VIPINT\t\t(1 <<  3)\n#define PCI_INT_HSTINT\t\t(1 <<  4)\n#define PCI_INT_TM1INT\t\t(1 <<  5)\n#define PCI_INT_SRCDMAINT\t(1 <<  6)\n#define PCI_INT_DSTDMAINT\t(1 <<  7)\n#define PCI_INT_RISC_RD_BERRINT\t(1 << 10)\n#define PCI_INT_RISC_WR_BERRINT\t(1 << 11)\n#define PCI_INT_BRDG_BERRINT\t(1 << 12)\n#define PCI_INT_SRC_DMA_BERRINT\t(1 << 13)\n#define PCI_INT_DST_DMA_BERRINT\t(1 << 14)\n#define PCI_INT_IPB_DMA_BERRINT\t(1 << 15)\n#define PCI_INT_I2CDONE\t\t(1 << 16)\n#define PCI_INT_I2CRACK\t\t(1 << 17)\n#define PCI_INT_IR_SMPINT\t(1 << 18)\n#define PCI_INT_GPIO_INT0\t(1 << 19)\n#define PCI_INT_GPIO_INT1\t(1 << 20)\n\n#define SEL_BTSC     0x01\n#define SEL_EIAJ     0x02\n#define SEL_A2       0x04\n#define SEL_SAP      0x08\n#define SEL_NICAM    0x10\n#define SEL_FMRADIO  0x20\n\n\n#define AUD_INT_DN_RISCI1\t(1 <<  0)\n#define AUD_INT_UP_RISCI1\t(1 <<  1)\n#define AUD_INT_RDS_DN_RISCI1\t(1 <<  2)\n#define AUD_INT_DN_RISCI2\t(1 <<  4)  \n#define AUD_INT_UP_RISCI2\t(1 <<  5)\n#define AUD_INT_RDS_DN_RISCI2\t(1 <<  6)\n#define AUD_INT_DN_SYNC\t\t(1 << 12)\n#define AUD_INT_UP_SYNC\t\t(1 << 13)\n#define AUD_INT_RDS_DN_SYNC\t(1 << 14)\n#define AUD_INT_OPC_ERR\t\t(1 << 16)\n#define AUD_INT_BER_IRQ\t\t(1 << 20)\n#define AUD_INT_MCHG_IRQ\t(1 << 21)\n\n#define EN_BTSC_FORCE_MONO      0\n#define EN_BTSC_FORCE_STEREO    1\n#define EN_BTSC_FORCE_SAP       2\n#define EN_BTSC_AUTO_STEREO     3\n#define EN_BTSC_AUTO_SAP        4\n\n#define EN_A2_FORCE_MONO1       8\n#define EN_A2_FORCE_MONO2       9\n#define EN_A2_FORCE_STEREO      10\n#define EN_A2_AUTO_MONO2        11\n#define EN_A2_AUTO_STEREO       12\n\n#define EN_EIAJ_FORCE_MONO1     16\n#define EN_EIAJ_FORCE_MONO2     17\n#define EN_EIAJ_FORCE_STEREO    18\n#define EN_EIAJ_AUTO_MONO2      19\n#define EN_EIAJ_AUTO_STEREO     20\n\n#define EN_NICAM_FORCE_MONO1    32\n#define EN_NICAM_FORCE_MONO2    33\n#define EN_NICAM_FORCE_STEREO   34\n#define EN_NICAM_AUTO_MONO2     35\n#define EN_NICAM_AUTO_STEREO    36\n\n#define EN_FMRADIO_FORCE_MONO   24\n#define EN_FMRADIO_FORCE_STEREO 25\n#define EN_FMRADIO_AUTO_STEREO  26\n\n#define EN_NICAM_AUTO_FALLBACK  0x00000040\n#define EN_FMRADIO_EN_RDS       0x00000200\n#define EN_NICAM_TRY_AGAIN_BIT  0x00000400\n#define EN_DAC_ENABLE           0x00001000\n#define EN_I2SOUT_ENABLE        0x00002000\n#define EN_I2SIN_STR2DAC        0x00004000\n#define EN_I2SIN_ENABLE         0x00008000\n\n#define EN_DMTRX_SUMDIFF        (0 << 7)\n#define EN_DMTRX_SUMR           (1 << 7)\n#define EN_DMTRX_LR             (2 << 7)\n#define EN_DMTRX_MONO           (3 << 7)\n#define EN_DMTRX_BYPASS         (1 << 11)\n\n\n#define VID_CAPTURE_CONTROL\t\t0x310180\n\n#define CX23880_CAP_CTL_CAPTURE_VBI_ODD  (1<<3)\n#define CX23880_CAP_CTL_CAPTURE_VBI_EVEN (1<<2)\n#define CX23880_CAP_CTL_CAPTURE_ODD      (1<<1)\n#define CX23880_CAP_CTL_CAPTURE_EVEN     (1<<0)\n\n#define VideoInputMux0\t\t 0x0\n#define VideoInputMux1\t\t 0x1\n#define VideoInputMux2\t\t 0x2\n#define VideoInputMux3\t\t 0x3\n#define VideoInputTuner\t\t 0x0\n#define VideoInputComposite\t 0x1\n#define VideoInputSVideo\t 0x2\n#define VideoInputOther\t\t 0x3\n\n#define Xtal0\t\t 0x1\n#define Xtal1\t\t 0x2\n#define XtalAuto\t 0x3\n\n#define VideoFormatAuto\t\t 0x0\n#define VideoFormatNTSC\t\t 0x1\n#define VideoFormatNTSCJapan\t 0x2\n#define VideoFormatNTSC443\t 0x3\n#define VideoFormatPAL\t\t 0x4\n#define VideoFormatPALB\t\t 0x4\n#define VideoFormatPALD\t\t 0x4\n#define VideoFormatPALG\t\t 0x4\n#define VideoFormatPALH\t\t 0x4\n#define VideoFormatPALI\t\t 0x4\n#define VideoFormatPALBDGHI\t 0x4\n#define VideoFormatPALM\t\t 0x5\n#define VideoFormatPALN\t\t 0x6\n#define VideoFormatPALNC\t 0x7\n#define VideoFormatPAL60\t 0x8\n#define VideoFormatSECAM\t 0x9\n\n#define VideoFormatAuto27MHz\t\t 0x10\n#define VideoFormatNTSC27MHz\t\t 0x11\n#define VideoFormatNTSCJapan27MHz\t 0x12\n#define VideoFormatNTSC44327MHz\t\t 0x13\n#define VideoFormatPAL27MHz\t\t 0x14\n#define VideoFormatPALB27MHz\t\t 0x14\n#define VideoFormatPALD27MHz\t\t 0x14\n#define VideoFormatPALG27MHz\t\t 0x14\n#define VideoFormatPALH27MHz\t\t 0x14\n#define VideoFormatPALI27MHz\t\t 0x14\n#define VideoFormatPALBDGHI27MHz\t 0x14\n#define VideoFormatPALM27MHz\t\t 0x15\n#define VideoFormatPALN27MHz\t\t 0x16\n#define VideoFormatPALNC27MHz\t\t 0x17\n#define VideoFormatPAL6027MHz\t\t 0x18\n#define VideoFormatSECAM27MHz\t\t 0x19\n\n#define NominalUSECAM\t 0x87\n#define NominalVSECAM\t 0x85\n#define NominalUNTSC\t 0xFE\n#define NominalVNTSC\t 0xB4\n\n#define NominalContrast  0xD8\n\n#define HFilterAutoFormat\t 0x0\n#define HFilterCIF\t\t 0x1\n#define HFilterQCIF\t\t 0x2\n#define HFilterICON\t\t 0x3\n\n#define VFilter2TapInterpolate  0\n#define VFilter3TapInterpolate  1\n#define VFilter4TapInterpolate  2\n#define VFilter5TapInterpolate  3\n#define VFilter2TapNoInterpolate  4\n#define VFilter3TapNoInterpolate  5\n#define VFilter4TapNoInterpolate  6\n#define VFilter5TapNoInterpolate  7\n\n#define ColorFormatRGB32\t 0x0000\n#define ColorFormatRGB24\t 0x0011\n#define ColorFormatRGB16\t 0x0022\n#define ColorFormatRGB15\t 0x0033\n#define ColorFormatYUY2\t\t 0x0044\n#define ColorFormatBTYUV\t 0x0055\n#define ColorFormatY8\t\t 0x0066\n#define ColorFormatRGB8\t\t 0x0077\n#define ColorFormatPL422\t 0x0088\n#define ColorFormatPL411\t 0x0099\n#define ColorFormatYUV12\t 0x00AA\n#define ColorFormatYUV9\t\t 0x00BB\n#define ColorFormatRAW\t\t 0x00EE\n#define ColorFormatBSWAP         0x0300\n#define ColorFormatWSWAP         0x0c00\n#define ColorFormatEvenMask      0x050f\n#define ColorFormatOddMask       0x0af0\n#define ColorFormatGamma         0x1000\n\n#define Interlaced\t\t 0x1\n#define NonInterlaced\t\t 0x0\n\n#define FieldEven\t\t 0x1\n#define FieldOdd\t\t 0x0\n\n#define TGReadWriteMode\t\t 0x0\n#define TGEnableMode\t\t 0x1\n\n#define DV_CbAlign\t\t 0x0\n#define DV_Y0Align\t\t 0x1\n#define DV_CrAlign\t\t 0x2\n#define DV_Y1Align\t\t 0x3\n\n#define DVF_Analog\t\t 0x0\n#define DVF_CCIR656\t\t 0x1\n#define DVF_ByteStream\t\t 0x2\n#define DVF_ExtVSYNC\t\t 0x4\n#define DVF_ExtField\t\t 0x5\n\n#define CHANNEL_VID_Y\t\t 0x1\n#define CHANNEL_VID_U\t\t 0x2\n#define CHANNEL_VID_V\t\t 0x3\n#define CHANNEL_VID_VBI\t\t 0x4\n#define CHANNEL_AUD_DN\t\t 0x5\n#define CHANNEL_AUD_UP\t\t 0x6\n#define CHANNEL_AUD_RDS_DN\t 0x7\n#define CHANNEL_MPEG_DN\t\t 0x8\n#define CHANNEL_VIP_DN\t\t 0x9\n#define CHANNEL_VIP_UP\t\t 0xA\n#define CHANNEL_HOST_DN\t\t 0xB\n#define CHANNEL_HOST_UP\t\t 0xC\n#define CHANNEL_FIRST\t\t 0x1\n#define CHANNEL_LAST\t\t 0xC\n\n#define GP_COUNT_CONTROL_NONE\t\t 0x0\n#define GP_COUNT_CONTROL_INC\t\t 0x1\n#define GP_COUNT_CONTROL_RESERVED\t 0x2\n#define GP_COUNT_CONTROL_RESET\t\t 0x3\n\n#define PLL_PRESCALE_BY_2  2\n#define PLL_PRESCALE_BY_3  3\n#define PLL_PRESCALE_BY_4  4\n#define PLL_PRESCALE_BY_5  5\n\n#define HLNotchFilter4xFsc\t 0\n#define HLNotchFilterSquare\t 1\n#define HLNotchFilter135NTSC\t 2\n#define HLNotchFilter135PAL\t 3\n\n#define NTSC_8x_SUB_CARRIER  28.63636E6\n#define PAL_8x_SUB_CARRIER  35.46895E6\n\n\n#define DEFAULT_HUE_NTSC\t\t\t0x00\n#define DEFAULT_BRIGHTNESS_NTSC\t\t\t0x00\n#define DEFAULT_CONTRAST_NTSC\t\t\t0x39\n#define DEFAULT_SAT_U_NTSC\t\t\t0x7F\n#define DEFAULT_SAT_V_NTSC\t\t\t0x5A\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}