;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LCD_DC */
LCD_DC__0__DR EQU CYREG_GPIO_PRT1_DR
LCD_DC__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_DC__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_DC__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_DC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_DC__0__HSIOM_MASK EQU 0x0000000F
LCD_DC__0__HSIOM_SHIFT EQU 0
LCD_DC__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_DC__0__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_DC__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_DC__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_DC__0__MASK EQU 0x01
LCD_DC__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_DC__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_DC__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_DC__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_DC__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_DC__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_DC__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_DC__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_DC__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_DC__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_DC__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_DC__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_DC__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_DC__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_DC__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_DC__0__PC EQU CYREG_GPIO_PRT1_PC
LCD_DC__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_DC__0__PORT EQU 1
LCD_DC__0__PS EQU CYREG_GPIO_PRT1_PS
LCD_DC__0__SHIFT EQU 0
LCD_DC__DR EQU CYREG_GPIO_PRT1_DR
LCD_DC__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_DC__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_DC__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_DC__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_DC__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_DC__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_DC__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_DC__MASK EQU 0x01
LCD_DC__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_DC__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_DC__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_DC__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_DC__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_DC__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_DC__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_DC__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_DC__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_DC__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_DC__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_DC__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_DC__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_DC__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_DC__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_DC__PC EQU CYREG_GPIO_PRT1_PC
LCD_DC__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_DC__PORT EQU 1
LCD_DC__PS EQU CYREG_GPIO_PRT1_PS
LCD_DC__SHIFT EQU 0

/* LCD_Reset */
LCD_Reset__0__DR EQU CYREG_GPIO_PRT1_DR
LCD_Reset__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_Reset__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_Reset__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_Reset__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_Reset__0__HSIOM_MASK EQU 0x000000F0
LCD_Reset__0__HSIOM_SHIFT EQU 4
LCD_Reset__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_Reset__0__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_Reset__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_Reset__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_Reset__0__MASK EQU 0x02
LCD_Reset__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_Reset__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_Reset__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_Reset__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_Reset__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_Reset__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_Reset__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_Reset__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_Reset__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_Reset__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_Reset__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_Reset__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_Reset__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_Reset__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_Reset__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_Reset__0__PC EQU CYREG_GPIO_PRT1_PC
LCD_Reset__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_Reset__0__PORT EQU 1
LCD_Reset__0__PS EQU CYREG_GPIO_PRT1_PS
LCD_Reset__0__SHIFT EQU 1
LCD_Reset__DR EQU CYREG_GPIO_PRT1_DR
LCD_Reset__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_Reset__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_Reset__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_Reset__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_Reset__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_Reset__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_Reset__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_Reset__MASK EQU 0x02
LCD_Reset__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_Reset__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_Reset__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_Reset__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_Reset__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_Reset__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_Reset__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_Reset__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_Reset__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_Reset__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_Reset__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_Reset__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_Reset__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_Reset__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_Reset__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_Reset__PC EQU CYREG_GPIO_PRT1_PC
LCD_Reset__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_Reset__PORT EQU 1
LCD_Reset__PS EQU CYREG_GPIO_PRT1_PS
LCD_Reset__SHIFT EQU 1

/* SPI_Master */
SPI_Master_mosi_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_Master_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_Master_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_Master_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_Master_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_Master_mosi_m__0__HSIOM_GPIO EQU 0
SPI_Master_mosi_m__0__HSIOM_I2C EQU 14
SPI_Master_mosi_m__0__HSIOM_I2C_SDA EQU 14
SPI_Master_mosi_m__0__HSIOM_MASK EQU 0x000F0000
SPI_Master_mosi_m__0__HSIOM_SHIFT EQU 16
SPI_Master_mosi_m__0__HSIOM_SPI EQU 15
SPI_Master_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_Master_mosi_m__0__HSIOM_UART EQU 9
SPI_Master_mosi_m__0__HSIOM_UART_RX EQU 9
SPI_Master_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_mosi_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_Master_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_Master_mosi_m__0__MASK EQU 0x10
SPI_Master_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPI_Master_mosi_m__0__OUT_SEL_SHIFT EQU 8
SPI_Master_mosi_m__0__OUT_SEL_VAL EQU -1
SPI_Master_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_Master_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_Master_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_Master_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_Master_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_Master_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_Master_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_Master_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_Master_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_Master_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_Master_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_Master_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_Master_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_Master_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_Master_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_Master_mosi_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_Master_mosi_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_Master_mosi_m__0__PORT EQU 1
SPI_Master_mosi_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_Master_mosi_m__0__SHIFT EQU 4
SPI_Master_mosi_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_Master_mosi_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_Master_mosi_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_Master_mosi_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_Master_mosi_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_mosi_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_Master_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_mosi_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_Master_mosi_m__MASK EQU 0x10
SPI_Master_mosi_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_Master_mosi_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_Master_mosi_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_Master_mosi_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_Master_mosi_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_Master_mosi_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_Master_mosi_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_Master_mosi_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_Master_mosi_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_Master_mosi_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_Master_mosi_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_Master_mosi_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_Master_mosi_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_Master_mosi_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_Master_mosi_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_Master_mosi_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_Master_mosi_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_Master_mosi_m__PORT EQU 1
SPI_Master_mosi_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_Master_mosi_m__SHIFT EQU 4
SPI_Master_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_Master_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
SPI_Master_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
SPI_Master_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_Master_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_Master_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_Master_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_Master_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_Master_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_Master_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_Master_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_Master_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_Master_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_Master_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
SPI_Master_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_Master_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_Master_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_Master_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_Master_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_Master_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_Master_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_Master_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_Master_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_Master_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_Master_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
SPI_Master_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_Master_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_Master_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
SPI_Master_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
SPI_Master_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
SPI_Master_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
SPI_Master_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
SPI_Master_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
SPI_Master_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_Master_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_Master_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_Master_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_Master_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_Master_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_Master_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_Master_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_Master_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_Master_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_Master_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_Master_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_Master_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_Master_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_Master_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_Master_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_Master_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_Master_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_Master_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_Master_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_Master_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_Master_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_Master_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_Master_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_Master_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_Master_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_Master_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_Master_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_Master_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_Master_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_Master_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_Master_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_Master_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_Master_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_Master_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_Master_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_Master_SCB__SS0_POSISTION EQU 0
SPI_Master_SCB__SS1_POSISTION EQU 1
SPI_Master_SCB__SS2_POSISTION EQU 2
SPI_Master_SCB__SS3_POSISTION EQU 3
SPI_Master_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_Master_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_Master_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_Master_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_Master_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_Master_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_Master_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
SPI_Master_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_Master_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_Master_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
SPI_Master_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
SPI_Master_SCBCLK__DIV_ID EQU 0x00000040
SPI_Master_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
SPI_Master_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_Master_sclk_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_Master_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_Master_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_Master_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_Master_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_Master_sclk_m__0__HSIOM_GPIO EQU 0
SPI_Master_sclk_m__0__HSIOM_MASK EQU 0xF0000000
SPI_Master_sclk_m__0__HSIOM_SHIFT EQU 28
SPI_Master_sclk_m__0__HSIOM_SPI EQU 15
SPI_Master_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_Master_sclk_m__0__HSIOM_UART EQU 9
SPI_Master_sclk_m__0__HSIOM_UART_CTS EQU 9
SPI_Master_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_sclk_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_Master_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_Master_sclk_m__0__MASK EQU 0x80
SPI_Master_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPI_Master_sclk_m__0__OUT_SEL_SHIFT EQU 14
SPI_Master_sclk_m__0__OUT_SEL_VAL EQU -1
SPI_Master_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_Master_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_Master_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_Master_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_Master_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_Master_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_Master_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_Master_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_Master_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_Master_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_Master_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_Master_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_Master_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_Master_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_Master_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_Master_sclk_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_Master_sclk_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_Master_sclk_m__0__PORT EQU 1
SPI_Master_sclk_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_Master_sclk_m__0__SHIFT EQU 7
SPI_Master_sclk_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_Master_sclk_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_Master_sclk_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_Master_sclk_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_Master_sclk_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_sclk_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_Master_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_sclk_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_Master_sclk_m__MASK EQU 0x80
SPI_Master_sclk_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_Master_sclk_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_Master_sclk_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_Master_sclk_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_Master_sclk_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_Master_sclk_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_Master_sclk_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_Master_sclk_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_Master_sclk_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_Master_sclk_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_Master_sclk_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_Master_sclk_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_Master_sclk_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_Master_sclk_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_Master_sclk_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_Master_sclk_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_Master_sclk_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_Master_sclk_m__PORT EQU 1
SPI_Master_sclk_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_Master_sclk_m__SHIFT EQU 7
SPI_Master_ss0_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_Master_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_Master_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_Master_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_Master_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_Master_ss0_m__0__HSIOM_GPIO EQU 0
SPI_Master_ss0_m__0__HSIOM_MASK EQU 0x0F000000
SPI_Master_ss0_m__0__HSIOM_SHIFT EQU 24
SPI_Master_ss0_m__0__HSIOM_SPI EQU 15
SPI_Master_ss0_m__0__HSIOM_SPI_SELECT0 EQU 15
SPI_Master_ss0_m__0__HSIOM_UART EQU 9
SPI_Master_ss0_m__0__HSIOM_UART_RTS EQU 9
SPI_Master_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_ss0_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_Master_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_Master_ss0_m__0__MASK EQU 0x40
SPI_Master_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPI_Master_ss0_m__0__OUT_SEL_SHIFT EQU 12
SPI_Master_ss0_m__0__OUT_SEL_VAL EQU -1
SPI_Master_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_Master_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_Master_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_Master_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_Master_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_Master_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_Master_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_Master_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_Master_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_Master_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_Master_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_Master_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_Master_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_Master_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_Master_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_Master_ss0_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_Master_ss0_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_Master_ss0_m__0__PORT EQU 1
SPI_Master_ss0_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_Master_ss0_m__0__SHIFT EQU 6
SPI_Master_ss0_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_Master_ss0_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_Master_ss0_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_Master_ss0_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_Master_ss0_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_ss0_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_Master_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_ss0_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_Master_ss0_m__MASK EQU 0x40
SPI_Master_ss0_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_Master_ss0_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_Master_ss0_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_Master_ss0_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_Master_ss0_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_Master_ss0_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_Master_ss0_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_Master_ss0_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_Master_ss0_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_Master_ss0_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_Master_ss0_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_Master_ss0_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_Master_ss0_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_Master_ss0_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_Master_ss0_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_Master_ss0_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_Master_ss0_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_Master_ss0_m__PORT EQU 1
SPI_Master_ss0_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_Master_ss0_m__SHIFT EQU 6

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 12000000
CYDEV_BCLK__HFCLK__KHZ EQU 12000
CYDEV_BCLK__HFCLK__MHZ EQU 12
CYDEV_BCLK__SYSCLK__HZ EQU 12000000
CYDEV_BCLK__SYSCLK__KHZ EQU 12000
CYDEV_BCLK__SYSCLK__MHZ EQU 12
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
