/** ==================================================================
 *  @file   mc3_mem_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   MC3_MEM
 *
 *  @Filename:    mc3_mem_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __MC3_MEM_CRED_H
#define __MC3_MEM_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance MC3_MEM of component MC3_MEM mapped in MONICA at address 0x5A030000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component MC3_MEM
     *
     */

    /* 
     *  List of bundle arrays for component MC3_MEM
     *
     */

    /* 
     *  List of bundles for component MC3_MEM
     *
     */

    /* 
     * List of registers for component MC3_MEM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__MCBUF_A_START
 *
 * @BRIEF        MCBUF_A start 
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__MCBUF_A_START                             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__MCBUF_A_END
 *
 * @BRIEF        MCBUF_A end 
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__MCBUF_A_END                               0x27FCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__MCBUF_B_START
 *
 * @BRIEF        MCBUF_B start 
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__MCBUF_B_START                             0x2800ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__MCBUF_B_END
 *
 * @BRIEF        MCBUF_B end 
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__MCBUF_B_END                               0x4FFCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__IPRDBUF_A_START
 *
 * @BRIEF        IPRDBUF_A start 
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__IPRDBUF_A_START                           0x5000ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__IPRDBUF_A_END
 *
 * @BRIEF        IPRDBUF_A end 
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__IPRDBUF_A_END                             0x53FCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__IPRDBUF_B_START
 *
 * @BRIEF        IPRDBUF start 
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__IPRDBUF_B_START                           0x5400ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__IPRDBUF_B_END
 *
 * @BRIEF        IPRDBUF_B end 
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__IPRDBUF_B_END                             0x57FCul

    /* 
     * List of register bitfields for component MC3_MEM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__MCBUF_A_START__RESERVED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__MCBUF_A_START__RESERVED              BITFIELD(31, 0)
#define MC3_MEM__MCBUF_A_START__RESERVED__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__MCBUF_A_END__RESERVED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__MCBUF_A_END__RESERVED                BITFIELD(31, 0)
#define MC3_MEM__MCBUF_A_END__RESERVED__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__MCBUF_B_START__RESERVED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__MCBUF_B_START__RESERVED              BITFIELD(31, 0)
#define MC3_MEM__MCBUF_B_START__RESERVED__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__MCBUF_B_END__RESERVED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__MCBUF_B_END__RESERVED                BITFIELD(31, 0)
#define MC3_MEM__MCBUF_B_END__RESERVED__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__IPRDBUF_A_START__RESERVED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__IPRDBUF_A_START__RESERVED            BITFIELD(31, 0)
#define MC3_MEM__IPRDBUF_A_START__RESERVED__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__IPRDBUF_A_END__RESERVED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__IPRDBUF_A_END__RESERVED              BITFIELD(31, 0)
#define MC3_MEM__IPRDBUF_A_END__RESERVED__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__IPRDBUF_B_START__RESERVED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__IPRDBUF_B_START__RESERVED            BITFIELD(31, 0)
#define MC3_MEM__IPRDBUF_B_START__RESERVED__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MC3_MEM__IPRDBUF_B_END__RESERVED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define MC3_MEM__IPRDBUF_B_END__RESERVED              BITFIELD(31, 0)
#define MC3_MEM__IPRDBUF_B_END__RESERVED__POS         0

    /* 
     * List of register bitfields values for component MC3_MEM
     *
     */

#ifdef __cplusplus
}
#endif
#endif                                                     /* __MC3_MEM_CRED_H 
                                                            */
