

================================================================
== Vivado HLS Report for 'sensor'
================================================================
* Date:           Tue Jul 31 09:41:16 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sensor
* Solution:       sensor
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     624|    748|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     74|
|Register         |        -|      -|      42|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     666|    822|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+-----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------+----------------------+---------+-------+-----+-----+
    |sensor_CTRL_s_axi_U     |sensor_CTRL_s_axi     |        0|      0|  112|  168|
    |sensor_iicData_m_axi_U  |sensor_iicData_m_axi  |        2|      0|  512|  580|
    +------------------------+----------------------+---------+-------+-----+-----+
    |Total                   |                      |        2|      0|  624|  748|
    +------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  47|         10|    1|         10|
    |ap_sig_ioackin_iicData_ARREADY  |   9|          2|    1|          2|
    |iicData_blk_n_AR                |   9|          2|    1|          2|
    |iicData_blk_n_R                 |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  74|         16|    4|         16|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   9|   0|    9|          0|
    |ap_reg_ioackin_iicData_ARREADY  |   1|   0|    1|          0|
    |iicData_addr_read_reg_76        |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  42|   0|   42|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID      |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWREADY      | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWADDR       |  in |    5|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WVALID       |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WREADY       | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WDATA        |  in |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WSTRB        |  in |    4|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARVALID      |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARREADY      | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARADDR       |  in |    5|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RVALID       | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RREADY       |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RDATA        | out |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RRESP        | out |    2|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BVALID       | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BREADY       |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BRESP        | out |    2|    s_axi   |     CTRL     |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |    sensor    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    sensor    | return value |
|interrupt               | out |    1| ap_ctrl_hs |    sensor    | return value |
|m_axi_iicData_AWVALID   | out |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_AWREADY   |  in |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_AWADDR    | out |   32|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_AWID      | out |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_AWLEN     | out |    8|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_AWSIZE    | out |    3|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_AWBURST   | out |    2|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_AWLOCK    | out |    2|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_AWCACHE   | out |    4|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_AWPROT    | out |    3|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_AWQOS     | out |    4|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_AWREGION  | out |    4|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_AWUSER    | out |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_WVALID    | out |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_WREADY    |  in |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_WDATA     | out |   32|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_WSTRB     | out |    4|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_WLAST     | out |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_WID       | out |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_WUSER     | out |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_ARVALID   | out |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_ARREADY   |  in |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_ARADDR    | out |   32|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_ARID      | out |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_ARLEN     | out |    8|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_ARSIZE    | out |    3|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_ARBURST   | out |    2|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_ARLOCK    | out |    2|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_ARCACHE   | out |    4|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_ARPROT    | out |    3|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_ARQOS     | out |    4|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_ARREGION  | out |    4|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_ARUSER    | out |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_RVALID    |  in |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_RREADY    | out |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_RDATA     |  in |   32|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_RLAST     |  in |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_RID       |  in |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_RUSER     |  in |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_RRESP     |  in |    2|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_BVALID    |  in |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_BREADY    | out |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_BRESP     |  in |    2|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_BID       |  in |    1|    m_axi   |    iicData   |    pointer   |
|m_axi_iicData_BUSER     |  in |    1|    m_axi   |    iicData   |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

