{"vcs1":{"timestamp_begin":1681594356.554477729, "rt":0.73, "ut":0.11, "st":0.12}}
{"vcselab":{"timestamp_begin":1681594357.317787071, "rt":0.73, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681594358.072438459, "rt":0.66, "ut":0.05, "st":0.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681594356.260707949}
{"VCS_COMP_START_TIME": 1681594356.260707949}
{"VCS_COMP_END_TIME": 1681594359.323830588}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337084}}
{"stitch_vcselab": {"peak_mem": 222620}}
