{
    "code": "module TopModule (\n    input logic clk,\n    input logic load,\n    input logic [9:0] data,\n    output logic tc\n);\n\n    logic [9:0] counter_reg; // 10-bit internal counter\n\n    // Synchronous logic for counter operation\n    always @(posedge clk) begin\n        if (load) begin\n            counter_reg <= data; // Load the counter with the data input\n            tc <= 0; // Reset terminal count when loading new value\n        end else if (counter_reg > 0) begin\n            counter_reg <= counter_reg - 1; // Decrement the counter\n        end\n        \n        // Set terminal count signal if counter reaches zero\n        if (counter_reg == 0) begin\n            tc <= 1; // Assert tc when counter reaches 0\n        end\n    end\n    \n    // Initialize counter and tc in simulation\n    initial begin\n        counter_reg = 10'b0; // Initialize counter to 0\n        tc = 0;              // Initialize terminal count to 0\n    end\n\nendmodule\n\n// VERILOG-EVAL: response did not use [BEGIN]/[DONE] correctly",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}