
motorcontrol_stm32g474re.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bdbc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000590  0800bfa0  0800bfa0  0001bfa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c530  0800c530  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c530  0800c530  0001c530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c538  0800c538  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c538  0800c538  0001c538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c53c  0800c53c  0001c53c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800c540  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009390  200001e0  0800c720  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20009570  0800c720  00029570  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000250de  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f47  00000000  00000000  000452ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a90  00000000  00000000  00049238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018e8  00000000  00000000  0004acc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af16  00000000  00000000  0004c5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e599  00000000  00000000  000774c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011a551  00000000  00000000  00095a5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001affb0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008334  00000000  00000000  001b0004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800bf84 	.word	0x0800bf84

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0800bf84 	.word	0x0800bf84

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96e 	b.w	8000f8c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468c      	mov	ip, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8083 	bne.w	8000dde <__udivmoddi4+0x116>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d947      	bls.n	8000d6e <__udivmoddi4+0xa6>
 8000cde:	fab2 f282 	clz	r2, r2
 8000ce2:	b142      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	f1c2 0020 	rsb	r0, r2, #32
 8000ce8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cec:	4091      	lsls	r1, r2
 8000cee:	4097      	lsls	r7, r2
 8000cf0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbbc f6f8 	udiv	r6, ip, r8
 8000d00:	fa1f fe87 	uxth.w	lr, r7
 8000d04:	fb08 c116 	mls	r1, r8, r6, ip
 8000d08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1a:	f080 8119 	bcs.w	8000f50 <__udivmoddi4+0x288>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8116 	bls.w	8000f50 <__udivmoddi4+0x288>
 8000d24:	3e02      	subs	r6, #2
 8000d26:	443b      	add	r3, r7
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d30:	fb08 3310 	mls	r3, r8, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d3c:	45a6      	cmp	lr, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	193c      	adds	r4, r7, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d46:	f080 8105 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d4a:	45a6      	cmp	lr, r4
 8000d4c:	f240 8102 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d50:	3802      	subs	r0, #2
 8000d52:	443c      	add	r4, r7
 8000d54:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d58:	eba4 040e 	sub.w	r4, r4, lr
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	b11d      	cbz	r5, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c5 4300 	strd	r4, r3, [r5]
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	b902      	cbnz	r2, 8000d72 <__udivmoddi4+0xaa>
 8000d70:	deff      	udf	#255	; 0xff
 8000d72:	fab2 f282 	clz	r2, r2
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	d150      	bne.n	8000e1c <__udivmoddi4+0x154>
 8000d7a:	1bcb      	subs	r3, r1, r7
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	fa1f f887 	uxth.w	r8, r7
 8000d84:	2601      	movs	r6, #1
 8000d86:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d8a:	0c21      	lsrs	r1, r4, #16
 8000d8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb08 f30c 	mul.w	r3, r8, ip
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0xe2>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	f200 80e9 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1ac9      	subs	r1, r1, r3
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000db8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x10c>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x10a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80d9 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e7bf      	b.n	8000d5e <__udivmoddi4+0x96>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0x12e>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80b1 	beq.w	8000f4a <__udivmoddi4+0x282>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x1cc>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0x140>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80b8 	bhi.w	8000f78 <__udivmoddi4+0x2b0>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	468c      	mov	ip, r1
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0a8      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000e16:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e1a:	e7a5      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f603 	lsr.w	r6, r0, r3
 8000e24:	4097      	lsls	r7, r2
 8000e26:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2e:	40d9      	lsrs	r1, r3
 8000e30:	4330      	orrs	r0, r6
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e38:	fa1f f887 	uxth.w	r8, r7
 8000e3c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e44:	fb06 f108 	mul.w	r1, r6, r8
 8000e48:	4299      	cmp	r1, r3
 8000e4a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x19c>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e56:	f080 808d 	bcs.w	8000f74 <__udivmoddi4+0x2ac>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 808a 	bls.w	8000f74 <__udivmoddi4+0x2ac>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b281      	uxth	r1, r0
 8000e68:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e74:	fb00 f308 	mul.w	r3, r0, r8
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x1c4>
 8000e7c:	1879      	adds	r1, r7, r1
 8000e7e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e82:	d273      	bcs.n	8000f6c <__udivmoddi4+0x2a4>
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d971      	bls.n	8000f6c <__udivmoddi4+0x2a4>
 8000e88:	3802      	subs	r0, #2
 8000e8a:	4439      	add	r1, r7
 8000e8c:	1acb      	subs	r3, r1, r3
 8000e8e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e92:	e778      	b.n	8000d86 <__udivmoddi4+0xbe>
 8000e94:	f1c6 0c20 	rsb	ip, r6, #32
 8000e98:	fa03 f406 	lsl.w	r4, r3, r6
 8000e9c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ea0:	431c      	orrs	r4, r3
 8000ea2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000eae:	fa21 f10c 	lsr.w	r1, r1, ip
 8000eb2:	431f      	orrs	r7, r3
 8000eb4:	0c3b      	lsrs	r3, r7, #16
 8000eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eba:	fa1f f884 	uxth.w	r8, r4
 8000ebe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ec2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ec6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eca:	458a      	cmp	sl, r1
 8000ecc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x220>
 8000ed6:	1861      	adds	r1, r4, r1
 8000ed8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000edc:	d248      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000ede:	458a      	cmp	sl, r1
 8000ee0:	d946      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000ee2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ee6:	4421      	add	r1, r4
 8000ee8:	eba1 010a 	sub.w	r1, r1, sl
 8000eec:	b2bf      	uxth	r7, r7
 8000eee:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000efa:	fb00 f808 	mul.w	r8, r0, r8
 8000efe:	45b8      	cmp	r8, r7
 8000f00:	d907      	bls.n	8000f12 <__udivmoddi4+0x24a>
 8000f02:	19e7      	adds	r7, r4, r7
 8000f04:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f08:	d22e      	bcs.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0a:	45b8      	cmp	r8, r7
 8000f0c:	d92c      	bls.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	4427      	add	r7, r4
 8000f12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f16:	eba7 0708 	sub.w	r7, r7, r8
 8000f1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f1e:	454f      	cmp	r7, r9
 8000f20:	46c6      	mov	lr, r8
 8000f22:	4649      	mov	r1, r9
 8000f24:	d31a      	bcc.n	8000f5c <__udivmoddi4+0x294>
 8000f26:	d017      	beq.n	8000f58 <__udivmoddi4+0x290>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x27a>
 8000f2a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f2e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f32:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f36:	40f2      	lsrs	r2, r6
 8000f38:	ea4c 0202 	orr.w	r2, ip, r2
 8000f3c:	40f7      	lsrs	r7, r6
 8000f3e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f42:	2600      	movs	r6, #0
 8000f44:	4631      	mov	r1, r6
 8000f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e70b      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6fd      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f58:	4543      	cmp	r3, r8
 8000f5a:	d2e5      	bcs.n	8000f28 <__udivmoddi4+0x260>
 8000f5c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f60:	eb69 0104 	sbc.w	r1, r9, r4
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7df      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e7d2      	b.n	8000f12 <__udivmoddi4+0x24a>
 8000f6c:	4660      	mov	r0, ip
 8000f6e:	e78d      	b.n	8000e8c <__udivmoddi4+0x1c4>
 8000f70:	4681      	mov	r9, r0
 8000f72:	e7b9      	b.n	8000ee8 <__udivmoddi4+0x220>
 8000f74:	4666      	mov	r6, ip
 8000f76:	e775      	b.n	8000e64 <__udivmoddi4+0x19c>
 8000f78:	4630      	mov	r0, r6
 8000f7a:	e74a      	b.n	8000e12 <__udivmoddi4+0x14a>
 8000f7c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f80:	4439      	add	r1, r7
 8000f82:	e713      	b.n	8000dac <__udivmoddi4+0xe4>
 8000f84:	3802      	subs	r0, #2
 8000f86:	443c      	add	r4, r7
 8000f88:	e724      	b.n	8000dd4 <__udivmoddi4+0x10c>
 8000f8a:	bf00      	nop

08000f8c <__aeabi_idiv0>:
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08c      	sub	sp, #48	; 0x30
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	2220      	movs	r2, #32
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f008 f931 	bl	8009210 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fae:	4b32      	ldr	r3, [pc, #200]	; (8001078 <MX_ADC1_Init+0xe8>)
 8000fb0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000fb4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000fb6:	4b30      	ldr	r3, [pc, #192]	; (8001078 <MX_ADC1_Init+0xe8>)
 8000fb8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000fbc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fbe:	4b2e      	ldr	r3, [pc, #184]	; (8001078 <MX_ADC1_Init+0xe8>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fc4:	4b2c      	ldr	r3, [pc, #176]	; (8001078 <MX_ADC1_Init+0xe8>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000fca:	4b2b      	ldr	r3, [pc, #172]	; (8001078 <MX_ADC1_Init+0xe8>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fd0:	4b29      	ldr	r3, [pc, #164]	; (8001078 <MX_ADC1_Init+0xe8>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fd6:	4b28      	ldr	r3, [pc, #160]	; (8001078 <MX_ADC1_Init+0xe8>)
 8000fd8:	2204      	movs	r2, #4
 8000fda:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000fdc:	4b26      	ldr	r3, [pc, #152]	; (8001078 <MX_ADC1_Init+0xe8>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fe2:	4b25      	ldr	r3, [pc, #148]	; (8001078 <MX_ADC1_Init+0xe8>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000fe8:	4b23      	ldr	r3, [pc, #140]	; (8001078 <MX_ADC1_Init+0xe8>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fee:	4b22      	ldr	r3, [pc, #136]	; (8001078 <MX_ADC1_Init+0xe8>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ff6:	4b20      	ldr	r3, [pc, #128]	; (8001078 <MX_ADC1_Init+0xe8>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ffc:	4b1e      	ldr	r3, [pc, #120]	; (8001078 <MX_ADC1_Init+0xe8>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001002:	4b1d      	ldr	r3, [pc, #116]	; (8001078 <MX_ADC1_Init+0xe8>)
 8001004:	2200      	movs	r2, #0
 8001006:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800100a:	4b1b      	ldr	r3, [pc, #108]	; (8001078 <MX_ADC1_Init+0xe8>)
 800100c:	2200      	movs	r2, #0
 800100e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001010:	4b19      	ldr	r3, [pc, #100]	; (8001078 <MX_ADC1_Init+0xe8>)
 8001012:	2200      	movs	r2, #0
 8001014:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001018:	4817      	ldr	r0, [pc, #92]	; (8001078 <MX_ADC1_Init+0xe8>)
 800101a:	f002 f971 	bl	8003300 <HAL_ADC_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001024:	f001 fa50 	bl	80024c8 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001028:	2300      	movs	r3, #0
 800102a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800102c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001030:	4619      	mov	r1, r3
 8001032:	4811      	ldr	r0, [pc, #68]	; (8001078 <MX_ADC1_Init+0xe8>)
 8001034:	f003 f9e6 	bl	8004404 <HAL_ADCEx_MultiModeConfigChannel>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800103e:	f001 fa43 	bl	80024c8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001042:	4b0e      	ldr	r3, [pc, #56]	; (800107c <MX_ADC1_Init+0xec>)
 8001044:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001046:	2306      	movs	r3, #6
 8001048:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800104e:	237f      	movs	r3, #127	; 0x7f
 8001050:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001052:	2304      	movs	r3, #4
 8001054:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	4619      	mov	r1, r3
 800105e:	4806      	ldr	r0, [pc, #24]	; (8001078 <MX_ADC1_Init+0xe8>)
 8001060:	f002 fd08 	bl	8003a74 <HAL_ADC_ConfigChannel>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800106a:	f001 fa2d 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800106e:	bf00      	nop
 8001070:	3730      	adds	r7, #48	; 0x30
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000278 	.word	0x20000278
 800107c:	19200040 	.word	0x19200040

08001080 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b088      	sub	sp, #32
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001086:	463b      	mov	r3, r7
 8001088:	2220      	movs	r2, #32
 800108a:	2100      	movs	r1, #0
 800108c:	4618      	mov	r0, r3
 800108e:	f008 f8bf 	bl	8009210 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8001092:	4b2b      	ldr	r3, [pc, #172]	; (8001140 <MX_ADC2_Init+0xc0>)
 8001094:	4a2b      	ldr	r2, [pc, #172]	; (8001144 <MX_ADC2_Init+0xc4>)
 8001096:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001098:	4b29      	ldr	r3, [pc, #164]	; (8001140 <MX_ADC2_Init+0xc0>)
 800109a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800109e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80010a0:	4b27      	ldr	r3, [pc, #156]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010a6:	4b26      	ldr	r3, [pc, #152]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80010ac:	4b24      	ldr	r3, [pc, #144]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010b2:	4b23      	ldr	r3, [pc, #140]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010b8:	4b21      	ldr	r3, [pc, #132]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010ba:	2204      	movs	r2, #4
 80010bc:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80010be:	4b20      	ldr	r3, [pc, #128]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80010c4:	4b1e      	ldr	r3, [pc, #120]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80010ca:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80010d0:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010d8:	4b19      	ldr	r3, [pc, #100]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010da:	2200      	movs	r2, #0
 80010dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010de:	4b18      	ldr	r3, [pc, #96]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80010e4:	4b16      	ldr	r3, [pc, #88]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010ec:	4b14      	ldr	r3, [pc, #80]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80010f2:	4b13      	ldr	r3, [pc, #76]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80010fa:	4811      	ldr	r0, [pc, #68]	; (8001140 <MX_ADC2_Init+0xc0>)
 80010fc:	f002 f900 	bl	8003300 <HAL_ADC_Init>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8001106:	f001 f9df 	bl	80024c8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800110a:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <MX_ADC2_Init+0xc8>)
 800110c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800110e:	2306      	movs	r3, #6
 8001110:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001112:	2300      	movs	r3, #0
 8001114:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001116:	237f      	movs	r3, #127	; 0x7f
 8001118:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800111a:	2304      	movs	r3, #4
 800111c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001122:	463b      	mov	r3, r7
 8001124:	4619      	mov	r1, r3
 8001126:	4806      	ldr	r0, [pc, #24]	; (8001140 <MX_ADC2_Init+0xc0>)
 8001128:	f002 fca4 	bl	8003a74 <HAL_ADC_ConfigChannel>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8001132:	f001 f9c9 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001136:	bf00      	nop
 8001138:	3720      	adds	r7, #32
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	2000020c 	.word	0x2000020c
 8001144:	50000100 	.word	0x50000100
 8001148:	1d500080 	.word	0x1d500080

0800114c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08c      	sub	sp, #48	; 0x30
 8001150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001152:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	2220      	movs	r2, #32
 8001162:	2100      	movs	r1, #0
 8001164:	4618      	mov	r0, r3
 8001166:	f008 f853 	bl	8009210 <memset>
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 800116a:	4b31      	ldr	r3, [pc, #196]	; (8001230 <MX_ADC3_Init+0xe4>)
 800116c:	4a31      	ldr	r2, [pc, #196]	; (8001234 <MX_ADC3_Init+0xe8>)
 800116e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001170:	4b2f      	ldr	r3, [pc, #188]	; (8001230 <MX_ADC3_Init+0xe4>)
 8001172:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001176:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001178:	4b2d      	ldr	r3, [pc, #180]	; (8001230 <MX_ADC3_Init+0xe4>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800117e:	4b2c      	ldr	r3, [pc, #176]	; (8001230 <MX_ADC3_Init+0xe4>)
 8001180:	2200      	movs	r2, #0
 8001182:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8001184:	4b2a      	ldr	r3, [pc, #168]	; (8001230 <MX_ADC3_Init+0xe4>)
 8001186:	2200      	movs	r2, #0
 8001188:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800118a:	4b29      	ldr	r3, [pc, #164]	; (8001230 <MX_ADC3_Init+0xe4>)
 800118c:	2200      	movs	r2, #0
 800118e:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001190:	4b27      	ldr	r3, [pc, #156]	; (8001230 <MX_ADC3_Init+0xe4>)
 8001192:	2204      	movs	r2, #4
 8001194:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001196:	4b26      	ldr	r3, [pc, #152]	; (8001230 <MX_ADC3_Init+0xe4>)
 8001198:	2200      	movs	r2, #0
 800119a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800119c:	4b24      	ldr	r3, [pc, #144]	; (8001230 <MX_ADC3_Init+0xe4>)
 800119e:	2200      	movs	r2, #0
 80011a0:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 1;
 80011a2:	4b23      	ldr	r3, [pc, #140]	; (8001230 <MX_ADC3_Init+0xe4>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80011a8:	4b21      	ldr	r3, [pc, #132]	; (8001230 <MX_ADC3_Init+0xe4>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011b0:	4b1f      	ldr	r3, [pc, #124]	; (8001230 <MX_ADC3_Init+0xe4>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011b6:	4b1e      	ldr	r3, [pc, #120]	; (8001230 <MX_ADC3_Init+0xe4>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80011bc:	4b1c      	ldr	r3, [pc, #112]	; (8001230 <MX_ADC3_Init+0xe4>)
 80011be:	2200      	movs	r2, #0
 80011c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011c4:	4b1a      	ldr	r3, [pc, #104]	; (8001230 <MX_ADC3_Init+0xe4>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 80011ca:	4b19      	ldr	r3, [pc, #100]	; (8001230 <MX_ADC3_Init+0xe4>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80011d2:	4817      	ldr	r0, [pc, #92]	; (8001230 <MX_ADC3_Init+0xe4>)
 80011d4:	f002 f894 	bl	8003300 <HAL_ADC_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 80011de:	f001 f973 	bl	80024c8 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011e2:	2300      	movs	r3, #0
 80011e4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80011e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011ea:	4619      	mov	r1, r3
 80011ec:	4810      	ldr	r0, [pc, #64]	; (8001230 <MX_ADC3_Init+0xe4>)
 80011ee:	f003 f909 	bl	8004404 <HAL_ADCEx_MultiModeConfigChannel>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 80011f8:	f001 f966 	bl	80024c8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80011fc:	4b0e      	ldr	r3, [pc, #56]	; (8001238 <MX_ADC3_Init+0xec>)
 80011fe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001200:	2306      	movs	r3, #6
 8001202:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001204:	2300      	movs	r3, #0
 8001206:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001208:	237f      	movs	r3, #127	; 0x7f
 800120a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800120c:	2304      	movs	r3, #4
 800120e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001210:	2300      	movs	r3, #0
 8001212:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	4619      	mov	r1, r3
 8001218:	4805      	ldr	r0, [pc, #20]	; (8001230 <MX_ADC3_Init+0xe4>)
 800121a:	f002 fc2b 	bl	8003a74 <HAL_ADC_ConfigChannel>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 8001224:	f001 f950 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001228:	bf00      	nop
 800122a:	3730      	adds	r7, #48	; 0x30
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	200002e4 	.word	0x200002e4
 8001234:	50000400 	.word	0x50000400
 8001238:	32601000 	.word	0x32601000

0800123c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08e      	sub	sp, #56	; 0x38
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800125c:	d12d      	bne.n	80012ba <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800125e:	4b47      	ldr	r3, [pc, #284]	; (800137c <HAL_ADC_MspInit+0x140>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	3301      	adds	r3, #1
 8001264:	4a45      	ldr	r2, [pc, #276]	; (800137c <HAL_ADC_MspInit+0x140>)
 8001266:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001268:	4b44      	ldr	r3, [pc, #272]	; (800137c <HAL_ADC_MspInit+0x140>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d10b      	bne.n	8001288 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001270:	4b43      	ldr	r3, [pc, #268]	; (8001380 <HAL_ADC_MspInit+0x144>)
 8001272:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001274:	4a42      	ldr	r2, [pc, #264]	; (8001380 <HAL_ADC_MspInit+0x144>)
 8001276:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800127a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800127c:	4b40      	ldr	r3, [pc, #256]	; (8001380 <HAL_ADC_MspInit+0x144>)
 800127e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001280:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001284:	623b      	str	r3, [r7, #32]
 8001286:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001288:	4b3d      	ldr	r3, [pc, #244]	; (8001380 <HAL_ADC_MspInit+0x144>)
 800128a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800128c:	4a3c      	ldr	r2, [pc, #240]	; (8001380 <HAL_ADC_MspInit+0x144>)
 800128e:	f043 0304 	orr.w	r3, r3, #4
 8001292:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001294:	4b3a      	ldr	r3, [pc, #232]	; (8001380 <HAL_ADC_MspInit+0x144>)
 8001296:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001298:	f003 0304 	and.w	r3, r3, #4
 800129c:	61fb      	str	r3, [r7, #28]
 800129e:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012a0:	2301      	movs	r3, #1
 80012a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012a4:	2303      	movs	r3, #3
 80012a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012b0:	4619      	mov	r1, r3
 80012b2:	4834      	ldr	r0, [pc, #208]	; (8001384 <HAL_ADC_MspInit+0x148>)
 80012b4:	f003 fc58 	bl	8004b68 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80012b8:	e05b      	b.n	8001372 <HAL_ADC_MspInit+0x136>
  else if(adcHandle->Instance==ADC2)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a32      	ldr	r2, [pc, #200]	; (8001388 <HAL_ADC_MspInit+0x14c>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d12d      	bne.n	8001320 <HAL_ADC_MspInit+0xe4>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80012c4:	4b2d      	ldr	r3, [pc, #180]	; (800137c <HAL_ADC_MspInit+0x140>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	3301      	adds	r3, #1
 80012ca:	4a2c      	ldr	r2, [pc, #176]	; (800137c <HAL_ADC_MspInit+0x140>)
 80012cc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80012ce:	4b2b      	ldr	r3, [pc, #172]	; (800137c <HAL_ADC_MspInit+0x140>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d10b      	bne.n	80012ee <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80012d6:	4b2a      	ldr	r3, [pc, #168]	; (8001380 <HAL_ADC_MspInit+0x144>)
 80012d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012da:	4a29      	ldr	r2, [pc, #164]	; (8001380 <HAL_ADC_MspInit+0x144>)
 80012dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012e2:	4b27      	ldr	r3, [pc, #156]	; (8001380 <HAL_ADC_MspInit+0x144>)
 80012e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012ea:	61bb      	str	r3, [r7, #24]
 80012ec:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ee:	4b24      	ldr	r3, [pc, #144]	; (8001380 <HAL_ADC_MspInit+0x144>)
 80012f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f2:	4a23      	ldr	r2, [pc, #140]	; (8001380 <HAL_ADC_MspInit+0x144>)
 80012f4:	f043 0304 	orr.w	r3, r3, #4
 80012f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012fa:	4b21      	ldr	r3, [pc, #132]	; (8001380 <HAL_ADC_MspInit+0x144>)
 80012fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fe:	f003 0304 	and.w	r3, r3, #4
 8001302:	617b      	str	r3, [r7, #20]
 8001304:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001306:	2302      	movs	r3, #2
 8001308:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800130a:	2303      	movs	r3, #3
 800130c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001312:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001316:	4619      	mov	r1, r3
 8001318:	481a      	ldr	r0, [pc, #104]	; (8001384 <HAL_ADC_MspInit+0x148>)
 800131a:	f003 fc25 	bl	8004b68 <HAL_GPIO_Init>
}
 800131e:	e028      	b.n	8001372 <HAL_ADC_MspInit+0x136>
  else if(adcHandle->Instance==ADC3)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a19      	ldr	r2, [pc, #100]	; (800138c <HAL_ADC_MspInit+0x150>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d123      	bne.n	8001372 <HAL_ADC_MspInit+0x136>
    __HAL_RCC_ADC345_CLK_ENABLE();
 800132a:	4b15      	ldr	r3, [pc, #84]	; (8001380 <HAL_ADC_MspInit+0x144>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800132e:	4a14      	ldr	r2, [pc, #80]	; (8001380 <HAL_ADC_MspInit+0x144>)
 8001330:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001334:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001336:	4b12      	ldr	r3, [pc, #72]	; (8001380 <HAL_ADC_MspInit+0x144>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800133a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800133e:	613b      	str	r3, [r7, #16]
 8001340:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001342:	4b0f      	ldr	r3, [pc, #60]	; (8001380 <HAL_ADC_MspInit+0x144>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001346:	4a0e      	ldr	r2, [pc, #56]	; (8001380 <HAL_ADC_MspInit+0x144>)
 8001348:	f043 0302 	orr.w	r3, r3, #2
 800134c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800134e:	4b0c      	ldr	r3, [pc, #48]	; (8001380 <HAL_ADC_MspInit+0x144>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001352:	f003 0302 	and.w	r3, r3, #2
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800135a:	2301      	movs	r3, #1
 800135c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800135e:	2303      	movs	r3, #3
 8001360:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001366:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800136a:	4619      	mov	r1, r3
 800136c:	4808      	ldr	r0, [pc, #32]	; (8001390 <HAL_ADC_MspInit+0x154>)
 800136e:	f003 fbfb 	bl	8004b68 <HAL_GPIO_Init>
}
 8001372:	bf00      	nop
 8001374:	3738      	adds	r7, #56	; 0x38
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	200001fc 	.word	0x200001fc
 8001380:	40021000 	.word	0x40021000
 8001384:	48000800 	.word	0x48000800
 8001388:	50000100 	.word	0x50000100
 800138c:	50000400 	.word	0x50000400
 8001390:	48000400 	.word	0x48000400

08001394 <drv_spi_write>:
#include "drv8323.h"
#include <stdio.h>
#include "usart.h"
#include "hw_config.h"

uint16_t drv_spi_write(DRVStruct * drv, uint16_t val){
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af02      	add	r7, sp, #8
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	460b      	mov	r3, r1
 800139e:	807b      	strh	r3, [r7, #2]
	drv->spi_tx_word = val;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	887a      	ldrh	r2, [r7, #2]
 80013a4:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 80013a6:	2200      	movs	r2, #0
 80013a8:	2110      	movs	r1, #16
 80013aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ae:	f003 fd5d 	bl	8004e6c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 80013b2:	6879      	ldr	r1, [r7, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	1c9a      	adds	r2, r3, #2
 80013b8:	2364      	movs	r3, #100	; 0x64
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	2301      	movs	r3, #1
 80013be:	480b      	ldr	r0, [pc, #44]	; (80013ec <drv_spi_write+0x58>)
 80013c0:	f004 fe4b 	bl	800605a <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 80013c4:	bf00      	nop
 80013c6:	4b09      	ldr	r3, [pc, #36]	; (80013ec <drv_spi_write+0x58>)
 80013c8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	d0f9      	beq.n	80013c6 <drv_spi_write+0x32>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 80013d2:	2201      	movs	r2, #1
 80013d4:	2110      	movs	r1, #16
 80013d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013da:	f003 fd47 	bl	8004e6c <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	885b      	ldrh	r3, [r3, #2]
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	2000941c 	.word	0x2000941c

080013f0 <drv_read_FSR1>:
uint16_t drv_read_FSR1(DRVStruct drv){
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	463b      	mov	r3, r7
 80013f8:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR1);
 80013fc:	463b      	mov	r3, r7
 80013fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff ffc6 	bl	8001394 <drv_spi_write>
 8001408:	4603      	mov	r3, r0
}
 800140a:	4618      	mov	r0, r3
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}

08001412 <drv_read_FSR2>:

uint16_t drv_read_FSR2(DRVStruct drv){
 8001412:	b580      	push	{r7, lr}
 8001414:	b082      	sub	sp, #8
 8001416:	af00      	add	r7, sp, #0
 8001418:	463b      	mov	r3, r7
 800141a:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR2);
 800141e:	463b      	mov	r3, r7
 8001420:	f248 0101 	movw	r1, #32769	; 0x8001
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff ffb5 	bl	8001394 <drv_spi_write>
 800142a:	4603      	mov	r3, r0
}
 800142c:	4618      	mov	r0, r3
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <drv_read_register>:

uint16_t drv_read_register(DRVStruct drv, int reg){
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	f107 0308 	add.w	r3, r7, #8
 800143e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001442:	607a      	str	r2, [r7, #4]
	return drv_spi_write(&drv, (1<<15)|(reg<<11));
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	02db      	lsls	r3, r3, #11
 8001448:	b21b      	sxth	r3, r3
 800144a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800144e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001452:	b21b      	sxth	r3, r3
 8001454:	b29a      	uxth	r2, r3
 8001456:	f107 0308 	add.w	r3, r7, #8
 800145a:	4611      	mov	r1, r2
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff ff99 	bl	8001394 <drv_spi_write>
 8001462:	4603      	mov	r3, r0
}
 8001464:	4618      	mov	r0, r3
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <drv_write_register>:
void drv_write_register(DRVStruct drv, int reg, int val){
 800146c:	b590      	push	{r4, r7, lr}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	f107 0408 	add.w	r4, r7, #8
 8001476:	e884 0003 	stmia.w	r4, {r0, r1}
 800147a:	607a      	str	r2, [r7, #4]
 800147c:	603b      	str	r3, [r7, #0]
	drv_spi_write(&drv, (reg<<11)|val);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	02db      	lsls	r3, r3, #11
 8001482:	b21a      	sxth	r2, r3
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	b21b      	sxth	r3, r3
 8001488:	4313      	orrs	r3, r2
 800148a:	b21b      	sxth	r3, r3
 800148c:	b29a      	uxth	r2, r3
 800148e:	f107 0308 	add.w	r3, r7, #8
 8001492:	4611      	mov	r1, r2
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff ff7d 	bl	8001394 <drv_spi_write>
}
 800149a:	bf00      	nop
 800149c:	3714      	adds	r7, #20
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd90      	pop	{r4, r7, pc}

080014a2 <drv_write_DCR>:
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 80014a2:	b590      	push	{r4, r7, lr}
 80014a4:	b087      	sub	sp, #28
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	f107 0408 	add.w	r4, r7, #8
 80014ac:	e884 0003 	stmia.w	r4, {r0, r1}
 80014b0:	607a      	str	r2, [r7, #4]
 80014b2:	603b      	str	r3, [r7, #0]
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	025b      	lsls	r3, r3, #9
 80014b8:	b21b      	sxth	r3, r3
 80014ba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014be:	b21a      	sxth	r2, r3
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	021b      	lsls	r3, r3, #8
 80014c4:	b21b      	sxth	r3, r3
 80014c6:	4313      	orrs	r3, r2
 80014c8:	b21a      	sxth	r2, r3
 80014ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014cc:	01db      	lsls	r3, r3, #7
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	4313      	orrs	r3, r2
 80014d2:	b21a      	sxth	r2, r3
 80014d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014d6:	015b      	lsls	r3, r3, #5
 80014d8:	b21b      	sxth	r3, r3
 80014da:	4313      	orrs	r3, r2
 80014dc:	b21a      	sxth	r2, r3
 80014de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014e0:	011b      	lsls	r3, r3, #4
 80014e2:	b21b      	sxth	r3, r3
 80014e4:	4313      	orrs	r3, r2
 80014e6:	b21a      	sxth	r2, r3
 80014e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014ea:	00db      	lsls	r3, r3, #3
 80014ec:	b21b      	sxth	r3, r3
 80014ee:	4313      	orrs	r3, r2
 80014f0:	b21a      	sxth	r2, r3
 80014f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	b21b      	sxth	r3, r3
 80014f8:	4313      	orrs	r3, r2
 80014fa:	b21a      	sxth	r2, r3
 80014fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	b21b      	sxth	r3, r3
 8001502:	4313      	orrs	r3, r2
 8001504:	b21a      	sxth	r2, r3
 8001506:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001508:	b21b      	sxth	r3, r3
 800150a:	4313      	orrs	r3, r2
 800150c:	b21b      	sxth	r3, r3
 800150e:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 8001510:	8afa      	ldrh	r2, [r7, #22]
 8001512:	f107 0308 	add.w	r3, r7, #8
 8001516:	4611      	mov	r1, r2
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff ff3b 	bl	8001394 <drv_spi_write>
}
 800151e:	bf00      	nop
 8001520:	371c      	adds	r7, #28
 8001522:	46bd      	mov	sp, r7
 8001524:	bd90      	pop	{r4, r7, pc}

08001526 <drv_write_OCPCR>:
}
void drv_write_LSR(DRVStruct drv, int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS){
	uint16_t val = (LSR<<11) | (CBC<<10) | (TDRIVE<<8) | (IDRIVEP_LS<<4) | IDRIVEN_LS;
	drv_spi_write(&drv, val);
}
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 8001526:	b590      	push	{r4, r7, lr}
 8001528:	b087      	sub	sp, #28
 800152a:	af00      	add	r7, sp, #0
 800152c:	f107 0408 	add.w	r4, r7, #8
 8001530:	e884 0003 	stmia.w	r4, {r0, r1}
 8001534:	607a      	str	r2, [r7, #4]
 8001536:	603b      	str	r3, [r7, #0]
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	029b      	lsls	r3, r3, #10
 800153c:	b21b      	sxth	r3, r3
 800153e:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8001542:	b21a      	sxth	r2, r3
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	021b      	lsls	r3, r3, #8
 8001548:	b21b      	sxth	r3, r3
 800154a:	4313      	orrs	r3, r2
 800154c:	b21a      	sxth	r2, r3
 800154e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001550:	019b      	lsls	r3, r3, #6
 8001552:	b21b      	sxth	r3, r3
 8001554:	4313      	orrs	r3, r2
 8001556:	b21a      	sxth	r2, r3
 8001558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800155a:	011b      	lsls	r3, r3, #4
 800155c:	b21b      	sxth	r3, r3
 800155e:	4313      	orrs	r3, r2
 8001560:	b21a      	sxth	r2, r3
 8001562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001564:	b21b      	sxth	r3, r3
 8001566:	4313      	orrs	r3, r2
 8001568:	b21b      	sxth	r3, r3
 800156a:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 800156c:	8afa      	ldrh	r2, [r7, #22]
 800156e:	f107 0308 	add.w	r3, r7, #8
 8001572:	4611      	mov	r1, r2
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff ff0d 	bl	8001394 <drv_spi_write>
}
 800157a:	bf00      	nop
 800157c:	371c      	adds	r7, #28
 800157e:	46bd      	mov	sp, r7
 8001580:	bd90      	pop	{r4, r7, pc}

08001582 <drv_write_CSACR>:
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 8001582:	b590      	push	{r4, r7, lr}
 8001584:	b087      	sub	sp, #28
 8001586:	af00      	add	r7, sp, #0
 8001588:	f107 0408 	add.w	r4, r7, #8
 800158c:	e884 0003 	stmia.w	r4, {r0, r1}
 8001590:	607a      	str	r2, [r7, #4]
 8001592:	603b      	str	r3, [r7, #0]
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	029b      	lsls	r3, r3, #10
 8001598:	b21b      	sxth	r3, r3
 800159a:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800159e:	b21a      	sxth	r2, r3
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	025b      	lsls	r3, r3, #9
 80015a4:	b21b      	sxth	r3, r3
 80015a6:	4313      	orrs	r3, r2
 80015a8:	b21a      	sxth	r2, r3
 80015aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ac:	021b      	lsls	r3, r3, #8
 80015ae:	b21b      	sxth	r3, r3
 80015b0:	4313      	orrs	r3, r2
 80015b2:	b21a      	sxth	r2, r3
 80015b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015b6:	019b      	lsls	r3, r3, #6
 80015b8:	b21b      	sxth	r3, r3
 80015ba:	4313      	orrs	r3, r2
 80015bc:	b21a      	sxth	r2, r3
 80015be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015c0:	015b      	lsls	r3, r3, #5
 80015c2:	b21b      	sxth	r3, r3
 80015c4:	4313      	orrs	r3, r2
 80015c6:	b21a      	sxth	r2, r3
 80015c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015ca:	011b      	lsls	r3, r3, #4
 80015cc:	b21b      	sxth	r3, r3
 80015ce:	4313      	orrs	r3, r2
 80015d0:	b21a      	sxth	r2, r3
 80015d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015d4:	00db      	lsls	r3, r3, #3
 80015d6:	b21b      	sxth	r3, r3
 80015d8:	4313      	orrs	r3, r2
 80015da:	b21a      	sxth	r2, r3
 80015dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	b21b      	sxth	r3, r3
 80015e2:	4313      	orrs	r3, r2
 80015e4:	b21a      	sxth	r2, r3
 80015e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	4313      	orrs	r3, r2
 80015ec:	b21b      	sxth	r3, r3
 80015ee:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 80015f0:	8afa      	ldrh	r2, [r7, #22]
 80015f2:	f107 0308 	add.w	r3, r7, #8
 80015f6:	4611      	mov	r1, r2
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff fecb 	bl	8001394 <drv_spi_write>
}
 80015fe:	bf00      	nop
 8001600:	371c      	adds	r7, #28
 8001602:	46bd      	mov	sp, r7
 8001604:	bd90      	pop	{r4, r7, pc}

08001606 <drv_disable_gd>:
void drv_enable_gd(DRVStruct drv){
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
	drv_write_register(drv, DCR, val);
}
void drv_disable_gd(DRVStruct drv){
 8001606:	b580      	push	{r7, lr}
 8001608:	b084      	sub	sp, #16
 800160a:	af00      	add	r7, sp, #0
 800160c:	463b      	mov	r3, r7
 800160e:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) | (0x1<<2);
 8001612:	2202      	movs	r2, #2
 8001614:	463b      	mov	r3, r7
 8001616:	e893 0003 	ldmia.w	r3, {r0, r1}
 800161a:	f7ff ff0b 	bl	8001434 <drv_read_register>
 800161e:	4603      	mov	r3, r0
 8001620:	f043 0304 	orr.w	r3, r3, #4
 8001624:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 8001626:	89fb      	ldrh	r3, [r7, #14]
 8001628:	2202      	movs	r2, #2
 800162a:	4639      	mov	r1, r7
 800162c:	c903      	ldmia	r1, {r0, r1}
 800162e:	f7ff ff1d 	bl	800146c <drv_write_register>
}
 8001632:	bf00      	nop
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <drv_print_faults>:
void drv_calibrate(DRVStruct drv){
	uint16_t val = (0x1<<4) + (0x1<<3) + (0x1<<2);
	drv_write_register(drv, CSACR, val);
}
void drv_print_faults(DRVStruct drv){
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	463b      	mov	r3, r7
 8001644:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t val1 = drv_read_FSR1(drv);
 8001648:	463b      	mov	r3, r7
 800164a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800164e:	f7ff fecf 	bl	80013f0 <drv_read_FSR1>
 8001652:	4603      	mov	r3, r0
 8001654:	81fb      	strh	r3, [r7, #14]
    uint16_t val2 = drv_read_FSR2(drv);
 8001656:	463b      	mov	r3, r7
 8001658:	e893 0003 	ldmia.w	r3, {r0, r1}
 800165c:	f7ff fed9 	bl	8001412 <drv_read_FSR2>
 8001660:	4603      	mov	r3, r0
 8001662:	81bb      	strh	r3, [r7, #12]

    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 8001664:	89fb      	ldrh	r3, [r7, #14]
 8001666:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800166a:	2b00      	cmp	r3, #0
 800166c:	d002      	beq.n	8001674 <drv_print_faults+0x38>
 800166e:	4857      	ldr	r0, [pc, #348]	; (80017cc <drv_print_faults+0x190>)
 8001670:	f008 fa40 	bl	8009af4 <iprintf>

    if(val1 & (1<<9)){printf("VDS_OCP\n\r");}
 8001674:	89fb      	ldrh	r3, [r7, #14]
 8001676:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800167a:	2b00      	cmp	r3, #0
 800167c:	d002      	beq.n	8001684 <drv_print_faults+0x48>
 800167e:	4854      	ldr	r0, [pc, #336]	; (80017d0 <drv_print_faults+0x194>)
 8001680:	f008 fa38 	bl	8009af4 <iprintf>
    if(val1 & (1<<8)){printf("GDF\n\r");}
 8001684:	89fb      	ldrh	r3, [r7, #14]
 8001686:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800168a:	2b00      	cmp	r3, #0
 800168c:	d002      	beq.n	8001694 <drv_print_faults+0x58>
 800168e:	4851      	ldr	r0, [pc, #324]	; (80017d4 <drv_print_faults+0x198>)
 8001690:	f008 fa30 	bl	8009af4 <iprintf>
    if(val1 & (1<<7)){printf("UVLO\n\r");}
 8001694:	89fb      	ldrh	r3, [r7, #14]
 8001696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800169a:	2b00      	cmp	r3, #0
 800169c:	d002      	beq.n	80016a4 <drv_print_faults+0x68>
 800169e:	484e      	ldr	r0, [pc, #312]	; (80017d8 <drv_print_faults+0x19c>)
 80016a0:	f008 fa28 	bl	8009af4 <iprintf>
    if(val1 & (1<<6)){printf("OTSD\n\r");}
 80016a4:	89fb      	ldrh	r3, [r7, #14]
 80016a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d002      	beq.n	80016b4 <drv_print_faults+0x78>
 80016ae:	484b      	ldr	r0, [pc, #300]	; (80017dc <drv_print_faults+0x1a0>)
 80016b0:	f008 fa20 	bl	8009af4 <iprintf>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");}
 80016b4:	89fb      	ldrh	r3, [r7, #14]
 80016b6:	f003 0320 	and.w	r3, r3, #32
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d002      	beq.n	80016c4 <drv_print_faults+0x88>
 80016be:	4848      	ldr	r0, [pc, #288]	; (80017e0 <drv_print_faults+0x1a4>)
 80016c0:	f008 fa18 	bl	8009af4 <iprintf>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");}
 80016c4:	89fb      	ldrh	r3, [r7, #14]
 80016c6:	f003 0310 	and.w	r3, r3, #16
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d002      	beq.n	80016d4 <drv_print_faults+0x98>
 80016ce:	4845      	ldr	r0, [pc, #276]	; (80017e4 <drv_print_faults+0x1a8>)
 80016d0:	f008 fa10 	bl	8009af4 <iprintf>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");}
 80016d4:	89fb      	ldrh	r3, [r7, #14]
 80016d6:	f003 0308 	and.w	r3, r3, #8
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d002      	beq.n	80016e4 <drv_print_faults+0xa8>
 80016de:	4842      	ldr	r0, [pc, #264]	; (80017e8 <drv_print_faults+0x1ac>)
 80016e0:	f008 fa08 	bl	8009af4 <iprintf>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");}
 80016e4:	89fb      	ldrh	r3, [r7, #14]
 80016e6:	f003 0304 	and.w	r3, r3, #4
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d002      	beq.n	80016f4 <drv_print_faults+0xb8>
 80016ee:	483f      	ldr	r0, [pc, #252]	; (80017ec <drv_print_faults+0x1b0>)
 80016f0:	f008 fa00 	bl	8009af4 <iprintf>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");}
 80016f4:	89fb      	ldrh	r3, [r7, #14]
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d002      	beq.n	8001704 <drv_print_faults+0xc8>
 80016fe:	483c      	ldr	r0, [pc, #240]	; (80017f0 <drv_print_faults+0x1b4>)
 8001700:	f008 f9f8 	bl	8009af4 <iprintf>
    if(val1 & (1)){printf("VDS_LC\n\r");}
 8001704:	89fb      	ldrh	r3, [r7, #14]
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	2b00      	cmp	r3, #0
 800170c:	d002      	beq.n	8001714 <drv_print_faults+0xd8>
 800170e:	4839      	ldr	r0, [pc, #228]	; (80017f4 <drv_print_faults+0x1b8>)
 8001710:	f008 f9f0 	bl	8009af4 <iprintf>

    if(val2 & (1<<10)){printf("SA_OC\n\r");}
 8001714:	89bb      	ldrh	r3, [r7, #12]
 8001716:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800171a:	2b00      	cmp	r3, #0
 800171c:	d002      	beq.n	8001724 <drv_print_faults+0xe8>
 800171e:	4836      	ldr	r0, [pc, #216]	; (80017f8 <drv_print_faults+0x1bc>)
 8001720:	f008 f9e8 	bl	8009af4 <iprintf>
    if(val2 & (1<<9)){printf("SB_OC\n\r");}
 8001724:	89bb      	ldrh	r3, [r7, #12]
 8001726:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800172a:	2b00      	cmp	r3, #0
 800172c:	d002      	beq.n	8001734 <drv_print_faults+0xf8>
 800172e:	4833      	ldr	r0, [pc, #204]	; (80017fc <drv_print_faults+0x1c0>)
 8001730:	f008 f9e0 	bl	8009af4 <iprintf>
    if(val2 & (1<<8)){printf("SC_OC\n\r");}
 8001734:	89bb      	ldrh	r3, [r7, #12]
 8001736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800173a:	2b00      	cmp	r3, #0
 800173c:	d002      	beq.n	8001744 <drv_print_faults+0x108>
 800173e:	4830      	ldr	r0, [pc, #192]	; (8001800 <drv_print_faults+0x1c4>)
 8001740:	f008 f9d8 	bl	8009af4 <iprintf>
    if(val2 & (1<<7)){printf("OTW\n\r");}
 8001744:	89bb      	ldrh	r3, [r7, #12]
 8001746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800174a:	2b00      	cmp	r3, #0
 800174c:	d002      	beq.n	8001754 <drv_print_faults+0x118>
 800174e:	482d      	ldr	r0, [pc, #180]	; (8001804 <drv_print_faults+0x1c8>)
 8001750:	f008 f9d0 	bl	8009af4 <iprintf>
    if(val2 & (1<<6)){printf("CPUV\n\r");}
 8001754:	89bb      	ldrh	r3, [r7, #12]
 8001756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800175a:	2b00      	cmp	r3, #0
 800175c:	d002      	beq.n	8001764 <drv_print_faults+0x128>
 800175e:	482a      	ldr	r0, [pc, #168]	; (8001808 <drv_print_faults+0x1cc>)
 8001760:	f008 f9c8 	bl	8009af4 <iprintf>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");}
 8001764:	89bb      	ldrh	r3, [r7, #12]
 8001766:	f003 0320 	and.w	r3, r3, #32
 800176a:	2b00      	cmp	r3, #0
 800176c:	d002      	beq.n	8001774 <drv_print_faults+0x138>
 800176e:	4827      	ldr	r0, [pc, #156]	; (800180c <drv_print_faults+0x1d0>)
 8001770:	f008 f9c0 	bl	8009af4 <iprintf>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");}
 8001774:	89bb      	ldrh	r3, [r7, #12]
 8001776:	f003 0310 	and.w	r3, r3, #16
 800177a:	2b00      	cmp	r3, #0
 800177c:	d002      	beq.n	8001784 <drv_print_faults+0x148>
 800177e:	4824      	ldr	r0, [pc, #144]	; (8001810 <drv_print_faults+0x1d4>)
 8001780:	f008 f9b8 	bl	8009af4 <iprintf>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");}
 8001784:	89bb      	ldrh	r3, [r7, #12]
 8001786:	f003 0308 	and.w	r3, r3, #8
 800178a:	2b00      	cmp	r3, #0
 800178c:	d002      	beq.n	8001794 <drv_print_faults+0x158>
 800178e:	4821      	ldr	r0, [pc, #132]	; (8001814 <drv_print_faults+0x1d8>)
 8001790:	f008 f9b0 	bl	8009af4 <iprintf>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");}
 8001794:	89bb      	ldrh	r3, [r7, #12]
 8001796:	f003 0304 	and.w	r3, r3, #4
 800179a:	2b00      	cmp	r3, #0
 800179c:	d002      	beq.n	80017a4 <drv_print_faults+0x168>
 800179e:	481e      	ldr	r0, [pc, #120]	; (8001818 <drv_print_faults+0x1dc>)
 80017a0:	f008 f9a8 	bl	8009af4 <iprintf>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");}
 80017a4:	89bb      	ldrh	r3, [r7, #12]
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d002      	beq.n	80017b4 <drv_print_faults+0x178>
 80017ae:	481b      	ldr	r0, [pc, #108]	; (800181c <drv_print_faults+0x1e0>)
 80017b0:	f008 f9a0 	bl	8009af4 <iprintf>
    if(val2 & (1)){printf("VGS_LC\n\r");}
 80017b4:	89bb      	ldrh	r3, [r7, #12]
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d002      	beq.n	80017c4 <drv_print_faults+0x188>
 80017be:	4818      	ldr	r0, [pc, #96]	; (8001820 <drv_print_faults+0x1e4>)
 80017c0:	f008 f998 	bl	8009af4 <iprintf>

}
 80017c4:	bf00      	nop
 80017c6:	3710      	adds	r7, #16
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	0800bfa0 	.word	0x0800bfa0
 80017d0:	0800bfac 	.word	0x0800bfac
 80017d4:	0800bfb8 	.word	0x0800bfb8
 80017d8:	0800bfc0 	.word	0x0800bfc0
 80017dc:	0800bfc8 	.word	0x0800bfc8
 80017e0:	0800bfd0 	.word	0x0800bfd0
 80017e4:	0800bfdc 	.word	0x0800bfdc
 80017e8:	0800bfe8 	.word	0x0800bfe8
 80017ec:	0800bff4 	.word	0x0800bff4
 80017f0:	0800c000 	.word	0x0800c000
 80017f4:	0800c00c 	.word	0x0800c00c
 80017f8:	0800c018 	.word	0x0800c018
 80017fc:	0800c020 	.word	0x0800c020
 8001800:	0800c028 	.word	0x0800c028
 8001804:	0800c030 	.word	0x0800c030
 8001808:	0800c038 	.word	0x0800c038
 800180c:	0800c040 	.word	0x0800c040
 8001810:	0800c04c 	.word	0x0800c04c
 8001814:	0800c058 	.word	0x0800c058
 8001818:	0800c064 	.word	0x0800c064
 800181c:	0800c070 	.word	0x0800c070
 8001820:	0800c07c 	.word	0x0800c07c

08001824 <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001828:	4b1e      	ldr	r3, [pc, #120]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 800182a:	4a1f      	ldr	r2, [pc, #124]	; (80018a8 <MX_FDCAN2_Init+0x84>)
 800182c:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800182e:	4b1d      	ldr	r3, [pc, #116]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001834:	4b1b      	ldr	r3, [pc, #108]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 8001836:	2200      	movs	r2, #0
 8001838:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 800183a:	4b1a      	ldr	r3, [pc, #104]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 800183c:	2200      	movs	r2, #0
 800183e:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8001840:	4b18      	ldr	r3, [pc, #96]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 8001842:	2200      	movs	r2, #0
 8001844:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001846:	4b17      	ldr	r3, [pc, #92]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 8001848:	2200      	movs	r2, #0
 800184a:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 800184c:	4b15      	ldr	r3, [pc, #84]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 800184e:	2201      	movs	r2, #1
 8001850:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001852:	4b14      	ldr	r3, [pc, #80]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 8001854:	2201      	movs	r2, #1
 8001856:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8001858:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 800185a:	2202      	movs	r2, #2
 800185c:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800185e:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 8001860:	2202      	movs	r2, #2
 8001862:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001864:	4b0f      	ldr	r3, [pc, #60]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 8001866:	2201      	movs	r2, #1
 8001868:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800186a:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 800186c:	2201      	movs	r2, #1
 800186e:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8001870:	4b0c      	ldr	r3, [pc, #48]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 8001872:	2201      	movs	r2, #1
 8001874:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8001876:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 8001878:	2201      	movs	r2, #1
 800187a:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 800187c:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 800187e:	2200      	movs	r2, #0
 8001880:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8001882:	4b08      	ldr	r3, [pc, #32]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 8001884:	2200      	movs	r2, #0
 8001886:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 800188a:	2200      	movs	r2, #0
 800188c:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800188e:	4805      	ldr	r0, [pc, #20]	; (80018a4 <MX_FDCAN2_Init+0x80>)
 8001890:	f002 ffa4 	bl	80047dc <HAL_FDCAN_Init>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <MX_FDCAN2_Init+0x7a>
  {
    Error_Handler();
 800189a:	f000 fe15 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000350 	.word	0x20000350
 80018a8:	40006800 	.word	0x40006800

080018ac <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08a      	sub	sp, #40	; 0x28
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
 80018c2:	611a      	str	r2, [r3, #16]
  if(fdcanHandle->Instance==FDCAN2)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a17      	ldr	r2, [pc, #92]	; (8001928 <HAL_FDCAN_MspInit+0x7c>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d127      	bne.n	800191e <HAL_FDCAN_MspInit+0x72>
  {
  /* USER CODE BEGIN FDCAN2_MspInit 0 */

  /* USER CODE END FDCAN2_MspInit 0 */
    /* FDCAN2 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80018ce:	4b17      	ldr	r3, [pc, #92]	; (800192c <HAL_FDCAN_MspInit+0x80>)
 80018d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018d2:	4a16      	ldr	r2, [pc, #88]	; (800192c <HAL_FDCAN_MspInit+0x80>)
 80018d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018d8:	6593      	str	r3, [r2, #88]	; 0x58
 80018da:	4b14      	ldr	r3, [pc, #80]	; (800192c <HAL_FDCAN_MspInit+0x80>)
 80018dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e6:	4b11      	ldr	r3, [pc, #68]	; (800192c <HAL_FDCAN_MspInit+0x80>)
 80018e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ea:	4a10      	ldr	r2, [pc, #64]	; (800192c <HAL_FDCAN_MspInit+0x80>)
 80018ec:	f043 0302 	orr.w	r3, r3, #2
 80018f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018f2:	4b0e      	ldr	r3, [pc, #56]	; (800192c <HAL_FDCAN_MspInit+0x80>)
 80018f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN2 GPIO Configuration
    PB5     ------> FDCAN2_RX
    PB6     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80018fe:	2360      	movs	r3, #96	; 0x60
 8001900:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001902:	2302      	movs	r3, #2
 8001904:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2300      	movs	r3, #0
 800190c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800190e:	2309      	movs	r3, #9
 8001910:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	4619      	mov	r1, r3
 8001918:	4805      	ldr	r0, [pc, #20]	; (8001930 <HAL_FDCAN_MspInit+0x84>)
 800191a:	f003 f925 	bl	8004b68 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 800191e:	bf00      	nop
 8001920:	3728      	adds	r7, #40	; 0x28
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40006800 	.word	0x40006800
 800192c:	40021000 	.word	0x40021000
 8001930:	48000400 	.word	0x48000400

08001934 <set_dtc>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void set_dtc(ControllerStruct *controller){
 8001934:	b480      	push	{r7}
 8001936:	b087      	sub	sp, #28
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]

	/* Invert duty cycle if that's how hardware is configured */

	float dtc_u = controller->dtc_u;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001940:	617b      	str	r3, [r7, #20]
	float dtc_v = controller->dtc_v;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001946:	613b      	str	r3, [r7, #16]
	float dtc_w = controller->dtc_w;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800194c:	60fb      	str	r3, [r7, #12]

	if(INVERT_DTC){
		dtc_u = 1.0f - controller->dtc_u;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001954:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001958:	ee77 7a67 	vsub.f32	s15, s14, s15
 800195c:	edc7 7a05 	vstr	s15, [r7, #20]
		dtc_v = 1.0f - controller->dtc_v;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001966:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800196a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800196e:	edc7 7a04 	vstr	s15, [r7, #16]
		dtc_w = 1.0f - controller->dtc_w;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8001978:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800197c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001980:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8001984:	4b3b      	ldr	r3, [pc, #236]	; (8001a74 <set_dtc+0x140>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d136      	bne.n	80019fa <set_dtc+0xc6>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 800198c:	4b3a      	ldr	r3, [pc, #232]	; (8001a78 <set_dtc+0x144>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001992:	ee07 3a90 	vmov	s15, r3
 8001996:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800199a:	edd7 7a05 	vldr	s15, [r7, #20]
 800199e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a2:	4b35      	ldr	r3, [pc, #212]	; (8001a78 <set_dtc+0x144>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019aa:	ee17 2a90 	vmov	r2, s15
 80019ae:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 80019b0:	4b31      	ldr	r3, [pc, #196]	; (8001a78 <set_dtc+0x144>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b6:	ee07 3a90 	vmov	s15, r3
 80019ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019be:	edd7 7a04 	vldr	s15, [r7, #16]
 80019c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019c6:	4b2c      	ldr	r3, [pc, #176]	; (8001a78 <set_dtc+0x144>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019ce:	ee17 2a90 	vmov	r2, s15
 80019d2:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 80019d4:	4b28      	ldr	r3, [pc, #160]	; (8001a78 <set_dtc+0x144>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019da:	ee07 3a90 	vmov	s15, r3
 80019de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80019e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ea:	4b23      	ldr	r3, [pc, #140]	; (8001a78 <set_dtc+0x144>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019f2:	ee17 2a90 	vmov	r2, s15
 80019f6:	63da      	str	r2, [r3, #60]	; 0x3c
	else{
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_w);
	}
}
 80019f8:	e035      	b.n	8001a66 <set_dtc+0x132>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 80019fa:	4b1f      	ldr	r3, [pc, #124]	; (8001a78 <set_dtc+0x144>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a00:	ee07 3a90 	vmov	s15, r3
 8001a04:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a08:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a10:	4b19      	ldr	r3, [pc, #100]	; (8001a78 <set_dtc+0x144>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a18:	ee17 2a90 	vmov	r2, s15
 8001a1c:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_v);
 8001a1e:	4b16      	ldr	r3, [pc, #88]	; (8001a78 <set_dtc+0x144>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a24:	ee07 3a90 	vmov	s15, r3
 8001a28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a34:	4b10      	ldr	r3, [pc, #64]	; (8001a78 <set_dtc+0x144>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a3c:	ee17 2a90 	vmov	r2, s15
 8001a40:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_w);
 8001a42:	4b0d      	ldr	r3, [pc, #52]	; (8001a78 <set_dtc+0x144>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a48:	ee07 3a90 	vmov	s15, r3
 8001a4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a50:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a58:	4b07      	ldr	r3, [pc, #28]	; (8001a78 <set_dtc+0x144>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a60:	ee17 2a90 	vmov	r2, s15
 8001a64:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001a66:	bf00      	nop
 8001a68:	371c      	adds	r7, #28
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	20008f0c 	.word	0x20008f0c
 8001a78:	20009480 	.word	0x20009480

08001a7c <analog_sample>:

void analog_sample (ControllerStruct *controller){
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
	/* Sampe ADCs */
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8001a84:	4b37      	ldr	r3, [pc, #220]	; (8001b64 <analog_sample+0xe8>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d10e      	bne.n	8001aaa <analog_sample+0x2e>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8001a8c:	4836      	ldr	r0, [pc, #216]	; (8001b68 <analog_sample+0xec>)
 8001a8e:	f001 ffe3 	bl	8003a58 <HAL_ADC_GetValue>
 8001a92:	4603      	mov	r3, r0
 8001a94:	461a      	mov	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8001a9a:	4834      	ldr	r0, [pc, #208]	; (8001b6c <analog_sample+0xf0>)
 8001a9c:	f001 ffdc 	bl	8003a58 <HAL_ADC_GetValue>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	e00d      	b.n	8001ac6 <analog_sample+0x4a>
		//adc_ch_ic = ADC_CH_IC;
	}
	else{
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8001aaa:	4830      	ldr	r0, [pc, #192]	; (8001b6c <analog_sample+0xf0>)
 8001aac:	f001 ffd4 	bl	8003a58 <HAL_ADC_GetValue>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8001ab8:	482b      	ldr	r0, [pc, #172]	; (8001b68 <analog_sample+0xec>)
 8001aba:	f001 ffcd 	bl	8003a58 <HAL_ADC_GetValue>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	609a      	str	r2, [r3, #8]
		//adc_ch_ic = ADC_CH_IB;
	}


	HAL_ADC_Start(&ADC_CH_MAIN);
 8001ac6:	4828      	ldr	r0, [pc, #160]	; (8001b68 <analog_sample+0xec>)
 8001ac8:	f001 fddc 	bl	8003684 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&ADC_CH_MAIN, HAL_MAX_DELAY);
 8001acc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ad0:	4825      	ldr	r0, [pc, #148]	; (8001b68 <analog_sample+0xec>)
 8001ad2:	f001 febb 	bl	800384c <HAL_ADC_PollForConversion>

	controller->adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
 8001ad6:	4826      	ldr	r0, [pc, #152]	; (8001b70 <analog_sample+0xf4>)
 8001ad8:	f001 ffbe 	bl	8003a58 <HAL_ADC_GetValue>
 8001adc:	4603      	mov	r3, r0
 8001ade:	461a      	mov	r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	611a      	str	r2, [r3, #16]
	controller->v_bus = (float)controller->adc_vbus_raw*V_SCALE;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	691b      	ldr	r3, [r3, #16]
 8001ae8:	ee07 3a90 	vmov	s15, r3
 8001aec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001af0:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001b74 <analog_sample+0xf8>
 8001af4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	edc3 7a08 	vstr	s15, [r3, #32]

    controller->i_a = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685a      	ldr	r2, [r3, #4]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	ee07 3a90 	vmov	s15, r3
 8001b0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b12:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001b78 <analog_sample+0xfc>
 8001b16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	edc3 7a05 	vstr	s15, [r3, #20]
    controller->i_b = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689a      	ldr	r2, [r3, #8]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	ee07 3a90 	vmov	s15, r3
 8001b30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b34:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001b78 <analog_sample+0xfc>
 8001b38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	edc3 7a06 	vstr	s15, [r3, #24]
    controller->i_c = -controller->i_a - controller->i_b;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b48:	eeb1 7a67 	vneg.f32	s14, s15
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001b52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	edc3 7a07 	vstr	s15, [r3, #28]

}
 8001b5c:	bf00      	nop
 8001b5e:	3708      	adds	r7, #8
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	20008f0c 	.word	0x20008f0c
 8001b68:	20000278 	.word	0x20000278
 8001b6c:	2000020c 	.word	0x2000020c
 8001b70:	200002e4 	.word	0x200002e4
 8001b74:	3c533333 	.word	0x3c533333
 8001b78:	3ca50000 	.word	0x3ca50000

08001b7c <zero_current>:
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);

    }

void zero_current(ControllerStruct *controller){
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b086      	sub	sp, #24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	617b      	str	r3, [r7, #20]
    int adc_b_offset = 0;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	613b      	str	r3, [r7, #16]
    int n = 1000;
 8001b8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b90:	60bb      	str	r3, [r7, #8]
    controller->dtc_u = 0.f;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f04f 0200 	mov.w	r2, #0
 8001b98:	659a      	str	r2, [r3, #88]	; 0x58
    controller->dtc_v = 0.f;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f04f 0200 	mov.w	r2, #0
 8001ba0:	65da      	str	r2, [r3, #92]	; 0x5c
    controller->dtc_w = 0.f;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f04f 0200 	mov.w	r2, #0
 8001ba8:	661a      	str	r2, [r3, #96]	; 0x60
    set_dtc(controller);
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7ff fec2 	bl	8001934 <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	e00f      	b.n	8001bd6 <zero_current+0x5a>
    	analog_sample(controller);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff ff60 	bl	8001a7c <analog_sample>
    	adc_a_offset +=  controller->adc_a_raw;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	697a      	ldr	r2, [r7, #20]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	617b      	str	r3, [r7, #20]
    	adc_b_offset += controller->adc_b_raw;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	4413      	add	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
    for (int i = 0; i<n; i++){               // Average n samples
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	68fa      	ldr	r2, [r7, #12]
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	dbeb      	blt.n	8001bb6 <zero_current+0x3a>
     }
    controller->adc_a_offset = adc_a_offset/n;
 8001bde:	697a      	ldr	r2, [r7, #20]
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	fb92 f2f3 	sdiv	r2, r2, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    controller->adc_b_offset = adc_b_offset/n;
 8001bec:	693a      	ldr	r2, [r7, #16]
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	fb92 f2f3 	sdiv	r2, r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    }
 8001bfa:	bf00      	nop
 8001bfc:	3718      	adds	r7, #24
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4a42      	ldr	r2, [pc, #264]	; (8001d18 <init_controller_params+0x114>)
 8001c10:	679a      	str	r2, [r3, #120]	; 0x78
    controller->ki_q = KI_Q;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a40      	ldr	r2, [pc, #256]	; (8001d18 <init_controller_params+0x114>)
 8001c16:	67da      	str	r2, [r3, #124]	; 0x7c
    controller->k_d = K_SCALE*I_BW;
 8001c18:	4b40      	ldr	r3, [pc, #256]	; (8001d1c <init_controller_params+0x118>)
 8001c1a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c1e:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8001d20 <init_controller_params+0x11c>
 8001c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
    controller->k_q = K_SCALE*I_BW;
 8001c2c:	4b3b      	ldr	r3, [pc, #236]	; (8001d1c <init_controller_params+0x118>)
 8001c2e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c32:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001d20 <init_controller_params+0x11c>
 8001c36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8001c40:	4b36      	ldr	r3, [pc, #216]	; (8001d1c <init_controller_params+0x118>)
 8001c42:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c46:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8001d24 <init_controller_params+0x120>
 8001c4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c4e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001d28 <init_controller_params+0x124>
 8001c52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001c5a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001c62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001c6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    controller->ki_fw = .1f*controller->ki_d;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8001c7a:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001d2c <init_controller_params+0x128>
 8001c7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
    controller->phase_order = PHASE_ORDER;
 8001c88:	4b29      	ldr	r3, [pc, #164]	; (8001d30 <init_controller_params+0x12c>)
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	e036      	b.n	8001d06 <init_controller_params+0x102>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	ee07 3a90 	vmov	s15, r3
 8001c9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca2:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001d34 <init_controller_params+0x130>
 8001ca6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001caa:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001d38 <init_controller_params+0x134>
 8001cae:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001cb2:	ee16 0a90 	vmov	r0, s13
 8001cb6:	f7fe fc6f 	bl	8000598 <__aeabi_f2d>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	ec43 2b10 	vmov	d0, r2, r3
 8001cc2:	f009 ff89 	bl	800bbd8 <exp>
 8001cc6:	ec51 0b10 	vmov	r0, r1, d0
 8001cca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cce:	4b1b      	ldr	r3, [pc, #108]	; (8001d3c <init_controller_params+0x138>)
 8001cd0:	f7fe fcba 	bl	8000648 <__aeabi_dmul>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	4610      	mov	r0, r2
 8001cda:	4619      	mov	r1, r3
 8001cdc:	f04f 0200 	mov.w	r2, #0
 8001ce0:	4b17      	ldr	r3, [pc, #92]	; (8001d40 <init_controller_params+0x13c>)
 8001ce2:	f7fe fafb 	bl	80002dc <__adddf3>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	4610      	mov	r0, r2
 8001cec:	4619      	mov	r1, r3
 8001cee:	f7fe ff83 	bl	8000bf8 <__aeabi_d2f>
 8001cf2:	4601      	mov	r1, r0
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	333c      	adds	r3, #60	; 0x3c
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	4413      	add	r3, r2
 8001cfe:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	3301      	adds	r3, #1
 8001d04:	60fb      	str	r3, [r7, #12]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2b7f      	cmp	r3, #127	; 0x7f
 8001d0a:	ddc5      	ble.n	8001c98 <init_controller_params+0x94>
    }

    }
 8001d0c:	bf00      	nop
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	3d3851ec 	.word	0x3d3851ec
 8001d1c:	2000065c 	.word	0x2000065c
 8001d20:	38d1b717 	.word	0x38d1b717
 8001d24:	37d1b717 	.word	0x37d1b717
 8001d28:	40c90fdb 	.word	0x40c90fdb
 8001d2c:	3dcccccd 	.word	0x3dcccccd
 8001d30:	20008f0c 	.word	0x20008f0c
 8001d34:	bc000000 	.word	0xbc000000
 8001d38:	3d03126f 	.word	0x3d03126f
 8001d3c:	3ff33333 	.word	0x3ff33333
 8001d40:	3ff00000 	.word	0x3ff00000

08001d44 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08a      	sub	sp, #40	; 0x28
 8001d48:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4a:	f107 0314 	add.w	r3, r7, #20
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	605a      	str	r2, [r3, #4]
 8001d54:	609a      	str	r2, [r3, #8]
 8001d56:	60da      	str	r2, [r3, #12]
 8001d58:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d5a:	4b39      	ldr	r3, [pc, #228]	; (8001e40 <MX_GPIO_Init+0xfc>)
 8001d5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d5e:	4a38      	ldr	r2, [pc, #224]	; (8001e40 <MX_GPIO_Init+0xfc>)
 8001d60:	f043 0320 	orr.w	r3, r3, #32
 8001d64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d66:	4b36      	ldr	r3, [pc, #216]	; (8001e40 <MX_GPIO_Init+0xfc>)
 8001d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d6a:	f003 0320 	and.w	r3, r3, #32
 8001d6e:	613b      	str	r3, [r7, #16]
 8001d70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d72:	4b33      	ldr	r3, [pc, #204]	; (8001e40 <MX_GPIO_Init+0xfc>)
 8001d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d76:	4a32      	ldr	r2, [pc, #200]	; (8001e40 <MX_GPIO_Init+0xfc>)
 8001d78:	f043 0304 	orr.w	r3, r3, #4
 8001d7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d7e:	4b30      	ldr	r3, [pc, #192]	; (8001e40 <MX_GPIO_Init+0xfc>)
 8001d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d82:	f003 0304 	and.w	r3, r3, #4
 8001d86:	60fb      	str	r3, [r7, #12]
 8001d88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8a:	4b2d      	ldr	r3, [pc, #180]	; (8001e40 <MX_GPIO_Init+0xfc>)
 8001d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d8e:	4a2c      	ldr	r2, [pc, #176]	; (8001e40 <MX_GPIO_Init+0xfc>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d96:	4b2a      	ldr	r3, [pc, #168]	; (8001e40 <MX_GPIO_Init+0xfc>)
 8001d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	60bb      	str	r3, [r7, #8]
 8001da0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da2:	4b27      	ldr	r3, [pc, #156]	; (8001e40 <MX_GPIO_Init+0xfc>)
 8001da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001da6:	4a26      	ldr	r2, [pc, #152]	; (8001e40 <MX_GPIO_Init+0xfc>)
 8001da8:	f043 0302 	orr.w	r3, r3, #2
 8001dac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dae:	4b24      	ldr	r3, [pc, #144]	; (8001e40 <MX_GPIO_Init+0xfc>)
 8001db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	607b      	str	r3, [r7, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	210c      	movs	r1, #12
 8001dbe:	4821      	ldr	r0, [pc, #132]	; (8001e44 <MX_GPIO_Init+0x100>)
 8001dc0:	f003 f854 	bl	8004e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11, GPIO_PIN_RESET);
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f44f 6101 	mov.w	r1, #2064	; 0x810
 8001dca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dce:	f003 f84d 	bl	8004e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001dd8:	481b      	ldr	r0, [pc, #108]	; (8001e48 <MX_GPIO_Init+0x104>)
 8001dda:	f003 f847 	bl	8004e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001dde:	230c      	movs	r3, #12
 8001de0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de2:	2301      	movs	r3, #1
 8001de4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dea:	2300      	movs	r3, #0
 8001dec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dee:	f107 0314 	add.w	r3, r7, #20
 8001df2:	4619      	mov	r1, r3
 8001df4:	4813      	ldr	r0, [pc, #76]	; (8001e44 <MX_GPIO_Init+0x100>)
 8001df6:	f002 feb7 	bl	8004b68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11;
 8001dfa:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8001dfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e00:	2301      	movs	r3, #1
 8001e02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0c:	f107 0314 	add.w	r3, r7, #20
 8001e10:	4619      	mov	r1, r3
 8001e12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e16:	f002 fea7 	bl	8004b68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001e1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e20:	2301      	movs	r3, #1
 8001e22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e24:	2300      	movs	r3, #0
 8001e26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e2c:	f107 0314 	add.w	r3, r7, #20
 8001e30:	4619      	mov	r1, r3
 8001e32:	4805      	ldr	r0, [pc, #20]	; (8001e48 <MX_GPIO_Init+0x104>)
 8001e34:	f002 fe98 	bl	8004b68 <HAL_GPIO_Init>

}
 8001e38:	bf00      	nop
 8001e3a:	3728      	adds	r7, #40	; 0x28
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40021000 	.word	0x40021000
 8001e44:	48000800 	.word	0x48000800
 8001e48:	48000400 	.word	0x48000400

08001e4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	6039      	str	r1, [r7, #0]
 8001e56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	db0a      	blt.n	8001e76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	b2da      	uxtb	r2, r3
 8001e64:	490c      	ldr	r1, [pc, #48]	; (8001e98 <__NVIC_SetPriority+0x4c>)
 8001e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6a:	0112      	lsls	r2, r2, #4
 8001e6c:	b2d2      	uxtb	r2, r2
 8001e6e:	440b      	add	r3, r1
 8001e70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e74:	e00a      	b.n	8001e8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	b2da      	uxtb	r2, r3
 8001e7a:	4908      	ldr	r1, [pc, #32]	; (8001e9c <__NVIC_SetPriority+0x50>)
 8001e7c:	79fb      	ldrb	r3, [r7, #7]
 8001e7e:	f003 030f 	and.w	r3, r3, #15
 8001e82:	3b04      	subs	r3, #4
 8001e84:	0112      	lsls	r2, r2, #4
 8001e86:	b2d2      	uxtb	r2, r2
 8001e88:	440b      	add	r3, r1
 8001e8a:	761a      	strb	r2, [r3, #24]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	e000e100 	.word	0xe000e100
 8001e9c:	e000ed00 	.word	0xe000ed00

08001ea0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b088      	sub	sp, #32
 8001ea4:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ea6:	f000 ff6c 	bl	8002d82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001eaa:	f000 faab 	bl	8002404 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001eae:	f7ff ff49 	bl	8001d44 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001eb2:	f7ff f86d 	bl	8000f90 <MX_ADC1_Init>
  MX_FDCAN2_Init();
 8001eb6:	f7ff fcb5 	bl	8001824 <MX_FDCAN2_Init>
  MX_SPI1_Init();
 8001eba:	f000 fb45 	bl	8002548 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001ebe:	f000 fe85 	bl	8002bcc <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8001ec2:	f000 fb7f 	bl	80025c4 <MX_SPI3_Init>
  MX_TIM1_Init();
 8001ec6:	f000 fd57 	bl	8002978 <MX_TIM1_Init>
  MX_ADC2_Init();
 8001eca:	f7ff f8d9 	bl	8001080 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001ece:	f7ff f93d 	bl	800114c <MX_ADC3_Init>

  //preference_writer_init(&prefs, 6);
  //preference_writer_load(prefs);

  /* Sanitize configs in case flash is empty*/
  if(E_ZERO==-1){E_ZERO = 0;}
 8001ed2:	4bb9      	ldr	r3, [pc, #740]	; (80021b8 <main+0x318>)
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eda:	d102      	bne.n	8001ee2 <main+0x42>
 8001edc:	4bb6      	ldr	r3, [pc, #728]	; (80021b8 <main+0x318>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	615a      	str	r2, [r3, #20]
  if(M_ZERO==-1){M_ZERO = 0;}
 8001ee2:	4bb5      	ldr	r3, [pc, #724]	; (80021b8 <main+0x318>)
 8001ee4:	691b      	ldr	r3, [r3, #16]
 8001ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eea:	d102      	bne.n	8001ef2 <main+0x52>
 8001eec:	4bb2      	ldr	r3, [pc, #712]	; (80021b8 <main+0x318>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	611a      	str	r2, [r3, #16]
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8001ef2:	4bb2      	ldr	r3, [pc, #712]	; (80021bc <main+0x31c>)
 8001ef4:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ef8:	eef4 7a67 	vcmp.f32	s15, s15
 8001efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f00:	d609      	bvs.n	8001f16 <main+0x76>
 8001f02:	4bae      	ldr	r3, [pc, #696]	; (80021bc <main+0x31c>)
 8001f04:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f08:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001f0c:	eef4 7a47 	vcmp.f32	s15, s14
 8001f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f14:	d102      	bne.n	8001f1c <main+0x7c>
 8001f16:	4ba9      	ldr	r3, [pc, #676]	; (80021bc <main+0x31c>)
 8001f18:	4aa9      	ldr	r2, [pc, #676]	; (80021c0 <main+0x320>)
 8001f1a:	609a      	str	r2, [r3, #8]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8001f1c:	4ba7      	ldr	r3, [pc, #668]	; (80021bc <main+0x31c>)
 8001f1e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f22:	eef4 7a67 	vcmp.f32	s15, s15
 8001f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f2a:	d609      	bvs.n	8001f40 <main+0xa0>
 8001f2c:	4ba3      	ldr	r3, [pc, #652]	; (80021bc <main+0x31c>)
 8001f2e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f32:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001f36:	eef4 7a47 	vcmp.f32	s15, s14
 8001f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f3e:	d102      	bne.n	8001f46 <main+0xa6>
 8001f40:	4b9e      	ldr	r3, [pc, #632]	; (80021bc <main+0x31c>)
 8001f42:	4aa0      	ldr	r2, [pc, #640]	; (80021c4 <main+0x324>)
 8001f44:	60da      	str	r2, [r3, #12]
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8001f46:	4b9d      	ldr	r3, [pc, #628]	; (80021bc <main+0x31c>)
 8001f48:	edd3 7a06 	vldr	s15, [r3, #24]
 8001f4c:	eef4 7a67 	vcmp.f32	s15, s15
 8001f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f54:	d609      	bvs.n	8001f6a <main+0xca>
 8001f56:	4b99      	ldr	r3, [pc, #612]	; (80021bc <main+0x31c>)
 8001f58:	edd3 7a06 	vldr	s15, [r3, #24]
 8001f5c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001f60:	eef4 7a47 	vcmp.f32	s15, s14
 8001f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f68:	d103      	bne.n	8001f72 <main+0xd2>
 8001f6a:	4b94      	ldr	r3, [pc, #592]	; (80021bc <main+0x31c>)
 8001f6c:	f04f 0200 	mov.w	r2, #0
 8001f70:	619a      	str	r2, [r3, #24]
  if(CAN_ID==-1){CAN_ID = 1;}
 8001f72:	4b91      	ldr	r3, [pc, #580]	; (80021b8 <main+0x318>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f7a:	d102      	bne.n	8001f82 <main+0xe2>
 8001f7c:	4b8e      	ldr	r3, [pc, #568]	; (80021b8 <main+0x318>)
 8001f7e:	2201      	movs	r2, #1
 8001f80:	605a      	str	r2, [r3, #4]
  if(CAN_MASTER==-1){CAN_MASTER = 0;}
 8001f82:	4b8d      	ldr	r3, [pc, #564]	; (80021b8 <main+0x318>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f8a:	d102      	bne.n	8001f92 <main+0xf2>
 8001f8c:	4b8a      	ldr	r3, [pc, #552]	; (80021b8 <main+0x318>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	609a      	str	r2, [r3, #8]
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 8001f92:	4b89      	ldr	r3, [pc, #548]	; (80021b8 <main+0x318>)
 8001f94:	68db      	ldr	r3, [r3, #12]
 8001f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f9a:	d103      	bne.n	8001fa4 <main+0x104>
 8001f9c:	4b86      	ldr	r3, [pc, #536]	; (80021b8 <main+0x318>)
 8001f9e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fa2:	60da      	str	r2, [r3, #12]
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8001fa4:	4b85      	ldr	r3, [pc, #532]	; (80021bc <main+0x31c>)
 8001fa6:	edd3 7a07 	vldr	s15, [r3, #28]
 8001faa:	eef4 7a67 	vcmp.f32	s15, s15
 8001fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb2:	d609      	bvs.n	8001fc8 <main+0x128>
 8001fb4:	4b81      	ldr	r3, [pc, #516]	; (80021bc <main+0x31c>)
 8001fb6:	edd3 7a07 	vldr	s15, [r3, #28]
 8001fba:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001fbe:	eef4 7a47 	vcmp.f32	s15, s14
 8001fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc6:	d103      	bne.n	8001fd0 <main+0x130>
 8001fc8:	4b7c      	ldr	r3, [pc, #496]	; (80021bc <main+0x31c>)
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	61da      	str	r2, [r3, #28]
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8001fd0:	4b7a      	ldr	r3, [pc, #488]	; (80021bc <main+0x31c>)
 8001fd2:	edd3 7a08 	vldr	s15, [r3, #32]
 8001fd6:	eef4 7a67 	vcmp.f32	s15, s15
 8001fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fde:	d609      	bvs.n	8001ff4 <main+0x154>
 8001fe0:	4b76      	ldr	r3, [pc, #472]	; (80021bc <main+0x31c>)
 8001fe2:	edd3 7a08 	vldr	s15, [r3, #32]
 8001fe6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001fea:	eef4 7a47 	vcmp.f32	s15, s14
 8001fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ff2:	d102      	bne.n	8001ffa <main+0x15a>
 8001ff4:	4b71      	ldr	r3, [pc, #452]	; (80021bc <main+0x31c>)
 8001ff6:	4a74      	ldr	r2, [pc, #464]	; (80021c8 <main+0x328>)
 8001ff8:	621a      	str	r2, [r3, #32]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8001ffa:	4b70      	ldr	r3, [pc, #448]	; (80021bc <main+0x31c>)
 8001ffc:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002000:	eef4 7a67 	vcmp.f32	s15, s15
 8002004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002008:	d609      	bvs.n	800201e <main+0x17e>
 800200a:	4b6c      	ldr	r3, [pc, #432]	; (80021bc <main+0x31c>)
 800200c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002010:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8002014:	eef4 7a47 	vcmp.f32	s15, s14
 8002018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800201c:	d102      	bne.n	8002024 <main+0x184>
 800201e:	4b67      	ldr	r3, [pc, #412]	; (80021bc <main+0x31c>)
 8002020:	4a6a      	ldr	r2, [pc, #424]	; (80021cc <main+0x32c>)
 8002022:	625a      	str	r2, [r3, #36]	; 0x24
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8002024:	4b65      	ldr	r3, [pc, #404]	; (80021bc <main+0x31c>)
 8002026:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800202a:	eef4 7a67 	vcmp.f32	s15, s15
 800202e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002032:	d609      	bvs.n	8002048 <main+0x1a8>
 8002034:	4b61      	ldr	r3, [pc, #388]	; (80021bc <main+0x31c>)
 8002036:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800203a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800203e:	eef4 7a47 	vcmp.f32	s15, s14
 8002042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002046:	d102      	bne.n	800204e <main+0x1ae>
 8002048:	4b5c      	ldr	r3, [pc, #368]	; (80021bc <main+0x31c>)
 800204a:	4a61      	ldr	r2, [pc, #388]	; (80021d0 <main+0x330>)
 800204c:	649a      	str	r2, [r3, #72]	; 0x48
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 800204e:	4b5b      	ldr	r3, [pc, #364]	; (80021bc <main+0x31c>)
 8002050:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002054:	eef4 7a67 	vcmp.f32	s15, s15
 8002058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800205c:	d609      	bvs.n	8002072 <main+0x1d2>
 800205e:	4b57      	ldr	r3, [pc, #348]	; (80021bc <main+0x31c>)
 8002060:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002064:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8002068:	eef4 7a47 	vcmp.f32	s15, s14
 800206c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002070:	d102      	bne.n	8002078 <main+0x1d8>
 8002072:	4b52      	ldr	r3, [pc, #328]	; (80021bc <main+0x31c>)
 8002074:	4a57      	ldr	r2, [pc, #348]	; (80021d4 <main+0x334>)
 8002076:	629a      	str	r2, [r3, #40]	; 0x28
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8002078:	4b50      	ldr	r3, [pc, #320]	; (80021bc <main+0x31c>)
 800207a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800207e:	eef4 7a67 	vcmp.f32	s15, s15
 8002082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002086:	d609      	bvs.n	800209c <main+0x1fc>
 8002088:	4b4c      	ldr	r3, [pc, #304]	; (80021bc <main+0x31c>)
 800208a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800208e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8002092:	eef4 7a47 	vcmp.f32	s15, s14
 8002096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800209a:	d103      	bne.n	80020a4 <main+0x204>
 800209c:	4b47      	ldr	r3, [pc, #284]	; (80021bc <main+0x31c>)
 800209e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80020a2:	645a      	str	r2, [r3, #68]	; 0x44
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 80020a4:	4b45      	ldr	r3, [pc, #276]	; (80021bc <main+0x31c>)
 80020a6:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80020aa:	eef4 7a67 	vcmp.f32	s15, s15
 80020ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020b2:	d609      	bvs.n	80020c8 <main+0x228>
 80020b4:	4b41      	ldr	r3, [pc, #260]	; (80021bc <main+0x31c>)
 80020b6:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80020ba:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80020be:	eef4 7a47 	vcmp.f32	s15, s14
 80020c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c6:	d103      	bne.n	80020d0 <main+0x230>
 80020c8:	4b3c      	ldr	r3, [pc, #240]	; (80021bc <main+0x31c>)
 80020ca:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80020ce:	639a      	str	r2, [r3, #56]	; 0x38
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 80020d0:	4b3a      	ldr	r3, [pc, #232]	; (80021bc <main+0x31c>)
 80020d2:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80020d6:	eef4 7a67 	vcmp.f32	s15, s15
 80020da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020de:	d609      	bvs.n	80020f4 <main+0x254>
 80020e0:	4b36      	ldr	r3, [pc, #216]	; (80021bc <main+0x31c>)
 80020e2:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80020e6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80020ea:	eef4 7a47 	vcmp.f32	s15, s14
 80020ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f2:	d102      	bne.n	80020fa <main+0x25a>
 80020f4:	4b31      	ldr	r3, [pc, #196]	; (80021bc <main+0x31c>)
 80020f6:	4a38      	ldr	r2, [pc, #224]	; (80021d8 <main+0x338>)
 80020f8:	65da      	str	r2, [r3, #92]	; 0x5c
  if(isnan(KD_MAX) || KD_MAX==-1){KD_MAX = 5.0f;}
 80020fa:	4b30      	ldr	r3, [pc, #192]	; (80021bc <main+0x31c>)
 80020fc:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002100:	eef4 7a67 	vcmp.f32	s15, s15
 8002104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002108:	d609      	bvs.n	800211e <main+0x27e>
 800210a:	4b2c      	ldr	r3, [pc, #176]	; (80021bc <main+0x31c>)
 800210c:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002110:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8002114:	eef4 7a47 	vcmp.f32	s15, s14
 8002118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800211c:	d102      	bne.n	8002124 <main+0x284>
 800211e:	4b27      	ldr	r3, [pc, #156]	; (80021bc <main+0x31c>)
 8002120:	4a2b      	ldr	r2, [pc, #172]	; (80021d0 <main+0x330>)
 8002122:	661a      	str	r2, [r3, #96]	; 0x60
  if(isnan(P_MAX)){P_MAX = 12.5f;}
 8002124:	4b25      	ldr	r3, [pc, #148]	; (80021bc <main+0x31c>)
 8002126:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800212a:	eef4 7a67 	vcmp.f32	s15, s15
 800212e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002132:	d702      	bvc.n	800213a <main+0x29a>
 8002134:	4b21      	ldr	r3, [pc, #132]	; (80021bc <main+0x31c>)
 8002136:	4a29      	ldr	r2, [pc, #164]	; (80021dc <main+0x33c>)
 8002138:	651a      	str	r2, [r3, #80]	; 0x50
  if(isnan(P_MIN)){P_MIN = -12.5f;}
 800213a:	4b20      	ldr	r3, [pc, #128]	; (80021bc <main+0x31c>)
 800213c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002140:	eef4 7a67 	vcmp.f32	s15, s15
 8002144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002148:	d702      	bvc.n	8002150 <main+0x2b0>
 800214a:	4b1c      	ldr	r3, [pc, #112]	; (80021bc <main+0x31c>)
 800214c:	4a24      	ldr	r2, [pc, #144]	; (80021e0 <main+0x340>)
 800214e:	64da      	str	r2, [r3, #76]	; 0x4c
  if(isnan(V_MAX)){V_MAX = 65.0f;}
 8002150:	4b1a      	ldr	r3, [pc, #104]	; (80021bc <main+0x31c>)
 8002152:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002156:	eef4 7a67 	vcmp.f32	s15, s15
 800215a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800215e:	d702      	bvc.n	8002166 <main+0x2c6>
 8002160:	4b16      	ldr	r3, [pc, #88]	; (80021bc <main+0x31c>)
 8002162:	4a20      	ldr	r2, [pc, #128]	; (80021e4 <main+0x344>)
 8002164:	659a      	str	r2, [r3, #88]	; 0x58
  if(isnan(V_MIN)){V_MIN = -65.0f;}
 8002166:	4b15      	ldr	r3, [pc, #84]	; (80021bc <main+0x31c>)
 8002168:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800216c:	eef4 7a67 	vcmp.f32	s15, s15
 8002170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002174:	d702      	bvc.n	800217c <main+0x2dc>
 8002176:	4b11      	ldr	r3, [pc, #68]	; (80021bc <main+0x31c>)
 8002178:	4a1b      	ldr	r2, [pc, #108]	; (80021e8 <main+0x348>)
 800217a:	655a      	str	r2, [r3, #84]	; 0x54

  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 800217c:	f04f 0200 	mov.w	r2, #0
 8002180:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002184:	4819      	ldr	r0, [pc, #100]	; (80021ec <main+0x34c>)
 8002186:	f007 fcb5 	bl	8009af4 <iprintf>
  }
  else{

  }

  init_controller_params(&controller);
 800218a:	4819      	ldr	r0, [pc, #100]	; (80021f0 <main+0x350>)
 800218c:	f7ff fd3a 	bl	8001c04 <init_controller_params>

  /* calibration "encoder" zeroing */
  memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 8002190:	f44f 7224 	mov.w	r2, #656	; 0x290
 8002194:	2100      	movs	r1, #0
 8002196:	4817      	ldr	r0, [pc, #92]	; (80021f4 <main+0x354>)
 8002198:	f007 f83a 	bl	8009210 <memset>

  /* commutation encoder setup */
  comm_encoder.m_zero = M_ZERO;
 800219c:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <main+0x318>)
 800219e:	691b      	ldr	r3, [r3, #16]
 80021a0:	4a15      	ldr	r2, [pc, #84]	; (80021f8 <main+0x358>)
 80021a2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  comm_encoder.e_zero = E_ZERO;
 80021a6:	4b04      	ldr	r3, [pc, #16]	; (80021b8 <main+0x318>)
 80021a8:	695b      	ldr	r3, [r3, #20]
 80021aa:	4a13      	ldr	r2, [pc, #76]	; (80021f8 <main+0x358>)
 80021ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  comm_encoder.ppairs = PPAIRS;
 80021b0:	4b02      	ldr	r3, [pc, #8]	; (80021bc <main+0x31c>)
 80021b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b4:	e022      	b.n	80021fc <main+0x35c>
 80021b6:	bf00      	nop
 80021b8:	20008f0c 	.word	0x20008f0c
 80021bc:	2000065c 	.word	0x2000065c
 80021c0:	447a0000 	.word	0x447a0000
 80021c4:	42200000 	.word	0x42200000
 80021c8:	42fa0000 	.word	0x42fa0000
 80021cc:	41600000 	.word	0x41600000
 80021d0:	40a00000 	.word	0x40a00000
 80021d4:	41a80000 	.word	0x41a80000
 80021d8:	43fa0000 	.word	0x43fa0000
 80021dc:	41480000 	.word	0x41480000
 80021e0:	c1480000 	.word	0xc1480000
 80021e4:	42820000 	.word	0x42820000
 80021e8:	c2820000 	.word	0xc2820000
 80021ec:	0800c088 	.word	0x0800c088
 80021f0:	2000075c 	.word	0x2000075c
 80021f4:	20008c7c 	.word	0x20008c7c
 80021f8:	200003b8 	.word	0x200003b8
 80021fc:	4a75      	ldr	r2, [pc, #468]	; (80023d4 <main+0x534>)
 80021fe:	6693      	str	r3, [r2, #104]	; 0x68
  ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 8002200:	2164      	movs	r1, #100	; 0x64
 8002202:	4874      	ldr	r0, [pc, #464]	; (80023d4 <main+0x534>)
 8002204:	f000 f968 	bl	80024d8 <ps_warmup>

  if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
 8002208:	4b72      	ldr	r3, [pc, #456]	; (80023d4 <main+0x534>)
 800220a:	4a73      	ldr	r2, [pc, #460]	; (80023d8 <main+0x538>)
 800220c:	338c      	adds	r3, #140	; 0x8c
 800220e:	f102 0118 	add.w	r1, r2, #24
 8002212:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002216:	4618      	mov	r0, r3
 8002218:	f006 ffec 	bl	80091f4 <memcpy>
  else{memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));}
  //for(int i = 0; i<128; i++){printf("%d\r\n", comm_encoder.offset_lut[i]);}

  /* Turn on ADCs */
  HAL_ADC_Start(&hadc1);
 800221c:	486f      	ldr	r0, [pc, #444]	; (80023dc <main+0x53c>)
 800221e:	f001 fa31 	bl	8003684 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8002222:	486f      	ldr	r0, [pc, #444]	; (80023e0 <main+0x540>)
 8002224:	f001 fa2e 	bl	8003684 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8002228:	486e      	ldr	r0, [pc, #440]	; (80023e4 <main+0x544>)
 800222a:	f001 fa2b 	bl	8003684 <HAL_ADC_Start>

  /* DRV8323 setup */
  HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 800222e:	2201      	movs	r2, #1
 8002230:	2110      	movs	r1, #16
 8002232:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002236:	f002 fe19 	bl	8004e6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
 800223a:	2201      	movs	r2, #1
 800223c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002240:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002244:	f002 fe12 	bl	8004e6c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002248:	2001      	movs	r0, #1
 800224a:	f000 fe0b 	bl	8002e64 <HAL_Delay>
  //drv_calibrate(drv);
  HAL_Delay(1);
 800224e:	2001      	movs	r0, #1
 8002250:	f000 fe08 	bl	8002e64 <HAL_Delay>
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8002254:	4b64      	ldr	r3, [pc, #400]	; (80023e8 <main+0x548>)
 8002256:	2201      	movs	r2, #1
 8002258:	9206      	str	r2, [sp, #24]
 800225a:	2200      	movs	r2, #0
 800225c:	9205      	str	r2, [sp, #20]
 800225e:	2200      	movs	r2, #0
 8002260:	9204      	str	r2, [sp, #16]
 8002262:	2200      	movs	r2, #0
 8002264:	9203      	str	r2, [sp, #12]
 8002266:	2200      	movs	r2, #0
 8002268:	9202      	str	r2, [sp, #8]
 800226a:	2201      	movs	r2, #1
 800226c:	9201      	str	r2, [sp, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	9200      	str	r2, [sp, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	2000      	movs	r0, #0
 8002276:	4610      	mov	r0, r2
 8002278:	889b      	ldrh	r3, [r3, #4]
 800227a:	2100      	movs	r1, #0
 800227c:	f363 010f 	bfi	r1, r3, #0, #16
 8002280:	2300      	movs	r3, #0
 8002282:	2200      	movs	r2, #0
 8002284:	f7ff f90d 	bl	80014a2 <drv_write_DCR>
  HAL_Delay(1);
 8002288:	2001      	movs	r0, #1
 800228a:	f000 fdeb 	bl	8002e64 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x1, 0x1, 0x1, SEN_LVL_1_0);
 800228e:	4b56      	ldr	r3, [pc, #344]	; (80023e8 <main+0x548>)
 8002290:	2203      	movs	r2, #3
 8002292:	9206      	str	r2, [sp, #24]
 8002294:	2201      	movs	r2, #1
 8002296:	9205      	str	r2, [sp, #20]
 8002298:	2201      	movs	r2, #1
 800229a:	9204      	str	r2, [sp, #16]
 800229c:	2201      	movs	r2, #1
 800229e:	9203      	str	r2, [sp, #12]
 80022a0:	2200      	movs	r2, #0
 80022a2:	9202      	str	r2, [sp, #8]
 80022a4:	2203      	movs	r2, #3
 80022a6:	9201      	str	r2, [sp, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	9200      	str	r2, [sp, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	2000      	movs	r0, #0
 80022b0:	4610      	mov	r0, r2
 80022b2:	889b      	ldrh	r3, [r3, #4]
 80022b4:	2100      	movs	r1, #0
 80022b6:	f363 010f 	bfi	r1, r3, #0, #16
 80022ba:	2301      	movs	r3, #1
 80022bc:	2200      	movs	r2, #0
 80022be:	f7ff f960 	bl	8001582 <drv_write_CSACR>
  HAL_Delay(1);
 80022c2:	2001      	movs	r0, #1
 80022c4:	f000 fdce 	bl	8002e64 <HAL_Delay>
  zero_current(&controller);
 80022c8:	4848      	ldr	r0, [pc, #288]	; (80023ec <main+0x54c>)
 80022ca:	f7ff fc57 	bl	8001b7c <zero_current>
  HAL_Delay(1);
 80022ce:	2001      	movs	r0, #1
 80022d0:	f000 fdc8 	bl	8002e64 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x1, 0x0, 0x0, 0x0, SEN_LVL_1_0);
 80022d4:	4b44      	ldr	r3, [pc, #272]	; (80023e8 <main+0x548>)
 80022d6:	2203      	movs	r2, #3
 80022d8:	9206      	str	r2, [sp, #24]
 80022da:	2200      	movs	r2, #0
 80022dc:	9205      	str	r2, [sp, #20]
 80022de:	2200      	movs	r2, #0
 80022e0:	9204      	str	r2, [sp, #16]
 80022e2:	2200      	movs	r2, #0
 80022e4:	9203      	str	r2, [sp, #12]
 80022e6:	2201      	movs	r2, #1
 80022e8:	9202      	str	r2, [sp, #8]
 80022ea:	2203      	movs	r2, #3
 80022ec:	9201      	str	r2, [sp, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	9200      	str	r2, [sp, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	2000      	movs	r0, #0
 80022f6:	4610      	mov	r0, r2
 80022f8:	889b      	ldrh	r3, [r3, #4]
 80022fa:	2100      	movs	r1, #0
 80022fc:	f363 010f 	bfi	r1, r3, #0, #16
 8002300:	2301      	movs	r3, #1
 8002302:	2200      	movs	r2, #0
 8002304:	f7ff f93d 	bl	8001582 <drv_write_CSACR>
  HAL_Delay(1);
 8002308:	2001      	movs	r0, #1
 800230a:	f000 fdab 	bl	8002e64 <HAL_Delay>
  drv_write_OCPCR(drv, TRETRY_50US, DEADTIME_50NS, OCP_DEG_8US, OCP_DEG_8US, VDS_LVL_1_88);
 800230e:	4b36      	ldr	r3, [pc, #216]	; (80023e8 <main+0x548>)
 8002310:	220f      	movs	r2, #15
 8002312:	9202      	str	r2, [sp, #8]
 8002314:	2203      	movs	r2, #3
 8002316:	9201      	str	r2, [sp, #4]
 8002318:	2203      	movs	r2, #3
 800231a:	9200      	str	r2, [sp, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	2000      	movs	r0, #0
 8002320:	4610      	mov	r0, r2
 8002322:	889b      	ldrh	r3, [r3, #4]
 8002324:	2100      	movs	r1, #0
 8002326:	f363 010f 	bfi	r1, r3, #0, #16
 800232a:	2300      	movs	r3, #0
 800232c:	2201      	movs	r2, #1
 800232e:	f7ff f8fa 	bl	8001526 <drv_write_OCPCR>
  HAL_Delay(1);
 8002332:	2001      	movs	r0, #1
 8002334:	f000 fd96 	bl	8002e64 <HAL_Delay>
  drv_disable_gd(drv);
 8002338:	4b2b      	ldr	r3, [pc, #172]	; (80023e8 <main+0x548>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	2100      	movs	r1, #0
 800233e:	4611      	mov	r1, r2
 8002340:	889a      	ldrh	r2, [r3, #4]
 8002342:	2300      	movs	r3, #0
 8002344:	f362 030f 	bfi	r3, r2, #0, #16
 8002348:	4608      	mov	r0, r1
 800234a:	4619      	mov	r1, r3
 800234c:	f7ff f95b 	bl	8001606 <drv_disable_gd>
  HAL_Delay(1);
 8002350:	2001      	movs	r0, #1
 8002352:	f000 fd87 	bl	8002e64 <HAL_Delay>
  //drv_enable_gd(drv);   */
  printf("ADC A OFFSET: %d     ADC B OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset);
 8002356:	4b25      	ldr	r3, [pc, #148]	; (80023ec <main+0x54c>)
 8002358:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800235c:	4a23      	ldr	r2, [pc, #140]	; (80023ec <main+0x54c>)
 800235e:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8002362:	4619      	mov	r1, r3
 8002364:	4822      	ldr	r0, [pc, #136]	; (80023f0 <main+0x550>)
 8002366:	f007 fbc5 	bl	8009af4 <iprintf>

  /* Turn on PWM */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800236a:	2100      	movs	r1, #0
 800236c:	4821      	ldr	r0, [pc, #132]	; (80023f4 <main+0x554>)
 800236e:	f004 fb79 	bl	8006a64 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002372:	2104      	movs	r1, #4
 8002374:	481f      	ldr	r0, [pc, #124]	; (80023f4 <main+0x554>)
 8002376:	f004 fb75 	bl	8006a64 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800237a:	2108      	movs	r1, #8
 800237c:	481d      	ldr	r0, [pc, #116]	; (80023f4 <main+0x554>)
 800237e:	f004 fb71 	bl	8006a64 <HAL_TIM_PWM_Start>
  can_tx_init(&can_tx);
  HAL_CAN_Start(&CAN_H); //start CAN
  __HAL_CAN_ENABLE_IT(&CAN_H, CAN_IT_RX_FIFO0_MSG_PENDING); // Start can interrupt

  /* Set Interrupt Priorities */
  NVIC_SetPriority(PWM_ISR, 1); // commutation > communication
 8002382:	2101      	movs	r1, #1
 8002384:	2019      	movs	r0, #25
 8002386:	f7ff fd61 	bl	8001e4c <__NVIC_SetPriority>
  NVIC_SetPriority(CAN_ISR, 3);
 800238a:	2103      	movs	r1, #3
 800238c:	2015      	movs	r0, #21
 800238e:	f7ff fd5d 	bl	8001e4c <__NVIC_SetPriority>

  /* Start the FSM */
  state.state = MENU_MODE;
 8002392:	4b19      	ldr	r3, [pc, #100]	; (80023f8 <main+0x558>)
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
  state.next_state = MENU_MODE;
 8002398:	4b17      	ldr	r3, [pc, #92]	; (80023f8 <main+0x558>)
 800239a:	2200      	movs	r2, #0
 800239c:	705a      	strb	r2, [r3, #1]
  state.ready = 1;
 800239e:	4b16      	ldr	r3, [pc, #88]	; (80023f8 <main+0x558>)
 80023a0:	2201      	movs	r2, #1
 80023a2:	70da      	strb	r2, [r3, #3]


  /* Turn on interrupts */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 80023a4:	2201      	movs	r2, #1
 80023a6:	4915      	ldr	r1, [pc, #84]	; (80023fc <main+0x55c>)
 80023a8:	4815      	ldr	r0, [pc, #84]	; (8002400 <main+0x560>)
 80023aa:	f005 fdc7 	bl	8007f3c <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 80023ae:	4811      	ldr	r0, [pc, #68]	; (80023f4 <main+0x554>)
 80023b0:	f004 fa1e 	bl	80067f0 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(150);
 80023b4:	2096      	movs	r0, #150	; 0x96
 80023b6:	f000 fd55 	bl	8002e64 <HAL_Delay>
	  drv_print_faults(drv);
 80023ba:	4b0b      	ldr	r3, [pc, #44]	; (80023e8 <main+0x548>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	2100      	movs	r1, #0
 80023c0:	4611      	mov	r1, r2
 80023c2:	889a      	ldrh	r2, [r3, #4]
 80023c4:	2300      	movs	r3, #0
 80023c6:	f362 030f 	bfi	r3, r2, #0, #16
 80023ca:	4608      	mov	r0, r1
 80023cc:	4619      	mov	r1, r3
 80023ce:	f7ff f935 	bl	800163c <drv_print_faults>
	  HAL_Delay(150);
 80023d2:	e7ef      	b.n	80023b4 <main+0x514>
 80023d4:	200003b8 	.word	0x200003b8
 80023d8:	20008f0c 	.word	0x20008f0c
 80023dc:	20000278 	.word	0x20000278
 80023e0:	2000020c 	.word	0x2000020c
 80023e4:	200002e4 	.word	0x200002e4
 80023e8:	20009338 	.word	0x20009338
 80023ec:	2000075c 	.word	0x2000075c
 80023f0:	0800c0ac 	.word	0x0800c0ac
 80023f4:	20009480 	.word	0x20009480
 80023f8:	2000064c 	.word	0x2000064c
 80023fc:	20000648 	.word	0x20000648
 8002400:	200094cc 	.word	0x200094cc

08002404 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b0a8      	sub	sp, #160	; 0xa0
 8002408:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800240a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800240e:	2238      	movs	r2, #56	; 0x38
 8002410:	2100      	movs	r1, #0
 8002412:	4618      	mov	r0, r3
 8002414:	f006 fefc 	bl	8009210 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002418:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800241c:	2200      	movs	r2, #0
 800241e:	601a      	str	r2, [r3, #0]
 8002420:	605a      	str	r2, [r3, #4]
 8002422:	609a      	str	r2, [r3, #8]
 8002424:	60da      	str	r2, [r3, #12]
 8002426:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002428:	463b      	mov	r3, r7
 800242a:	2254      	movs	r2, #84	; 0x54
 800242c:	2100      	movs	r1, #0
 800242e:	4618      	mov	r0, r3
 8002430:	f006 feee 	bl	8009210 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002434:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002438:	f002 fd30 	bl	8004e9c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800243c:	2302      	movs	r3, #2
 800243e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002440:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002444:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002446:	2340      	movs	r3, #64	; 0x40
 8002448:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800244a:	2300      	movs	r3, #0
 800244c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002450:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002454:	4618      	mov	r0, r3
 8002456:	f002 fdd5 	bl	8005004 <HAL_RCC_OscConfig>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <SystemClock_Config+0x60>
  {
    Error_Handler();
 8002460:	f000 f832 	bl	80024c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002464:	230f      	movs	r3, #15
 8002466:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002468:	2301      	movs	r3, #1
 800246a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800246c:	2300      	movs	r3, #0
 800246e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002470:	2300      	movs	r3, #0
 8002472:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002474:	2300      	movs	r3, #0
 8002476:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002478:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800247c:	2100      	movs	r1, #0
 800247e:	4618      	mov	r0, r3
 8002480:	f003 f8d8 	bl	8005634 <HAL_RCC_ClockConfig>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800248a:	f000 f81d 	bl	80024c8 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 800248e:	4b0d      	ldr	r3, [pc, #52]	; (80024c4 <SystemClock_Config+0xc0>)
 8002490:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC345|RCC_PERIPHCLK_FDCAN;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002492:	2300      	movs	r3, #0
 8002494:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8002496:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800249a:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800249c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80024a0:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80024a2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80024a6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024a8:	463b      	mov	r3, r7
 80024aa:	4618      	mov	r0, r3
 80024ac:	f003 fade 	bl	8005a6c <HAL_RCCEx_PeriphCLKConfig>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80024b6:	f000 f807 	bl	80024c8 <Error_Handler>
  }
}
 80024ba:	bf00      	nop
 80024bc:	37a0      	adds	r7, #160	; 0xa0
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	00019002 	.word	0x00019002

080024c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80024cc:	bf00      	nop
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
	...

080024d8 <ps_warmup>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void ps_warmup(EncoderStruct * encoder, int n){
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af02      	add	r7, sp, #8
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
	for(int i = 0; i<n; i++){
 80024e2:	2300      	movs	r3, #0
 80024e4:	60fb      	str	r3, [r7, #12]
 80024e6:	e023      	b.n	8002530 <ps_warmup+0x58>
		encoder->spi_tx_word = 0x0000;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 80024ee:	2200      	movs	r2, #0
 80024f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024f8:	f002 fcb8 	bl	8004e6c <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 1, 100);
 80024fc:	6879      	ldr	r1, [r7, #4]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	1c9a      	adds	r2, r3, #2
 8002502:	2364      	movs	r3, #100	; 0x64
 8002504:	9300      	str	r3, [sp, #0]
 8002506:	2301      	movs	r3, #1
 8002508:	480e      	ldr	r0, [pc, #56]	; (8002544 <ps_warmup+0x6c>)
 800250a:	f003 fda6 	bl	800605a <HAL_SPI_TransmitReceive>
		while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 800250e:	bf00      	nop
 8002510:	4b0c      	ldr	r3, [pc, #48]	; (8002544 <ps_warmup+0x6c>)
 8002512:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002516:	b2db      	uxtb	r3, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d0f9      	beq.n	8002510 <ps_warmup+0x38>
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 800251c:	2201      	movs	r2, #1
 800251e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002522:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002526:	f002 fca1 	bl	8004e6c <HAL_GPIO_WritePin>
	for(int i = 0; i<n; i++){
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	3301      	adds	r3, #1
 800252e:	60fb      	str	r3, [r7, #12]
 8002530:	68fa      	ldr	r2, [r7, #12]
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	429a      	cmp	r2, r3
 8002536:	dbd7      	blt.n	80024e8 <ps_warmup+0x10>
	}
}
 8002538:	bf00      	nop
 800253a:	bf00      	nop
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	200093b8 	.word	0x200093b8

08002548 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800254c:	4b1b      	ldr	r3, [pc, #108]	; (80025bc <MX_SPI1_Init+0x74>)
 800254e:	4a1c      	ldr	r2, [pc, #112]	; (80025c0 <MX_SPI1_Init+0x78>)
 8002550:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002552:	4b1a      	ldr	r3, [pc, #104]	; (80025bc <MX_SPI1_Init+0x74>)
 8002554:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002558:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800255a:	4b18      	ldr	r3, [pc, #96]	; (80025bc <MX_SPI1_Init+0x74>)
 800255c:	2200      	movs	r2, #0
 800255e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002560:	4b16      	ldr	r3, [pc, #88]	; (80025bc <MX_SPI1_Init+0x74>)
 8002562:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002566:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002568:	4b14      	ldr	r3, [pc, #80]	; (80025bc <MX_SPI1_Init+0x74>)
 800256a:	2200      	movs	r2, #0
 800256c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800256e:	4b13      	ldr	r3, [pc, #76]	; (80025bc <MX_SPI1_Init+0x74>)
 8002570:	2200      	movs	r2, #0
 8002572:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002574:	4b11      	ldr	r3, [pc, #68]	; (80025bc <MX_SPI1_Init+0x74>)
 8002576:	f44f 7200 	mov.w	r2, #512	; 0x200
 800257a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800257c:	4b0f      	ldr	r3, [pc, #60]	; (80025bc <MX_SPI1_Init+0x74>)
 800257e:	2200      	movs	r2, #0
 8002580:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002582:	4b0e      	ldr	r3, [pc, #56]	; (80025bc <MX_SPI1_Init+0x74>)
 8002584:	2200      	movs	r2, #0
 8002586:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002588:	4b0c      	ldr	r3, [pc, #48]	; (80025bc <MX_SPI1_Init+0x74>)
 800258a:	2200      	movs	r2, #0
 800258c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800258e:	4b0b      	ldr	r3, [pc, #44]	; (80025bc <MX_SPI1_Init+0x74>)
 8002590:	2200      	movs	r2, #0
 8002592:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002594:	4b09      	ldr	r3, [pc, #36]	; (80025bc <MX_SPI1_Init+0x74>)
 8002596:	2207      	movs	r2, #7
 8002598:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800259a:	4b08      	ldr	r3, [pc, #32]	; (80025bc <MX_SPI1_Init+0x74>)
 800259c:	2200      	movs	r2, #0
 800259e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80025a0:	4b06      	ldr	r3, [pc, #24]	; (80025bc <MX_SPI1_Init+0x74>)
 80025a2:	2208      	movs	r2, #8
 80025a4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80025a6:	4805      	ldr	r0, [pc, #20]	; (80025bc <MX_SPI1_Init+0x74>)
 80025a8:	f003 fcac 	bl	8005f04 <HAL_SPI_Init>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80025b2:	f7ff ff89 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	2000941c 	.word	0x2000941c
 80025c0:	40013000 	.word	0x40013000

080025c4 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80025c8:	4b1b      	ldr	r3, [pc, #108]	; (8002638 <MX_SPI3_Init+0x74>)
 80025ca:	4a1c      	ldr	r2, [pc, #112]	; (800263c <MX_SPI3_Init+0x78>)
 80025cc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80025ce:	4b1a      	ldr	r3, [pc, #104]	; (8002638 <MX_SPI3_Init+0x74>)
 80025d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80025d4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80025d6:	4b18      	ldr	r3, [pc, #96]	; (8002638 <MX_SPI3_Init+0x74>)
 80025d8:	2200      	movs	r2, #0
 80025da:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80025dc:	4b16      	ldr	r3, [pc, #88]	; (8002638 <MX_SPI3_Init+0x74>)
 80025de:	f44f 7240 	mov.w	r2, #768	; 0x300
 80025e2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025e4:	4b14      	ldr	r3, [pc, #80]	; (8002638 <MX_SPI3_Init+0x74>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025ea:	4b13      	ldr	r3, [pc, #76]	; (8002638 <MX_SPI3_Init+0x74>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80025f0:	4b11      	ldr	r3, [pc, #68]	; (8002638 <MX_SPI3_Init+0x74>)
 80025f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025f6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025f8:	4b0f      	ldr	r3, [pc, #60]	; (8002638 <MX_SPI3_Init+0x74>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025fe:	4b0e      	ldr	r3, [pc, #56]	; (8002638 <MX_SPI3_Init+0x74>)
 8002600:	2200      	movs	r2, #0
 8002602:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002604:	4b0c      	ldr	r3, [pc, #48]	; (8002638 <MX_SPI3_Init+0x74>)
 8002606:	2200      	movs	r2, #0
 8002608:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800260a:	4b0b      	ldr	r3, [pc, #44]	; (8002638 <MX_SPI3_Init+0x74>)
 800260c:	2200      	movs	r2, #0
 800260e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002610:	4b09      	ldr	r3, [pc, #36]	; (8002638 <MX_SPI3_Init+0x74>)
 8002612:	2207      	movs	r2, #7
 8002614:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002616:	4b08      	ldr	r3, [pc, #32]	; (8002638 <MX_SPI3_Init+0x74>)
 8002618:	2200      	movs	r2, #0
 800261a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800261c:	4b06      	ldr	r3, [pc, #24]	; (8002638 <MX_SPI3_Init+0x74>)
 800261e:	2208      	movs	r2, #8
 8002620:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002622:	4805      	ldr	r0, [pc, #20]	; (8002638 <MX_SPI3_Init+0x74>)
 8002624:	f003 fc6e 	bl	8005f04 <HAL_SPI_Init>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800262e:	f7ff ff4b 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002632:	bf00      	nop
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	200093b8 	.word	0x200093b8
 800263c:	40003c00 	.word	0x40003c00

08002640 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b08c      	sub	sp, #48	; 0x30
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002648:	f107 031c 	add.w	r3, r7, #28
 800264c:	2200      	movs	r2, #0
 800264e:	601a      	str	r2, [r3, #0]
 8002650:	605a      	str	r2, [r3, #4]
 8002652:	609a      	str	r2, [r3, #8]
 8002654:	60da      	str	r2, [r3, #12]
 8002656:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a2f      	ldr	r2, [pc, #188]	; (800271c <HAL_SPI_MspInit+0xdc>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d129      	bne.n	80026b6 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002662:	4b2f      	ldr	r3, [pc, #188]	; (8002720 <HAL_SPI_MspInit+0xe0>)
 8002664:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002666:	4a2e      	ldr	r2, [pc, #184]	; (8002720 <HAL_SPI_MspInit+0xe0>)
 8002668:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800266c:	6613      	str	r3, [r2, #96]	; 0x60
 800266e:	4b2c      	ldr	r3, [pc, #176]	; (8002720 <HAL_SPI_MspInit+0xe0>)
 8002670:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002672:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002676:	61bb      	str	r3, [r7, #24]
 8002678:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800267a:	4b29      	ldr	r3, [pc, #164]	; (8002720 <HAL_SPI_MspInit+0xe0>)
 800267c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800267e:	4a28      	ldr	r2, [pc, #160]	; (8002720 <HAL_SPI_MspInit+0xe0>)
 8002680:	f043 0301 	orr.w	r3, r3, #1
 8002684:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002686:	4b26      	ldr	r3, [pc, #152]	; (8002720 <HAL_SPI_MspInit+0xe0>)
 8002688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	617b      	str	r3, [r7, #20]
 8002690:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002692:	23e0      	movs	r3, #224	; 0xe0
 8002694:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002696:	2302      	movs	r3, #2
 8002698:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269a:	2300      	movs	r3, #0
 800269c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800269e:	2300      	movs	r3, #0
 80026a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80026a2:	2305      	movs	r3, #5
 80026a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a6:	f107 031c 	add.w	r3, r7, #28
 80026aa:	4619      	mov	r1, r3
 80026ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026b0:	f002 fa5a 	bl	8004b68 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80026b4:	e02d      	b.n	8002712 <HAL_SPI_MspInit+0xd2>
  else if(spiHandle->Instance==SPI3)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a1a      	ldr	r2, [pc, #104]	; (8002724 <HAL_SPI_MspInit+0xe4>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d128      	bne.n	8002712 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80026c0:	4b17      	ldr	r3, [pc, #92]	; (8002720 <HAL_SPI_MspInit+0xe0>)
 80026c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026c4:	4a16      	ldr	r2, [pc, #88]	; (8002720 <HAL_SPI_MspInit+0xe0>)
 80026c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026ca:	6593      	str	r3, [r2, #88]	; 0x58
 80026cc:	4b14      	ldr	r3, [pc, #80]	; (8002720 <HAL_SPI_MspInit+0xe0>)
 80026ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026d4:	613b      	str	r3, [r7, #16]
 80026d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026d8:	4b11      	ldr	r3, [pc, #68]	; (8002720 <HAL_SPI_MspInit+0xe0>)
 80026da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026dc:	4a10      	ldr	r2, [pc, #64]	; (8002720 <HAL_SPI_MspInit+0xe0>)
 80026de:	f043 0304 	orr.w	r3, r3, #4
 80026e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026e4:	4b0e      	ldr	r3, [pc, #56]	; (8002720 <HAL_SPI_MspInit+0xe0>)
 80026e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	60fb      	str	r3, [r7, #12]
 80026ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80026f0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80026f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f6:	2302      	movs	r3, #2
 80026f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fa:	2300      	movs	r3, #0
 80026fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fe:	2300      	movs	r3, #0
 8002700:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002702:	2306      	movs	r3, #6
 8002704:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002706:	f107 031c 	add.w	r3, r7, #28
 800270a:	4619      	mov	r1, r3
 800270c:	4806      	ldr	r0, [pc, #24]	; (8002728 <HAL_SPI_MspInit+0xe8>)
 800270e:	f002 fa2b 	bl	8004b68 <HAL_GPIO_Init>
}
 8002712:	bf00      	nop
 8002714:	3730      	adds	r7, #48	; 0x30
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	40013000 	.word	0x40013000
 8002720:	40021000 	.word	0x40021000
 8002724:	40003c00 	.word	0x40003c00
 8002728:	48000800 	.word	0x48000800

0800272c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002732:	4b0f      	ldr	r3, [pc, #60]	; (8002770 <HAL_MspInit+0x44>)
 8002734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002736:	4a0e      	ldr	r2, [pc, #56]	; (8002770 <HAL_MspInit+0x44>)
 8002738:	f043 0301 	orr.w	r3, r3, #1
 800273c:	6613      	str	r3, [r2, #96]	; 0x60
 800273e:	4b0c      	ldr	r3, [pc, #48]	; (8002770 <HAL_MspInit+0x44>)
 8002740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	607b      	str	r3, [r7, #4]
 8002748:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800274a:	4b09      	ldr	r3, [pc, #36]	; (8002770 <HAL_MspInit+0x44>)
 800274c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800274e:	4a08      	ldr	r2, [pc, #32]	; (8002770 <HAL_MspInit+0x44>)
 8002750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002754:	6593      	str	r3, [r2, #88]	; 0x58
 8002756:	4b06      	ldr	r3, [pc, #24]	; (8002770 <HAL_MspInit+0x44>)
 8002758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800275a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800275e:	603b      	str	r3, [r7, #0]
 8002760:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002762:	f002 fc3f 	bl	8004fe4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	40021000 	.word	0x40021000

08002774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002778:	e7fe      	b.n	8002778 <NMI_Handler+0x4>

0800277a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800277a:	b480      	push	{r7}
 800277c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800277e:	e7fe      	b.n	800277e <HardFault_Handler+0x4>

08002780 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002784:	e7fe      	b.n	8002784 <MemManage_Handler+0x4>

08002786 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002786:	b480      	push	{r7}
 8002788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800278a:	e7fe      	b.n	800278a <BusFault_Handler+0x4>

0800278c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002790:	e7fe      	b.n	8002790 <UsageFault_Handler+0x4>

08002792 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002792:	b480      	push	{r7}
 8002794:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002796:	bf00      	nop
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027a4:	bf00      	nop
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027ae:	b480      	push	{r7}
 80027b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027b2:	bf00      	nop
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027c0:	f000 fb32 	bl	8002e28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027c4:	bf00      	nop
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
	return 1;
 80027cc:	2301      	movs	r3, #1
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr

080027d8 <_kill>:

int _kill(int pid, int sig)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80027e2:	f006 fcdd 	bl	80091a0 <__errno>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2216      	movs	r2, #22
 80027ea:	601a      	str	r2, [r3, #0]
	return -1;
 80027ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3708      	adds	r7, #8
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <_exit>:

void _exit (int status)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002800:	f04f 31ff 	mov.w	r1, #4294967295
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f7ff ffe7 	bl	80027d8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800280a:	e7fe      	b.n	800280a <_exit+0x12>

0800280c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002818:	2300      	movs	r3, #0
 800281a:	617b      	str	r3, [r7, #20]
 800281c:	e00a      	b.n	8002834 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800281e:	f3af 8000 	nop.w
 8002822:	4601      	mov	r1, r0
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	1c5a      	adds	r2, r3, #1
 8002828:	60ba      	str	r2, [r7, #8]
 800282a:	b2ca      	uxtb	r2, r1
 800282c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	3301      	adds	r3, #1
 8002832:	617b      	str	r3, [r7, #20]
 8002834:	697a      	ldr	r2, [r7, #20]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	429a      	cmp	r2, r3
 800283a:	dbf0      	blt.n	800281e <_read+0x12>
	}

return len;
 800283c:	687b      	ldr	r3, [r7, #4]
}
 800283e:	4618      	mov	r0, r3
 8002840:	3718      	adds	r7, #24
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b086      	sub	sp, #24
 800284a:	af00      	add	r7, sp, #0
 800284c:	60f8      	str	r0, [r7, #12]
 800284e:	60b9      	str	r1, [r7, #8]
 8002850:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002852:	2300      	movs	r3, #0
 8002854:	617b      	str	r3, [r7, #20]
 8002856:	e009      	b.n	800286c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	1c5a      	adds	r2, r3, #1
 800285c:	60ba      	str	r2, [r7, #8]
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	4618      	mov	r0, r3
 8002862:	f000 fa41 	bl	8002ce8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	3301      	adds	r3, #1
 800286a:	617b      	str	r3, [r7, #20]
 800286c:	697a      	ldr	r2, [r7, #20]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	429a      	cmp	r2, r3
 8002872:	dbf1      	blt.n	8002858 <_write+0x12>
	}
	return len;
 8002874:	687b      	ldr	r3, [r7, #4]
}
 8002876:	4618      	mov	r0, r3
 8002878:	3718      	adds	r7, #24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <_close>:

int _close(int file)
{
 800287e:	b480      	push	{r7}
 8002880:	b083      	sub	sp, #12
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
	return -1;
 8002886:	f04f 33ff 	mov.w	r3, #4294967295
}
 800288a:	4618      	mov	r0, r3
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr

08002896 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002896:	b480      	push	{r7}
 8002898:	b083      	sub	sp, #12
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
 800289e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028a6:	605a      	str	r2, [r3, #4]
	return 0;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <_isatty>:

int _isatty(int file)
{
 80028b6:	b480      	push	{r7}
 80028b8:	b083      	sub	sp, #12
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
	return 1;
 80028be:	2301      	movs	r3, #1
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
	return 0;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
	...

080028e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028f0:	4a14      	ldr	r2, [pc, #80]	; (8002944 <_sbrk+0x5c>)
 80028f2:	4b15      	ldr	r3, [pc, #84]	; (8002948 <_sbrk+0x60>)
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028fc:	4b13      	ldr	r3, [pc, #76]	; (800294c <_sbrk+0x64>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d102      	bne.n	800290a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002904:	4b11      	ldr	r3, [pc, #68]	; (800294c <_sbrk+0x64>)
 8002906:	4a12      	ldr	r2, [pc, #72]	; (8002950 <_sbrk+0x68>)
 8002908:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800290a:	4b10      	ldr	r3, [pc, #64]	; (800294c <_sbrk+0x64>)
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4413      	add	r3, r2
 8002912:	693a      	ldr	r2, [r7, #16]
 8002914:	429a      	cmp	r2, r3
 8002916:	d207      	bcs.n	8002928 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002918:	f006 fc42 	bl	80091a0 <__errno>
 800291c:	4603      	mov	r3, r0
 800291e:	220c      	movs	r2, #12
 8002920:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002922:	f04f 33ff 	mov.w	r3, #4294967295
 8002926:	e009      	b.n	800293c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002928:	4b08      	ldr	r3, [pc, #32]	; (800294c <_sbrk+0x64>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800292e:	4b07      	ldr	r3, [pc, #28]	; (800294c <_sbrk+0x64>)
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4413      	add	r3, r2
 8002936:	4a05      	ldr	r2, [pc, #20]	; (800294c <_sbrk+0x64>)
 8002938:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800293a:	68fb      	ldr	r3, [r7, #12]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3718      	adds	r7, #24
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	20020000 	.word	0x20020000
 8002948:	00000400 	.word	0x00000400
 800294c:	20000200 	.word	0x20000200
 8002950:	20009570 	.word	0x20009570

08002954 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002958:	4b06      	ldr	r3, [pc, #24]	; (8002974 <SystemInit+0x20>)
 800295a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800295e:	4a05      	ldr	r2, [pc, #20]	; (8002974 <SystemInit+0x20>)
 8002960:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002964:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002968:	bf00      	nop
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	e000ed00 	.word	0xe000ed00

08002978 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b09c      	sub	sp, #112	; 0x70
 800297c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800297e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002982:	2200      	movs	r2, #0
 8002984:	601a      	str	r2, [r3, #0]
 8002986:	605a      	str	r2, [r3, #4]
 8002988:	609a      	str	r2, [r3, #8]
 800298a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800298c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	605a      	str	r2, [r3, #4]
 8002996:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002998:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	605a      	str	r2, [r3, #4]
 80029a2:	609a      	str	r2, [r3, #8]
 80029a4:	60da      	str	r2, [r3, #12]
 80029a6:	611a      	str	r2, [r3, #16]
 80029a8:	615a      	str	r2, [r3, #20]
 80029aa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80029ac:	1d3b      	adds	r3, r7, #4
 80029ae:	2234      	movs	r2, #52	; 0x34
 80029b0:	2100      	movs	r1, #0
 80029b2:	4618      	mov	r0, r3
 80029b4:	f006 fc2c 	bl	8009210 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80029b8:	4b56      	ldr	r3, [pc, #344]	; (8002b14 <MX_TIM1_Init+0x19c>)
 80029ba:	4a57      	ldr	r2, [pc, #348]	; (8002b18 <MX_TIM1_Init+0x1a0>)
 80029bc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80029be:	4b55      	ldr	r3, [pc, #340]	; (8002b14 <MX_TIM1_Init+0x19c>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029c4:	4b53      	ldr	r3, [pc, #332]	; (8002b14 <MX_TIM1_Init+0x19c>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80029ca:	4b52      	ldr	r3, [pc, #328]	; (8002b14 <MX_TIM1_Init+0x19c>)
 80029cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029d0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029d2:	4b50      	ldr	r3, [pc, #320]	; (8002b14 <MX_TIM1_Init+0x19c>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80029d8:	4b4e      	ldr	r3, [pc, #312]	; (8002b14 <MX_TIM1_Init+0x19c>)
 80029da:	2200      	movs	r2, #0
 80029dc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029de:	4b4d      	ldr	r3, [pc, #308]	; (8002b14 <MX_TIM1_Init+0x19c>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80029e4:	484b      	ldr	r0, [pc, #300]	; (8002b14 <MX_TIM1_Init+0x19c>)
 80029e6:	f003 feab 	bl	8006740 <HAL_TIM_Base_Init>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80029f0:	f7ff fd6a 	bl	80024c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029f8:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80029fa:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80029fe:	4619      	mov	r1, r3
 8002a00:	4844      	ldr	r0, [pc, #272]	; (8002b14 <MX_TIM1_Init+0x19c>)
 8002a02:	f004 fac7 	bl	8006f94 <HAL_TIM_ConfigClockSource>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002a0c:	f7ff fd5c 	bl	80024c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002a10:	4840      	ldr	r0, [pc, #256]	; (8002b14 <MX_TIM1_Init+0x19c>)
 8002a12:	f003 ffc6 	bl	80069a2 <HAL_TIM_PWM_Init>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002a1c:	f7ff fd54 	bl	80024c8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8002a20:	483c      	ldr	r0, [pc, #240]	; (8002b14 <MX_TIM1_Init+0x19c>)
 8002a22:	f003 ff5d 	bl	80068e0 <HAL_TIM_OC_Init>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8002a2c:	f7ff fd4c 	bl	80024c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a30:	2300      	movs	r3, #0
 8002a32:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002a34:	2300      	movs	r3, #0
 8002a36:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002a3c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002a40:	4619      	mov	r1, r3
 8002a42:	4834      	ldr	r0, [pc, #208]	; (8002b14 <MX_TIM1_Init+0x19c>)
 8002a44:	f005 f84c 	bl	8007ae0 <HAL_TIMEx_MasterConfigSynchronization>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8002a4e:	f7ff fd3b 	bl	80024c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a52:	2360      	movs	r3, #96	; 0x60
 8002a54:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8002a56:	2300      	movs	r3, #0
 8002a58:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a62:	2300      	movs	r3, #0
 8002a64:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a66:	2300      	movs	r3, #0
 8002a68:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a6e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002a72:	2200      	movs	r2, #0
 8002a74:	4619      	mov	r1, r3
 8002a76:	4827      	ldr	r0, [pc, #156]	; (8002b14 <MX_TIM1_Init+0x19c>)
 8002a78:	f004 f97c 	bl	8006d74 <HAL_TIM_PWM_ConfigChannel>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8002a82:	f7ff fd21 	bl	80024c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a86:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002a8a:	2204      	movs	r2, #4
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4821      	ldr	r0, [pc, #132]	; (8002b14 <MX_TIM1_Init+0x19c>)
 8002a90:	f004 f970 	bl	8006d74 <HAL_TIM_PWM_ConfigChannel>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d001      	beq.n	8002a9e <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8002a9a:	f7ff fd15 	bl	80024c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002aa2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002aa6:	2208      	movs	r2, #8
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	481a      	ldr	r0, [pc, #104]	; (8002b14 <MX_TIM1_Init+0x19c>)
 8002aac:	f004 f8ec 	bl	8006c88 <HAL_TIM_OC_ConfigChannel>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002ab6:	f7ff fd07 	bl	80024c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002aba:	2300      	movs	r3, #0
 8002abc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002aca:	2300      	movs	r3, #0
 8002acc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002ace:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ad2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002adc:	2300      	movs	r3, #0
 8002ade:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002ae0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ae4:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002aea:	2300      	movs	r3, #0
 8002aec:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002aee:	2300      	movs	r3, #0
 8002af0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002af2:	1d3b      	adds	r3, r7, #4
 8002af4:	4619      	mov	r1, r3
 8002af6:	4807      	ldr	r0, [pc, #28]	; (8002b14 <MX_TIM1_Init+0x19c>)
 8002af8:	f005 f888 	bl	8007c0c <HAL_TIMEx_ConfigBreakDeadTime>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <MX_TIM1_Init+0x18e>
  {
    Error_Handler();
 8002b02:	f7ff fce1 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002b06:	4803      	ldr	r0, [pc, #12]	; (8002b14 <MX_TIM1_Init+0x19c>)
 8002b08:	f000 f828 	bl	8002b5c <HAL_TIM_MspPostInit>

}
 8002b0c:	bf00      	nop
 8002b0e:	3770      	adds	r7, #112	; 0x70
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	20009480 	.word	0x20009480
 8002b18:	40012c00 	.word	0x40012c00

08002b1c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a0a      	ldr	r2, [pc, #40]	; (8002b54 <HAL_TIM_Base_MspInit+0x38>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d10b      	bne.n	8002b46 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b2e:	4b0a      	ldr	r3, [pc, #40]	; (8002b58 <HAL_TIM_Base_MspInit+0x3c>)
 8002b30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b32:	4a09      	ldr	r2, [pc, #36]	; (8002b58 <HAL_TIM_Base_MspInit+0x3c>)
 8002b34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002b38:	6613      	str	r3, [r2, #96]	; 0x60
 8002b3a:	4b07      	ldr	r3, [pc, #28]	; (8002b58 <HAL_TIM_Base_MspInit+0x3c>)
 8002b3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b42:	60fb      	str	r3, [r7, #12]
 8002b44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002b46:	bf00      	nop
 8002b48:	3714      	adds	r7, #20
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	40012c00 	.word	0x40012c00
 8002b58:	40021000 	.word	0x40021000

08002b5c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b088      	sub	sp, #32
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b64:	f107 030c 	add.w	r3, r7, #12
 8002b68:	2200      	movs	r2, #0
 8002b6a:	601a      	str	r2, [r3, #0]
 8002b6c:	605a      	str	r2, [r3, #4]
 8002b6e:	609a      	str	r2, [r3, #8]
 8002b70:	60da      	str	r2, [r3, #12]
 8002b72:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a12      	ldr	r2, [pc, #72]	; (8002bc4 <HAL_TIM_MspPostInit+0x68>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d11d      	bne.n	8002bba <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b7e:	4b12      	ldr	r3, [pc, #72]	; (8002bc8 <HAL_TIM_MspPostInit+0x6c>)
 8002b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b82:	4a11      	ldr	r2, [pc, #68]	; (8002bc8 <HAL_TIM_MspPostInit+0x6c>)
 8002b84:	f043 0301 	orr.w	r3, r3, #1
 8002b88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b8a:	4b0f      	ldr	r3, [pc, #60]	; (8002bc8 <HAL_TIM_MspPostInit+0x6c>)
 8002b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	60bb      	str	r3, [r7, #8]
 8002b94:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002b96:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002b9a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002ba8:	2306      	movs	r3, #6
 8002baa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bac:	f107 030c 	add.w	r3, r7, #12
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bb6:	f001 ffd7 	bl	8004b68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002bba:	bf00      	nop
 8002bbc:	3720      	adds	r7, #32
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	40012c00 	.word	0x40012c00
 8002bc8:	40021000 	.word	0x40021000

08002bcc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002bd0:	4b22      	ldr	r3, [pc, #136]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002bd2:	4a23      	ldr	r2, [pc, #140]	; (8002c60 <MX_USART2_UART_Init+0x94>)
 8002bd4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002bd6:	4b21      	ldr	r3, [pc, #132]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002bd8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002bdc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002bde:	4b1f      	ldr	r3, [pc, #124]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002be4:	4b1d      	ldr	r3, [pc, #116]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002bea:	4b1c      	ldr	r3, [pc, #112]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002bf0:	4b1a      	ldr	r3, [pc, #104]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002bf2:	220c      	movs	r2, #12
 8002bf4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bf6:	4b19      	ldr	r3, [pc, #100]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bfc:	4b17      	ldr	r3, [pc, #92]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c02:	4b16      	ldr	r3, [pc, #88]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c08:	4b14      	ldr	r3, [pc, #80]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c0e:	4b13      	ldr	r3, [pc, #76]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c14:	4811      	ldr	r0, [pc, #68]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002c16:	f005 f8ab 	bl	8007d70 <HAL_UART_Init>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d001      	beq.n	8002c24 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002c20:	f7ff fc52 	bl	80024c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c24:	2100      	movs	r1, #0
 8002c26:	480d      	ldr	r0, [pc, #52]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002c28:	f006 f9ef 	bl	800900a <HAL_UARTEx_SetTxFifoThreshold>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002c32:	f7ff fc49 	bl	80024c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c36:	2100      	movs	r1, #0
 8002c38:	4808      	ldr	r0, [pc, #32]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002c3a:	f006 fa24 	bl	8009086 <HAL_UARTEx_SetRxFifoThreshold>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002c44:	f7ff fc40 	bl	80024c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002c48:	4804      	ldr	r0, [pc, #16]	; (8002c5c <MX_USART2_UART_Init+0x90>)
 8002c4a:	f006 f9a5 	bl	8008f98 <HAL_UARTEx_DisableFifoMode>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002c54:	f7ff fc38 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c58:	bf00      	nop
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	200094cc 	.word	0x200094cc
 8002c60:	40004400 	.word	0x40004400

08002c64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b08a      	sub	sp, #40	; 0x28
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c6c:	f107 0314 	add.w	r3, r7, #20
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	605a      	str	r2, [r3, #4]
 8002c76:	609a      	str	r2, [r3, #8]
 8002c78:	60da      	str	r2, [r3, #12]
 8002c7a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a17      	ldr	r2, [pc, #92]	; (8002ce0 <HAL_UART_MspInit+0x7c>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d128      	bne.n	8002cd8 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c86:	4b17      	ldr	r3, [pc, #92]	; (8002ce4 <HAL_UART_MspInit+0x80>)
 8002c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c8a:	4a16      	ldr	r2, [pc, #88]	; (8002ce4 <HAL_UART_MspInit+0x80>)
 8002c8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c90:	6593      	str	r3, [r2, #88]	; 0x58
 8002c92:	4b14      	ldr	r3, [pc, #80]	; (8002ce4 <HAL_UART_MspInit+0x80>)
 8002c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c9a:	613b      	str	r3, [r7, #16]
 8002c9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c9e:	4b11      	ldr	r3, [pc, #68]	; (8002ce4 <HAL_UART_MspInit+0x80>)
 8002ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ca2:	4a10      	ldr	r2, [pc, #64]	; (8002ce4 <HAL_UART_MspInit+0x80>)
 8002ca4:	f043 0301 	orr.w	r3, r3, #1
 8002ca8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002caa:	4b0e      	ldr	r3, [pc, #56]	; (8002ce4 <HAL_UART_MspInit+0x80>)
 8002cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	60fb      	str	r3, [r7, #12]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002cb6:	230c      	movs	r3, #12
 8002cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cba:	2302      	movs	r3, #2
 8002cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cc6:	2307      	movs	r3, #7
 8002cc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cca:	f107 0314 	add.w	r3, r7, #20
 8002cce:	4619      	mov	r1, r3
 8002cd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cd4:	f001 ff48 	bl	8004b68 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002cd8:	bf00      	nop
 8002cda:	3728      	adds	r7, #40	; 0x28
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	40004400 	.word	0x40004400
 8002ce4:	40021000 	.word	0x40021000

08002ce8 <__io_putchar>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 8002cf0:	1d39      	adds	r1, r7, #4
 8002cf2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	4803      	ldr	r0, [pc, #12]	; (8002d08 <__io_putchar+0x20>)
 8002cfa:	f005 f889 	bl	8007e10 <HAL_UART_Transmit>
return 0;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3708      	adds	r7, #8
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	200094cc 	.word	0x200094cc

08002d0c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8002d14:	2201      	movs	r2, #1
 8002d16:	4904      	ldr	r1, [pc, #16]	; (8002d28 <HAL_UART_RxCpltCallback+0x1c>)
 8002d18:	4804      	ldr	r0, [pc, #16]	; (8002d2c <HAL_UART_RxCpltCallback+0x20>)
 8002d1a:	f005 f90f 	bl	8007f3c <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002d1e:	bf00      	nop
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	20000648 	.word	0x20000648
 8002d2c:	200094cc 	.word	0x200094cc

08002d30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002d30:	480d      	ldr	r0, [pc, #52]	; (8002d68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002d32:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d34:	480d      	ldr	r0, [pc, #52]	; (8002d6c <LoopForever+0x6>)
  ldr r1, =_edata
 8002d36:	490e      	ldr	r1, [pc, #56]	; (8002d70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d38:	4a0e      	ldr	r2, [pc, #56]	; (8002d74 <LoopForever+0xe>)
  movs r3, #0
 8002d3a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002d3c:	e002      	b.n	8002d44 <LoopCopyDataInit>

08002d3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d42:	3304      	adds	r3, #4

08002d44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d48:	d3f9      	bcc.n	8002d3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d4a:	4a0b      	ldr	r2, [pc, #44]	; (8002d78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d4c:	4c0b      	ldr	r4, [pc, #44]	; (8002d7c <LoopForever+0x16>)
  movs r3, #0
 8002d4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d50:	e001      	b.n	8002d56 <LoopFillZerobss>

08002d52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d54:	3204      	adds	r2, #4

08002d56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d58:	d3fb      	bcc.n	8002d52 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002d5a:	f7ff fdfb 	bl	8002954 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d5e:	f006 fa25 	bl	80091ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d62:	f7ff f89d 	bl	8001ea0 <main>

08002d66 <LoopForever>:

LoopForever:
    b LoopForever
 8002d66:	e7fe      	b.n	8002d66 <LoopForever>
  ldr   r0, =_estack
 8002d68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d70:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002d74:	0800c540 	.word	0x0800c540
  ldr r2, =_sbss
 8002d78:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002d7c:	20009570 	.word	0x20009570

08002d80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d80:	e7fe      	b.n	8002d80 <ADC1_2_IRQHandler>

08002d82 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b082      	sub	sp, #8
 8002d86:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d8c:	2003      	movs	r0, #3
 8002d8e:	f001 fcf3 	bl	8004778 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d92:	2000      	movs	r0, #0
 8002d94:	f000 f80e 	bl	8002db4 <HAL_InitTick>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d002      	beq.n	8002da4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	71fb      	strb	r3, [r7, #7]
 8002da2:	e001      	b.n	8002da8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002da4:	f7ff fcc2 	bl	800272c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002da8:	79fb      	ldrb	r3, [r7, #7]

}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
	...

08002db4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002dc0:	4b16      	ldr	r3, [pc, #88]	; (8002e1c <HAL_InitTick+0x68>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d022      	beq.n	8002e0e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002dc8:	4b15      	ldr	r3, [pc, #84]	; (8002e20 <HAL_InitTick+0x6c>)
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	4b13      	ldr	r3, [pc, #76]	; (8002e1c <HAL_InitTick+0x68>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002dd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f001 fcf0 	bl	80047c2 <HAL_SYSTICK_Config>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10f      	bne.n	8002e08 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2b0f      	cmp	r3, #15
 8002dec:	d809      	bhi.n	8002e02 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002dee:	2200      	movs	r2, #0
 8002df0:	6879      	ldr	r1, [r7, #4]
 8002df2:	f04f 30ff 	mov.w	r0, #4294967295
 8002df6:	f001 fcca 	bl	800478e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002dfa:	4a0a      	ldr	r2, [pc, #40]	; (8002e24 <HAL_InitTick+0x70>)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6013      	str	r3, [r2, #0]
 8002e00:	e007      	b.n	8002e12 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	73fb      	strb	r3, [r7, #15]
 8002e06:	e004      	b.n	8002e12 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	73fb      	strb	r3, [r7, #15]
 8002e0c:	e001      	b.n	8002e12 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3710      	adds	r7, #16
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	20000008 	.word	0x20000008
 8002e20:	20000000 	.word	0x20000000
 8002e24:	20000004 	.word	0x20000004

08002e28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e2c:	4b05      	ldr	r3, [pc, #20]	; (8002e44 <HAL_IncTick+0x1c>)
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	4b05      	ldr	r3, [pc, #20]	; (8002e48 <HAL_IncTick+0x20>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4413      	add	r3, r2
 8002e36:	4a03      	ldr	r2, [pc, #12]	; (8002e44 <HAL_IncTick+0x1c>)
 8002e38:	6013      	str	r3, [r2, #0]
}
 8002e3a:	bf00      	nop
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	2000955c 	.word	0x2000955c
 8002e48:	20000008 	.word	0x20000008

08002e4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e50:	4b03      	ldr	r3, [pc, #12]	; (8002e60 <HAL_GetTick+0x14>)
 8002e52:	681b      	ldr	r3, [r3, #0]
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	2000955c 	.word	0x2000955c

08002e64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e6c:	f7ff ffee 	bl	8002e4c <HAL_GetTick>
 8002e70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e7c:	d004      	beq.n	8002e88 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e7e:	4b09      	ldr	r3, [pc, #36]	; (8002ea4 <HAL_Delay+0x40>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	68fa      	ldr	r2, [r7, #12]
 8002e84:	4413      	add	r3, r2
 8002e86:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e88:	bf00      	nop
 8002e8a:	f7ff ffdf 	bl	8002e4c <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d8f7      	bhi.n	8002e8a <HAL_Delay+0x26>
  {
  }
}
 8002e9a:	bf00      	nop
 8002e9c:	bf00      	nop
 8002e9e:	3710      	adds	r7, #16
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	20000008 	.word	0x20000008

08002ea8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	609a      	str	r2, [r3, #8]
}
 8002ec2:	bf00      	nop
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr

08002ece <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002ece:	b480      	push	{r7}
 8002ed0:	b083      	sub	sp, #12
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6078      	str	r0, [r7, #4]
 8002ed6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	431a      	orrs	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	609a      	str	r2, [r3, #8]
}
 8002ee8:	bf00      	nop
 8002eea:	370c      	adds	r7, #12
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr

08002ef4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b087      	sub	sp, #28
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	607a      	str	r2, [r7, #4]
 8002f1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	3360      	adds	r3, #96	; 0x60
 8002f22:	461a      	mov	r2, r3
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	4413      	add	r3, r2
 8002f2a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	4b08      	ldr	r3, [pc, #32]	; (8002f54 <LL_ADC_SetOffset+0x44>)
 8002f32:	4013      	ands	r3, r2
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002f3a:	683a      	ldr	r2, [r7, #0]
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002f48:	bf00      	nop
 8002f4a:	371c      	adds	r7, #28
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	03fff000 	.word	0x03fff000

08002f58 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	3360      	adds	r3, #96	; 0x60
 8002f66:	461a      	mov	r2, r3
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	4413      	add	r3, r2
 8002f6e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3714      	adds	r7, #20
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b087      	sub	sp, #28
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	3360      	adds	r3, #96	; 0x60
 8002f94:	461a      	mov	r2, r3
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	4413      	add	r3, r2
 8002f9c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	431a      	orrs	r2, r3
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002fae:	bf00      	nop
 8002fb0:	371c      	adds	r7, #28
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr

08002fba <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	b087      	sub	sp, #28
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	60f8      	str	r0, [r7, #12]
 8002fc2:	60b9      	str	r1, [r7, #8]
 8002fc4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	3360      	adds	r3, #96	; 0x60
 8002fca:	461a      	mov	r2, r3
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	4413      	add	r3, r2
 8002fd2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	431a      	orrs	r2, r3
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002fe4:	bf00      	nop
 8002fe6:	371c      	adds	r7, #28
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b087      	sub	sp, #28
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	60f8      	str	r0, [r7, #12]
 8002ff8:	60b9      	str	r1, [r7, #8]
 8002ffa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	3360      	adds	r3, #96	; 0x60
 8003000:	461a      	mov	r2, r3
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	4413      	add	r3, r2
 8003008:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	431a      	orrs	r2, r3
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800301a:	bf00      	nop
 800301c:	371c      	adds	r7, #28
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr

08003026 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003026:	b480      	push	{r7}
 8003028:	b083      	sub	sp, #12
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
 800302e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	615a      	str	r2, [r3, #20]
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003060:	2301      	movs	r3, #1
 8003062:	e000      	b.n	8003066 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr

08003072 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003072:	b480      	push	{r7}
 8003074:	b087      	sub	sp, #28
 8003076:	af00      	add	r7, sp, #0
 8003078:	60f8      	str	r0, [r7, #12]
 800307a:	60b9      	str	r1, [r7, #8]
 800307c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	3330      	adds	r3, #48	; 0x30
 8003082:	461a      	mov	r2, r3
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	0a1b      	lsrs	r3, r3, #8
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	f003 030c 	and.w	r3, r3, #12
 800308e:	4413      	add	r3, r2
 8003090:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	f003 031f 	and.w	r3, r3, #31
 800309c:	211f      	movs	r1, #31
 800309e:	fa01 f303 	lsl.w	r3, r1, r3
 80030a2:	43db      	mvns	r3, r3
 80030a4:	401a      	ands	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	0e9b      	lsrs	r3, r3, #26
 80030aa:	f003 011f 	and.w	r1, r3, #31
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	f003 031f 	and.w	r3, r3, #31
 80030b4:	fa01 f303 	lsl.w	r3, r1, r3
 80030b8:	431a      	orrs	r2, r3
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80030be:	bf00      	nop
 80030c0:	371c      	adds	r7, #28
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr

080030ca <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80030ca:	b480      	push	{r7}
 80030cc:	b087      	sub	sp, #28
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	60f8      	str	r0, [r7, #12]
 80030d2:	60b9      	str	r1, [r7, #8]
 80030d4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	3314      	adds	r3, #20
 80030da:	461a      	mov	r2, r3
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	0e5b      	lsrs	r3, r3, #25
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	f003 0304 	and.w	r3, r3, #4
 80030e6:	4413      	add	r3, r2
 80030e8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	0d1b      	lsrs	r3, r3, #20
 80030f2:	f003 031f 	and.w	r3, r3, #31
 80030f6:	2107      	movs	r1, #7
 80030f8:	fa01 f303 	lsl.w	r3, r1, r3
 80030fc:	43db      	mvns	r3, r3
 80030fe:	401a      	ands	r2, r3
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	0d1b      	lsrs	r3, r3, #20
 8003104:	f003 031f 	and.w	r3, r3, #31
 8003108:	6879      	ldr	r1, [r7, #4]
 800310a:	fa01 f303 	lsl.w	r3, r1, r3
 800310e:	431a      	orrs	r2, r3
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003114:	bf00      	nop
 8003116:	371c      	adds	r7, #28
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003120:	b480      	push	{r7}
 8003122:	b085      	sub	sp, #20
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003138:	43db      	mvns	r3, r3
 800313a:	401a      	ands	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f003 0318 	and.w	r3, r3, #24
 8003142:	4908      	ldr	r1, [pc, #32]	; (8003164 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003144:	40d9      	lsrs	r1, r3
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	400b      	ands	r3, r1
 800314a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800314e:	431a      	orrs	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003156:	bf00      	nop
 8003158:	3714      	adds	r7, #20
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	0007ffff 	.word	0x0007ffff

08003168 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f003 031f 	and.w	r3, r3, #31
}
 8003178:	4618      	mov	r0, r3
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003194:	4618      	mov	r0, r3
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80031b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	6093      	str	r3, [r2, #8]
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80031d8:	d101      	bne.n	80031de <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80031da:	2301      	movs	r3, #1
 80031dc:	e000      	b.n	80031e0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80031fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003200:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003224:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003228:	d101      	bne.n	800322e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800322a:	2301      	movs	r3, #1
 800322c:	e000      	b.n	8003230 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800322e:	2300      	movs	r3, #0
}
 8003230:	4618      	mov	r0, r3
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800324c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003250:	f043 0201 	orr.w	r2, r3, #1
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003258:	bf00      	nop
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f003 0301 	and.w	r3, r3, #1
 8003274:	2b01      	cmp	r3, #1
 8003276:	d101      	bne.n	800327c <LL_ADC_IsEnabled+0x18>
 8003278:	2301      	movs	r3, #1
 800327a:	e000      	b.n	800327e <LL_ADC_IsEnabled+0x1a>
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	370c      	adds	r7, #12
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr

0800328a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800328a:	b480      	push	{r7}
 800328c:	b083      	sub	sp, #12
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800329a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800329e:	f043 0204 	orr.w	r2, r3, #4
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80032a6:	bf00      	nop
 80032a8:	370c      	adds	r7, #12
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr

080032b2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80032b2:	b480      	push	{r7}
 80032b4:	b083      	sub	sp, #12
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f003 0304 	and.w	r3, r3, #4
 80032c2:	2b04      	cmp	r3, #4
 80032c4:	d101      	bne.n	80032ca <LL_ADC_REG_IsConversionOngoing+0x18>
 80032c6:	2301      	movs	r3, #1
 80032c8:	e000      	b.n	80032cc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80032ca:	2300      	movs	r3, #0
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f003 0308 	and.w	r3, r3, #8
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d101      	bne.n	80032f0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80032ec:	2301      	movs	r3, #1
 80032ee:	e000      	b.n	80032f2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	370c      	adds	r7, #12
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
	...

08003300 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003300:	b590      	push	{r4, r7, lr}
 8003302:	b089      	sub	sp, #36	; 0x24
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003308:	2300      	movs	r3, #0
 800330a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800330c:	2300      	movs	r3, #0
 800330e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d101      	bne.n	800331a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e1af      	b.n	800367a <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003324:	2b00      	cmp	r3, #0
 8003326:	d109      	bne.n	800333c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f7fd ff87 	bl	800123c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff ff3f 	bl	80031c4 <LL_ADC_IsDeepPowerDownEnabled>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d004      	beq.n	8003356 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4618      	mov	r0, r3
 8003352:	f7ff ff25 	bl	80031a0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff ff5a 	bl	8003214 <LL_ADC_IsInternalRegulatorEnabled>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d115      	bne.n	8003392 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff ff3e 	bl	80031ec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003370:	4b9f      	ldr	r3, [pc, #636]	; (80035f0 <HAL_ADC_Init+0x2f0>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	099b      	lsrs	r3, r3, #6
 8003376:	4a9f      	ldr	r2, [pc, #636]	; (80035f4 <HAL_ADC_Init+0x2f4>)
 8003378:	fba2 2303 	umull	r2, r3, r2, r3
 800337c:	099b      	lsrs	r3, r3, #6
 800337e:	3301      	adds	r3, #1
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003384:	e002      	b.n	800338c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	3b01      	subs	r3, #1
 800338a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1f9      	bne.n	8003386 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4618      	mov	r0, r3
 8003398:	f7ff ff3c 	bl	8003214 <LL_ADC_IsInternalRegulatorEnabled>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d10d      	bne.n	80033be <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033a6:	f043 0210 	orr.w	r2, r3, #16
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033b2:	f043 0201 	orr.w	r2, r3, #1
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7ff ff75 	bl	80032b2 <LL_ADC_REG_IsConversionOngoing>
 80033c8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033ce:	f003 0310 	and.w	r3, r3, #16
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	f040 8148 	bne.w	8003668 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f040 8144 	bne.w	8003668 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80033e8:	f043 0202 	orr.w	r2, r3, #2
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7ff ff35 	bl	8003264 <LL_ADC_IsEnabled>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d141      	bne.n	8003484 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003408:	d004      	beq.n	8003414 <HAL_ADC_Init+0x114>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a7a      	ldr	r2, [pc, #488]	; (80035f8 <HAL_ADC_Init+0x2f8>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d10f      	bne.n	8003434 <HAL_ADC_Init+0x134>
 8003414:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003418:	f7ff ff24 	bl	8003264 <LL_ADC_IsEnabled>
 800341c:	4604      	mov	r4, r0
 800341e:	4876      	ldr	r0, [pc, #472]	; (80035f8 <HAL_ADC_Init+0x2f8>)
 8003420:	f7ff ff20 	bl	8003264 <LL_ADC_IsEnabled>
 8003424:	4603      	mov	r3, r0
 8003426:	4323      	orrs	r3, r4
 8003428:	2b00      	cmp	r3, #0
 800342a:	bf0c      	ite	eq
 800342c:	2301      	moveq	r3, #1
 800342e:	2300      	movne	r3, #0
 8003430:	b2db      	uxtb	r3, r3
 8003432:	e012      	b.n	800345a <HAL_ADC_Init+0x15a>
 8003434:	4871      	ldr	r0, [pc, #452]	; (80035fc <HAL_ADC_Init+0x2fc>)
 8003436:	f7ff ff15 	bl	8003264 <LL_ADC_IsEnabled>
 800343a:	4604      	mov	r4, r0
 800343c:	4870      	ldr	r0, [pc, #448]	; (8003600 <HAL_ADC_Init+0x300>)
 800343e:	f7ff ff11 	bl	8003264 <LL_ADC_IsEnabled>
 8003442:	4603      	mov	r3, r0
 8003444:	431c      	orrs	r4, r3
 8003446:	486f      	ldr	r0, [pc, #444]	; (8003604 <HAL_ADC_Init+0x304>)
 8003448:	f7ff ff0c 	bl	8003264 <LL_ADC_IsEnabled>
 800344c:	4603      	mov	r3, r0
 800344e:	4323      	orrs	r3, r4
 8003450:	2b00      	cmp	r3, #0
 8003452:	bf0c      	ite	eq
 8003454:	2301      	moveq	r3, #1
 8003456:	2300      	movne	r3, #0
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b00      	cmp	r3, #0
 800345c:	d012      	beq.n	8003484 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003466:	d004      	beq.n	8003472 <HAL_ADC_Init+0x172>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a62      	ldr	r2, [pc, #392]	; (80035f8 <HAL_ADC_Init+0x2f8>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d101      	bne.n	8003476 <HAL_ADC_Init+0x176>
 8003472:	4a65      	ldr	r2, [pc, #404]	; (8003608 <HAL_ADC_Init+0x308>)
 8003474:	e000      	b.n	8003478 <HAL_ADC_Init+0x178>
 8003476:	4a65      	ldr	r2, [pc, #404]	; (800360c <HAL_ADC_Init+0x30c>)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	4619      	mov	r1, r3
 800347e:	4610      	mov	r0, r2
 8003480:	f7ff fd12 	bl	8002ea8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	7f5b      	ldrb	r3, [r3, #29]
 8003488:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800348e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003494:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800349a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034a2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80034a4:	4313      	orrs	r3, r2
 80034a6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d106      	bne.n	80034c0 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b6:	3b01      	subs	r3, #1
 80034b8:	045b      	lsls	r3, r3, #17
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	4313      	orrs	r3, r2
 80034be:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d009      	beq.n	80034dc <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034cc:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	4313      	orrs	r3, r2
 80034da:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68da      	ldr	r2, [r3, #12]
 80034e2:	4b4b      	ldr	r3, [pc, #300]	; (8003610 <HAL_ADC_Init+0x310>)
 80034e4:	4013      	ands	r3, r2
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6812      	ldr	r2, [r2, #0]
 80034ea:	69b9      	ldr	r1, [r7, #24]
 80034ec:	430b      	orrs	r3, r1
 80034ee:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	691b      	ldr	r3, [r3, #16]
 80034f6:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4618      	mov	r0, r3
 800350c:	f7ff fed1 	bl	80032b2 <LL_ADC_REG_IsConversionOngoing>
 8003510:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4618      	mov	r0, r3
 8003518:	f7ff fede 	bl	80032d8 <LL_ADC_INJ_IsConversionOngoing>
 800351c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d17f      	bne.n	8003624 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d17c      	bne.n	8003624 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800352e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003536:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003538:	4313      	orrs	r3, r2
 800353a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003546:	f023 0302 	bic.w	r3, r3, #2
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	6812      	ldr	r2, [r2, #0]
 800354e:	69b9      	ldr	r1, [r7, #24]
 8003550:	430b      	orrs	r3, r1
 8003552:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	691b      	ldr	r3, [r3, #16]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d017      	beq.n	800358c <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	691a      	ldr	r2, [r3, #16]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800356a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003574:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003578:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6911      	ldr	r1, [r2, #16]
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	6812      	ldr	r2, [r2, #0]
 8003584:	430b      	orrs	r3, r1
 8003586:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800358a:	e013      	b.n	80035b4 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	691a      	ldr	r2, [r3, #16]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800359a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6812      	ldr	r2, [r2, #0]
 80035a8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80035ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80035b0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d12a      	bne.n	8003614 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80035c8:	f023 0304 	bic.w	r3, r3, #4
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80035d4:	4311      	orrs	r1, r2
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80035da:	4311      	orrs	r1, r2
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80035e0:	430a      	orrs	r2, r1
 80035e2:	431a      	orrs	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f042 0201 	orr.w	r2, r2, #1
 80035ec:	611a      	str	r2, [r3, #16]
 80035ee:	e019      	b.n	8003624 <HAL_ADC_Init+0x324>
 80035f0:	20000000 	.word	0x20000000
 80035f4:	053e2d63 	.word	0x053e2d63
 80035f8:	50000100 	.word	0x50000100
 80035fc:	50000400 	.word	0x50000400
 8003600:	50000500 	.word	0x50000500
 8003604:	50000600 	.word	0x50000600
 8003608:	50000300 	.word	0x50000300
 800360c:	50000700 	.word	0x50000700
 8003610:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	691a      	ldr	r2, [r3, #16]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 0201 	bic.w	r2, r2, #1
 8003622:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d10c      	bne.n	8003646 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003632:	f023 010f 	bic.w	r1, r3, #15
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	1e5a      	subs	r2, r3, #1
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	430a      	orrs	r2, r1
 8003642:	631a      	str	r2, [r3, #48]	; 0x30
 8003644:	e007      	b.n	8003656 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 020f 	bic.w	r2, r2, #15
 8003654:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800365a:	f023 0303 	bic.w	r3, r3, #3
 800365e:	f043 0201 	orr.w	r2, r3, #1
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	65da      	str	r2, [r3, #92]	; 0x5c
 8003666:	e007      	b.n	8003678 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800366c:	f043 0210 	orr.w	r2, r3, #16
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003678:	7ffb      	ldrb	r3, [r7, #31]
}
 800367a:	4618      	mov	r0, r3
 800367c:	3724      	adds	r7, #36	; 0x24
 800367e:	46bd      	mov	sp, r7
 8003680:	bd90      	pop	{r4, r7, pc}
 8003682:	bf00      	nop

08003684 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b086      	sub	sp, #24
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003694:	d004      	beq.n	80036a0 <HAL_ADC_Start+0x1c>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a67      	ldr	r2, [pc, #412]	; (8003838 <HAL_ADC_Start+0x1b4>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d101      	bne.n	80036a4 <HAL_ADC_Start+0x20>
 80036a0:	4b66      	ldr	r3, [pc, #408]	; (800383c <HAL_ADC_Start+0x1b8>)
 80036a2:	e000      	b.n	80036a6 <HAL_ADC_Start+0x22>
 80036a4:	4b66      	ldr	r3, [pc, #408]	; (8003840 <HAL_ADC_Start+0x1bc>)
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7ff fd5e 	bl	8003168 <LL_ADC_GetMultimode>
 80036ac:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7ff fdfd 	bl	80032b2 <LL_ADC_REG_IsConversionOngoing>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f040 80b4 	bne.w	8003828 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d101      	bne.n	80036ce <HAL_ADC_Start+0x4a>
 80036ca:	2302      	movs	r3, #2
 80036cc:	e0af      	b.n	800382e <HAL_ADC_Start+0x1aa>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 fe0c 	bl	80042f4 <ADC_Enable>
 80036dc:	4603      	mov	r3, r0
 80036de:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80036e0:	7dfb      	ldrb	r3, [r7, #23]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	f040 809b 	bne.w	800381e <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80036f0:	f023 0301 	bic.w	r3, r3, #1
 80036f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a4d      	ldr	r2, [pc, #308]	; (8003838 <HAL_ADC_Start+0x1b4>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d009      	beq.n	800371a <HAL_ADC_Start+0x96>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a4e      	ldr	r2, [pc, #312]	; (8003844 <HAL_ADC_Start+0x1c0>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d002      	beq.n	8003716 <HAL_ADC_Start+0x92>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	e003      	b.n	800371e <HAL_ADC_Start+0x9a>
 8003716:	4b4c      	ldr	r3, [pc, #304]	; (8003848 <HAL_ADC_Start+0x1c4>)
 8003718:	e001      	b.n	800371e <HAL_ADC_Start+0x9a>
 800371a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	6812      	ldr	r2, [r2, #0]
 8003722:	4293      	cmp	r3, r2
 8003724:	d002      	beq.n	800372c <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d105      	bne.n	8003738 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003730:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800373c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003740:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003744:	d106      	bne.n	8003754 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800374a:	f023 0206 	bic.w	r2, r3, #6
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	661a      	str	r2, [r3, #96]	; 0x60
 8003752:	e002      	b.n	800375a <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	221c      	movs	r2, #28
 8003760:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a32      	ldr	r2, [pc, #200]	; (8003838 <HAL_ADC_Start+0x1b4>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d009      	beq.n	8003788 <HAL_ADC_Start+0x104>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a32      	ldr	r2, [pc, #200]	; (8003844 <HAL_ADC_Start+0x1c0>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d002      	beq.n	8003784 <HAL_ADC_Start+0x100>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	e003      	b.n	800378c <HAL_ADC_Start+0x108>
 8003784:	4b30      	ldr	r3, [pc, #192]	; (8003848 <HAL_ADC_Start+0x1c4>)
 8003786:	e001      	b.n	800378c <HAL_ADC_Start+0x108>
 8003788:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	6812      	ldr	r2, [r2, #0]
 8003790:	4293      	cmp	r3, r2
 8003792:	d008      	beq.n	80037a6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d005      	beq.n	80037a6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	2b05      	cmp	r3, #5
 800379e:	d002      	beq.n	80037a6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	2b09      	cmp	r3, #9
 80037a4:	d114      	bne.n	80037d0 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d007      	beq.n	80037c4 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037b8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80037bc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7ff fd5e 	bl	800328a <LL_ADC_REG_StartConversion>
 80037ce:	e02d      	b.n	800382c <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a15      	ldr	r2, [pc, #84]	; (8003838 <HAL_ADC_Start+0x1b4>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d009      	beq.n	80037fa <HAL_ADC_Start+0x176>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a16      	ldr	r2, [pc, #88]	; (8003844 <HAL_ADC_Start+0x1c0>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d002      	beq.n	80037f6 <HAL_ADC_Start+0x172>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	e003      	b.n	80037fe <HAL_ADC_Start+0x17a>
 80037f6:	4b14      	ldr	r3, [pc, #80]	; (8003848 <HAL_ADC_Start+0x1c4>)
 80037f8:	e001      	b.n	80037fe <HAL_ADC_Start+0x17a>
 80037fa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80037fe:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00f      	beq.n	800382c <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003810:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003814:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	65da      	str	r2, [r3, #92]	; 0x5c
 800381c:	e006      	b.n	800382c <HAL_ADC_Start+0x1a8>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003826:	e001      	b.n	800382c <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003828:	2302      	movs	r3, #2
 800382a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800382c:	7dfb      	ldrb	r3, [r7, #23]
}
 800382e:	4618      	mov	r0, r3
 8003830:	3718      	adds	r7, #24
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	50000100 	.word	0x50000100
 800383c:	50000300 	.word	0x50000300
 8003840:	50000700 	.word	0x50000700
 8003844:	50000500 	.word	0x50000500
 8003848:	50000400 	.word	0x50000400

0800384c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b088      	sub	sp, #32
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800385e:	d004      	beq.n	800386a <HAL_ADC_PollForConversion+0x1e>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a77      	ldr	r2, [pc, #476]	; (8003a44 <HAL_ADC_PollForConversion+0x1f8>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d101      	bne.n	800386e <HAL_ADC_PollForConversion+0x22>
 800386a:	4b77      	ldr	r3, [pc, #476]	; (8003a48 <HAL_ADC_PollForConversion+0x1fc>)
 800386c:	e000      	b.n	8003870 <HAL_ADC_PollForConversion+0x24>
 800386e:	4b77      	ldr	r3, [pc, #476]	; (8003a4c <HAL_ADC_PollForConversion+0x200>)
 8003870:	4618      	mov	r0, r3
 8003872:	f7ff fc79 	bl	8003168 <LL_ADC_GetMultimode>
 8003876:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	2b08      	cmp	r3, #8
 800387e:	d102      	bne.n	8003886 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003880:	2308      	movs	r3, #8
 8003882:	61fb      	str	r3, [r7, #28]
 8003884:	e037      	b.n	80038f6 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d005      	beq.n	8003898 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	2b05      	cmp	r3, #5
 8003890:	d002      	beq.n	8003898 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	2b09      	cmp	r3, #9
 8003896:	d111      	bne.n	80038bc <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d007      	beq.n	80038b6 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038aa:	f043 0220 	orr.w	r2, r3, #32
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e0c1      	b.n	8003a3a <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80038b6:	2304      	movs	r3, #4
 80038b8:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80038ba:	e01c      	b.n	80038f6 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80038c4:	d004      	beq.n	80038d0 <HAL_ADC_PollForConversion+0x84>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a5e      	ldr	r2, [pc, #376]	; (8003a44 <HAL_ADC_PollForConversion+0x1f8>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d101      	bne.n	80038d4 <HAL_ADC_PollForConversion+0x88>
 80038d0:	4b5d      	ldr	r3, [pc, #372]	; (8003a48 <HAL_ADC_PollForConversion+0x1fc>)
 80038d2:	e000      	b.n	80038d6 <HAL_ADC_PollForConversion+0x8a>
 80038d4:	4b5d      	ldr	r3, [pc, #372]	; (8003a4c <HAL_ADC_PollForConversion+0x200>)
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff fc54 	bl	8003184 <LL_ADC_GetMultiDMATransfer>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d007      	beq.n	80038f2 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e6:	f043 0220 	orr.w	r2, r3, #32
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e0a3      	b.n	8003a3a <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80038f2:	2304      	movs	r3, #4
 80038f4:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80038f6:	f7ff faa9 	bl	8002e4c <HAL_GetTick>
 80038fa:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80038fc:	e021      	b.n	8003942 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003904:	d01d      	beq.n	8003942 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003906:	f7ff faa1 	bl	8002e4c <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	683a      	ldr	r2, [r7, #0]
 8003912:	429a      	cmp	r2, r3
 8003914:	d302      	bcc.n	800391c <HAL_ADC_PollForConversion+0xd0>
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d112      	bne.n	8003942 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	4013      	ands	r3, r2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d10b      	bne.n	8003942 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800392e:	f043 0204 	orr.w	r2, r3, #4
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e07b      	b.n	8003a3a <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	4013      	ands	r3, r2
 800394c:	2b00      	cmp	r3, #0
 800394e:	d0d6      	beq.n	80038fe <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003954:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4618      	mov	r0, r3
 8003962:	f7ff fb73 	bl	800304c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d01c      	beq.n	80039a6 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	7f5b      	ldrb	r3, [r3, #29]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d118      	bne.n	80039a6 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0308 	and.w	r3, r3, #8
 800397e:	2b08      	cmp	r3, #8
 8003980:	d111      	bne.n	80039a6 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003986:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003992:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d105      	bne.n	80039a6 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800399e:	f043 0201 	orr.w	r2, r3, #1
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a26      	ldr	r2, [pc, #152]	; (8003a44 <HAL_ADC_PollForConversion+0x1f8>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d009      	beq.n	80039c4 <HAL_ADC_PollForConversion+0x178>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a26      	ldr	r2, [pc, #152]	; (8003a50 <HAL_ADC_PollForConversion+0x204>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d002      	beq.n	80039c0 <HAL_ADC_PollForConversion+0x174>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	e003      	b.n	80039c8 <HAL_ADC_PollForConversion+0x17c>
 80039c0:	4b24      	ldr	r3, [pc, #144]	; (8003a54 <HAL_ADC_PollForConversion+0x208>)
 80039c2:	e001      	b.n	80039c8 <HAL_ADC_PollForConversion+0x17c>
 80039c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	6812      	ldr	r2, [r2, #0]
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d008      	beq.n	80039e2 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d005      	beq.n	80039e2 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	2b05      	cmp	r3, #5
 80039da:	d002      	beq.n	80039e2 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	2b09      	cmp	r3, #9
 80039e0:	d104      	bne.n	80039ec <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	61bb      	str	r3, [r7, #24]
 80039ea:	e014      	b.n	8003a16 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a14      	ldr	r2, [pc, #80]	; (8003a44 <HAL_ADC_PollForConversion+0x1f8>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d009      	beq.n	8003a0a <HAL_ADC_PollForConversion+0x1be>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a15      	ldr	r2, [pc, #84]	; (8003a50 <HAL_ADC_PollForConversion+0x204>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d002      	beq.n	8003a06 <HAL_ADC_PollForConversion+0x1ba>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	e003      	b.n	8003a0e <HAL_ADC_PollForConversion+0x1c2>
 8003a06:	4b13      	ldr	r3, [pc, #76]	; (8003a54 <HAL_ADC_PollForConversion+0x208>)
 8003a08:	e001      	b.n	8003a0e <HAL_ADC_PollForConversion+0x1c2>
 8003a0a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003a0e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d104      	bne.n	8003a26 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2208      	movs	r2, #8
 8003a22:	601a      	str	r2, [r3, #0]
 8003a24:	e008      	b.n	8003a38 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d103      	bne.n	8003a38 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	220c      	movs	r2, #12
 8003a36:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3720      	adds	r7, #32
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	50000100 	.word	0x50000100
 8003a48:	50000300 	.word	0x50000300
 8003a4c:	50000700 	.word	0x50000700
 8003a50:	50000500 	.word	0x50000500
 8003a54:	50000400 	.word	0x50000400

08003a58 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	370c      	adds	r7, #12
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
	...

08003a74 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b0b6      	sub	sp, #216	; 0xd8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003a84:	2300      	movs	r3, #0
 8003a86:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d102      	bne.n	8003a98 <HAL_ADC_ConfigChannel+0x24>
 8003a92:	2302      	movs	r3, #2
 8003a94:	f000 bc13 	b.w	80042be <HAL_ADC_ConfigChannel+0x84a>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7ff fc04 	bl	80032b2 <LL_ADC_REG_IsConversionOngoing>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f040 83f3 	bne.w	8004298 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6818      	ldr	r0, [r3, #0]
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	6859      	ldr	r1, [r3, #4]
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	461a      	mov	r2, r3
 8003ac0:	f7ff fad7 	bl	8003072 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7ff fbf2 	bl	80032b2 <LL_ADC_REG_IsConversionOngoing>
 8003ace:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7ff fbfe 	bl	80032d8 <LL_ADC_INJ_IsConversionOngoing>
 8003adc:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ae0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f040 81d9 	bne.w	8003e9c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003aea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	f040 81d4 	bne.w	8003e9c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003afc:	d10f      	bne.n	8003b1e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6818      	ldr	r0, [r3, #0]
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2200      	movs	r2, #0
 8003b08:	4619      	mov	r1, r3
 8003b0a:	f7ff fade 	bl	80030ca <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003b16:	4618      	mov	r0, r3
 8003b18:	f7ff fa85 	bl	8003026 <LL_ADC_SetSamplingTimeCommonConfig>
 8003b1c:	e00e      	b.n	8003b3c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6818      	ldr	r0, [r3, #0]
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	6819      	ldr	r1, [r3, #0]
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	f7ff facd 	bl	80030ca <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2100      	movs	r1, #0
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7ff fa75 	bl	8003026 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	695a      	ldr	r2, [r3, #20]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	08db      	lsrs	r3, r3, #3
 8003b48:	f003 0303 	and.w	r3, r3, #3
 8003b4c:	005b      	lsls	r3, r3, #1
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	2b04      	cmp	r3, #4
 8003b5c:	d022      	beq.n	8003ba4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6818      	ldr	r0, [r3, #0]
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	6919      	ldr	r1, [r3, #16]
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003b6e:	f7ff f9cf 	bl	8002f10 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6818      	ldr	r0, [r3, #0]
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	6919      	ldr	r1, [r3, #16]
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	461a      	mov	r2, r3
 8003b80:	f7ff fa1b 	bl	8002fba <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6818      	ldr	r0, [r3, #0]
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	6919      	ldr	r1, [r3, #16]
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	7f1b      	ldrb	r3, [r3, #28]
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d102      	bne.n	8003b9a <HAL_ADC_ConfigChannel+0x126>
 8003b94:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b98:	e000      	b.n	8003b9c <HAL_ADC_ConfigChannel+0x128>
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	f7ff fa27 	bl	8002ff0 <LL_ADC_SetOffsetSaturation>
 8003ba2:	e17b      	b.n	8003e9c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2100      	movs	r1, #0
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7ff f9d4 	bl	8002f58 <LL_ADC_GetOffsetChannel>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d10a      	bne.n	8003bd0 <HAL_ADC_ConfigChannel+0x15c>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2100      	movs	r1, #0
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7ff f9c9 	bl	8002f58 <LL_ADC_GetOffsetChannel>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	0e9b      	lsrs	r3, r3, #26
 8003bca:	f003 021f 	and.w	r2, r3, #31
 8003bce:	e01e      	b.n	8003c0e <HAL_ADC_ConfigChannel+0x19a>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2100      	movs	r1, #0
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7ff f9be 	bl	8002f58 <LL_ADC_GetOffsetChannel>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003be6:	fa93 f3a3 	rbit	r3, r3
 8003bea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003bee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003bf2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003bf6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d101      	bne.n	8003c02 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003bfe:	2320      	movs	r3, #32
 8003c00:	e004      	b.n	8003c0c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003c02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003c06:	fab3 f383 	clz	r3, r3
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d105      	bne.n	8003c26 <HAL_ADC_ConfigChannel+0x1b2>
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	0e9b      	lsrs	r3, r3, #26
 8003c20:	f003 031f 	and.w	r3, r3, #31
 8003c24:	e018      	b.n	8003c58 <HAL_ADC_ConfigChannel+0x1e4>
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c2e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003c32:	fa93 f3a3 	rbit	r3, r3
 8003c36:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003c3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c3e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003c42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d101      	bne.n	8003c4e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003c4a:	2320      	movs	r3, #32
 8003c4c:	e004      	b.n	8003c58 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003c4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003c52:	fab3 f383 	clz	r3, r3
 8003c56:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d106      	bne.n	8003c6a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2200      	movs	r2, #0
 8003c62:	2100      	movs	r1, #0
 8003c64:	4618      	mov	r0, r3
 8003c66:	f7ff f98d 	bl	8002f84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2101      	movs	r1, #1
 8003c70:	4618      	mov	r0, r3
 8003c72:	f7ff f971 	bl	8002f58 <LL_ADC_GetOffsetChannel>
 8003c76:	4603      	mov	r3, r0
 8003c78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10a      	bne.n	8003c96 <HAL_ADC_ConfigChannel+0x222>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2101      	movs	r1, #1
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7ff f966 	bl	8002f58 <LL_ADC_GetOffsetChannel>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	0e9b      	lsrs	r3, r3, #26
 8003c90:	f003 021f 	and.w	r2, r3, #31
 8003c94:	e01e      	b.n	8003cd4 <HAL_ADC_ConfigChannel+0x260>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2101      	movs	r1, #1
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f7ff f95b 	bl	8002f58 <LL_ADC_GetOffsetChannel>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003cac:	fa93 f3a3 	rbit	r3, r3
 8003cb0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003cb4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003cb8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003cbc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d101      	bne.n	8003cc8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003cc4:	2320      	movs	r3, #32
 8003cc6:	e004      	b.n	8003cd2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003cc8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003ccc:	fab3 f383 	clz	r3, r3
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d105      	bne.n	8003cec <HAL_ADC_ConfigChannel+0x278>
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	0e9b      	lsrs	r3, r3, #26
 8003ce6:	f003 031f 	and.w	r3, r3, #31
 8003cea:	e018      	b.n	8003d1e <HAL_ADC_ConfigChannel+0x2aa>
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003cf8:	fa93 f3a3 	rbit	r3, r3
 8003cfc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003d00:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003d04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003d08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d101      	bne.n	8003d14 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003d10:	2320      	movs	r3, #32
 8003d12:	e004      	b.n	8003d1e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003d14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003d18:	fab3 f383 	clz	r3, r3
 8003d1c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d106      	bne.n	8003d30 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	2200      	movs	r2, #0
 8003d28:	2101      	movs	r1, #1
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7ff f92a 	bl	8002f84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2102      	movs	r1, #2
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7ff f90e 	bl	8002f58 <LL_ADC_GetOffsetChannel>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10a      	bne.n	8003d5c <HAL_ADC_ConfigChannel+0x2e8>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2102      	movs	r1, #2
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7ff f903 	bl	8002f58 <LL_ADC_GetOffsetChannel>
 8003d52:	4603      	mov	r3, r0
 8003d54:	0e9b      	lsrs	r3, r3, #26
 8003d56:	f003 021f 	and.w	r2, r3, #31
 8003d5a:	e01e      	b.n	8003d9a <HAL_ADC_ConfigChannel+0x326>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2102      	movs	r1, #2
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7ff f8f8 	bl	8002f58 <LL_ADC_GetOffsetChannel>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003d72:	fa93 f3a3 	rbit	r3, r3
 8003d76:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003d7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003d7e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003d82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003d8a:	2320      	movs	r3, #32
 8003d8c:	e004      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003d8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003d92:	fab3 f383 	clz	r3, r3
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d105      	bne.n	8003db2 <HAL_ADC_ConfigChannel+0x33e>
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	0e9b      	lsrs	r3, r3, #26
 8003dac:	f003 031f 	and.w	r3, r3, #31
 8003db0:	e016      	b.n	8003de0 <HAL_ADC_ConfigChannel+0x36c>
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003dbe:	fa93 f3a3 	rbit	r3, r3
 8003dc2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003dc4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003dc6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003dca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003dd2:	2320      	movs	r3, #32
 8003dd4:	e004      	b.n	8003de0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003dd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003dda:	fab3 f383 	clz	r3, r3
 8003dde:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d106      	bne.n	8003df2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2200      	movs	r2, #0
 8003dea:	2102      	movs	r1, #2
 8003dec:	4618      	mov	r0, r3
 8003dee:	f7ff f8c9 	bl	8002f84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2103      	movs	r1, #3
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f7ff f8ad 	bl	8002f58 <LL_ADC_GetOffsetChannel>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d10a      	bne.n	8003e1e <HAL_ADC_ConfigChannel+0x3aa>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2103      	movs	r1, #3
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7ff f8a2 	bl	8002f58 <LL_ADC_GetOffsetChannel>
 8003e14:	4603      	mov	r3, r0
 8003e16:	0e9b      	lsrs	r3, r3, #26
 8003e18:	f003 021f 	and.w	r2, r3, #31
 8003e1c:	e017      	b.n	8003e4e <HAL_ADC_ConfigChannel+0x3da>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2103      	movs	r1, #3
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7ff f897 	bl	8002f58 <LL_ADC_GetOffsetChannel>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e30:	fa93 f3a3 	rbit	r3, r3
 8003e34:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003e36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e38:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003e3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d101      	bne.n	8003e44 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003e40:	2320      	movs	r3, #32
 8003e42:	e003      	b.n	8003e4c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003e44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e46:	fab3 f383 	clz	r3, r3
 8003e4a:	b2db      	uxtb	r3, r3
 8003e4c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d105      	bne.n	8003e66 <HAL_ADC_ConfigChannel+0x3f2>
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	0e9b      	lsrs	r3, r3, #26
 8003e60:	f003 031f 	and.w	r3, r3, #31
 8003e64:	e011      	b.n	8003e8a <HAL_ADC_ConfigChannel+0x416>
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003e6e:	fa93 f3a3 	rbit	r3, r3
 8003e72:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003e74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e76:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003e78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d101      	bne.n	8003e82 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003e7e:	2320      	movs	r3, #32
 8003e80:	e003      	b.n	8003e8a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003e82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e84:	fab3 f383 	clz	r3, r3
 8003e88:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d106      	bne.n	8003e9c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2200      	movs	r2, #0
 8003e94:	2103      	movs	r1, #3
 8003e96:	4618      	mov	r0, r3
 8003e98:	f7ff f874 	bl	8002f84 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f7ff f9df 	bl	8003264 <LL_ADC_IsEnabled>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f040 813d 	bne.w	8004128 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6818      	ldr	r0, [r3, #0]
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	6819      	ldr	r1, [r3, #0]
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	461a      	mov	r2, r3
 8003ebc:	f7ff f930 	bl	8003120 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	4aa2      	ldr	r2, [pc, #648]	; (8004150 <HAL_ADC_ConfigChannel+0x6dc>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	f040 812e 	bne.w	8004128 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d10b      	bne.n	8003ef4 <HAL_ADC_ConfigChannel+0x480>
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	0e9b      	lsrs	r3, r3, #26
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	f003 031f 	and.w	r3, r3, #31
 8003ee8:	2b09      	cmp	r3, #9
 8003eea:	bf94      	ite	ls
 8003eec:	2301      	movls	r3, #1
 8003eee:	2300      	movhi	r3, #0
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	e019      	b.n	8003f28 <HAL_ADC_ConfigChannel+0x4b4>
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003efc:	fa93 f3a3 	rbit	r3, r3
 8003f00:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003f02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003f04:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003f06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d101      	bne.n	8003f10 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003f0c:	2320      	movs	r3, #32
 8003f0e:	e003      	b.n	8003f18 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003f10:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f12:	fab3 f383 	clz	r3, r3
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	3301      	adds	r3, #1
 8003f1a:	f003 031f 	and.w	r3, r3, #31
 8003f1e:	2b09      	cmp	r3, #9
 8003f20:	bf94      	ite	ls
 8003f22:	2301      	movls	r3, #1
 8003f24:	2300      	movhi	r3, #0
 8003f26:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d079      	beq.n	8004020 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d107      	bne.n	8003f48 <HAL_ADC_ConfigChannel+0x4d4>
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	0e9b      	lsrs	r3, r3, #26
 8003f3e:	3301      	adds	r3, #1
 8003f40:	069b      	lsls	r3, r3, #26
 8003f42:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f46:	e015      	b.n	8003f74 <HAL_ADC_ConfigChannel+0x500>
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f50:	fa93 f3a3 	rbit	r3, r3
 8003f54:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003f56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f58:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003f5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d101      	bne.n	8003f64 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003f60:	2320      	movs	r3, #32
 8003f62:	e003      	b.n	8003f6c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003f64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f66:	fab3 f383 	clz	r3, r3
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	069b      	lsls	r3, r3, #26
 8003f70:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d109      	bne.n	8003f94 <HAL_ADC_ConfigChannel+0x520>
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	0e9b      	lsrs	r3, r3, #26
 8003f86:	3301      	adds	r3, #1
 8003f88:	f003 031f 	and.w	r3, r3, #31
 8003f8c:	2101      	movs	r1, #1
 8003f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f92:	e017      	b.n	8003fc4 <HAL_ADC_ConfigChannel+0x550>
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f9c:	fa93 f3a3 	rbit	r3, r3
 8003fa0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003fa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fa4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003fa6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d101      	bne.n	8003fb0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003fac:	2320      	movs	r3, #32
 8003fae:	e003      	b.n	8003fb8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003fb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fb2:	fab3 f383 	clz	r3, r3
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	3301      	adds	r3, #1
 8003fba:	f003 031f 	and.w	r3, r3, #31
 8003fbe:	2101      	movs	r1, #1
 8003fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fc4:	ea42 0103 	orr.w	r1, r2, r3
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d10a      	bne.n	8003fea <HAL_ADC_ConfigChannel+0x576>
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	0e9b      	lsrs	r3, r3, #26
 8003fda:	3301      	adds	r3, #1
 8003fdc:	f003 021f 	and.w	r2, r3, #31
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	005b      	lsls	r3, r3, #1
 8003fe4:	4413      	add	r3, r2
 8003fe6:	051b      	lsls	r3, r3, #20
 8003fe8:	e018      	b.n	800401c <HAL_ADC_ConfigChannel+0x5a8>
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff2:	fa93 f3a3 	rbit	r3, r3
 8003ff6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d101      	bne.n	8004006 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8004002:	2320      	movs	r3, #32
 8004004:	e003      	b.n	800400e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8004006:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004008:	fab3 f383 	clz	r3, r3
 800400c:	b2db      	uxtb	r3, r3
 800400e:	3301      	adds	r3, #1
 8004010:	f003 021f 	and.w	r2, r3, #31
 8004014:	4613      	mov	r3, r2
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	4413      	add	r3, r2
 800401a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800401c:	430b      	orrs	r3, r1
 800401e:	e07e      	b.n	800411e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004028:	2b00      	cmp	r3, #0
 800402a:	d107      	bne.n	800403c <HAL_ADC_ConfigChannel+0x5c8>
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	0e9b      	lsrs	r3, r3, #26
 8004032:	3301      	adds	r3, #1
 8004034:	069b      	lsls	r3, r3, #26
 8004036:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800403a:	e015      	b.n	8004068 <HAL_ADC_ConfigChannel+0x5f4>
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004044:	fa93 f3a3 	rbit	r3, r3
 8004048:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800404a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800404c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800404e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004050:	2b00      	cmp	r3, #0
 8004052:	d101      	bne.n	8004058 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004054:	2320      	movs	r3, #32
 8004056:	e003      	b.n	8004060 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800405a:	fab3 f383 	clz	r3, r3
 800405e:	b2db      	uxtb	r3, r3
 8004060:	3301      	adds	r3, #1
 8004062:	069b      	lsls	r3, r3, #26
 8004064:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004070:	2b00      	cmp	r3, #0
 8004072:	d109      	bne.n	8004088 <HAL_ADC_ConfigChannel+0x614>
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	0e9b      	lsrs	r3, r3, #26
 800407a:	3301      	adds	r3, #1
 800407c:	f003 031f 	and.w	r3, r3, #31
 8004080:	2101      	movs	r1, #1
 8004082:	fa01 f303 	lsl.w	r3, r1, r3
 8004086:	e017      	b.n	80040b8 <HAL_ADC_ConfigChannel+0x644>
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800408e:	6a3b      	ldr	r3, [r7, #32]
 8004090:	fa93 f3a3 	rbit	r3, r3
 8004094:	61fb      	str	r3, [r7, #28]
  return result;
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800409a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80040a0:	2320      	movs	r3, #32
 80040a2:	e003      	b.n	80040ac <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80040a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a6:	fab3 f383 	clz	r3, r3
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	3301      	adds	r3, #1
 80040ae:	f003 031f 	and.w	r3, r3, #31
 80040b2:	2101      	movs	r1, #1
 80040b4:	fa01 f303 	lsl.w	r3, r1, r3
 80040b8:	ea42 0103 	orr.w	r1, r2, r3
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d10d      	bne.n	80040e4 <HAL_ADC_ConfigChannel+0x670>
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	0e9b      	lsrs	r3, r3, #26
 80040ce:	3301      	adds	r3, #1
 80040d0:	f003 021f 	and.w	r2, r3, #31
 80040d4:	4613      	mov	r3, r2
 80040d6:	005b      	lsls	r3, r3, #1
 80040d8:	4413      	add	r3, r2
 80040da:	3b1e      	subs	r3, #30
 80040dc:	051b      	lsls	r3, r3, #20
 80040de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80040e2:	e01b      	b.n	800411c <HAL_ADC_ConfigChannel+0x6a8>
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	fa93 f3a3 	rbit	r3, r3
 80040f0:	613b      	str	r3, [r7, #16]
  return result;
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d101      	bne.n	8004100 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80040fc:	2320      	movs	r3, #32
 80040fe:	e003      	b.n	8004108 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	fab3 f383 	clz	r3, r3
 8004106:	b2db      	uxtb	r3, r3
 8004108:	3301      	adds	r3, #1
 800410a:	f003 021f 	and.w	r2, r3, #31
 800410e:	4613      	mov	r3, r2
 8004110:	005b      	lsls	r3, r3, #1
 8004112:	4413      	add	r3, r2
 8004114:	3b1e      	subs	r3, #30
 8004116:	051b      	lsls	r3, r3, #20
 8004118:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800411c:	430b      	orrs	r3, r1
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	6892      	ldr	r2, [r2, #8]
 8004122:	4619      	mov	r1, r3
 8004124:	f7fe ffd1 	bl	80030ca <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	4b09      	ldr	r3, [pc, #36]	; (8004154 <HAL_ADC_ConfigChannel+0x6e0>)
 800412e:	4013      	ands	r3, r2
 8004130:	2b00      	cmp	r3, #0
 8004132:	f000 80be 	beq.w	80042b2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800413e:	d004      	beq.n	800414a <HAL_ADC_ConfigChannel+0x6d6>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a04      	ldr	r2, [pc, #16]	; (8004158 <HAL_ADC_ConfigChannel+0x6e4>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d10a      	bne.n	8004160 <HAL_ADC_ConfigChannel+0x6ec>
 800414a:	4b04      	ldr	r3, [pc, #16]	; (800415c <HAL_ADC_ConfigChannel+0x6e8>)
 800414c:	e009      	b.n	8004162 <HAL_ADC_ConfigChannel+0x6ee>
 800414e:	bf00      	nop
 8004150:	407f0000 	.word	0x407f0000
 8004154:	80080000 	.word	0x80080000
 8004158:	50000100 	.word	0x50000100
 800415c:	50000300 	.word	0x50000300
 8004160:	4b59      	ldr	r3, [pc, #356]	; (80042c8 <HAL_ADC_ConfigChannel+0x854>)
 8004162:	4618      	mov	r0, r3
 8004164:	f7fe fec6 	bl	8002ef4 <LL_ADC_GetCommonPathInternalCh>
 8004168:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a56      	ldr	r2, [pc, #344]	; (80042cc <HAL_ADC_ConfigChannel+0x858>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d004      	beq.n	8004180 <HAL_ADC_ConfigChannel+0x70c>
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a55      	ldr	r2, [pc, #340]	; (80042d0 <HAL_ADC_ConfigChannel+0x85c>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d13a      	bne.n	80041f6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004180:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004184:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d134      	bne.n	80041f6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004194:	d005      	beq.n	80041a2 <HAL_ADC_ConfigChannel+0x72e>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a4e      	ldr	r2, [pc, #312]	; (80042d4 <HAL_ADC_ConfigChannel+0x860>)
 800419c:	4293      	cmp	r3, r2
 800419e:	f040 8085 	bne.w	80042ac <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80041aa:	d004      	beq.n	80041b6 <HAL_ADC_ConfigChannel+0x742>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a49      	ldr	r2, [pc, #292]	; (80042d8 <HAL_ADC_ConfigChannel+0x864>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d101      	bne.n	80041ba <HAL_ADC_ConfigChannel+0x746>
 80041b6:	4a49      	ldr	r2, [pc, #292]	; (80042dc <HAL_ADC_ConfigChannel+0x868>)
 80041b8:	e000      	b.n	80041bc <HAL_ADC_ConfigChannel+0x748>
 80041ba:	4a43      	ldr	r2, [pc, #268]	; (80042c8 <HAL_ADC_ConfigChannel+0x854>)
 80041bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80041c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80041c4:	4619      	mov	r1, r3
 80041c6:	4610      	mov	r0, r2
 80041c8:	f7fe fe81 	bl	8002ece <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80041cc:	4b44      	ldr	r3, [pc, #272]	; (80042e0 <HAL_ADC_ConfigChannel+0x86c>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	099b      	lsrs	r3, r3, #6
 80041d2:	4a44      	ldr	r2, [pc, #272]	; (80042e4 <HAL_ADC_ConfigChannel+0x870>)
 80041d4:	fba2 2303 	umull	r2, r3, r2, r3
 80041d8:	099b      	lsrs	r3, r3, #6
 80041da:	1c5a      	adds	r2, r3, #1
 80041dc:	4613      	mov	r3, r2
 80041de:	005b      	lsls	r3, r3, #1
 80041e0:	4413      	add	r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80041e6:	e002      	b.n	80041ee <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	3b01      	subs	r3, #1
 80041ec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1f9      	bne.n	80041e8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80041f4:	e05a      	b.n	80042ac <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a3b      	ldr	r2, [pc, #236]	; (80042e8 <HAL_ADC_ConfigChannel+0x874>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d125      	bne.n	800424c <HAL_ADC_ConfigChannel+0x7d8>
 8004200:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004204:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d11f      	bne.n	800424c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a31      	ldr	r2, [pc, #196]	; (80042d8 <HAL_ADC_ConfigChannel+0x864>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d104      	bne.n	8004220 <HAL_ADC_ConfigChannel+0x7ac>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a34      	ldr	r2, [pc, #208]	; (80042ec <HAL_ADC_ConfigChannel+0x878>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d047      	beq.n	80042b0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004228:	d004      	beq.n	8004234 <HAL_ADC_ConfigChannel+0x7c0>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a2a      	ldr	r2, [pc, #168]	; (80042d8 <HAL_ADC_ConfigChannel+0x864>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d101      	bne.n	8004238 <HAL_ADC_ConfigChannel+0x7c4>
 8004234:	4a29      	ldr	r2, [pc, #164]	; (80042dc <HAL_ADC_ConfigChannel+0x868>)
 8004236:	e000      	b.n	800423a <HAL_ADC_ConfigChannel+0x7c6>
 8004238:	4a23      	ldr	r2, [pc, #140]	; (80042c8 <HAL_ADC_ConfigChannel+0x854>)
 800423a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800423e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004242:	4619      	mov	r1, r3
 8004244:	4610      	mov	r0, r2
 8004246:	f7fe fe42 	bl	8002ece <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800424a:	e031      	b.n	80042b0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a27      	ldr	r2, [pc, #156]	; (80042f0 <HAL_ADC_ConfigChannel+0x87c>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d12d      	bne.n	80042b2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004256:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800425a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d127      	bne.n	80042b2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a1c      	ldr	r2, [pc, #112]	; (80042d8 <HAL_ADC_ConfigChannel+0x864>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d022      	beq.n	80042b2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004274:	d004      	beq.n	8004280 <HAL_ADC_ConfigChannel+0x80c>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a17      	ldr	r2, [pc, #92]	; (80042d8 <HAL_ADC_ConfigChannel+0x864>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d101      	bne.n	8004284 <HAL_ADC_ConfigChannel+0x810>
 8004280:	4a16      	ldr	r2, [pc, #88]	; (80042dc <HAL_ADC_ConfigChannel+0x868>)
 8004282:	e000      	b.n	8004286 <HAL_ADC_ConfigChannel+0x812>
 8004284:	4a10      	ldr	r2, [pc, #64]	; (80042c8 <HAL_ADC_ConfigChannel+0x854>)
 8004286:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800428a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800428e:	4619      	mov	r1, r3
 8004290:	4610      	mov	r0, r2
 8004292:	f7fe fe1c 	bl	8002ece <LL_ADC_SetCommonPathInternalCh>
 8004296:	e00c      	b.n	80042b2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800429c:	f043 0220 	orr.w	r2, r3, #32
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80042aa:	e002      	b.n	80042b2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042ac:	bf00      	nop
 80042ae:	e000      	b.n	80042b2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80042b0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80042ba:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80042be:	4618      	mov	r0, r3
 80042c0:	37d8      	adds	r7, #216	; 0xd8
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	50000700 	.word	0x50000700
 80042cc:	c3210000 	.word	0xc3210000
 80042d0:	90c00010 	.word	0x90c00010
 80042d4:	50000600 	.word	0x50000600
 80042d8:	50000100 	.word	0x50000100
 80042dc:	50000300 	.word	0x50000300
 80042e0:	20000000 	.word	0x20000000
 80042e4:	053e2d63 	.word	0x053e2d63
 80042e8:	c7520000 	.word	0xc7520000
 80042ec:	50000500 	.word	0x50000500
 80042f0:	cb840000 	.word	0xcb840000

080042f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4618      	mov	r0, r3
 8004302:	f7fe ffaf 	bl	8003264 <LL_ADC_IsEnabled>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d14d      	bne.n	80043a8 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689a      	ldr	r2, [r3, #8]
 8004312:	4b28      	ldr	r3, [pc, #160]	; (80043b4 <ADC_Enable+0xc0>)
 8004314:	4013      	ands	r3, r2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00d      	beq.n	8004336 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800431e:	f043 0210 	orr.w	r2, r3, #16
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800432a:	f043 0201 	orr.w	r2, r3, #1
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e039      	b.n	80043aa <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4618      	mov	r0, r3
 800433c:	f7fe ff7e 	bl	800323c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004340:	f7fe fd84 	bl	8002e4c <HAL_GetTick>
 8004344:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004346:	e028      	b.n	800439a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4618      	mov	r0, r3
 800434e:	f7fe ff89 	bl	8003264 <LL_ADC_IsEnabled>
 8004352:	4603      	mov	r3, r0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d104      	bne.n	8004362 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4618      	mov	r0, r3
 800435e:	f7fe ff6d 	bl	800323c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004362:	f7fe fd73 	bl	8002e4c <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	2b02      	cmp	r3, #2
 800436e:	d914      	bls.n	800439a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b01      	cmp	r3, #1
 800437c:	d00d      	beq.n	800439a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004382:	f043 0210 	orr.w	r2, r3, #16
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800438e:	f043 0201 	orr.w	r2, r3, #1
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e007      	b.n	80043aa <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d1cf      	bne.n	8004348 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80043a8:	2300      	movs	r3, #0
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3710      	adds	r7, #16
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	8000003f 	.word	0x8000003f

080043b8 <LL_ADC_IsEnabled>:
{
 80043b8:	b480      	push	{r7}
 80043ba:	b083      	sub	sp, #12
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f003 0301 	and.w	r3, r3, #1
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d101      	bne.n	80043d0 <LL_ADC_IsEnabled+0x18>
 80043cc:	2301      	movs	r3, #1
 80043ce:	e000      	b.n	80043d2 <LL_ADC_IsEnabled+0x1a>
 80043d0:	2300      	movs	r3, #0
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr

080043de <LL_ADC_REG_IsConversionOngoing>:
{
 80043de:	b480      	push	{r7}
 80043e0:	b083      	sub	sp, #12
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 0304 	and.w	r3, r3, #4
 80043ee:	2b04      	cmp	r3, #4
 80043f0:	d101      	bne.n	80043f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80043f2:	2301      	movs	r3, #1
 80043f4:	e000      	b.n	80043f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80043f6:	2300      	movs	r3, #0
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004404:	b590      	push	{r4, r7, lr}
 8004406:	b0a1      	sub	sp, #132	; 0x84
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800441a:	2b01      	cmp	r3, #1
 800441c:	d101      	bne.n	8004422 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800441e:	2302      	movs	r3, #2
 8004420:	e0e7      	b.n	80045f2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800442a:	2300      	movs	r3, #0
 800442c:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800442e:	2300      	movs	r3, #0
 8004430:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800443a:	d102      	bne.n	8004442 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800443c:	4b6f      	ldr	r3, [pc, #444]	; (80045fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800443e:	60bb      	str	r3, [r7, #8]
 8004440:	e009      	b.n	8004456 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a6e      	ldr	r2, [pc, #440]	; (8004600 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d102      	bne.n	8004452 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800444c:	4b6d      	ldr	r3, [pc, #436]	; (8004604 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800444e:	60bb      	str	r3, [r7, #8]
 8004450:	e001      	b.n	8004456 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004452:	2300      	movs	r3, #0
 8004454:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d10b      	bne.n	8004474 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004460:	f043 0220 	orr.w	r2, r3, #32
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e0be      	b.n	80045f2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	4618      	mov	r0, r3
 8004478:	f7ff ffb1 	bl	80043de <LL_ADC_REG_IsConversionOngoing>
 800447c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4618      	mov	r0, r3
 8004484:	f7ff ffab 	bl	80043de <LL_ADC_REG_IsConversionOngoing>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	f040 80a0 	bne.w	80045d0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004490:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004492:	2b00      	cmp	r3, #0
 8004494:	f040 809c 	bne.w	80045d0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80044a0:	d004      	beq.n	80044ac <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a55      	ldr	r2, [pc, #340]	; (80045fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d101      	bne.n	80044b0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80044ac:	4b56      	ldr	r3, [pc, #344]	; (8004608 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80044ae:	e000      	b.n	80044b2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80044b0:	4b56      	ldr	r3, [pc, #344]	; (800460c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80044b2:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d04b      	beq.n	8004554 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80044bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	6859      	ldr	r1, [r3, #4]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80044ce:	035b      	lsls	r3, r3, #13
 80044d0:	430b      	orrs	r3, r1
 80044d2:	431a      	orrs	r2, r3
 80044d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044d6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80044e0:	d004      	beq.n	80044ec <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a45      	ldr	r2, [pc, #276]	; (80045fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d10f      	bne.n	800450c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80044ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80044f0:	f7ff ff62 	bl	80043b8 <LL_ADC_IsEnabled>
 80044f4:	4604      	mov	r4, r0
 80044f6:	4841      	ldr	r0, [pc, #260]	; (80045fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80044f8:	f7ff ff5e 	bl	80043b8 <LL_ADC_IsEnabled>
 80044fc:	4603      	mov	r3, r0
 80044fe:	4323      	orrs	r3, r4
 8004500:	2b00      	cmp	r3, #0
 8004502:	bf0c      	ite	eq
 8004504:	2301      	moveq	r3, #1
 8004506:	2300      	movne	r3, #0
 8004508:	b2db      	uxtb	r3, r3
 800450a:	e012      	b.n	8004532 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800450c:	483c      	ldr	r0, [pc, #240]	; (8004600 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800450e:	f7ff ff53 	bl	80043b8 <LL_ADC_IsEnabled>
 8004512:	4604      	mov	r4, r0
 8004514:	483b      	ldr	r0, [pc, #236]	; (8004604 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004516:	f7ff ff4f 	bl	80043b8 <LL_ADC_IsEnabled>
 800451a:	4603      	mov	r3, r0
 800451c:	431c      	orrs	r4, r3
 800451e:	483c      	ldr	r0, [pc, #240]	; (8004610 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004520:	f7ff ff4a 	bl	80043b8 <LL_ADC_IsEnabled>
 8004524:	4603      	mov	r3, r0
 8004526:	4323      	orrs	r3, r4
 8004528:	2b00      	cmp	r3, #0
 800452a:	bf0c      	ite	eq
 800452c:	2301      	moveq	r3, #1
 800452e:	2300      	movne	r3, #0
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b00      	cmp	r3, #0
 8004534:	d056      	beq.n	80045e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004536:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800453e:	f023 030f 	bic.w	r3, r3, #15
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	6811      	ldr	r1, [r2, #0]
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	6892      	ldr	r2, [r2, #8]
 800454a:	430a      	orrs	r2, r1
 800454c:	431a      	orrs	r2, r3
 800454e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004550:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004552:	e047      	b.n	80045e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004554:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800455c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800455e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004568:	d004      	beq.n	8004574 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a23      	ldr	r2, [pc, #140]	; (80045fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d10f      	bne.n	8004594 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004574:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004578:	f7ff ff1e 	bl	80043b8 <LL_ADC_IsEnabled>
 800457c:	4604      	mov	r4, r0
 800457e:	481f      	ldr	r0, [pc, #124]	; (80045fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004580:	f7ff ff1a 	bl	80043b8 <LL_ADC_IsEnabled>
 8004584:	4603      	mov	r3, r0
 8004586:	4323      	orrs	r3, r4
 8004588:	2b00      	cmp	r3, #0
 800458a:	bf0c      	ite	eq
 800458c:	2301      	moveq	r3, #1
 800458e:	2300      	movne	r3, #0
 8004590:	b2db      	uxtb	r3, r3
 8004592:	e012      	b.n	80045ba <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004594:	481a      	ldr	r0, [pc, #104]	; (8004600 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004596:	f7ff ff0f 	bl	80043b8 <LL_ADC_IsEnabled>
 800459a:	4604      	mov	r4, r0
 800459c:	4819      	ldr	r0, [pc, #100]	; (8004604 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800459e:	f7ff ff0b 	bl	80043b8 <LL_ADC_IsEnabled>
 80045a2:	4603      	mov	r3, r0
 80045a4:	431c      	orrs	r4, r3
 80045a6:	481a      	ldr	r0, [pc, #104]	; (8004610 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80045a8:	f7ff ff06 	bl	80043b8 <LL_ADC_IsEnabled>
 80045ac:	4603      	mov	r3, r0
 80045ae:	4323      	orrs	r3, r4
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	bf0c      	ite	eq
 80045b4:	2301      	moveq	r3, #1
 80045b6:	2300      	movne	r3, #0
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d012      	beq.n	80045e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80045be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80045c6:	f023 030f 	bic.w	r3, r3, #15
 80045ca:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80045cc:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80045ce:	e009      	b.n	80045e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045d4:	f043 0220 	orr.w	r2, r3, #32
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80045e2:	e000      	b.n	80045e6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80045e4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80045ee:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3784      	adds	r7, #132	; 0x84
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd90      	pop	{r4, r7, pc}
 80045fa:	bf00      	nop
 80045fc:	50000100 	.word	0x50000100
 8004600:	50000400 	.word	0x50000400
 8004604:	50000500 	.word	0x50000500
 8004608:	50000300 	.word	0x50000300
 800460c:	50000700 	.word	0x50000700
 8004610:	50000600 	.word	0x50000600

08004614 <__NVIC_SetPriorityGrouping>:
{
 8004614:	b480      	push	{r7}
 8004616:	b085      	sub	sp, #20
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f003 0307 	and.w	r3, r3, #7
 8004622:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004624:	4b0c      	ldr	r3, [pc, #48]	; (8004658 <__NVIC_SetPriorityGrouping+0x44>)
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004630:	4013      	ands	r3, r2
 8004632:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800463c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004646:	4a04      	ldr	r2, [pc, #16]	; (8004658 <__NVIC_SetPriorityGrouping+0x44>)
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	60d3      	str	r3, [r2, #12]
}
 800464c:	bf00      	nop
 800464e:	3714      	adds	r7, #20
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr
 8004658:	e000ed00 	.word	0xe000ed00

0800465c <__NVIC_GetPriorityGrouping>:
{
 800465c:	b480      	push	{r7}
 800465e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004660:	4b04      	ldr	r3, [pc, #16]	; (8004674 <__NVIC_GetPriorityGrouping+0x18>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	0a1b      	lsrs	r3, r3, #8
 8004666:	f003 0307 	and.w	r3, r3, #7
}
 800466a:	4618      	mov	r0, r3
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr
 8004674:	e000ed00 	.word	0xe000ed00

08004678 <__NVIC_SetPriority>:
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	4603      	mov	r3, r0
 8004680:	6039      	str	r1, [r7, #0]
 8004682:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004688:	2b00      	cmp	r3, #0
 800468a:	db0a      	blt.n	80046a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	b2da      	uxtb	r2, r3
 8004690:	490c      	ldr	r1, [pc, #48]	; (80046c4 <__NVIC_SetPriority+0x4c>)
 8004692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004696:	0112      	lsls	r2, r2, #4
 8004698:	b2d2      	uxtb	r2, r2
 800469a:	440b      	add	r3, r1
 800469c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80046a0:	e00a      	b.n	80046b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	b2da      	uxtb	r2, r3
 80046a6:	4908      	ldr	r1, [pc, #32]	; (80046c8 <__NVIC_SetPriority+0x50>)
 80046a8:	79fb      	ldrb	r3, [r7, #7]
 80046aa:	f003 030f 	and.w	r3, r3, #15
 80046ae:	3b04      	subs	r3, #4
 80046b0:	0112      	lsls	r2, r2, #4
 80046b2:	b2d2      	uxtb	r2, r2
 80046b4:	440b      	add	r3, r1
 80046b6:	761a      	strb	r2, [r3, #24]
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr
 80046c4:	e000e100 	.word	0xe000e100
 80046c8:	e000ed00 	.word	0xe000ed00

080046cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b089      	sub	sp, #36	; 0x24
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f003 0307 	and.w	r3, r3, #7
 80046de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	f1c3 0307 	rsb	r3, r3, #7
 80046e6:	2b04      	cmp	r3, #4
 80046e8:	bf28      	it	cs
 80046ea:	2304      	movcs	r3, #4
 80046ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	3304      	adds	r3, #4
 80046f2:	2b06      	cmp	r3, #6
 80046f4:	d902      	bls.n	80046fc <NVIC_EncodePriority+0x30>
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	3b03      	subs	r3, #3
 80046fa:	e000      	b.n	80046fe <NVIC_EncodePriority+0x32>
 80046fc:	2300      	movs	r3, #0
 80046fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004700:	f04f 32ff 	mov.w	r2, #4294967295
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	fa02 f303 	lsl.w	r3, r2, r3
 800470a:	43da      	mvns	r2, r3
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	401a      	ands	r2, r3
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004714:	f04f 31ff 	mov.w	r1, #4294967295
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	fa01 f303 	lsl.w	r3, r1, r3
 800471e:	43d9      	mvns	r1, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004724:	4313      	orrs	r3, r2
         );
}
 8004726:	4618      	mov	r0, r3
 8004728:	3724      	adds	r7, #36	; 0x24
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
	...

08004734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b082      	sub	sp, #8
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	3b01      	subs	r3, #1
 8004740:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004744:	d301      	bcc.n	800474a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004746:	2301      	movs	r3, #1
 8004748:	e00f      	b.n	800476a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800474a:	4a0a      	ldr	r2, [pc, #40]	; (8004774 <SysTick_Config+0x40>)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	3b01      	subs	r3, #1
 8004750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004752:	210f      	movs	r1, #15
 8004754:	f04f 30ff 	mov.w	r0, #4294967295
 8004758:	f7ff ff8e 	bl	8004678 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800475c:	4b05      	ldr	r3, [pc, #20]	; (8004774 <SysTick_Config+0x40>)
 800475e:	2200      	movs	r2, #0
 8004760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004762:	4b04      	ldr	r3, [pc, #16]	; (8004774 <SysTick_Config+0x40>)
 8004764:	2207      	movs	r2, #7
 8004766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004768:	2300      	movs	r3, #0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3708      	adds	r7, #8
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	e000e010 	.word	0xe000e010

08004778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f7ff ff47 	bl	8004614 <__NVIC_SetPriorityGrouping>
}
 8004786:	bf00      	nop
 8004788:	3708      	adds	r7, #8
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800478e:	b580      	push	{r7, lr}
 8004790:	b086      	sub	sp, #24
 8004792:	af00      	add	r7, sp, #0
 8004794:	4603      	mov	r3, r0
 8004796:	60b9      	str	r1, [r7, #8]
 8004798:	607a      	str	r2, [r7, #4]
 800479a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800479c:	f7ff ff5e 	bl	800465c <__NVIC_GetPriorityGrouping>
 80047a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	68b9      	ldr	r1, [r7, #8]
 80047a6:	6978      	ldr	r0, [r7, #20]
 80047a8:	f7ff ff90 	bl	80046cc <NVIC_EncodePriority>
 80047ac:	4602      	mov	r2, r0
 80047ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047b2:	4611      	mov	r1, r2
 80047b4:	4618      	mov	r0, r3
 80047b6:	f7ff ff5f 	bl	8004678 <__NVIC_SetPriority>
}
 80047ba:	bf00      	nop
 80047bc:	3718      	adds	r7, #24
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}

080047c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80047c2:	b580      	push	{r7, lr}
 80047c4:	b082      	sub	sp, #8
 80047c6:	af00      	add	r7, sp, #0
 80047c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f7ff ffb2 	bl	8004734 <SysTick_Config>
 80047d0:	4603      	mov	r3, r0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3708      	adds	r7, #8
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
	...

080047dc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d101      	bne.n	80047ee <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e147      	b.n	8004a7e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d106      	bne.n	8004808 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f7fd f852 	bl	80018ac <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	699a      	ldr	r2, [r3, #24]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f022 0210 	bic.w	r2, r2, #16
 8004816:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004818:	f7fe fb18 	bl	8002e4c <HAL_GetTick>
 800481c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800481e:	e012      	b.n	8004846 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004820:	f7fe fb14 	bl	8002e4c <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	2b0a      	cmp	r3, #10
 800482c:	d90b      	bls.n	8004846 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004832:	f043 0201 	orr.w	r2, r3, #1
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2203      	movs	r2, #3
 800483e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e11b      	b.n	8004a7e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	f003 0308 	and.w	r3, r3, #8
 8004850:	2b08      	cmp	r3, #8
 8004852:	d0e5      	beq.n	8004820 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	699a      	ldr	r2, [r3, #24]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f042 0201 	orr.w	r2, r2, #1
 8004862:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004864:	f7fe faf2 	bl	8002e4c <HAL_GetTick>
 8004868:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800486a:	e012      	b.n	8004892 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800486c:	f7fe faee 	bl	8002e4c <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b0a      	cmp	r3, #10
 8004878:	d90b      	bls.n	8004892 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800487e:	f043 0201 	orr.w	r2, r3, #1
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2203      	movs	r2, #3
 800488a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e0f5      	b.n	8004a7e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	699b      	ldr	r3, [r3, #24]
 8004898:	f003 0301 	and.w	r3, r3, #1
 800489c:	2b00      	cmp	r3, #0
 800489e:	d0e5      	beq.n	800486c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	699a      	ldr	r2, [r3, #24]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0202 	orr.w	r2, r2, #2
 80048ae:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a74      	ldr	r2, [pc, #464]	; (8004a88 <HAL_FDCAN_Init+0x2ac>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d103      	bne.n	80048c2 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80048ba:	4a74      	ldr	r2, [pc, #464]	; (8004a8c <HAL_FDCAN_Init+0x2b0>)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	7c1b      	ldrb	r3, [r3, #16]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d108      	bne.n	80048dc <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	699a      	ldr	r2, [r3, #24]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048d8:	619a      	str	r2, [r3, #24]
 80048da:	e007      	b.n	80048ec <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	699a      	ldr	r2, [r3, #24]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048ea:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	7c5b      	ldrb	r3, [r3, #17]
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d108      	bne.n	8004906 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	699a      	ldr	r2, [r3, #24]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004902:	619a      	str	r2, [r3, #24]
 8004904:	e007      	b.n	8004916 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	699a      	ldr	r2, [r3, #24]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004914:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	7c9b      	ldrb	r3, [r3, #18]
 800491a:	2b01      	cmp	r3, #1
 800491c:	d108      	bne.n	8004930 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	699a      	ldr	r2, [r3, #24]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800492c:	619a      	str	r2, [r3, #24]
 800492e:	e007      	b.n	8004940 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	699a      	ldr	r2, [r3, #24]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800493e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	699b      	ldr	r3, [r3, #24]
 8004946:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	689a      	ldr	r2, [r3, #8]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	430a      	orrs	r2, r1
 8004954:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	699a      	ldr	r2, [r3, #24]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8004964:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	691a      	ldr	r2, [r3, #16]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f022 0210 	bic.w	r2, r2, #16
 8004974:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	2b01      	cmp	r3, #1
 800497c:	d108      	bne.n	8004990 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	699a      	ldr	r2, [r3, #24]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f042 0204 	orr.w	r2, r2, #4
 800498c:	619a      	str	r2, [r3, #24]
 800498e:	e02c      	b.n	80049ea <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d028      	beq.n	80049ea <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	2b02      	cmp	r3, #2
 800499e:	d01c      	beq.n	80049da <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	699a      	ldr	r2, [r3, #24]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80049ae:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	691a      	ldr	r2, [r3, #16]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f042 0210 	orr.w	r2, r2, #16
 80049be:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	2b03      	cmp	r3, #3
 80049c6:	d110      	bne.n	80049ea <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	699a      	ldr	r2, [r3, #24]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f042 0220 	orr.w	r2, r2, #32
 80049d6:	619a      	str	r2, [r3, #24]
 80049d8:	e007      	b.n	80049ea <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	699a      	ldr	r2, [r3, #24]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f042 0220 	orr.w	r2, r2, #32
 80049e8:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	699b      	ldr	r3, [r3, #24]
 80049ee:	3b01      	subs	r3, #1
 80049f0:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	69db      	ldr	r3, [r3, #28]
 80049f6:	3b01      	subs	r3, #1
 80049f8:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80049fa:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a1b      	ldr	r3, [r3, #32]
 8004a00:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004a02:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004a12:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004a14:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a1e:	d115      	bne.n	8004a4c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a24:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004a2e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a34:	3b01      	subs	r3, #1
 8004a36:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004a38:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a40:	3b01      	subs	r3, #1
 8004a42:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004a48:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004a4a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 f814 	bl	8004a90 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	40006400 	.word	0x40006400
 8004a8c:	40006500 	.word	0x40006500

08004a90 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b085      	sub	sp, #20
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004a98:	4b30      	ldr	r3, [pc, #192]	; (8004b5c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8004a9a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a2f      	ldr	r2, [pc, #188]	; (8004b60 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d103      	bne.n	8004aae <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8004aac:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a2c      	ldr	r2, [pc, #176]	; (8004b64 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d103      	bne.n	8004ac0 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8004abe:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	68ba      	ldr	r2, [r7, #8]
 8004ac4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ace:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ad6:	041a      	lsls	r2, r3, #16
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	430a      	orrs	r2, r1
 8004ade:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004af4:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004afc:	061a      	lsls	r2, r3, #24
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	430a      	orrs	r2, r1
 8004b04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	60fb      	str	r3, [r7, #12]
 8004b34:	e005      	b.n	8004b42 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	3304      	adds	r3, #4
 8004b40:	60fb      	str	r3, [r7, #12]
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d3f3      	bcc.n	8004b36 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8004b4e:	bf00      	nop
 8004b50:	bf00      	nop
 8004b52:	3714      	adds	r7, #20
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	4000a400 	.word	0x4000a400
 8004b60:	40006800 	.word	0x40006800
 8004b64:	40006c00 	.word	0x40006c00

08004b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b087      	sub	sp, #28
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004b72:	2300      	movs	r3, #0
 8004b74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004b76:	e15a      	b.n	8004e2e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	2101      	movs	r1, #1
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	fa01 f303 	lsl.w	r3, r1, r3
 8004b84:	4013      	ands	r3, r2
 8004b86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	f000 814c 	beq.w	8004e28 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d00b      	beq.n	8004bb0 <HAL_GPIO_Init+0x48>
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d007      	beq.n	8004bb0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ba4:	2b11      	cmp	r3, #17
 8004ba6:	d003      	beq.n	8004bb0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	2b12      	cmp	r3, #18
 8004bae:	d130      	bne.n	8004c12 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	005b      	lsls	r3, r3, #1
 8004bba:	2203      	movs	r2, #3
 8004bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc0:	43db      	mvns	r3, r3
 8004bc2:	693a      	ldr	r2, [r7, #16]
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	68da      	ldr	r2, [r3, #12]
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	005b      	lsls	r3, r3, #1
 8004bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004be6:	2201      	movs	r2, #1
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	fa02 f303 	lsl.w	r3, r2, r3
 8004bee:	43db      	mvns	r3, r3
 8004bf0:	693a      	ldr	r2, [r7, #16]
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	091b      	lsrs	r3, r3, #4
 8004bfc:	f003 0201 	and.w	r2, r3, #1
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	fa02 f303 	lsl.w	r3, r2, r3
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	693a      	ldr	r2, [r7, #16]
 8004c10:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	005b      	lsls	r3, r3, #1
 8004c1c:	2203      	movs	r2, #3
 8004c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c22:	43db      	mvns	r3, r3
 8004c24:	693a      	ldr	r2, [r7, #16]
 8004c26:	4013      	ands	r3, r2
 8004c28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	689a      	ldr	r2, [r3, #8]
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	005b      	lsls	r3, r3, #1
 8004c32:	fa02 f303 	lsl.w	r3, r2, r3
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d003      	beq.n	8004c52 <HAL_GPIO_Init+0xea>
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	2b12      	cmp	r3, #18
 8004c50:	d123      	bne.n	8004c9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	08da      	lsrs	r2, r3, #3
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	3208      	adds	r2, #8
 8004c5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f003 0307 	and.w	r3, r3, #7
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	220f      	movs	r2, #15
 8004c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6e:	43db      	mvns	r3, r3
 8004c70:	693a      	ldr	r2, [r7, #16]
 8004c72:	4013      	ands	r3, r2
 8004c74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	691a      	ldr	r2, [r3, #16]
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	f003 0307 	and.w	r3, r3, #7
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	fa02 f303 	lsl.w	r3, r2, r3
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	08da      	lsrs	r2, r3, #3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	3208      	adds	r2, #8
 8004c94:	6939      	ldr	r1, [r7, #16]
 8004c96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	005b      	lsls	r3, r3, #1
 8004ca4:	2203      	movs	r2, #3
 8004ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8004caa:	43db      	mvns	r3, r3
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	4013      	ands	r3, r2
 8004cb0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f003 0203 	and.w	r2, r3, #3
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	005b      	lsls	r3, r3, #1
 8004cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	f000 80a6 	beq.w	8004e28 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cdc:	4b5b      	ldr	r3, [pc, #364]	; (8004e4c <HAL_GPIO_Init+0x2e4>)
 8004cde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ce0:	4a5a      	ldr	r2, [pc, #360]	; (8004e4c <HAL_GPIO_Init+0x2e4>)
 8004ce2:	f043 0301 	orr.w	r3, r3, #1
 8004ce6:	6613      	str	r3, [r2, #96]	; 0x60
 8004ce8:	4b58      	ldr	r3, [pc, #352]	; (8004e4c <HAL_GPIO_Init+0x2e4>)
 8004cea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cec:	f003 0301 	and.w	r3, r3, #1
 8004cf0:	60bb      	str	r3, [r7, #8]
 8004cf2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004cf4:	4a56      	ldr	r2, [pc, #344]	; (8004e50 <HAL_GPIO_Init+0x2e8>)
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	089b      	lsrs	r3, r3, #2
 8004cfa:	3302      	adds	r3, #2
 8004cfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d00:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f003 0303 	and.w	r3, r3, #3
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	220f      	movs	r2, #15
 8004d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d10:	43db      	mvns	r3, r3
 8004d12:	693a      	ldr	r2, [r7, #16]
 8004d14:	4013      	ands	r3, r2
 8004d16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004d1e:	d01f      	beq.n	8004d60 <HAL_GPIO_Init+0x1f8>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4a4c      	ldr	r2, [pc, #304]	; (8004e54 <HAL_GPIO_Init+0x2ec>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d019      	beq.n	8004d5c <HAL_GPIO_Init+0x1f4>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a4b      	ldr	r2, [pc, #300]	; (8004e58 <HAL_GPIO_Init+0x2f0>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d013      	beq.n	8004d58 <HAL_GPIO_Init+0x1f0>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a4a      	ldr	r2, [pc, #296]	; (8004e5c <HAL_GPIO_Init+0x2f4>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d00d      	beq.n	8004d54 <HAL_GPIO_Init+0x1ec>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a49      	ldr	r2, [pc, #292]	; (8004e60 <HAL_GPIO_Init+0x2f8>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d007      	beq.n	8004d50 <HAL_GPIO_Init+0x1e8>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a48      	ldr	r2, [pc, #288]	; (8004e64 <HAL_GPIO_Init+0x2fc>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d101      	bne.n	8004d4c <HAL_GPIO_Init+0x1e4>
 8004d48:	2305      	movs	r3, #5
 8004d4a:	e00a      	b.n	8004d62 <HAL_GPIO_Init+0x1fa>
 8004d4c:	2306      	movs	r3, #6
 8004d4e:	e008      	b.n	8004d62 <HAL_GPIO_Init+0x1fa>
 8004d50:	2304      	movs	r3, #4
 8004d52:	e006      	b.n	8004d62 <HAL_GPIO_Init+0x1fa>
 8004d54:	2303      	movs	r3, #3
 8004d56:	e004      	b.n	8004d62 <HAL_GPIO_Init+0x1fa>
 8004d58:	2302      	movs	r3, #2
 8004d5a:	e002      	b.n	8004d62 <HAL_GPIO_Init+0x1fa>
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e000      	b.n	8004d62 <HAL_GPIO_Init+0x1fa>
 8004d60:	2300      	movs	r3, #0
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	f002 0203 	and.w	r2, r2, #3
 8004d68:	0092      	lsls	r2, r2, #2
 8004d6a:	4093      	lsls	r3, r2
 8004d6c:	693a      	ldr	r2, [r7, #16]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d72:	4937      	ldr	r1, [pc, #220]	; (8004e50 <HAL_GPIO_Init+0x2e8>)
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	089b      	lsrs	r3, r3, #2
 8004d78:	3302      	adds	r3, #2
 8004d7a:	693a      	ldr	r2, [r7, #16]
 8004d7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004d80:	4b39      	ldr	r3, [pc, #228]	; (8004e68 <HAL_GPIO_Init+0x300>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	43db      	mvns	r3, r3
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d003      	beq.n	8004da4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004d9c:	693a      	ldr	r2, [r7, #16]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004da4:	4a30      	ldr	r2, [pc, #192]	; (8004e68 <HAL_GPIO_Init+0x300>)
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004daa:	4b2f      	ldr	r3, [pc, #188]	; (8004e68 <HAL_GPIO_Init+0x300>)
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	43db      	mvns	r3, r3
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	4013      	ands	r3, r2
 8004db8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d003      	beq.n	8004dce <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004dce:	4a26      	ldr	r2, [pc, #152]	; (8004e68 <HAL_GPIO_Init+0x300>)
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004dd4:	4b24      	ldr	r3, [pc, #144]	; (8004e68 <HAL_GPIO_Init+0x300>)
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	43db      	mvns	r3, r3
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	4013      	ands	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d003      	beq.n	8004df8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004df8:	4a1b      	ldr	r2, [pc, #108]	; (8004e68 <HAL_GPIO_Init+0x300>)
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004dfe:	4b1a      	ldr	r3, [pc, #104]	; (8004e68 <HAL_GPIO_Init+0x300>)
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	43db      	mvns	r3, r3
 8004e08:	693a      	ldr	r2, [r7, #16]
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d003      	beq.n	8004e22 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004e1a:	693a      	ldr	r2, [r7, #16]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004e22:	4a11      	ldr	r2, [pc, #68]	; (8004e68 <HAL_GPIO_Init+0x300>)
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	fa22 f303 	lsr.w	r3, r2, r3
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	f47f ae9d 	bne.w	8004b78 <HAL_GPIO_Init+0x10>
  }
}
 8004e3e:	bf00      	nop
 8004e40:	bf00      	nop
 8004e42:	371c      	adds	r7, #28
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr
 8004e4c:	40021000 	.word	0x40021000
 8004e50:	40010000 	.word	0x40010000
 8004e54:	48000400 	.word	0x48000400
 8004e58:	48000800 	.word	0x48000800
 8004e5c:	48000c00 	.word	0x48000c00
 8004e60:	48001000 	.word	0x48001000
 8004e64:	48001400 	.word	0x48001400
 8004e68:	40010400 	.word	0x40010400

08004e6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	460b      	mov	r3, r1
 8004e76:	807b      	strh	r3, [r7, #2]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004e7c:	787b      	ldrb	r3, [r7, #1]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004e82:	887a      	ldrh	r2, [r7, #2]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004e88:	e002      	b.n	8004e90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004e8a:	887a      	ldrh	r2, [r7, #2]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d141      	bne.n	8004f2e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004eaa:	4b4b      	ldr	r3, [pc, #300]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004eb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004eb6:	d131      	bne.n	8004f1c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004eb8:	4b47      	ldr	r3, [pc, #284]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ebe:	4a46      	ldr	r2, [pc, #280]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ec0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ec4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ec8:	4b43      	ldr	r3, [pc, #268]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004ed0:	4a41      	ldr	r2, [pc, #260]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ed2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ed6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004ed8:	4b40      	ldr	r3, [pc, #256]	; (8004fdc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2232      	movs	r2, #50	; 0x32
 8004ede:	fb02 f303 	mul.w	r3, r2, r3
 8004ee2:	4a3f      	ldr	r2, [pc, #252]	; (8004fe0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ee8:	0c9b      	lsrs	r3, r3, #18
 8004eea:	3301      	adds	r3, #1
 8004eec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004eee:	e002      	b.n	8004ef6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ef6:	4b38      	ldr	r3, [pc, #224]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ef8:	695b      	ldr	r3, [r3, #20]
 8004efa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004efe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f02:	d102      	bne.n	8004f0a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d1f2      	bne.n	8004ef0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f0a:	4b33      	ldr	r3, [pc, #204]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f16:	d158      	bne.n	8004fca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e057      	b.n	8004fcc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f1c:	4b2e      	ldr	r3, [pc, #184]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f22:	4a2d      	ldr	r2, [pc, #180]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f28:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004f2c:	e04d      	b.n	8004fca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f34:	d141      	bne.n	8004fba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f36:	4b28      	ldr	r3, [pc, #160]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f42:	d131      	bne.n	8004fa8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f44:	4b24      	ldr	r3, [pc, #144]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f46:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f4a:	4a23      	ldr	r2, [pc, #140]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f50:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f54:	4b20      	ldr	r3, [pc, #128]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004f5c:	4a1e      	ldr	r2, [pc, #120]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f62:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004f64:	4b1d      	ldr	r3, [pc, #116]	; (8004fdc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	2232      	movs	r2, #50	; 0x32
 8004f6a:	fb02 f303 	mul.w	r3, r2, r3
 8004f6e:	4a1c      	ldr	r2, [pc, #112]	; (8004fe0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004f70:	fba2 2303 	umull	r2, r3, r2, r3
 8004f74:	0c9b      	lsrs	r3, r3, #18
 8004f76:	3301      	adds	r3, #1
 8004f78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f7a:	e002      	b.n	8004f82 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	3b01      	subs	r3, #1
 8004f80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f82:	4b15      	ldr	r3, [pc, #84]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f84:	695b      	ldr	r3, [r3, #20]
 8004f86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f8e:	d102      	bne.n	8004f96 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d1f2      	bne.n	8004f7c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f96:	4b10      	ldr	r3, [pc, #64]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fa2:	d112      	bne.n	8004fca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e011      	b.n	8004fcc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fa8:	4b0b      	ldr	r3, [pc, #44]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004faa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fae:	4a0a      	ldr	r2, [pc, #40]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fb4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004fb8:	e007      	b.n	8004fca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004fba:	4b07      	ldr	r3, [pc, #28]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004fc2:	4a05      	ldr	r2, [pc, #20]	; (8004fd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fc4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004fc8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3714      	adds	r7, #20
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr
 8004fd8:	40007000 	.word	0x40007000
 8004fdc:	20000000 	.word	0x20000000
 8004fe0:	431bde83 	.word	0x431bde83

08004fe4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004fe8:	4b05      	ldr	r3, [pc, #20]	; (8005000 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	4a04      	ldr	r2, [pc, #16]	; (8005000 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004fee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ff2:	6093      	str	r3, [r2, #8]
}
 8004ff4:	bf00      	nop
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	40007000 	.word	0x40007000

08005004 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b088      	sub	sp, #32
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d101      	bne.n	8005016 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e308      	b.n	8005628 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0301 	and.w	r3, r3, #1
 800501e:	2b00      	cmp	r3, #0
 8005020:	d075      	beq.n	800510e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005022:	4ba3      	ldr	r3, [pc, #652]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f003 030c 	and.w	r3, r3, #12
 800502a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800502c:	4ba0      	ldr	r3, [pc, #640]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	f003 0303 	and.w	r3, r3, #3
 8005034:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005036:	69bb      	ldr	r3, [r7, #24]
 8005038:	2b0c      	cmp	r3, #12
 800503a:	d102      	bne.n	8005042 <HAL_RCC_OscConfig+0x3e>
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	2b03      	cmp	r3, #3
 8005040:	d002      	beq.n	8005048 <HAL_RCC_OscConfig+0x44>
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	2b08      	cmp	r3, #8
 8005046:	d10b      	bne.n	8005060 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005048:	4b99      	ldr	r3, [pc, #612]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d05b      	beq.n	800510c <HAL_RCC_OscConfig+0x108>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d157      	bne.n	800510c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e2e3      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005068:	d106      	bne.n	8005078 <HAL_RCC_OscConfig+0x74>
 800506a:	4b91      	ldr	r3, [pc, #580]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a90      	ldr	r2, [pc, #576]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005070:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005074:	6013      	str	r3, [r2, #0]
 8005076:	e01d      	b.n	80050b4 <HAL_RCC_OscConfig+0xb0>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005080:	d10c      	bne.n	800509c <HAL_RCC_OscConfig+0x98>
 8005082:	4b8b      	ldr	r3, [pc, #556]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a8a      	ldr	r2, [pc, #552]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005088:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800508c:	6013      	str	r3, [r2, #0]
 800508e:	4b88      	ldr	r3, [pc, #544]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a87      	ldr	r2, [pc, #540]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005094:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005098:	6013      	str	r3, [r2, #0]
 800509a:	e00b      	b.n	80050b4 <HAL_RCC_OscConfig+0xb0>
 800509c:	4b84      	ldr	r3, [pc, #528]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a83      	ldr	r2, [pc, #524]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 80050a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050a6:	6013      	str	r3, [r2, #0]
 80050a8:	4b81      	ldr	r3, [pc, #516]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a80      	ldr	r2, [pc, #512]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 80050ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d013      	beq.n	80050e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050bc:	f7fd fec6 	bl	8002e4c <HAL_GetTick>
 80050c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050c2:	e008      	b.n	80050d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050c4:	f7fd fec2 	bl	8002e4c <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	2b64      	cmp	r3, #100	; 0x64
 80050d0:	d901      	bls.n	80050d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e2a8      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050d6:	4b76      	ldr	r3, [pc, #472]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d0f0      	beq.n	80050c4 <HAL_RCC_OscConfig+0xc0>
 80050e2:	e014      	b.n	800510e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e4:	f7fd feb2 	bl	8002e4c <HAL_GetTick>
 80050e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050ea:	e008      	b.n	80050fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050ec:	f7fd feae 	bl	8002e4c <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	2b64      	cmp	r3, #100	; 0x64
 80050f8:	d901      	bls.n	80050fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e294      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050fe:	4b6c      	ldr	r3, [pc, #432]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1f0      	bne.n	80050ec <HAL_RCC_OscConfig+0xe8>
 800510a:	e000      	b.n	800510e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800510c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0302 	and.w	r3, r3, #2
 8005116:	2b00      	cmp	r3, #0
 8005118:	d075      	beq.n	8005206 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800511a:	4b65      	ldr	r3, [pc, #404]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	f003 030c 	and.w	r3, r3, #12
 8005122:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005124:	4b62      	ldr	r3, [pc, #392]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	f003 0303 	and.w	r3, r3, #3
 800512c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	2b0c      	cmp	r3, #12
 8005132:	d102      	bne.n	800513a <HAL_RCC_OscConfig+0x136>
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	2b02      	cmp	r3, #2
 8005138:	d002      	beq.n	8005140 <HAL_RCC_OscConfig+0x13c>
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	2b04      	cmp	r3, #4
 800513e:	d11f      	bne.n	8005180 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005140:	4b5b      	ldr	r3, [pc, #364]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005148:	2b00      	cmp	r3, #0
 800514a:	d005      	beq.n	8005158 <HAL_RCC_OscConfig+0x154>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e267      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005158:	4b55      	ldr	r3, [pc, #340]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	061b      	lsls	r3, r3, #24
 8005166:	4952      	ldr	r1, [pc, #328]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005168:	4313      	orrs	r3, r2
 800516a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800516c:	4b51      	ldr	r3, [pc, #324]	; (80052b4 <HAL_RCC_OscConfig+0x2b0>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4618      	mov	r0, r3
 8005172:	f7fd fe1f 	bl	8002db4 <HAL_InitTick>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d043      	beq.n	8005204 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e253      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d023      	beq.n	80051d0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005188:	4b49      	ldr	r3, [pc, #292]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a48      	ldr	r2, [pc, #288]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 800518e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005192:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005194:	f7fd fe5a 	bl	8002e4c <HAL_GetTick>
 8005198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800519a:	e008      	b.n	80051ae <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800519c:	f7fd fe56 	bl	8002e4c <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e23c      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051ae:	4b40      	ldr	r3, [pc, #256]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d0f0      	beq.n	800519c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051ba:	4b3d      	ldr	r3, [pc, #244]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	061b      	lsls	r3, r3, #24
 80051c8:	4939      	ldr	r1, [pc, #228]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 80051ca:	4313      	orrs	r3, r2
 80051cc:	604b      	str	r3, [r1, #4]
 80051ce:	e01a      	b.n	8005206 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051d0:	4b37      	ldr	r3, [pc, #220]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a36      	ldr	r2, [pc, #216]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 80051d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051dc:	f7fd fe36 	bl	8002e4c <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051e2:	e008      	b.n	80051f6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051e4:	f7fd fe32 	bl	8002e4c <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e218      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051f6:	4b2e      	ldr	r3, [pc, #184]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f0      	bne.n	80051e4 <HAL_RCC_OscConfig+0x1e0>
 8005202:	e000      	b.n	8005206 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005204:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0308 	and.w	r3, r3, #8
 800520e:	2b00      	cmp	r3, #0
 8005210:	d03c      	beq.n	800528c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	695b      	ldr	r3, [r3, #20]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d01c      	beq.n	8005254 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800521a:	4b25      	ldr	r3, [pc, #148]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 800521c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005220:	4a23      	ldr	r2, [pc, #140]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005222:	f043 0301 	orr.w	r3, r3, #1
 8005226:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800522a:	f7fd fe0f 	bl	8002e4c <HAL_GetTick>
 800522e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005230:	e008      	b.n	8005244 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005232:	f7fd fe0b 	bl	8002e4c <HAL_GetTick>
 8005236:	4602      	mov	r2, r0
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	1ad3      	subs	r3, r2, r3
 800523c:	2b02      	cmp	r3, #2
 800523e:	d901      	bls.n	8005244 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e1f1      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005244:	4b1a      	ldr	r3, [pc, #104]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005246:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b00      	cmp	r3, #0
 8005250:	d0ef      	beq.n	8005232 <HAL_RCC_OscConfig+0x22e>
 8005252:	e01b      	b.n	800528c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005254:	4b16      	ldr	r3, [pc, #88]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005256:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800525a:	4a15      	ldr	r2, [pc, #84]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 800525c:	f023 0301 	bic.w	r3, r3, #1
 8005260:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005264:	f7fd fdf2 	bl	8002e4c <HAL_GetTick>
 8005268:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800526a:	e008      	b.n	800527e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800526c:	f7fd fdee 	bl	8002e4c <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	2b02      	cmp	r3, #2
 8005278:	d901      	bls.n	800527e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e1d4      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800527e:	4b0c      	ldr	r3, [pc, #48]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 8005280:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005284:	f003 0302 	and.w	r3, r3, #2
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1ef      	bne.n	800526c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0304 	and.w	r3, r3, #4
 8005294:	2b00      	cmp	r3, #0
 8005296:	f000 80ab 	beq.w	80053f0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800529a:	2300      	movs	r3, #0
 800529c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800529e:	4b04      	ldr	r3, [pc, #16]	; (80052b0 <HAL_RCC_OscConfig+0x2ac>)
 80052a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d106      	bne.n	80052b8 <HAL_RCC_OscConfig+0x2b4>
 80052aa:	2301      	movs	r3, #1
 80052ac:	e005      	b.n	80052ba <HAL_RCC_OscConfig+0x2b6>
 80052ae:	bf00      	nop
 80052b0:	40021000 	.word	0x40021000
 80052b4:	20000004 	.word	0x20000004
 80052b8:	2300      	movs	r3, #0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00d      	beq.n	80052da <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052be:	4baf      	ldr	r3, [pc, #700]	; (800557c <HAL_RCC_OscConfig+0x578>)
 80052c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052c2:	4aae      	ldr	r2, [pc, #696]	; (800557c <HAL_RCC_OscConfig+0x578>)
 80052c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052c8:	6593      	str	r3, [r2, #88]	; 0x58
 80052ca:	4bac      	ldr	r3, [pc, #688]	; (800557c <HAL_RCC_OscConfig+0x578>)
 80052cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052d2:	60fb      	str	r3, [r7, #12]
 80052d4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80052d6:	2301      	movs	r3, #1
 80052d8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052da:	4ba9      	ldr	r3, [pc, #676]	; (8005580 <HAL_RCC_OscConfig+0x57c>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d118      	bne.n	8005318 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052e6:	4ba6      	ldr	r3, [pc, #664]	; (8005580 <HAL_RCC_OscConfig+0x57c>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4aa5      	ldr	r2, [pc, #660]	; (8005580 <HAL_RCC_OscConfig+0x57c>)
 80052ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052f2:	f7fd fdab 	bl	8002e4c <HAL_GetTick>
 80052f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052f8:	e008      	b.n	800530c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052fa:	f7fd fda7 	bl	8002e4c <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	2b02      	cmp	r3, #2
 8005306:	d901      	bls.n	800530c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e18d      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800530c:	4b9c      	ldr	r3, [pc, #624]	; (8005580 <HAL_RCC_OscConfig+0x57c>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005314:	2b00      	cmp	r3, #0
 8005316:	d0f0      	beq.n	80052fa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	2b01      	cmp	r3, #1
 800531e:	d108      	bne.n	8005332 <HAL_RCC_OscConfig+0x32e>
 8005320:	4b96      	ldr	r3, [pc, #600]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005322:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005326:	4a95      	ldr	r2, [pc, #596]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005328:	f043 0301 	orr.w	r3, r3, #1
 800532c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005330:	e024      	b.n	800537c <HAL_RCC_OscConfig+0x378>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	2b05      	cmp	r3, #5
 8005338:	d110      	bne.n	800535c <HAL_RCC_OscConfig+0x358>
 800533a:	4b90      	ldr	r3, [pc, #576]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800533c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005340:	4a8e      	ldr	r2, [pc, #568]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005342:	f043 0304 	orr.w	r3, r3, #4
 8005346:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800534a:	4b8c      	ldr	r3, [pc, #560]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800534c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005350:	4a8a      	ldr	r2, [pc, #552]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005352:	f043 0301 	orr.w	r3, r3, #1
 8005356:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800535a:	e00f      	b.n	800537c <HAL_RCC_OscConfig+0x378>
 800535c:	4b87      	ldr	r3, [pc, #540]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800535e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005362:	4a86      	ldr	r2, [pc, #536]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005364:	f023 0301 	bic.w	r3, r3, #1
 8005368:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800536c:	4b83      	ldr	r3, [pc, #524]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800536e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005372:	4a82      	ldr	r2, [pc, #520]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005374:	f023 0304 	bic.w	r3, r3, #4
 8005378:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d016      	beq.n	80053b2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005384:	f7fd fd62 	bl	8002e4c <HAL_GetTick>
 8005388:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800538a:	e00a      	b.n	80053a2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800538c:	f7fd fd5e 	bl	8002e4c <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	f241 3288 	movw	r2, #5000	; 0x1388
 800539a:	4293      	cmp	r3, r2
 800539c:	d901      	bls.n	80053a2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800539e:	2303      	movs	r3, #3
 80053a0:	e142      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053a2:	4b76      	ldr	r3, [pc, #472]	; (800557c <HAL_RCC_OscConfig+0x578>)
 80053a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053a8:	f003 0302 	and.w	r3, r3, #2
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d0ed      	beq.n	800538c <HAL_RCC_OscConfig+0x388>
 80053b0:	e015      	b.n	80053de <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b2:	f7fd fd4b 	bl	8002e4c <HAL_GetTick>
 80053b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053b8:	e00a      	b.n	80053d0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053ba:	f7fd fd47 	bl	8002e4c <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d901      	bls.n	80053d0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e12b      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053d0:	4b6a      	ldr	r3, [pc, #424]	; (800557c <HAL_RCC_OscConfig+0x578>)
 80053d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053d6:	f003 0302 	and.w	r3, r3, #2
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d1ed      	bne.n	80053ba <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053de:	7ffb      	ldrb	r3, [r7, #31]
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d105      	bne.n	80053f0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053e4:	4b65      	ldr	r3, [pc, #404]	; (800557c <HAL_RCC_OscConfig+0x578>)
 80053e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053e8:	4a64      	ldr	r2, [pc, #400]	; (800557c <HAL_RCC_OscConfig+0x578>)
 80053ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053ee:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 0320 	and.w	r3, r3, #32
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d03c      	beq.n	8005476 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	699b      	ldr	r3, [r3, #24]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d01c      	beq.n	800543e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005404:	4b5d      	ldr	r3, [pc, #372]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005406:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800540a:	4a5c      	ldr	r2, [pc, #368]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800540c:	f043 0301 	orr.w	r3, r3, #1
 8005410:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005414:	f7fd fd1a 	bl	8002e4c <HAL_GetTick>
 8005418:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800541a:	e008      	b.n	800542e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800541c:	f7fd fd16 	bl	8002e4c <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b02      	cmp	r3, #2
 8005428:	d901      	bls.n	800542e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e0fc      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800542e:	4b53      	ldr	r3, [pc, #332]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005430:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005434:	f003 0302 	and.w	r3, r3, #2
 8005438:	2b00      	cmp	r3, #0
 800543a:	d0ef      	beq.n	800541c <HAL_RCC_OscConfig+0x418>
 800543c:	e01b      	b.n	8005476 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800543e:	4b4f      	ldr	r3, [pc, #316]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005440:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005444:	4a4d      	ldr	r2, [pc, #308]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005446:	f023 0301 	bic.w	r3, r3, #1
 800544a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800544e:	f7fd fcfd 	bl	8002e4c <HAL_GetTick>
 8005452:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005454:	e008      	b.n	8005468 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005456:	f7fd fcf9 	bl	8002e4c <HAL_GetTick>
 800545a:	4602      	mov	r2, r0
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	2b02      	cmp	r3, #2
 8005462:	d901      	bls.n	8005468 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005464:	2303      	movs	r3, #3
 8005466:	e0df      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005468:	4b44      	ldr	r3, [pc, #272]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800546a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800546e:	f003 0302 	and.w	r3, r3, #2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1ef      	bne.n	8005456 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	69db      	ldr	r3, [r3, #28]
 800547a:	2b00      	cmp	r3, #0
 800547c:	f000 80d3 	beq.w	8005626 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005480:	4b3e      	ldr	r3, [pc, #248]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f003 030c 	and.w	r3, r3, #12
 8005488:	2b0c      	cmp	r3, #12
 800548a:	f000 808d 	beq.w	80055a8 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	69db      	ldr	r3, [r3, #28]
 8005492:	2b02      	cmp	r3, #2
 8005494:	d15a      	bne.n	800554c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005496:	4b39      	ldr	r3, [pc, #228]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a38      	ldr	r2, [pc, #224]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800549c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80054a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054a2:	f7fd fcd3 	bl	8002e4c <HAL_GetTick>
 80054a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054a8:	e008      	b.n	80054bc <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054aa:	f7fd fccf 	bl	8002e4c <HAL_GetTick>
 80054ae:	4602      	mov	r2, r0
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	1ad3      	subs	r3, r2, r3
 80054b4:	2b02      	cmp	r3, #2
 80054b6:	d901      	bls.n	80054bc <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 80054b8:	2303      	movs	r3, #3
 80054ba:	e0b5      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054bc:	4b2f      	ldr	r3, [pc, #188]	; (800557c <HAL_RCC_OscConfig+0x578>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1f0      	bne.n	80054aa <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054c8:	4b2c      	ldr	r3, [pc, #176]	; (800557c <HAL_RCC_OscConfig+0x578>)
 80054ca:	68da      	ldr	r2, [r3, #12]
 80054cc:	4b2d      	ldr	r3, [pc, #180]	; (8005584 <HAL_RCC_OscConfig+0x580>)
 80054ce:	4013      	ands	r3, r2
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	6a11      	ldr	r1, [r2, #32]
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80054d8:	3a01      	subs	r2, #1
 80054da:	0112      	lsls	r2, r2, #4
 80054dc:	4311      	orrs	r1, r2
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80054e2:	0212      	lsls	r2, r2, #8
 80054e4:	4311      	orrs	r1, r2
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80054ea:	0852      	lsrs	r2, r2, #1
 80054ec:	3a01      	subs	r2, #1
 80054ee:	0552      	lsls	r2, r2, #21
 80054f0:	4311      	orrs	r1, r2
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054f6:	0852      	lsrs	r2, r2, #1
 80054f8:	3a01      	subs	r2, #1
 80054fa:	0652      	lsls	r2, r2, #25
 80054fc:	4311      	orrs	r1, r2
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005502:	06d2      	lsls	r2, r2, #27
 8005504:	430a      	orrs	r2, r1
 8005506:	491d      	ldr	r1, [pc, #116]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005508:	4313      	orrs	r3, r2
 800550a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800550c:	4b1b      	ldr	r3, [pc, #108]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a1a      	ldr	r2, [pc, #104]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005512:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005516:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005518:	4b18      	ldr	r3, [pc, #96]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	4a17      	ldr	r2, [pc, #92]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800551e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005522:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005524:	f7fd fc92 	bl	8002e4c <HAL_GetTick>
 8005528:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800552a:	e008      	b.n	800553e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800552c:	f7fd fc8e 	bl	8002e4c <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	2b02      	cmp	r3, #2
 8005538:	d901      	bls.n	800553e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e074      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800553e:	4b0f      	ldr	r3, [pc, #60]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005546:	2b00      	cmp	r3, #0
 8005548:	d0f0      	beq.n	800552c <HAL_RCC_OscConfig+0x528>
 800554a:	e06c      	b.n	8005626 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800554c:	4b0b      	ldr	r3, [pc, #44]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a0a      	ldr	r2, [pc, #40]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005552:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005556:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005558:	4b08      	ldr	r3, [pc, #32]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	4a07      	ldr	r2, [pc, #28]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800555e:	f023 0303 	bic.w	r3, r3, #3
 8005562:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005564:	4b05      	ldr	r3, [pc, #20]	; (800557c <HAL_RCC_OscConfig+0x578>)
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	4a04      	ldr	r2, [pc, #16]	; (800557c <HAL_RCC_OscConfig+0x578>)
 800556a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800556e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005572:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005574:	f7fd fc6a 	bl	8002e4c <HAL_GetTick>
 8005578:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800557a:	e00e      	b.n	800559a <HAL_RCC_OscConfig+0x596>
 800557c:	40021000 	.word	0x40021000
 8005580:	40007000 	.word	0x40007000
 8005584:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005588:	f7fd fc60 	bl	8002e4c <HAL_GetTick>
 800558c:	4602      	mov	r2, r0
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	2b02      	cmp	r3, #2
 8005594:	d901      	bls.n	800559a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e046      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800559a:	4b25      	ldr	r3, [pc, #148]	; (8005630 <HAL_RCC_OscConfig+0x62c>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1f0      	bne.n	8005588 <HAL_RCC_OscConfig+0x584>
 80055a6:	e03e      	b.n	8005626 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	69db      	ldr	r3, [r3, #28]
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d101      	bne.n	80055b4 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e039      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80055b4:	4b1e      	ldr	r3, [pc, #120]	; (8005630 <HAL_RCC_OscConfig+0x62c>)
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	f003 0203 	and.w	r2, r3, #3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a1b      	ldr	r3, [r3, #32]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d12c      	bne.n	8005622 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d2:	3b01      	subs	r3, #1
 80055d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d123      	bne.n	8005622 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d11b      	bne.n	8005622 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d113      	bne.n	8005622 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005604:	085b      	lsrs	r3, r3, #1
 8005606:	3b01      	subs	r3, #1
 8005608:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800560a:	429a      	cmp	r2, r3
 800560c:	d109      	bne.n	8005622 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005618:	085b      	lsrs	r3, r3, #1
 800561a:	3b01      	subs	r3, #1
 800561c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800561e:	429a      	cmp	r2, r3
 8005620:	d001      	beq.n	8005626 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e000      	b.n	8005628 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8005626:	2300      	movs	r3, #0
}
 8005628:	4618      	mov	r0, r3
 800562a:	3720      	adds	r7, #32
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}
 8005630:	40021000 	.word	0x40021000

08005634 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b086      	sub	sp, #24
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800563e:	2300      	movs	r3, #0
 8005640:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d101      	bne.n	800564c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e11e      	b.n	800588a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800564c:	4b91      	ldr	r3, [pc, #580]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 030f 	and.w	r3, r3, #15
 8005654:	683a      	ldr	r2, [r7, #0]
 8005656:	429a      	cmp	r2, r3
 8005658:	d910      	bls.n	800567c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800565a:	4b8e      	ldr	r3, [pc, #568]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f023 020f 	bic.w	r2, r3, #15
 8005662:	498c      	ldr	r1, [pc, #560]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	4313      	orrs	r3, r2
 8005668:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800566a:	4b8a      	ldr	r3, [pc, #552]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 030f 	and.w	r3, r3, #15
 8005672:	683a      	ldr	r2, [r7, #0]
 8005674:	429a      	cmp	r2, r3
 8005676:	d001      	beq.n	800567c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e106      	b.n	800588a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 0301 	and.w	r3, r3, #1
 8005684:	2b00      	cmp	r3, #0
 8005686:	d073      	beq.n	8005770 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	2b03      	cmp	r3, #3
 800568e:	d129      	bne.n	80056e4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005690:	4b81      	ldr	r3, [pc, #516]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005698:	2b00      	cmp	r3, #0
 800569a:	d101      	bne.n	80056a0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e0f4      	b.n	800588a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80056a0:	f000 f99e 	bl	80059e0 <RCC_GetSysClockFreqFromPLLSource>
 80056a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	4a7c      	ldr	r2, [pc, #496]	; (800589c <HAL_RCC_ClockConfig+0x268>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d93f      	bls.n	800572e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80056ae:	4b7a      	ldr	r3, [pc, #488]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d009      	beq.n	80056ce <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d033      	beq.n	800572e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d12f      	bne.n	800572e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80056ce:	4b72      	ldr	r3, [pc, #456]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056d6:	4a70      	ldr	r2, [pc, #448]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 80056d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056dc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80056de:	2380      	movs	r3, #128	; 0x80
 80056e0:	617b      	str	r3, [r7, #20]
 80056e2:	e024      	b.n	800572e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	2b02      	cmp	r3, #2
 80056ea:	d107      	bne.n	80056fc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056ec:	4b6a      	ldr	r3, [pc, #424]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d109      	bne.n	800570c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e0c6      	b.n	800588a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056fc:	4b66      	ldr	r3, [pc, #408]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005704:	2b00      	cmp	r3, #0
 8005706:	d101      	bne.n	800570c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e0be      	b.n	800588a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800570c:	f000 f8ce 	bl	80058ac <HAL_RCC_GetSysClockFreq>
 8005710:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	4a61      	ldr	r2, [pc, #388]	; (800589c <HAL_RCC_ClockConfig+0x268>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d909      	bls.n	800572e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800571a:	4b5f      	ldr	r3, [pc, #380]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005722:	4a5d      	ldr	r2, [pc, #372]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 8005724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005728:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800572a:	2380      	movs	r3, #128	; 0x80
 800572c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800572e:	4b5a      	ldr	r3, [pc, #360]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f023 0203 	bic.w	r2, r3, #3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	4957      	ldr	r1, [pc, #348]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 800573c:	4313      	orrs	r3, r2
 800573e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005740:	f7fd fb84 	bl	8002e4c <HAL_GetTick>
 8005744:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005746:	e00a      	b.n	800575e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005748:	f7fd fb80 	bl	8002e4c <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	f241 3288 	movw	r2, #5000	; 0x1388
 8005756:	4293      	cmp	r3, r2
 8005758:	d901      	bls.n	800575e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800575a:	2303      	movs	r3, #3
 800575c:	e095      	b.n	800588a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800575e:	4b4e      	ldr	r3, [pc, #312]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f003 020c 	and.w	r2, r3, #12
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	429a      	cmp	r2, r3
 800576e:	d1eb      	bne.n	8005748 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 0302 	and.w	r3, r3, #2
 8005778:	2b00      	cmp	r3, #0
 800577a:	d023      	beq.n	80057c4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0304 	and.w	r3, r3, #4
 8005784:	2b00      	cmp	r3, #0
 8005786:	d005      	beq.n	8005794 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005788:	4b43      	ldr	r3, [pc, #268]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	4a42      	ldr	r2, [pc, #264]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 800578e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005792:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0308 	and.w	r3, r3, #8
 800579c:	2b00      	cmp	r3, #0
 800579e:	d007      	beq.n	80057b0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80057a0:	4b3d      	ldr	r3, [pc, #244]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80057a8:	4a3b      	ldr	r2, [pc, #236]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 80057aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80057ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057b0:	4b39      	ldr	r3, [pc, #228]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	4936      	ldr	r1, [pc, #216]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	608b      	str	r3, [r1, #8]
 80057c2:	e008      	b.n	80057d6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	2b80      	cmp	r3, #128	; 0x80
 80057c8:	d105      	bne.n	80057d6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80057ca:	4b33      	ldr	r3, [pc, #204]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	4a32      	ldr	r2, [pc, #200]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 80057d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057d4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80057d6:	4b2f      	ldr	r3, [pc, #188]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 030f 	and.w	r3, r3, #15
 80057de:	683a      	ldr	r2, [r7, #0]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d21d      	bcs.n	8005820 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057e4:	4b2b      	ldr	r3, [pc, #172]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f023 020f 	bic.w	r2, r3, #15
 80057ec:	4929      	ldr	r1, [pc, #164]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80057f4:	f7fd fb2a 	bl	8002e4c <HAL_GetTick>
 80057f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057fa:	e00a      	b.n	8005812 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057fc:	f7fd fb26 	bl	8002e4c <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	f241 3288 	movw	r2, #5000	; 0x1388
 800580a:	4293      	cmp	r3, r2
 800580c:	d901      	bls.n	8005812 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800580e:	2303      	movs	r3, #3
 8005810:	e03b      	b.n	800588a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005812:	4b20      	ldr	r3, [pc, #128]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 030f 	and.w	r3, r3, #15
 800581a:	683a      	ldr	r2, [r7, #0]
 800581c:	429a      	cmp	r2, r3
 800581e:	d1ed      	bne.n	80057fc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 0304 	and.w	r3, r3, #4
 8005828:	2b00      	cmp	r3, #0
 800582a:	d008      	beq.n	800583e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800582c:	4b1a      	ldr	r3, [pc, #104]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	4917      	ldr	r1, [pc, #92]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 800583a:	4313      	orrs	r3, r2
 800583c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 0308 	and.w	r3, r3, #8
 8005846:	2b00      	cmp	r3, #0
 8005848:	d009      	beq.n	800585e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800584a:	4b13      	ldr	r3, [pc, #76]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	00db      	lsls	r3, r3, #3
 8005858:	490f      	ldr	r1, [pc, #60]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 800585a:	4313      	orrs	r3, r2
 800585c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800585e:	f000 f825 	bl	80058ac <HAL_RCC_GetSysClockFreq>
 8005862:	4602      	mov	r2, r0
 8005864:	4b0c      	ldr	r3, [pc, #48]	; (8005898 <HAL_RCC_ClockConfig+0x264>)
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	091b      	lsrs	r3, r3, #4
 800586a:	f003 030f 	and.w	r3, r3, #15
 800586e:	490c      	ldr	r1, [pc, #48]	; (80058a0 <HAL_RCC_ClockConfig+0x26c>)
 8005870:	5ccb      	ldrb	r3, [r1, r3]
 8005872:	f003 031f 	and.w	r3, r3, #31
 8005876:	fa22 f303 	lsr.w	r3, r2, r3
 800587a:	4a0a      	ldr	r2, [pc, #40]	; (80058a4 <HAL_RCC_ClockConfig+0x270>)
 800587c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800587e:	4b0a      	ldr	r3, [pc, #40]	; (80058a8 <HAL_RCC_ClockConfig+0x274>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4618      	mov	r0, r3
 8005884:	f7fd fa96 	bl	8002db4 <HAL_InitTick>
 8005888:	4603      	mov	r3, r0
}
 800588a:	4618      	mov	r0, r3
 800588c:	3718      	adds	r7, #24
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	40022000 	.word	0x40022000
 8005898:	40021000 	.word	0x40021000
 800589c:	04c4b400 	.word	0x04c4b400
 80058a0:	0800c0d4 	.word	0x0800c0d4
 80058a4:	20000000 	.word	0x20000000
 80058a8:	20000004 	.word	0x20000004

080058ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b087      	sub	sp, #28
 80058b0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80058b2:	4b2c      	ldr	r3, [pc, #176]	; (8005964 <HAL_RCC_GetSysClockFreq+0xb8>)
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f003 030c 	and.w	r3, r3, #12
 80058ba:	2b04      	cmp	r3, #4
 80058bc:	d102      	bne.n	80058c4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80058be:	4b2a      	ldr	r3, [pc, #168]	; (8005968 <HAL_RCC_GetSysClockFreq+0xbc>)
 80058c0:	613b      	str	r3, [r7, #16]
 80058c2:	e047      	b.n	8005954 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80058c4:	4b27      	ldr	r3, [pc, #156]	; (8005964 <HAL_RCC_GetSysClockFreq+0xb8>)
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f003 030c 	and.w	r3, r3, #12
 80058cc:	2b08      	cmp	r3, #8
 80058ce:	d102      	bne.n	80058d6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80058d0:	4b26      	ldr	r3, [pc, #152]	; (800596c <HAL_RCC_GetSysClockFreq+0xc0>)
 80058d2:	613b      	str	r3, [r7, #16]
 80058d4:	e03e      	b.n	8005954 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80058d6:	4b23      	ldr	r3, [pc, #140]	; (8005964 <HAL_RCC_GetSysClockFreq+0xb8>)
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f003 030c 	and.w	r3, r3, #12
 80058de:	2b0c      	cmp	r3, #12
 80058e0:	d136      	bne.n	8005950 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80058e2:	4b20      	ldr	r3, [pc, #128]	; (8005964 <HAL_RCC_GetSysClockFreq+0xb8>)
 80058e4:	68db      	ldr	r3, [r3, #12]
 80058e6:	f003 0303 	and.w	r3, r3, #3
 80058ea:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80058ec:	4b1d      	ldr	r3, [pc, #116]	; (8005964 <HAL_RCC_GetSysClockFreq+0xb8>)
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	091b      	lsrs	r3, r3, #4
 80058f2:	f003 030f 	and.w	r3, r3, #15
 80058f6:	3301      	adds	r3, #1
 80058f8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2b03      	cmp	r3, #3
 80058fe:	d10c      	bne.n	800591a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005900:	4a1a      	ldr	r2, [pc, #104]	; (800596c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	fbb2 f3f3 	udiv	r3, r2, r3
 8005908:	4a16      	ldr	r2, [pc, #88]	; (8005964 <HAL_RCC_GetSysClockFreq+0xb8>)
 800590a:	68d2      	ldr	r2, [r2, #12]
 800590c:	0a12      	lsrs	r2, r2, #8
 800590e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005912:	fb02 f303 	mul.w	r3, r2, r3
 8005916:	617b      	str	r3, [r7, #20]
      break;
 8005918:	e00c      	b.n	8005934 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800591a:	4a13      	ldr	r2, [pc, #76]	; (8005968 <HAL_RCC_GetSysClockFreq+0xbc>)
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005922:	4a10      	ldr	r2, [pc, #64]	; (8005964 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005924:	68d2      	ldr	r2, [r2, #12]
 8005926:	0a12      	lsrs	r2, r2, #8
 8005928:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800592c:	fb02 f303 	mul.w	r3, r2, r3
 8005930:	617b      	str	r3, [r7, #20]
      break;
 8005932:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005934:	4b0b      	ldr	r3, [pc, #44]	; (8005964 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	0e5b      	lsrs	r3, r3, #25
 800593a:	f003 0303 	and.w	r3, r3, #3
 800593e:	3301      	adds	r3, #1
 8005940:	005b      	lsls	r3, r3, #1
 8005942:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005944:	697a      	ldr	r2, [r7, #20]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	fbb2 f3f3 	udiv	r3, r2, r3
 800594c:	613b      	str	r3, [r7, #16]
 800594e:	e001      	b.n	8005954 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005950:	2300      	movs	r3, #0
 8005952:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005954:	693b      	ldr	r3, [r7, #16]
}
 8005956:	4618      	mov	r0, r3
 8005958:	371c      	adds	r7, #28
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	40021000 	.word	0x40021000
 8005968:	00f42400 	.word	0x00f42400
 800596c:	007a1200 	.word	0x007a1200

08005970 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005970:	b480      	push	{r7}
 8005972:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005974:	4b03      	ldr	r3, [pc, #12]	; (8005984 <HAL_RCC_GetHCLKFreq+0x14>)
 8005976:	681b      	ldr	r3, [r3, #0]
}
 8005978:	4618      	mov	r0, r3
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr
 8005982:	bf00      	nop
 8005984:	20000000 	.word	0x20000000

08005988 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800598c:	f7ff fff0 	bl	8005970 <HAL_RCC_GetHCLKFreq>
 8005990:	4602      	mov	r2, r0
 8005992:	4b06      	ldr	r3, [pc, #24]	; (80059ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	0a1b      	lsrs	r3, r3, #8
 8005998:	f003 0307 	and.w	r3, r3, #7
 800599c:	4904      	ldr	r1, [pc, #16]	; (80059b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800599e:	5ccb      	ldrb	r3, [r1, r3]
 80059a0:	f003 031f 	and.w	r3, r3, #31
 80059a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	40021000 	.word	0x40021000
 80059b0:	0800c0e4 	.word	0x0800c0e4

080059b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80059b8:	f7ff ffda 	bl	8005970 <HAL_RCC_GetHCLKFreq>
 80059bc:	4602      	mov	r2, r0
 80059be:	4b06      	ldr	r3, [pc, #24]	; (80059d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	0adb      	lsrs	r3, r3, #11
 80059c4:	f003 0307 	and.w	r3, r3, #7
 80059c8:	4904      	ldr	r1, [pc, #16]	; (80059dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80059ca:	5ccb      	ldrb	r3, [r1, r3]
 80059cc:	f003 031f 	and.w	r3, r3, #31
 80059d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	bd80      	pop	{r7, pc}
 80059d8:	40021000 	.word	0x40021000
 80059dc:	0800c0e4 	.word	0x0800c0e4

080059e0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b087      	sub	sp, #28
 80059e4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80059e6:	4b1e      	ldr	r3, [pc, #120]	; (8005a60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	f003 0303 	and.w	r3, r3, #3
 80059ee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80059f0:	4b1b      	ldr	r3, [pc, #108]	; (8005a60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	091b      	lsrs	r3, r3, #4
 80059f6:	f003 030f 	and.w	r3, r3, #15
 80059fa:	3301      	adds	r3, #1
 80059fc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	2b03      	cmp	r3, #3
 8005a02:	d10c      	bne.n	8005a1e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a04:	4a17      	ldr	r2, [pc, #92]	; (8005a64 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a0c:	4a14      	ldr	r2, [pc, #80]	; (8005a60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a0e:	68d2      	ldr	r2, [r2, #12]
 8005a10:	0a12      	lsrs	r2, r2, #8
 8005a12:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005a16:	fb02 f303 	mul.w	r3, r2, r3
 8005a1a:	617b      	str	r3, [r7, #20]
    break;
 8005a1c:	e00c      	b.n	8005a38 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a1e:	4a12      	ldr	r2, [pc, #72]	; (8005a68 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a26:	4a0e      	ldr	r2, [pc, #56]	; (8005a60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a28:	68d2      	ldr	r2, [r2, #12]
 8005a2a:	0a12      	lsrs	r2, r2, #8
 8005a2c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005a30:	fb02 f303 	mul.w	r3, r2, r3
 8005a34:	617b      	str	r3, [r7, #20]
    break;
 8005a36:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a38:	4b09      	ldr	r3, [pc, #36]	; (8005a60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	0e5b      	lsrs	r3, r3, #25
 8005a3e:	f003 0303 	and.w	r3, r3, #3
 8005a42:	3301      	adds	r3, #1
 8005a44:	005b      	lsls	r3, r3, #1
 8005a46:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005a48:	697a      	ldr	r2, [r7, #20]
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a50:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005a52:	687b      	ldr	r3, [r7, #4]
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	371c      	adds	r7, #28
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr
 8005a60:	40021000 	.word	0x40021000
 8005a64:	007a1200 	.word	0x007a1200
 8005a68:	00f42400 	.word	0x00f42400

08005a6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b086      	sub	sp, #24
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005a74:	2300      	movs	r3, #0
 8005a76:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a78:	2300      	movs	r3, #0
 8005a7a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	f000 8098 	beq.w	8005bba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a8e:	4b43      	ldr	r3, [pc, #268]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d10d      	bne.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a9a:	4b40      	ldr	r3, [pc, #256]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a9e:	4a3f      	ldr	r2, [pc, #252]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005aa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005aa4:	6593      	str	r3, [r2, #88]	; 0x58
 8005aa6:	4b3d      	ldr	r3, [pc, #244]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aae:	60bb      	str	r3, [r7, #8]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ab6:	4b3a      	ldr	r3, [pc, #232]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a39      	ldr	r2, [pc, #228]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005abc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ac0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ac2:	f7fd f9c3 	bl	8002e4c <HAL_GetTick>
 8005ac6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ac8:	e009      	b.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005aca:	f7fd f9bf 	bl	8002e4c <HAL_GetTick>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d902      	bls.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005ad8:	2303      	movs	r3, #3
 8005ada:	74fb      	strb	r3, [r7, #19]
        break;
 8005adc:	e005      	b.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ade:	4b30      	ldr	r3, [pc, #192]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d0ef      	beq.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005aea:	7cfb      	ldrb	r3, [r7, #19]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d159      	bne.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005af0:	4b2a      	ldr	r3, [pc, #168]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005af6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005afa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d01e      	beq.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d019      	beq.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005b0c:	4b23      	ldr	r3, [pc, #140]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b16:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005b18:	4b20      	ldr	r3, [pc, #128]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b1e:	4a1f      	ldr	r2, [pc, #124]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005b28:	4b1c      	ldr	r3, [pc, #112]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b2e:	4a1b      	ldr	r2, [pc, #108]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005b38:	4a18      	ldr	r2, [pc, #96]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d016      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b4a:	f7fd f97f 	bl	8002e4c <HAL_GetTick>
 8005b4e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b50:	e00b      	b.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b52:	f7fd f97b 	bl	8002e4c <HAL_GetTick>
 8005b56:	4602      	mov	r2, r0
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d902      	bls.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	74fb      	strb	r3, [r7, #19]
            break;
 8005b68:	e006      	b.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b6a:	4b0c      	ldr	r3, [pc, #48]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b70:	f003 0302 	and.w	r3, r3, #2
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d0ec      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005b78:	7cfb      	ldrb	r3, [r7, #19]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d10b      	bne.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b7e:	4b07      	ldr	r3, [pc, #28]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b84:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b8c:	4903      	ldr	r1, [pc, #12]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005b94:	e008      	b.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b96:	7cfb      	ldrb	r3, [r7, #19]
 8005b98:	74bb      	strb	r3, [r7, #18]
 8005b9a:	e005      	b.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005b9c:	40021000 	.word	0x40021000
 8005ba0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ba4:	7cfb      	ldrb	r3, [r7, #19]
 8005ba6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ba8:	7c7b      	ldrb	r3, [r7, #17]
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d105      	bne.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bae:	4baf      	ldr	r3, [pc, #700]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bb2:	4aae      	ldr	r2, [pc, #696]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005bb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bb8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0301 	and.w	r3, r3, #1
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d00a      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005bc6:	4ba9      	ldr	r3, [pc, #676]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bcc:	f023 0203 	bic.w	r2, r3, #3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	49a5      	ldr	r1, [pc, #660]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0302 	and.w	r3, r3, #2
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00a      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005be8:	4ba0      	ldr	r3, [pc, #640]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bee:	f023 020c 	bic.w	r2, r3, #12
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	499d      	ldr	r1, [pc, #628]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 0304 	and.w	r3, r3, #4
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d00a      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c0a:	4b98      	ldr	r3, [pc, #608]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c10:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	68db      	ldr	r3, [r3, #12]
 8005c18:	4994      	ldr	r1, [pc, #592]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 0308 	and.w	r3, r3, #8
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d00a      	beq.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c2c:	4b8f      	ldr	r3, [pc, #572]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c32:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	691b      	ldr	r3, [r3, #16]
 8005c3a:	498c      	ldr	r1, [pc, #560]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 0310 	and.w	r3, r3, #16
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00a      	beq.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c4e:	4b87      	ldr	r3, [pc, #540]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c54:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	695b      	ldr	r3, [r3, #20]
 8005c5c:	4983      	ldr	r1, [pc, #524]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 0320 	and.w	r3, r3, #32
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00a      	beq.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005c70:	4b7e      	ldr	r3, [pc, #504]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c76:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	699b      	ldr	r3, [r3, #24]
 8005c7e:	497b      	ldr	r1, [pc, #492]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005c80:	4313      	orrs	r3, r2
 8005c82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00a      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c92:	4b76      	ldr	r3, [pc, #472]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c98:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	69db      	ldr	r3, [r3, #28]
 8005ca0:	4972      	ldr	r1, [pc, #456]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d00a      	beq.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005cb4:	4b6d      	ldr	r3, [pc, #436]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a1b      	ldr	r3, [r3, #32]
 8005cc2:	496a      	ldr	r1, [pc, #424]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d00a      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005cd6:	4b65      	ldr	r3, [pc, #404]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cdc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce4:	4961      	ldr	r1, [pc, #388]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00a      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005cf8:	4b5c      	ldr	r3, [pc, #368]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005cfa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005cfe:	f023 0203 	bic.w	r2, r3, #3
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d06:	4959      	ldr	r1, [pc, #356]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00a      	beq.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d1a:	4b54      	ldr	r3, [pc, #336]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d20:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d28:	4950      	ldr	r1, [pc, #320]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d015      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d3c:	4b4b      	ldr	r3, [pc, #300]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d42:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d4a:	4948      	ldr	r1, [pc, #288]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d5a:	d105      	bne.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d5c:	4b43      	ldr	r3, [pc, #268]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	4a42      	ldr	r2, [pc, #264]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d66:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d015      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005d74:	4b3d      	ldr	r3, [pc, #244]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d7a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d82:	493a      	ldr	r1, [pc, #232]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d84:	4313      	orrs	r3, r2
 8005d86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d92:	d105      	bne.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d94:	4b35      	ldr	r3, [pc, #212]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	4a34      	ldr	r2, [pc, #208]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d9e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d015      	beq.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005dac:	4b2f      	ldr	r3, [pc, #188]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005db2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dba:	492c      	ldr	r1, [pc, #176]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dc6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005dca:	d105      	bne.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005dcc:	4b27      	ldr	r3, [pc, #156]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	4a26      	ldr	r2, [pc, #152]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005dd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005dd6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d015      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005de4:	4b21      	ldr	r3, [pc, #132]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005df2:	491e      	ldr	r1, [pc, #120]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005df4:	4313      	orrs	r3, r2
 8005df6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dfe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e02:	d105      	bne.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e04:	4b19      	ldr	r3, [pc, #100]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	4a18      	ldr	r2, [pc, #96]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e0e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d015      	beq.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e1c:	4b13      	ldr	r3, [pc, #76]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e22:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2a:	4910      	ldr	r1, [pc, #64]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e3a:	d105      	bne.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e3c:	4b0b      	ldr	r3, [pc, #44]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	4a0a      	ldr	r2, [pc, #40]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e46:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d018      	beq.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005e54:	4b05      	ldr	r3, [pc, #20]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e5a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e62:	4902      	ldr	r1, [pc, #8]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e64:	4313      	orrs	r3, r2
 8005e66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005e6a:	e001      	b.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8005e6c:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e78:	d105      	bne.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005e7a:	4b21      	ldr	r3, [pc, #132]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	4a20      	ldr	r2, [pc, #128]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e84:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d015      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005e92:	4b1b      	ldr	r3, [pc, #108]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e98:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ea0:	4917      	ldr	r1, [pc, #92]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005eac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eb0:	d105      	bne.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005eb2:	4b13      	ldr	r3, [pc, #76]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	4a12      	ldr	r2, [pc, #72]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005eb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ebc:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d015      	beq.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005eca:	4b0d      	ldr	r3, [pc, #52]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005ecc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005ed0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ed8:	4909      	ldr	r1, [pc, #36]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ee4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ee8:	d105      	bne.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005eea:	4b05      	ldr	r3, [pc, #20]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	4a04      	ldr	r2, [pc, #16]	; (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005ef0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ef4:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005ef6:	7cbb      	ldrb	r3, [r7, #18]
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	3718      	adds	r7, #24
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	40021000 	.word	0x40021000

08005f04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b084      	sub	sp, #16
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d101      	bne.n	8005f16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e09d      	b.n	8006052 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d108      	bne.n	8005f30 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f26:	d009      	beq.n	8005f3c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	61da      	str	r2, [r3, #28]
 8005f2e:	e005      	b.n	8005f3c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d106      	bne.n	8005f5c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f7fc fb72 	bl	8002640 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2202      	movs	r2, #2
 8005f60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f72:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005f7c:	d902      	bls.n	8005f84 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	60fb      	str	r3, [r7, #12]
 8005f82:	e002      	b.n	8005f8a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005f84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005f88:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005f92:	d007      	beq.n	8005fa4 <HAL_SPI_Init+0xa0>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005f9c:	d002      	beq.n	8005fa4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005fb4:	431a      	orrs	r2, r3
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	691b      	ldr	r3, [r3, #16]
 8005fba:	f003 0302 	and.w	r3, r3, #2
 8005fbe:	431a      	orrs	r2, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	695b      	ldr	r3, [r3, #20]
 8005fc4:	f003 0301 	and.w	r3, r3, #1
 8005fc8:	431a      	orrs	r2, r3
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	699b      	ldr	r3, [r3, #24]
 8005fce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005fd2:	431a      	orrs	r2, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	69db      	ldr	r3, [r3, #28]
 8005fd8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005fdc:	431a      	orrs	r2, r3
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fe6:	ea42 0103 	orr.w	r1, r2, r3
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fee:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	430a      	orrs	r2, r1
 8005ff8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	699b      	ldr	r3, [r3, #24]
 8005ffe:	0c1b      	lsrs	r3, r3, #16
 8006000:	f003 0204 	and.w	r2, r3, #4
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006008:	f003 0310 	and.w	r3, r3, #16
 800600c:	431a      	orrs	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006012:	f003 0308 	and.w	r3, r3, #8
 8006016:	431a      	orrs	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006020:	ea42 0103 	orr.w	r1, r2, r3
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	430a      	orrs	r2, r1
 8006030:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	69da      	ldr	r2, [r3, #28]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006040:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006050:	2300      	movs	r3, #0
}
 8006052:	4618      	mov	r0, r3
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}

0800605a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800605a:	b580      	push	{r7, lr}
 800605c:	b08a      	sub	sp, #40	; 0x28
 800605e:	af00      	add	r7, sp, #0
 8006060:	60f8      	str	r0, [r7, #12]
 8006062:	60b9      	str	r1, [r7, #8]
 8006064:	607a      	str	r2, [r7, #4]
 8006066:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006068:	2301      	movs	r3, #1
 800606a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800606c:	2300      	movs	r3, #0
 800606e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006078:	2b01      	cmp	r3, #1
 800607a:	d101      	bne.n	8006080 <HAL_SPI_TransmitReceive+0x26>
 800607c:	2302      	movs	r3, #2
 800607e:	e1fb      	b.n	8006478 <HAL_SPI_TransmitReceive+0x41e>
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006088:	f7fc fee0 	bl	8002e4c <HAL_GetTick>
 800608c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006094:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800609c:	887b      	ldrh	r3, [r7, #2]
 800609e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80060a0:	887b      	ldrh	r3, [r7, #2]
 80060a2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80060a4:	7efb      	ldrb	r3, [r7, #27]
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d00e      	beq.n	80060c8 <HAL_SPI_TransmitReceive+0x6e>
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060b0:	d106      	bne.n	80060c0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d102      	bne.n	80060c0 <HAL_SPI_TransmitReceive+0x66>
 80060ba:	7efb      	ldrb	r3, [r7, #27]
 80060bc:	2b04      	cmp	r3, #4
 80060be:	d003      	beq.n	80060c8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80060c0:	2302      	movs	r3, #2
 80060c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80060c6:	e1cd      	b.n	8006464 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d005      	beq.n	80060da <HAL_SPI_TransmitReceive+0x80>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d002      	beq.n	80060da <HAL_SPI_TransmitReceive+0x80>
 80060d4:	887b      	ldrh	r3, [r7, #2]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d103      	bne.n	80060e2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80060e0:	e1c0      	b.n	8006464 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b04      	cmp	r3, #4
 80060ec:	d003      	beq.n	80060f6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2205      	movs	r2, #5
 80060f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2200      	movs	r2, #0
 80060fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	887a      	ldrh	r2, [r7, #2]
 8006106:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	887a      	ldrh	r2, [r7, #2]
 800610e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	68ba      	ldr	r2, [r7, #8]
 8006116:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	887a      	ldrh	r2, [r7, #2]
 800611c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	887a      	ldrh	r2, [r7, #2]
 8006122:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2200      	movs	r2, #0
 8006128:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2200      	movs	r2, #0
 800612e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	68db      	ldr	r3, [r3, #12]
 8006134:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006138:	d802      	bhi.n	8006140 <HAL_SPI_TransmitReceive+0xe6>
 800613a:	8a3b      	ldrh	r3, [r7, #16]
 800613c:	2b01      	cmp	r3, #1
 800613e:	d908      	bls.n	8006152 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800614e:	605a      	str	r2, [r3, #4]
 8006150:	e007      	b.n	8006162 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	685a      	ldr	r2, [r3, #4]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006160:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800616c:	2b40      	cmp	r3, #64	; 0x40
 800616e:	d007      	beq.n	8006180 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800617e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006188:	d97c      	bls.n	8006284 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d002      	beq.n	8006198 <HAL_SPI_TransmitReceive+0x13e>
 8006192:	8a7b      	ldrh	r3, [r7, #18]
 8006194:	2b01      	cmp	r3, #1
 8006196:	d169      	bne.n	800626c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800619c:	881a      	ldrh	r2, [r3, #0]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a8:	1c9a      	adds	r2, r3, #2
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	3b01      	subs	r3, #1
 80061b6:	b29a      	uxth	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061bc:	e056      	b.n	800626c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f003 0302 	and.w	r3, r3, #2
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d11b      	bne.n	8006204 <HAL_SPI_TransmitReceive+0x1aa>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d016      	beq.n	8006204 <HAL_SPI_TransmitReceive+0x1aa>
 80061d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d113      	bne.n	8006204 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e0:	881a      	ldrh	r2, [r3, #0]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ec:	1c9a      	adds	r2, r3, #2
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	3b01      	subs	r3, #1
 80061fa:	b29a      	uxth	r2, r3
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006200:	2300      	movs	r3, #0
 8006202:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	f003 0301 	and.w	r3, r3, #1
 800620e:	2b01      	cmp	r3, #1
 8006210:	d11c      	bne.n	800624c <HAL_SPI_TransmitReceive+0x1f2>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006218:	b29b      	uxth	r3, r3
 800621a:	2b00      	cmp	r3, #0
 800621c:	d016      	beq.n	800624c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68da      	ldr	r2, [r3, #12]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006228:	b292      	uxth	r2, r2
 800622a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006230:	1c9a      	adds	r2, r3, #2
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800623c:	b29b      	uxth	r3, r3
 800623e:	3b01      	subs	r3, #1
 8006240:	b29a      	uxth	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006248:	2301      	movs	r3, #1
 800624a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800624c:	f7fc fdfe 	bl	8002e4c <HAL_GetTick>
 8006250:	4602      	mov	r2, r0
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	1ad3      	subs	r3, r2, r3
 8006256:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006258:	429a      	cmp	r2, r3
 800625a:	d807      	bhi.n	800626c <HAL_SPI_TransmitReceive+0x212>
 800625c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800625e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006262:	d003      	beq.n	800626c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006264:	2303      	movs	r3, #3
 8006266:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800626a:	e0fb      	b.n	8006464 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006270:	b29b      	uxth	r3, r3
 8006272:	2b00      	cmp	r3, #0
 8006274:	d1a3      	bne.n	80061be <HAL_SPI_TransmitReceive+0x164>
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800627c:	b29b      	uxth	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	d19d      	bne.n	80061be <HAL_SPI_TransmitReceive+0x164>
 8006282:	e0df      	b.n	8006444 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d003      	beq.n	8006294 <HAL_SPI_TransmitReceive+0x23a>
 800628c:	8a7b      	ldrh	r3, [r7, #18]
 800628e:	2b01      	cmp	r3, #1
 8006290:	f040 80cb 	bne.w	800642a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006298:	b29b      	uxth	r3, r3
 800629a:	2b01      	cmp	r3, #1
 800629c:	d912      	bls.n	80062c4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a2:	881a      	ldrh	r2, [r3, #0]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ae:	1c9a      	adds	r2, r3, #2
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	3b02      	subs	r3, #2
 80062bc:	b29a      	uxth	r2, r3
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80062c2:	e0b2      	b.n	800642a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	330c      	adds	r3, #12
 80062ce:	7812      	ldrb	r2, [r2, #0]
 80062d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062d6:	1c5a      	adds	r2, r3, #1
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	3b01      	subs	r3, #1
 80062e4:	b29a      	uxth	r2, r3
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062ea:	e09e      	b.n	800642a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	f003 0302 	and.w	r3, r3, #2
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d134      	bne.n	8006364 <HAL_SPI_TransmitReceive+0x30a>
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062fe:	b29b      	uxth	r3, r3
 8006300:	2b00      	cmp	r3, #0
 8006302:	d02f      	beq.n	8006364 <HAL_SPI_TransmitReceive+0x30a>
 8006304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006306:	2b01      	cmp	r3, #1
 8006308:	d12c      	bne.n	8006364 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800630e:	b29b      	uxth	r3, r3
 8006310:	2b01      	cmp	r3, #1
 8006312:	d912      	bls.n	800633a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006318:	881a      	ldrh	r2, [r3, #0]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006324:	1c9a      	adds	r2, r3, #2
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800632e:	b29b      	uxth	r3, r3
 8006330:	3b02      	subs	r3, #2
 8006332:	b29a      	uxth	r2, r3
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006338:	e012      	b.n	8006360 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	330c      	adds	r3, #12
 8006344:	7812      	ldrb	r2, [r2, #0]
 8006346:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800634c:	1c5a      	adds	r2, r3, #1
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006356:	b29b      	uxth	r3, r3
 8006358:	3b01      	subs	r3, #1
 800635a:	b29a      	uxth	r2, r3
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006360:	2300      	movs	r3, #0
 8006362:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f003 0301 	and.w	r3, r3, #1
 800636e:	2b01      	cmp	r3, #1
 8006370:	d148      	bne.n	8006404 <HAL_SPI_TransmitReceive+0x3aa>
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006378:	b29b      	uxth	r3, r3
 800637a:	2b00      	cmp	r3, #0
 800637c:	d042      	beq.n	8006404 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006384:	b29b      	uxth	r3, r3
 8006386:	2b01      	cmp	r3, #1
 8006388:	d923      	bls.n	80063d2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	68da      	ldr	r2, [r3, #12]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006394:	b292      	uxth	r2, r2
 8006396:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639c:	1c9a      	adds	r2, r3, #2
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	3b02      	subs	r3, #2
 80063ac:	b29a      	uxth	r2, r3
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d81f      	bhi.n	8006400 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	685a      	ldr	r2, [r3, #4]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80063ce:	605a      	str	r2, [r3, #4]
 80063d0:	e016      	b.n	8006400 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f103 020c 	add.w	r2, r3, #12
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063de:	7812      	ldrb	r2, [r2, #0]
 80063e0:	b2d2      	uxtb	r2, r2
 80063e2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e8:	1c5a      	adds	r2, r3, #1
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	3b01      	subs	r3, #1
 80063f8:	b29a      	uxth	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006400:	2301      	movs	r3, #1
 8006402:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006404:	f7fc fd22 	bl	8002e4c <HAL_GetTick>
 8006408:	4602      	mov	r2, r0
 800640a:	69fb      	ldr	r3, [r7, #28]
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006410:	429a      	cmp	r2, r3
 8006412:	d803      	bhi.n	800641c <HAL_SPI_TransmitReceive+0x3c2>
 8006414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800641a:	d102      	bne.n	8006422 <HAL_SPI_TransmitReceive+0x3c8>
 800641c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800641e:	2b00      	cmp	r3, #0
 8006420:	d103      	bne.n	800642a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006422:	2303      	movs	r3, #3
 8006424:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006428:	e01c      	b.n	8006464 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800642e:	b29b      	uxth	r3, r3
 8006430:	2b00      	cmp	r3, #0
 8006432:	f47f af5b 	bne.w	80062ec <HAL_SPI_TransmitReceive+0x292>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800643c:	b29b      	uxth	r3, r3
 800643e:	2b00      	cmp	r3, #0
 8006440:	f47f af54 	bne.w	80062ec <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006444:	69fa      	ldr	r2, [r7, #28]
 8006446:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f000 f933 	bl	80066b4 <SPI_EndRxTxTransaction>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d006      	beq.n	8006462 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2220      	movs	r2, #32
 800645e:	661a      	str	r2, [r3, #96]	; 0x60
 8006460:	e000      	b.n	8006464 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006462:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2201      	movs	r2, #1
 8006468:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006474:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006478:	4618      	mov	r0, r3
 800647a:	3728      	adds	r7, #40	; 0x28
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b088      	sub	sp, #32
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	603b      	str	r3, [r7, #0]
 800648c:	4613      	mov	r3, r2
 800648e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006490:	f7fc fcdc 	bl	8002e4c <HAL_GetTick>
 8006494:	4602      	mov	r2, r0
 8006496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006498:	1a9b      	subs	r3, r3, r2
 800649a:	683a      	ldr	r2, [r7, #0]
 800649c:	4413      	add	r3, r2
 800649e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80064a0:	f7fc fcd4 	bl	8002e4c <HAL_GetTick>
 80064a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80064a6:	4b39      	ldr	r3, [pc, #228]	; (800658c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	015b      	lsls	r3, r3, #5
 80064ac:	0d1b      	lsrs	r3, r3, #20
 80064ae:	69fa      	ldr	r2, [r7, #28]
 80064b0:	fb02 f303 	mul.w	r3, r2, r3
 80064b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064b6:	e054      	b.n	8006562 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064be:	d050      	beq.n	8006562 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064c0:	f7fc fcc4 	bl	8002e4c <HAL_GetTick>
 80064c4:	4602      	mov	r2, r0
 80064c6:	69bb      	ldr	r3, [r7, #24]
 80064c8:	1ad3      	subs	r3, r2, r3
 80064ca:	69fa      	ldr	r2, [r7, #28]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d902      	bls.n	80064d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d13d      	bne.n	8006552 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80064e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064ee:	d111      	bne.n	8006514 <SPI_WaitFlagStateUntilTimeout+0x94>
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064f8:	d004      	beq.n	8006504 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006502:	d107      	bne.n	8006514 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006512:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006518:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800651c:	d10f      	bne.n	800653e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800652c:	601a      	str	r2, [r3, #0]
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800653c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2201      	movs	r2, #1
 8006542:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e017      	b.n	8006582 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d101      	bne.n	800655c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006558:	2300      	movs	r3, #0
 800655a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	3b01      	subs	r3, #1
 8006560:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	689a      	ldr	r2, [r3, #8]
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	4013      	ands	r3, r2
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	429a      	cmp	r2, r3
 8006570:	bf0c      	ite	eq
 8006572:	2301      	moveq	r3, #1
 8006574:	2300      	movne	r3, #0
 8006576:	b2db      	uxtb	r3, r3
 8006578:	461a      	mov	r2, r3
 800657a:	79fb      	ldrb	r3, [r7, #7]
 800657c:	429a      	cmp	r2, r3
 800657e:	d19b      	bne.n	80064b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3720      	adds	r7, #32
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	20000000 	.word	0x20000000

08006590 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b088      	sub	sp, #32
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	607a      	str	r2, [r7, #4]
 800659c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800659e:	f7fc fc55 	bl	8002e4c <HAL_GetTick>
 80065a2:	4602      	mov	r2, r0
 80065a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065a6:	1a9b      	subs	r3, r3, r2
 80065a8:	683a      	ldr	r2, [r7, #0]
 80065aa:	4413      	add	r3, r2
 80065ac:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80065ae:	f7fc fc4d 	bl	8002e4c <HAL_GetTick>
 80065b2:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80065b4:	4b3e      	ldr	r3, [pc, #248]	; (80066b0 <SPI_WaitFifoStateUntilTimeout+0x120>)
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	4613      	mov	r3, r2
 80065ba:	009b      	lsls	r3, r3, #2
 80065bc:	4413      	add	r3, r2
 80065be:	00da      	lsls	r2, r3, #3
 80065c0:	1ad3      	subs	r3, r2, r3
 80065c2:	0d1b      	lsrs	r3, r3, #20
 80065c4:	69fa      	ldr	r2, [r7, #28]
 80065c6:	fb02 f303 	mul.w	r3, r2, r3
 80065ca:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 80065cc:	e062      	b.n	8006694 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80065d4:	d109      	bne.n	80065ea <SPI_WaitFifoStateUntilTimeout+0x5a>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d106      	bne.n	80065ea <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	330c      	adds	r3, #12
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80065e8:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f0:	d050      	beq.n	8006694 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80065f2:	f7fc fc2b 	bl	8002e4c <HAL_GetTick>
 80065f6:	4602      	mov	r2, r0
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	1ad3      	subs	r3, r2, r3
 80065fc:	69fa      	ldr	r2, [r7, #28]
 80065fe:	429a      	cmp	r2, r3
 8006600:	d902      	bls.n	8006608 <SPI_WaitFifoStateUntilTimeout+0x78>
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d13d      	bne.n	8006684 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	685a      	ldr	r2, [r3, #4]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006616:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006620:	d111      	bne.n	8006646 <SPI_WaitFifoStateUntilTimeout+0xb6>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800662a:	d004      	beq.n	8006636 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006634:	d107      	bne.n	8006646 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006644:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800664a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800664e:	d10f      	bne.n	8006670 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800665e:	601a      	str	r2, [r3, #0]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800666e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006680:	2303      	movs	r3, #3
 8006682:	e010      	b.n	80066a6 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d101      	bne.n	800668e <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800668a:	2300      	movs	r3, #0
 800668c:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	3b01      	subs	r3, #1
 8006692:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	689a      	ldr	r2, [r3, #8]
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	4013      	ands	r3, r2
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d194      	bne.n	80065ce <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3720      	adds	r7, #32
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	20000000 	.word	0x20000000

080066b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b086      	sub	sp, #24
 80066b8:	af02      	add	r7, sp, #8
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	9300      	str	r3, [sp, #0]
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80066cc:	68f8      	ldr	r0, [r7, #12]
 80066ce:	f7ff ff5f 	bl	8006590 <SPI_WaitFifoStateUntilTimeout>
 80066d2:	4603      	mov	r3, r0
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d007      	beq.n	80066e8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066dc:	f043 0220 	orr.w	r2, r3, #32
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80066e4:	2303      	movs	r3, #3
 80066e6:	e027      	b.n	8006738 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	9300      	str	r3, [sp, #0]
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	2200      	movs	r2, #0
 80066f0:	2180      	movs	r1, #128	; 0x80
 80066f2:	68f8      	ldr	r0, [r7, #12]
 80066f4:	f7ff fec4 	bl	8006480 <SPI_WaitFlagStateUntilTimeout>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d007      	beq.n	800670e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006702:	f043 0220 	orr.w	r2, r3, #32
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800670a:	2303      	movs	r3, #3
 800670c:	e014      	b.n	8006738 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	9300      	str	r3, [sp, #0]
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	2200      	movs	r2, #0
 8006716:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800671a:	68f8      	ldr	r0, [r7, #12]
 800671c:	f7ff ff38 	bl	8006590 <SPI_WaitFifoStateUntilTimeout>
 8006720:	4603      	mov	r3, r0
 8006722:	2b00      	cmp	r3, #0
 8006724:	d007      	beq.n	8006736 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800672a:	f043 0220 	orr.w	r2, r3, #32
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e000      	b.n	8006738 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006736:	2300      	movs	r3, #0
}
 8006738:	4618      	mov	r0, r3
 800673a:	3710      	adds	r7, #16
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}

08006740 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b082      	sub	sp, #8
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d101      	bne.n	8006752 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e049      	b.n	80067e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006758:	b2db      	uxtb	r3, r3
 800675a:	2b00      	cmp	r3, #0
 800675c:	d106      	bne.n	800676c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f7fc f9d8 	bl	8002b1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2202      	movs	r2, #2
 8006770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	3304      	adds	r3, #4
 800677c:	4619      	mov	r1, r3
 800677e:	4610      	mov	r0, r2
 8006780:	f000 fd1a 	bl	80071b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2201      	movs	r2, #1
 8006798:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067e4:	2300      	movs	r3, #0
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3708      	adds	r7, #8
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}
	...

080067f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b085      	sub	sp, #20
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	2b01      	cmp	r3, #1
 8006802:	d001      	beq.n	8006808 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e054      	b.n	80068b2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2202      	movs	r2, #2
 800680c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68da      	ldr	r2, [r3, #12]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f042 0201 	orr.w	r2, r2, #1
 800681e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a26      	ldr	r2, [pc, #152]	; (80068c0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d022      	beq.n	8006870 <HAL_TIM_Base_Start_IT+0x80>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006832:	d01d      	beq.n	8006870 <HAL_TIM_Base_Start_IT+0x80>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a22      	ldr	r2, [pc, #136]	; (80068c4 <HAL_TIM_Base_Start_IT+0xd4>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d018      	beq.n	8006870 <HAL_TIM_Base_Start_IT+0x80>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a21      	ldr	r2, [pc, #132]	; (80068c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d013      	beq.n	8006870 <HAL_TIM_Base_Start_IT+0x80>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a1f      	ldr	r2, [pc, #124]	; (80068cc <HAL_TIM_Base_Start_IT+0xdc>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d00e      	beq.n	8006870 <HAL_TIM_Base_Start_IT+0x80>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a1e      	ldr	r2, [pc, #120]	; (80068d0 <HAL_TIM_Base_Start_IT+0xe0>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d009      	beq.n	8006870 <HAL_TIM_Base_Start_IT+0x80>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a1c      	ldr	r2, [pc, #112]	; (80068d4 <HAL_TIM_Base_Start_IT+0xe4>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d004      	beq.n	8006870 <HAL_TIM_Base_Start_IT+0x80>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a1b      	ldr	r2, [pc, #108]	; (80068d8 <HAL_TIM_Base_Start_IT+0xe8>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d115      	bne.n	800689c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	689a      	ldr	r2, [r3, #8]
 8006876:	4b19      	ldr	r3, [pc, #100]	; (80068dc <HAL_TIM_Base_Start_IT+0xec>)
 8006878:	4013      	ands	r3, r2
 800687a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2b06      	cmp	r3, #6
 8006880:	d015      	beq.n	80068ae <HAL_TIM_Base_Start_IT+0xbe>
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006888:	d011      	beq.n	80068ae <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f042 0201 	orr.w	r2, r2, #1
 8006898:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800689a:	e008      	b.n	80068ae <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f042 0201 	orr.w	r2, r2, #1
 80068aa:	601a      	str	r2, [r3, #0]
 80068ac:	e000      	b.n	80068b0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3714      	adds	r7, #20
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	40012c00 	.word	0x40012c00
 80068c4:	40000400 	.word	0x40000400
 80068c8:	40000800 	.word	0x40000800
 80068cc:	40000c00 	.word	0x40000c00
 80068d0:	40013400 	.word	0x40013400
 80068d4:	40014000 	.word	0x40014000
 80068d8:	40015000 	.word	0x40015000
 80068dc:	00010007 	.word	0x00010007

080068e0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b082      	sub	sp, #8
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d101      	bne.n	80068f2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e049      	b.n	8006986 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d106      	bne.n	800690c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 f841 	bl	800698e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2202      	movs	r2, #2
 8006910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	3304      	adds	r3, #4
 800691c:	4619      	mov	r1, r3
 800691e:	4610      	mov	r0, r2
 8006920:	f000 fc4a 	bl	80071b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2201      	movs	r2, #1
 8006978:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006984:	2300      	movs	r3, #0
}
 8006986:	4618      	mov	r0, r3
 8006988:	3708      	adds	r7, #8
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}

0800698e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800698e:	b480      	push	{r7}
 8006990:	b083      	sub	sp, #12
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006996:	bf00      	nop
 8006998:	370c      	adds	r7, #12
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr

080069a2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80069a2:	b580      	push	{r7, lr}
 80069a4:	b082      	sub	sp, #8
 80069a6:	af00      	add	r7, sp, #0
 80069a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d101      	bne.n	80069b4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e049      	b.n	8006a48 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d106      	bne.n	80069ce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 f841 	bl	8006a50 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2202      	movs	r2, #2
 80069d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	3304      	adds	r3, #4
 80069de:	4619      	mov	r1, r3
 80069e0:	4610      	mov	r0, r2
 80069e2:	f000 fbe9 	bl	80071b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2201      	movs	r2, #1
 80069ea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2201      	movs	r2, #1
 80069f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2201      	movs	r2, #1
 80069fa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2201      	movs	r2, #1
 8006a02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2201      	movs	r2, #1
 8006a0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2201      	movs	r2, #1
 8006a12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2201      	movs	r2, #1
 8006a1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2201      	movs	r2, #1
 8006a22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2201      	movs	r2, #1
 8006a2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2201      	movs	r2, #1
 8006a32:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2201      	movs	r2, #1
 8006a3a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2201      	movs	r2, #1
 8006a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a46:	2300      	movs	r3, #0
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	3708      	adds	r7, #8
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}

08006a50 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a58:	bf00      	nop
 8006a5a:	370c      	adds	r7, #12
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b084      	sub	sp, #16
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d109      	bne.n	8006a88 <HAL_TIM_PWM_Start+0x24>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	bf14      	ite	ne
 8006a80:	2301      	movne	r3, #1
 8006a82:	2300      	moveq	r3, #0
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	e03c      	b.n	8006b02 <HAL_TIM_PWM_Start+0x9e>
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	2b04      	cmp	r3, #4
 8006a8c:	d109      	bne.n	8006aa2 <HAL_TIM_PWM_Start+0x3e>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	bf14      	ite	ne
 8006a9a:	2301      	movne	r3, #1
 8006a9c:	2300      	moveq	r3, #0
 8006a9e:	b2db      	uxtb	r3, r3
 8006aa0:	e02f      	b.n	8006b02 <HAL_TIM_PWM_Start+0x9e>
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	2b08      	cmp	r3, #8
 8006aa6:	d109      	bne.n	8006abc <HAL_TIM_PWM_Start+0x58>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	bf14      	ite	ne
 8006ab4:	2301      	movne	r3, #1
 8006ab6:	2300      	moveq	r3, #0
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	e022      	b.n	8006b02 <HAL_TIM_PWM_Start+0x9e>
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	2b0c      	cmp	r3, #12
 8006ac0:	d109      	bne.n	8006ad6 <HAL_TIM_PWM_Start+0x72>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	bf14      	ite	ne
 8006ace:	2301      	movne	r3, #1
 8006ad0:	2300      	moveq	r3, #0
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	e015      	b.n	8006b02 <HAL_TIM_PWM_Start+0x9e>
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	2b10      	cmp	r3, #16
 8006ada:	d109      	bne.n	8006af0 <HAL_TIM_PWM_Start+0x8c>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006ae2:	b2db      	uxtb	r3, r3
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	bf14      	ite	ne
 8006ae8:	2301      	movne	r3, #1
 8006aea:	2300      	moveq	r3, #0
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	e008      	b.n	8006b02 <HAL_TIM_PWM_Start+0x9e>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	bf14      	ite	ne
 8006afc:	2301      	movne	r3, #1
 8006afe:	2300      	moveq	r3, #0
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d001      	beq.n	8006b0a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e0a6      	b.n	8006c58 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d104      	bne.n	8006b1a <HAL_TIM_PWM_Start+0xb6>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2202      	movs	r2, #2
 8006b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b18:	e023      	b.n	8006b62 <HAL_TIM_PWM_Start+0xfe>
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	2b04      	cmp	r3, #4
 8006b1e:	d104      	bne.n	8006b2a <HAL_TIM_PWM_Start+0xc6>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2202      	movs	r2, #2
 8006b24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b28:	e01b      	b.n	8006b62 <HAL_TIM_PWM_Start+0xfe>
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	2b08      	cmp	r3, #8
 8006b2e:	d104      	bne.n	8006b3a <HAL_TIM_PWM_Start+0xd6>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2202      	movs	r2, #2
 8006b34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b38:	e013      	b.n	8006b62 <HAL_TIM_PWM_Start+0xfe>
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	2b0c      	cmp	r3, #12
 8006b3e:	d104      	bne.n	8006b4a <HAL_TIM_PWM_Start+0xe6>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2202      	movs	r2, #2
 8006b44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006b48:	e00b      	b.n	8006b62 <HAL_TIM_PWM_Start+0xfe>
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	2b10      	cmp	r3, #16
 8006b4e:	d104      	bne.n	8006b5a <HAL_TIM_PWM_Start+0xf6>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2202      	movs	r2, #2
 8006b54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b58:	e003      	b.n	8006b62 <HAL_TIM_PWM_Start+0xfe>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2202      	movs	r2, #2
 8006b5e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	2201      	movs	r2, #1
 8006b68:	6839      	ldr	r1, [r7, #0]
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f000 ff92 	bl	8007a94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a3a      	ldr	r2, [pc, #232]	; (8006c60 <HAL_TIM_PWM_Start+0x1fc>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d018      	beq.n	8006bac <HAL_TIM_PWM_Start+0x148>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a39      	ldr	r2, [pc, #228]	; (8006c64 <HAL_TIM_PWM_Start+0x200>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d013      	beq.n	8006bac <HAL_TIM_PWM_Start+0x148>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a37      	ldr	r2, [pc, #220]	; (8006c68 <HAL_TIM_PWM_Start+0x204>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d00e      	beq.n	8006bac <HAL_TIM_PWM_Start+0x148>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a36      	ldr	r2, [pc, #216]	; (8006c6c <HAL_TIM_PWM_Start+0x208>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d009      	beq.n	8006bac <HAL_TIM_PWM_Start+0x148>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a34      	ldr	r2, [pc, #208]	; (8006c70 <HAL_TIM_PWM_Start+0x20c>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d004      	beq.n	8006bac <HAL_TIM_PWM_Start+0x148>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a33      	ldr	r2, [pc, #204]	; (8006c74 <HAL_TIM_PWM_Start+0x210>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d101      	bne.n	8006bb0 <HAL_TIM_PWM_Start+0x14c>
 8006bac:	2301      	movs	r3, #1
 8006bae:	e000      	b.n	8006bb2 <HAL_TIM_PWM_Start+0x14e>
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d007      	beq.n	8006bc6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006bc4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a25      	ldr	r2, [pc, #148]	; (8006c60 <HAL_TIM_PWM_Start+0x1fc>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d022      	beq.n	8006c16 <HAL_TIM_PWM_Start+0x1b2>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bd8:	d01d      	beq.n	8006c16 <HAL_TIM_PWM_Start+0x1b2>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a26      	ldr	r2, [pc, #152]	; (8006c78 <HAL_TIM_PWM_Start+0x214>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d018      	beq.n	8006c16 <HAL_TIM_PWM_Start+0x1b2>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a24      	ldr	r2, [pc, #144]	; (8006c7c <HAL_TIM_PWM_Start+0x218>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d013      	beq.n	8006c16 <HAL_TIM_PWM_Start+0x1b2>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a23      	ldr	r2, [pc, #140]	; (8006c80 <HAL_TIM_PWM_Start+0x21c>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d00e      	beq.n	8006c16 <HAL_TIM_PWM_Start+0x1b2>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a19      	ldr	r2, [pc, #100]	; (8006c64 <HAL_TIM_PWM_Start+0x200>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d009      	beq.n	8006c16 <HAL_TIM_PWM_Start+0x1b2>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a18      	ldr	r2, [pc, #96]	; (8006c68 <HAL_TIM_PWM_Start+0x204>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d004      	beq.n	8006c16 <HAL_TIM_PWM_Start+0x1b2>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a18      	ldr	r2, [pc, #96]	; (8006c74 <HAL_TIM_PWM_Start+0x210>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d115      	bne.n	8006c42 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	689a      	ldr	r2, [r3, #8]
 8006c1c:	4b19      	ldr	r3, [pc, #100]	; (8006c84 <HAL_TIM_PWM_Start+0x220>)
 8006c1e:	4013      	ands	r3, r2
 8006c20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2b06      	cmp	r3, #6
 8006c26:	d015      	beq.n	8006c54 <HAL_TIM_PWM_Start+0x1f0>
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c2e:	d011      	beq.n	8006c54 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f042 0201 	orr.w	r2, r2, #1
 8006c3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c40:	e008      	b.n	8006c54 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f042 0201 	orr.w	r2, r2, #1
 8006c50:	601a      	str	r2, [r3, #0]
 8006c52:	e000      	b.n	8006c56 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c54:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3710      	adds	r7, #16
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	40012c00 	.word	0x40012c00
 8006c64:	40013400 	.word	0x40013400
 8006c68:	40014000 	.word	0x40014000
 8006c6c:	40014400 	.word	0x40014400
 8006c70:	40014800 	.word	0x40014800
 8006c74:	40015000 	.word	0x40015000
 8006c78:	40000400 	.word	0x40000400
 8006c7c:	40000800 	.word	0x40000800
 8006c80:	40000c00 	.word	0x40000c00
 8006c84:	00010007 	.word	0x00010007

08006c88 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b084      	sub	sp, #16
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	60f8      	str	r0, [r7, #12]
 8006c90:	60b9      	str	r1, [r7, #8]
 8006c92:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d101      	bne.n	8006ca2 <HAL_TIM_OC_ConfigChannel+0x1a>
 8006c9e:	2302      	movs	r3, #2
 8006ca0:	e064      	b.n	8006d6c <HAL_TIM_OC_ConfigChannel+0xe4>
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2b14      	cmp	r3, #20
 8006cae:	d857      	bhi.n	8006d60 <HAL_TIM_OC_ConfigChannel+0xd8>
 8006cb0:	a201      	add	r2, pc, #4	; (adr r2, 8006cb8 <HAL_TIM_OC_ConfigChannel+0x30>)
 8006cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb6:	bf00      	nop
 8006cb8:	08006d0d 	.word	0x08006d0d
 8006cbc:	08006d61 	.word	0x08006d61
 8006cc0:	08006d61 	.word	0x08006d61
 8006cc4:	08006d61 	.word	0x08006d61
 8006cc8:	08006d1b 	.word	0x08006d1b
 8006ccc:	08006d61 	.word	0x08006d61
 8006cd0:	08006d61 	.word	0x08006d61
 8006cd4:	08006d61 	.word	0x08006d61
 8006cd8:	08006d29 	.word	0x08006d29
 8006cdc:	08006d61 	.word	0x08006d61
 8006ce0:	08006d61 	.word	0x08006d61
 8006ce4:	08006d61 	.word	0x08006d61
 8006ce8:	08006d37 	.word	0x08006d37
 8006cec:	08006d61 	.word	0x08006d61
 8006cf0:	08006d61 	.word	0x08006d61
 8006cf4:	08006d61 	.word	0x08006d61
 8006cf8:	08006d45 	.word	0x08006d45
 8006cfc:	08006d61 	.word	0x08006d61
 8006d00:	08006d61 	.word	0x08006d61
 8006d04:	08006d61 	.word	0x08006d61
 8006d08:	08006d53 	.word	0x08006d53
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68b9      	ldr	r1, [r7, #8]
 8006d12:	4618      	mov	r0, r3
 8006d14:	f000 faf8 	bl	8007308 <TIM_OC1_SetConfig>
      break;
 8006d18:	e023      	b.n	8006d62 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	68b9      	ldr	r1, [r7, #8]
 8006d20:	4618      	mov	r0, r3
 8006d22:	f000 fb8b 	bl	800743c <TIM_OC2_SetConfig>
      break;
 8006d26:	e01c      	b.n	8006d62 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	68b9      	ldr	r1, [r7, #8]
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f000 fc18 	bl	8007564 <TIM_OC3_SetConfig>
      break;
 8006d34:	e015      	b.n	8006d62 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	68b9      	ldr	r1, [r7, #8]
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f000 fca3 	bl	8007688 <TIM_OC4_SetConfig>
      break;
 8006d42:	e00e      	b.n	8006d62 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68b9      	ldr	r1, [r7, #8]
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f000 fd30 	bl	80077b0 <TIM_OC5_SetConfig>
      break;
 8006d50:	e007      	b.n	8006d62 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	68b9      	ldr	r1, [r7, #8]
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f000 fd93 	bl	8007884 <TIM_OC6_SetConfig>
      break;
 8006d5e:	e000      	b.n	8006d62 <HAL_TIM_OC_ConfigChannel+0xda>
    }

    default:
      break;
 8006d60:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d6a:	2300      	movs	r3, #0
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3710      	adds	r7, #16
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}

08006d74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d101      	bne.n	8006d8e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006d8a:	2302      	movs	r3, #2
 8006d8c:	e0fd      	b.n	8006f8a <HAL_TIM_PWM_ConfigChannel+0x216>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2201      	movs	r2, #1
 8006d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2b14      	cmp	r3, #20
 8006d9a:	f200 80f0 	bhi.w	8006f7e <HAL_TIM_PWM_ConfigChannel+0x20a>
 8006d9e:	a201      	add	r2, pc, #4	; (adr r2, 8006da4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da4:	08006df9 	.word	0x08006df9
 8006da8:	08006f7f 	.word	0x08006f7f
 8006dac:	08006f7f 	.word	0x08006f7f
 8006db0:	08006f7f 	.word	0x08006f7f
 8006db4:	08006e39 	.word	0x08006e39
 8006db8:	08006f7f 	.word	0x08006f7f
 8006dbc:	08006f7f 	.word	0x08006f7f
 8006dc0:	08006f7f 	.word	0x08006f7f
 8006dc4:	08006e7b 	.word	0x08006e7b
 8006dc8:	08006f7f 	.word	0x08006f7f
 8006dcc:	08006f7f 	.word	0x08006f7f
 8006dd0:	08006f7f 	.word	0x08006f7f
 8006dd4:	08006ebb 	.word	0x08006ebb
 8006dd8:	08006f7f 	.word	0x08006f7f
 8006ddc:	08006f7f 	.word	0x08006f7f
 8006de0:	08006f7f 	.word	0x08006f7f
 8006de4:	08006efd 	.word	0x08006efd
 8006de8:	08006f7f 	.word	0x08006f7f
 8006dec:	08006f7f 	.word	0x08006f7f
 8006df0:	08006f7f 	.word	0x08006f7f
 8006df4:	08006f3d 	.word	0x08006f3d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68b9      	ldr	r1, [r7, #8]
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f000 fa82 	bl	8007308 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	699a      	ldr	r2, [r3, #24]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f042 0208 	orr.w	r2, r2, #8
 8006e12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	699a      	ldr	r2, [r3, #24]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f022 0204 	bic.w	r2, r2, #4
 8006e22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	6999      	ldr	r1, [r3, #24]
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	691a      	ldr	r2, [r3, #16]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	430a      	orrs	r2, r1
 8006e34:	619a      	str	r2, [r3, #24]
      break;
 8006e36:	e0a3      	b.n	8006f80 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68b9      	ldr	r1, [r7, #8]
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f000 fafc 	bl	800743c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	699a      	ldr	r2, [r3, #24]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	699a      	ldr	r2, [r3, #24]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	6999      	ldr	r1, [r3, #24]
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	021a      	lsls	r2, r3, #8
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	430a      	orrs	r2, r1
 8006e76:	619a      	str	r2, [r3, #24]
      break;
 8006e78:	e082      	b.n	8006f80 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68b9      	ldr	r1, [r7, #8]
 8006e80:	4618      	mov	r0, r3
 8006e82:	f000 fb6f 	bl	8007564 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	69da      	ldr	r2, [r3, #28]
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f042 0208 	orr.w	r2, r2, #8
 8006e94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	69da      	ldr	r2, [r3, #28]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f022 0204 	bic.w	r2, r2, #4
 8006ea4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	69d9      	ldr	r1, [r3, #28]
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	691a      	ldr	r2, [r3, #16]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	430a      	orrs	r2, r1
 8006eb6:	61da      	str	r2, [r3, #28]
      break;
 8006eb8:	e062      	b.n	8006f80 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	68b9      	ldr	r1, [r7, #8]
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f000 fbe1 	bl	8007688 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	69da      	ldr	r2, [r3, #28]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ed4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	69da      	ldr	r2, [r3, #28]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ee4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	69d9      	ldr	r1, [r3, #28]
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	691b      	ldr	r3, [r3, #16]
 8006ef0:	021a      	lsls	r2, r3, #8
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	430a      	orrs	r2, r1
 8006ef8:	61da      	str	r2, [r3, #28]
      break;
 8006efa:	e041      	b.n	8006f80 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68b9      	ldr	r1, [r7, #8]
 8006f02:	4618      	mov	r0, r3
 8006f04:	f000 fc54 	bl	80077b0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f042 0208 	orr.w	r2, r2, #8
 8006f16:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f022 0204 	bic.w	r2, r2, #4
 8006f26:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	691a      	ldr	r2, [r3, #16]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	430a      	orrs	r2, r1
 8006f38:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006f3a:	e021      	b.n	8006f80 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	68b9      	ldr	r1, [r7, #8]
 8006f42:	4618      	mov	r0, r3
 8006f44:	f000 fc9e 	bl	8007884 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f56:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f66:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	691b      	ldr	r3, [r3, #16]
 8006f72:	021a      	lsls	r2, r3, #8
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	430a      	orrs	r2, r1
 8006f7a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006f7c:	e000      	b.n	8006f80 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006f7e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2200      	movs	r2, #0
 8006f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3710      	adds	r7, #16
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	bf00      	nop

08006f94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d101      	bne.n	8006fac <HAL_TIM_ConfigClockSource+0x18>
 8006fa8:	2302      	movs	r3, #2
 8006faa:	e0f5      	b.n	8007198 <HAL_TIM_ConfigClockSource+0x204>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2202      	movs	r2, #2
 8006fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006fca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006fce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fd6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a6e      	ldr	r2, [pc, #440]	; (80071a0 <HAL_TIM_ConfigClockSource+0x20c>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	f000 80c1 	beq.w	800716e <HAL_TIM_ConfigClockSource+0x1da>
 8006fec:	4a6c      	ldr	r2, [pc, #432]	; (80071a0 <HAL_TIM_ConfigClockSource+0x20c>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	f200 80c6 	bhi.w	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 8006ff4:	4a6b      	ldr	r2, [pc, #428]	; (80071a4 <HAL_TIM_ConfigClockSource+0x210>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	f000 80b9 	beq.w	800716e <HAL_TIM_ConfigClockSource+0x1da>
 8006ffc:	4a69      	ldr	r2, [pc, #420]	; (80071a4 <HAL_TIM_ConfigClockSource+0x210>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	f200 80be 	bhi.w	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 8007004:	4a68      	ldr	r2, [pc, #416]	; (80071a8 <HAL_TIM_ConfigClockSource+0x214>)
 8007006:	4293      	cmp	r3, r2
 8007008:	f000 80b1 	beq.w	800716e <HAL_TIM_ConfigClockSource+0x1da>
 800700c:	4a66      	ldr	r2, [pc, #408]	; (80071a8 <HAL_TIM_ConfigClockSource+0x214>)
 800700e:	4293      	cmp	r3, r2
 8007010:	f200 80b6 	bhi.w	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 8007014:	4a65      	ldr	r2, [pc, #404]	; (80071ac <HAL_TIM_ConfigClockSource+0x218>)
 8007016:	4293      	cmp	r3, r2
 8007018:	f000 80a9 	beq.w	800716e <HAL_TIM_ConfigClockSource+0x1da>
 800701c:	4a63      	ldr	r2, [pc, #396]	; (80071ac <HAL_TIM_ConfigClockSource+0x218>)
 800701e:	4293      	cmp	r3, r2
 8007020:	f200 80ae 	bhi.w	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 8007024:	4a62      	ldr	r2, [pc, #392]	; (80071b0 <HAL_TIM_ConfigClockSource+0x21c>)
 8007026:	4293      	cmp	r3, r2
 8007028:	f000 80a1 	beq.w	800716e <HAL_TIM_ConfigClockSource+0x1da>
 800702c:	4a60      	ldr	r2, [pc, #384]	; (80071b0 <HAL_TIM_ConfigClockSource+0x21c>)
 800702e:	4293      	cmp	r3, r2
 8007030:	f200 80a6 	bhi.w	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 8007034:	4a5f      	ldr	r2, [pc, #380]	; (80071b4 <HAL_TIM_ConfigClockSource+0x220>)
 8007036:	4293      	cmp	r3, r2
 8007038:	f000 8099 	beq.w	800716e <HAL_TIM_ConfigClockSource+0x1da>
 800703c:	4a5d      	ldr	r2, [pc, #372]	; (80071b4 <HAL_TIM_ConfigClockSource+0x220>)
 800703e:	4293      	cmp	r3, r2
 8007040:	f200 809e 	bhi.w	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 8007044:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007048:	f000 8091 	beq.w	800716e <HAL_TIM_ConfigClockSource+0x1da>
 800704c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007050:	f200 8096 	bhi.w	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 8007054:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007058:	f000 8089 	beq.w	800716e <HAL_TIM_ConfigClockSource+0x1da>
 800705c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007060:	f200 808e 	bhi.w	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 8007064:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007068:	d03e      	beq.n	80070e8 <HAL_TIM_ConfigClockSource+0x154>
 800706a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800706e:	f200 8087 	bhi.w	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 8007072:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007076:	f000 8085 	beq.w	8007184 <HAL_TIM_ConfigClockSource+0x1f0>
 800707a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800707e:	d87f      	bhi.n	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 8007080:	2b70      	cmp	r3, #112	; 0x70
 8007082:	d01a      	beq.n	80070ba <HAL_TIM_ConfigClockSource+0x126>
 8007084:	2b70      	cmp	r3, #112	; 0x70
 8007086:	d87b      	bhi.n	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 8007088:	2b60      	cmp	r3, #96	; 0x60
 800708a:	d050      	beq.n	800712e <HAL_TIM_ConfigClockSource+0x19a>
 800708c:	2b60      	cmp	r3, #96	; 0x60
 800708e:	d877      	bhi.n	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 8007090:	2b50      	cmp	r3, #80	; 0x50
 8007092:	d03c      	beq.n	800710e <HAL_TIM_ConfigClockSource+0x17a>
 8007094:	2b50      	cmp	r3, #80	; 0x50
 8007096:	d873      	bhi.n	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 8007098:	2b40      	cmp	r3, #64	; 0x40
 800709a:	d058      	beq.n	800714e <HAL_TIM_ConfigClockSource+0x1ba>
 800709c:	2b40      	cmp	r3, #64	; 0x40
 800709e:	d86f      	bhi.n	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 80070a0:	2b30      	cmp	r3, #48	; 0x30
 80070a2:	d064      	beq.n	800716e <HAL_TIM_ConfigClockSource+0x1da>
 80070a4:	2b30      	cmp	r3, #48	; 0x30
 80070a6:	d86b      	bhi.n	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 80070a8:	2b20      	cmp	r3, #32
 80070aa:	d060      	beq.n	800716e <HAL_TIM_ConfigClockSource+0x1da>
 80070ac:	2b20      	cmp	r3, #32
 80070ae:	d867      	bhi.n	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d05c      	beq.n	800716e <HAL_TIM_ConfigClockSource+0x1da>
 80070b4:	2b10      	cmp	r3, #16
 80070b6:	d05a      	beq.n	800716e <HAL_TIM_ConfigClockSource+0x1da>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80070b8:	e062      	b.n	8007180 <HAL_TIM_ConfigClockSource+0x1ec>
      TIM_ETR_SetConfig(htim->Instance,
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6818      	ldr	r0, [r3, #0]
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	6899      	ldr	r1, [r3, #8]
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	685a      	ldr	r2, [r3, #4]
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	68db      	ldr	r3, [r3, #12]
 80070ca:	f000 fcc3 	bl	8007a54 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80070dc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	609a      	str	r2, [r3, #8]
      break;
 80070e6:	e04e      	b.n	8007186 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_ETR_SetConfig(htim->Instance,
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6818      	ldr	r0, [r3, #0]
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	6899      	ldr	r1, [r3, #8]
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	685a      	ldr	r2, [r3, #4]
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	f000 fcac 	bl	8007a54 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	689a      	ldr	r2, [r3, #8]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800710a:	609a      	str	r2, [r3, #8]
      break;
 800710c:	e03b      	b.n	8007186 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6818      	ldr	r0, [r3, #0]
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	6859      	ldr	r1, [r3, #4]
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	68db      	ldr	r3, [r3, #12]
 800711a:	461a      	mov	r2, r3
 800711c:	f000 fc1e 	bl	800795c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	2150      	movs	r1, #80	; 0x50
 8007126:	4618      	mov	r0, r3
 8007128:	f000 fc77 	bl	8007a1a <TIM_ITRx_SetConfig>
      break;
 800712c:	e02b      	b.n	8007186 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6818      	ldr	r0, [r3, #0]
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	6859      	ldr	r1, [r3, #4]
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	461a      	mov	r2, r3
 800713c:	f000 fc3d 	bl	80079ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2160      	movs	r1, #96	; 0x60
 8007146:	4618      	mov	r0, r3
 8007148:	f000 fc67 	bl	8007a1a <TIM_ITRx_SetConfig>
      break;
 800714c:	e01b      	b.n	8007186 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6818      	ldr	r0, [r3, #0]
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	6859      	ldr	r1, [r3, #4]
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	68db      	ldr	r3, [r3, #12]
 800715a:	461a      	mov	r2, r3
 800715c:	f000 fbfe 	bl	800795c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2140      	movs	r1, #64	; 0x40
 8007166:	4618      	mov	r0, r3
 8007168:	f000 fc57 	bl	8007a1a <TIM_ITRx_SetConfig>
      break;
 800716c:	e00b      	b.n	8007186 <HAL_TIM_ConfigClockSource+0x1f2>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681a      	ldr	r2, [r3, #0]
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4619      	mov	r1, r3
 8007178:	4610      	mov	r0, r2
 800717a:	f000 fc4e 	bl	8007a1a <TIM_ITRx_SetConfig>
        break;
 800717e:	e002      	b.n	8007186 <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 8007180:	bf00      	nop
 8007182:	e000      	b.n	8007186 <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 8007184:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2201      	movs	r2, #1
 800718a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007196:	2300      	movs	r3, #0
}
 8007198:	4618      	mov	r0, r3
 800719a:	3710      	adds	r7, #16
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}
 80071a0:	00100070 	.word	0x00100070
 80071a4:	00100060 	.word	0x00100060
 80071a8:	00100050 	.word	0x00100050
 80071ac:	00100040 	.word	0x00100040
 80071b0:	00100030 	.word	0x00100030
 80071b4:	00100020 	.word	0x00100020

080071b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b085      	sub	sp, #20
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	4a46      	ldr	r2, [pc, #280]	; (80072e4 <TIM_Base_SetConfig+0x12c>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d017      	beq.n	8007200 <TIM_Base_SetConfig+0x48>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071d6:	d013      	beq.n	8007200 <TIM_Base_SetConfig+0x48>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a43      	ldr	r2, [pc, #268]	; (80072e8 <TIM_Base_SetConfig+0x130>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d00f      	beq.n	8007200 <TIM_Base_SetConfig+0x48>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	4a42      	ldr	r2, [pc, #264]	; (80072ec <TIM_Base_SetConfig+0x134>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d00b      	beq.n	8007200 <TIM_Base_SetConfig+0x48>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4a41      	ldr	r2, [pc, #260]	; (80072f0 <TIM_Base_SetConfig+0x138>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d007      	beq.n	8007200 <TIM_Base_SetConfig+0x48>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	4a40      	ldr	r2, [pc, #256]	; (80072f4 <TIM_Base_SetConfig+0x13c>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d003      	beq.n	8007200 <TIM_Base_SetConfig+0x48>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	4a3f      	ldr	r2, [pc, #252]	; (80072f8 <TIM_Base_SetConfig+0x140>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d108      	bne.n	8007212 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007206:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	68fa      	ldr	r2, [r7, #12]
 800720e:	4313      	orrs	r3, r2
 8007210:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	4a33      	ldr	r2, [pc, #204]	; (80072e4 <TIM_Base_SetConfig+0x12c>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d023      	beq.n	8007262 <TIM_Base_SetConfig+0xaa>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007220:	d01f      	beq.n	8007262 <TIM_Base_SetConfig+0xaa>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	4a30      	ldr	r2, [pc, #192]	; (80072e8 <TIM_Base_SetConfig+0x130>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d01b      	beq.n	8007262 <TIM_Base_SetConfig+0xaa>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4a2f      	ldr	r2, [pc, #188]	; (80072ec <TIM_Base_SetConfig+0x134>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d017      	beq.n	8007262 <TIM_Base_SetConfig+0xaa>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	4a2e      	ldr	r2, [pc, #184]	; (80072f0 <TIM_Base_SetConfig+0x138>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d013      	beq.n	8007262 <TIM_Base_SetConfig+0xaa>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	4a2d      	ldr	r2, [pc, #180]	; (80072f4 <TIM_Base_SetConfig+0x13c>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d00f      	beq.n	8007262 <TIM_Base_SetConfig+0xaa>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	4a2d      	ldr	r2, [pc, #180]	; (80072fc <TIM_Base_SetConfig+0x144>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d00b      	beq.n	8007262 <TIM_Base_SetConfig+0xaa>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a2c      	ldr	r2, [pc, #176]	; (8007300 <TIM_Base_SetConfig+0x148>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d007      	beq.n	8007262 <TIM_Base_SetConfig+0xaa>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	4a2b      	ldr	r2, [pc, #172]	; (8007304 <TIM_Base_SetConfig+0x14c>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d003      	beq.n	8007262 <TIM_Base_SetConfig+0xaa>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a26      	ldr	r2, [pc, #152]	; (80072f8 <TIM_Base_SetConfig+0x140>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d108      	bne.n	8007274 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	68fa      	ldr	r2, [r7, #12]
 8007270:	4313      	orrs	r3, r2
 8007272:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	695b      	ldr	r3, [r3, #20]
 800727e:	4313      	orrs	r3, r2
 8007280:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	68fa      	ldr	r2, [r7, #12]
 8007286:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	689a      	ldr	r2, [r3, #8]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	4a12      	ldr	r2, [pc, #72]	; (80072e4 <TIM_Base_SetConfig+0x12c>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d013      	beq.n	80072c8 <TIM_Base_SetConfig+0x110>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4a14      	ldr	r2, [pc, #80]	; (80072f4 <TIM_Base_SetConfig+0x13c>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d00f      	beq.n	80072c8 <TIM_Base_SetConfig+0x110>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	4a14      	ldr	r2, [pc, #80]	; (80072fc <TIM_Base_SetConfig+0x144>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d00b      	beq.n	80072c8 <TIM_Base_SetConfig+0x110>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4a13      	ldr	r2, [pc, #76]	; (8007300 <TIM_Base_SetConfig+0x148>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d007      	beq.n	80072c8 <TIM_Base_SetConfig+0x110>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a12      	ldr	r2, [pc, #72]	; (8007304 <TIM_Base_SetConfig+0x14c>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d003      	beq.n	80072c8 <TIM_Base_SetConfig+0x110>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	4a0d      	ldr	r2, [pc, #52]	; (80072f8 <TIM_Base_SetConfig+0x140>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d103      	bne.n	80072d0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	691a      	ldr	r2, [r3, #16]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	615a      	str	r2, [r3, #20]
}
 80072d6:	bf00      	nop
 80072d8:	3714      	adds	r7, #20
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr
 80072e2:	bf00      	nop
 80072e4:	40012c00 	.word	0x40012c00
 80072e8:	40000400 	.word	0x40000400
 80072ec:	40000800 	.word	0x40000800
 80072f0:	40000c00 	.word	0x40000c00
 80072f4:	40013400 	.word	0x40013400
 80072f8:	40015000 	.word	0x40015000
 80072fc:	40014000 	.word	0x40014000
 8007300:	40014400 	.word	0x40014400
 8007304:	40014800 	.word	0x40014800

08007308 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007308:	b480      	push	{r7}
 800730a:	b087      	sub	sp, #28
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6a1b      	ldr	r3, [r3, #32]
 8007316:	f023 0201 	bic.w	r2, r3, #1
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6a1b      	ldr	r3, [r3, #32]
 8007322:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	699b      	ldr	r3, [r3, #24]
 800732e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800733a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f023 0303 	bic.w	r3, r3, #3
 8007342:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	68fa      	ldr	r2, [r7, #12]
 800734a:	4313      	orrs	r3, r2
 800734c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	f023 0302 	bic.w	r3, r3, #2
 8007354:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	697a      	ldr	r2, [r7, #20]
 800735c:	4313      	orrs	r3, r2
 800735e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	4a30      	ldr	r2, [pc, #192]	; (8007424 <TIM_OC1_SetConfig+0x11c>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d013      	beq.n	8007390 <TIM_OC1_SetConfig+0x88>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	4a2f      	ldr	r2, [pc, #188]	; (8007428 <TIM_OC1_SetConfig+0x120>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d00f      	beq.n	8007390 <TIM_OC1_SetConfig+0x88>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	4a2e      	ldr	r2, [pc, #184]	; (800742c <TIM_OC1_SetConfig+0x124>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d00b      	beq.n	8007390 <TIM_OC1_SetConfig+0x88>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	4a2d      	ldr	r2, [pc, #180]	; (8007430 <TIM_OC1_SetConfig+0x128>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d007      	beq.n	8007390 <TIM_OC1_SetConfig+0x88>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	4a2c      	ldr	r2, [pc, #176]	; (8007434 <TIM_OC1_SetConfig+0x12c>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d003      	beq.n	8007390 <TIM_OC1_SetConfig+0x88>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	4a2b      	ldr	r2, [pc, #172]	; (8007438 <TIM_OC1_SetConfig+0x130>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d10c      	bne.n	80073aa <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	f023 0308 	bic.w	r3, r3, #8
 8007396:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	697a      	ldr	r2, [r7, #20]
 800739e:	4313      	orrs	r3, r2
 80073a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	f023 0304 	bic.w	r3, r3, #4
 80073a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4a1d      	ldr	r2, [pc, #116]	; (8007424 <TIM_OC1_SetConfig+0x11c>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d013      	beq.n	80073da <TIM_OC1_SetConfig+0xd2>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	4a1c      	ldr	r2, [pc, #112]	; (8007428 <TIM_OC1_SetConfig+0x120>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d00f      	beq.n	80073da <TIM_OC1_SetConfig+0xd2>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a1b      	ldr	r2, [pc, #108]	; (800742c <TIM_OC1_SetConfig+0x124>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d00b      	beq.n	80073da <TIM_OC1_SetConfig+0xd2>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a1a      	ldr	r2, [pc, #104]	; (8007430 <TIM_OC1_SetConfig+0x128>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d007      	beq.n	80073da <TIM_OC1_SetConfig+0xd2>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	4a19      	ldr	r2, [pc, #100]	; (8007434 <TIM_OC1_SetConfig+0x12c>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d003      	beq.n	80073da <TIM_OC1_SetConfig+0xd2>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4a18      	ldr	r2, [pc, #96]	; (8007438 <TIM_OC1_SetConfig+0x130>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d111      	bne.n	80073fe <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	693a      	ldr	r2, [r7, #16]
 80073f0:	4313      	orrs	r3, r2
 80073f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	699b      	ldr	r3, [r3, #24]
 80073f8:	693a      	ldr	r2, [r7, #16]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	693a      	ldr	r2, [r7, #16]
 8007402:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	68fa      	ldr	r2, [r7, #12]
 8007408:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	685a      	ldr	r2, [r3, #4]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	697a      	ldr	r2, [r7, #20]
 8007416:	621a      	str	r2, [r3, #32]
}
 8007418:	bf00      	nop
 800741a:	371c      	adds	r7, #28
 800741c:	46bd      	mov	sp, r7
 800741e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007422:	4770      	bx	lr
 8007424:	40012c00 	.word	0x40012c00
 8007428:	40013400 	.word	0x40013400
 800742c:	40014000 	.word	0x40014000
 8007430:	40014400 	.word	0x40014400
 8007434:	40014800 	.word	0x40014800
 8007438:	40015000 	.word	0x40015000

0800743c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800743c:	b480      	push	{r7}
 800743e:	b087      	sub	sp, #28
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6a1b      	ldr	r3, [r3, #32]
 800744a:	f023 0210 	bic.w	r2, r3, #16
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6a1b      	ldr	r3, [r3, #32]
 8007456:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	699b      	ldr	r3, [r3, #24]
 8007462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800746a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800746e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007476:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	021b      	lsls	r3, r3, #8
 800747e:	68fa      	ldr	r2, [r7, #12]
 8007480:	4313      	orrs	r3, r2
 8007482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	f023 0320 	bic.w	r3, r3, #32
 800748a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	011b      	lsls	r3, r3, #4
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	4313      	orrs	r3, r2
 8007496:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	4a2c      	ldr	r2, [pc, #176]	; (800754c <TIM_OC2_SetConfig+0x110>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d007      	beq.n	80074b0 <TIM_OC2_SetConfig+0x74>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	4a2b      	ldr	r2, [pc, #172]	; (8007550 <TIM_OC2_SetConfig+0x114>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d003      	beq.n	80074b0 <TIM_OC2_SetConfig+0x74>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	4a2a      	ldr	r2, [pc, #168]	; (8007554 <TIM_OC2_SetConfig+0x118>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d10d      	bne.n	80074cc <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	011b      	lsls	r3, r3, #4
 80074be:	697a      	ldr	r2, [r7, #20]
 80074c0:	4313      	orrs	r3, r2
 80074c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074ca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	4a1f      	ldr	r2, [pc, #124]	; (800754c <TIM_OC2_SetConfig+0x110>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d013      	beq.n	80074fc <TIM_OC2_SetConfig+0xc0>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	4a1e      	ldr	r2, [pc, #120]	; (8007550 <TIM_OC2_SetConfig+0x114>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d00f      	beq.n	80074fc <TIM_OC2_SetConfig+0xc0>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4a1e      	ldr	r2, [pc, #120]	; (8007558 <TIM_OC2_SetConfig+0x11c>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d00b      	beq.n	80074fc <TIM_OC2_SetConfig+0xc0>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	4a1d      	ldr	r2, [pc, #116]	; (800755c <TIM_OC2_SetConfig+0x120>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d007      	beq.n	80074fc <TIM_OC2_SetConfig+0xc0>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	4a1c      	ldr	r2, [pc, #112]	; (8007560 <TIM_OC2_SetConfig+0x124>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d003      	beq.n	80074fc <TIM_OC2_SetConfig+0xc0>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	4a17      	ldr	r2, [pc, #92]	; (8007554 <TIM_OC2_SetConfig+0x118>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d113      	bne.n	8007524 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007502:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800750a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	695b      	ldr	r3, [r3, #20]
 8007510:	009b      	lsls	r3, r3, #2
 8007512:	693a      	ldr	r2, [r7, #16]
 8007514:	4313      	orrs	r3, r2
 8007516:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	699b      	ldr	r3, [r3, #24]
 800751c:	009b      	lsls	r3, r3, #2
 800751e:	693a      	ldr	r2, [r7, #16]
 8007520:	4313      	orrs	r3, r2
 8007522:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	693a      	ldr	r2, [r7, #16]
 8007528:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	68fa      	ldr	r2, [r7, #12]
 800752e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	685a      	ldr	r2, [r3, #4]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	697a      	ldr	r2, [r7, #20]
 800753c:	621a      	str	r2, [r3, #32]
}
 800753e:	bf00      	nop
 8007540:	371c      	adds	r7, #28
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr
 800754a:	bf00      	nop
 800754c:	40012c00 	.word	0x40012c00
 8007550:	40013400 	.word	0x40013400
 8007554:	40015000 	.word	0x40015000
 8007558:	40014000 	.word	0x40014000
 800755c:	40014400 	.word	0x40014400
 8007560:	40014800 	.word	0x40014800

08007564 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007564:	b480      	push	{r7}
 8007566:	b087      	sub	sp, #28
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6a1b      	ldr	r3, [r3, #32]
 8007572:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6a1b      	ldr	r3, [r3, #32]
 800757e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	69db      	ldr	r3, [r3, #28]
 800758a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007592:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f023 0303 	bic.w	r3, r3, #3
 800759e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	68fa      	ldr	r2, [r7, #12]
 80075a6:	4313      	orrs	r3, r2
 80075a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80075b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	021b      	lsls	r3, r3, #8
 80075b8:	697a      	ldr	r2, [r7, #20]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	4a2b      	ldr	r2, [pc, #172]	; (8007670 <TIM_OC3_SetConfig+0x10c>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d007      	beq.n	80075d6 <TIM_OC3_SetConfig+0x72>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	4a2a      	ldr	r2, [pc, #168]	; (8007674 <TIM_OC3_SetConfig+0x110>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d003      	beq.n	80075d6 <TIM_OC3_SetConfig+0x72>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	4a29      	ldr	r2, [pc, #164]	; (8007678 <TIM_OC3_SetConfig+0x114>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d10d      	bne.n	80075f2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80075dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	021b      	lsls	r3, r3, #8
 80075e4:	697a      	ldr	r2, [r7, #20]
 80075e6:	4313      	orrs	r3, r2
 80075e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80075f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	4a1e      	ldr	r2, [pc, #120]	; (8007670 <TIM_OC3_SetConfig+0x10c>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d013      	beq.n	8007622 <TIM_OC3_SetConfig+0xbe>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	4a1d      	ldr	r2, [pc, #116]	; (8007674 <TIM_OC3_SetConfig+0x110>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d00f      	beq.n	8007622 <TIM_OC3_SetConfig+0xbe>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	4a1d      	ldr	r2, [pc, #116]	; (800767c <TIM_OC3_SetConfig+0x118>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d00b      	beq.n	8007622 <TIM_OC3_SetConfig+0xbe>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	4a1c      	ldr	r2, [pc, #112]	; (8007680 <TIM_OC3_SetConfig+0x11c>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d007      	beq.n	8007622 <TIM_OC3_SetConfig+0xbe>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4a1b      	ldr	r2, [pc, #108]	; (8007684 <TIM_OC3_SetConfig+0x120>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d003      	beq.n	8007622 <TIM_OC3_SetConfig+0xbe>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a16      	ldr	r2, [pc, #88]	; (8007678 <TIM_OC3_SetConfig+0x114>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d113      	bne.n	800764a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007628:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007630:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	695b      	ldr	r3, [r3, #20]
 8007636:	011b      	lsls	r3, r3, #4
 8007638:	693a      	ldr	r2, [r7, #16]
 800763a:	4313      	orrs	r3, r2
 800763c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	699b      	ldr	r3, [r3, #24]
 8007642:	011b      	lsls	r3, r3, #4
 8007644:	693a      	ldr	r2, [r7, #16]
 8007646:	4313      	orrs	r3, r2
 8007648:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	693a      	ldr	r2, [r7, #16]
 800764e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	68fa      	ldr	r2, [r7, #12]
 8007654:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	685a      	ldr	r2, [r3, #4]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	697a      	ldr	r2, [r7, #20]
 8007662:	621a      	str	r2, [r3, #32]
}
 8007664:	bf00      	nop
 8007666:	371c      	adds	r7, #28
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr
 8007670:	40012c00 	.word	0x40012c00
 8007674:	40013400 	.word	0x40013400
 8007678:	40015000 	.word	0x40015000
 800767c:	40014000 	.word	0x40014000
 8007680:	40014400 	.word	0x40014400
 8007684:	40014800 	.word	0x40014800

08007688 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007688:	b480      	push	{r7}
 800768a:	b087      	sub	sp, #28
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6a1b      	ldr	r3, [r3, #32]
 8007696:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6a1b      	ldr	r3, [r3, #32]
 80076a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	69db      	ldr	r3, [r3, #28]
 80076ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80076b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	021b      	lsls	r3, r3, #8
 80076ca:	68fa      	ldr	r2, [r7, #12]
 80076cc:	4313      	orrs	r3, r2
 80076ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80076d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	031b      	lsls	r3, r3, #12
 80076de:	697a      	ldr	r2, [r7, #20]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	4a2c      	ldr	r2, [pc, #176]	; (8007798 <TIM_OC4_SetConfig+0x110>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d007      	beq.n	80076fc <TIM_OC4_SetConfig+0x74>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	4a2b      	ldr	r2, [pc, #172]	; (800779c <TIM_OC4_SetConfig+0x114>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d003      	beq.n	80076fc <TIM_OC4_SetConfig+0x74>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	4a2a      	ldr	r2, [pc, #168]	; (80077a0 <TIM_OC4_SetConfig+0x118>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d10d      	bne.n	8007718 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007702:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	68db      	ldr	r3, [r3, #12]
 8007708:	031b      	lsls	r3, r3, #12
 800770a:	697a      	ldr	r2, [r7, #20]
 800770c:	4313      	orrs	r3, r2
 800770e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007716:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a1f      	ldr	r2, [pc, #124]	; (8007798 <TIM_OC4_SetConfig+0x110>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d013      	beq.n	8007748 <TIM_OC4_SetConfig+0xc0>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a1e      	ldr	r2, [pc, #120]	; (800779c <TIM_OC4_SetConfig+0x114>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d00f      	beq.n	8007748 <TIM_OC4_SetConfig+0xc0>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	4a1e      	ldr	r2, [pc, #120]	; (80077a4 <TIM_OC4_SetConfig+0x11c>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d00b      	beq.n	8007748 <TIM_OC4_SetConfig+0xc0>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a1d      	ldr	r2, [pc, #116]	; (80077a8 <TIM_OC4_SetConfig+0x120>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d007      	beq.n	8007748 <TIM_OC4_SetConfig+0xc0>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	4a1c      	ldr	r2, [pc, #112]	; (80077ac <TIM_OC4_SetConfig+0x124>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d003      	beq.n	8007748 <TIM_OC4_SetConfig+0xc0>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a17      	ldr	r2, [pc, #92]	; (80077a0 <TIM_OC4_SetConfig+0x118>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d113      	bne.n	8007770 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800774e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007756:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	695b      	ldr	r3, [r3, #20]
 800775c:	019b      	lsls	r3, r3, #6
 800775e:	693a      	ldr	r2, [r7, #16]
 8007760:	4313      	orrs	r3, r2
 8007762:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	699b      	ldr	r3, [r3, #24]
 8007768:	019b      	lsls	r3, r3, #6
 800776a:	693a      	ldr	r2, [r7, #16]
 800776c:	4313      	orrs	r3, r2
 800776e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	693a      	ldr	r2, [r7, #16]
 8007774:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	685a      	ldr	r2, [r3, #4]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	697a      	ldr	r2, [r7, #20]
 8007788:	621a      	str	r2, [r3, #32]
}
 800778a:	bf00      	nop
 800778c:	371c      	adds	r7, #28
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr
 8007796:	bf00      	nop
 8007798:	40012c00 	.word	0x40012c00
 800779c:	40013400 	.word	0x40013400
 80077a0:	40015000 	.word	0x40015000
 80077a4:	40014000 	.word	0x40014000
 80077a8:	40014400 	.word	0x40014400
 80077ac:	40014800 	.word	0x40014800

080077b0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b087      	sub	sp, #28
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6a1b      	ldr	r3, [r3, #32]
 80077be:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6a1b      	ldr	r3, [r3, #32]
 80077ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	68fa      	ldr	r2, [r7, #12]
 80077ea:	4313      	orrs	r3, r2
 80077ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80077f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	041b      	lsls	r3, r3, #16
 80077fc:	693a      	ldr	r2, [r7, #16]
 80077fe:	4313      	orrs	r3, r2
 8007800:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	4a19      	ldr	r2, [pc, #100]	; (800786c <TIM_OC5_SetConfig+0xbc>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d013      	beq.n	8007832 <TIM_OC5_SetConfig+0x82>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	4a18      	ldr	r2, [pc, #96]	; (8007870 <TIM_OC5_SetConfig+0xc0>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d00f      	beq.n	8007832 <TIM_OC5_SetConfig+0x82>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a17      	ldr	r2, [pc, #92]	; (8007874 <TIM_OC5_SetConfig+0xc4>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d00b      	beq.n	8007832 <TIM_OC5_SetConfig+0x82>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a16      	ldr	r2, [pc, #88]	; (8007878 <TIM_OC5_SetConfig+0xc8>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d007      	beq.n	8007832 <TIM_OC5_SetConfig+0x82>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a15      	ldr	r2, [pc, #84]	; (800787c <TIM_OC5_SetConfig+0xcc>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d003      	beq.n	8007832 <TIM_OC5_SetConfig+0x82>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a14      	ldr	r2, [pc, #80]	; (8007880 <TIM_OC5_SetConfig+0xd0>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d109      	bne.n	8007846 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007838:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	695b      	ldr	r3, [r3, #20]
 800783e:	021b      	lsls	r3, r3, #8
 8007840:	697a      	ldr	r2, [r7, #20]
 8007842:	4313      	orrs	r3, r2
 8007844:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	697a      	ldr	r2, [r7, #20]
 800784a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	68fa      	ldr	r2, [r7, #12]
 8007850:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	685a      	ldr	r2, [r3, #4]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	693a      	ldr	r2, [r7, #16]
 800785e:	621a      	str	r2, [r3, #32]
}
 8007860:	bf00      	nop
 8007862:	371c      	adds	r7, #28
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr
 800786c:	40012c00 	.word	0x40012c00
 8007870:	40013400 	.word	0x40013400
 8007874:	40014000 	.word	0x40014000
 8007878:	40014400 	.word	0x40014400
 800787c:	40014800 	.word	0x40014800
 8007880:	40015000 	.word	0x40015000

08007884 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007884:	b480      	push	{r7}
 8007886:	b087      	sub	sp, #28
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6a1b      	ldr	r3, [r3, #32]
 8007892:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6a1b      	ldr	r3, [r3, #32]
 800789e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80078b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	021b      	lsls	r3, r3, #8
 80078be:	68fa      	ldr	r2, [r7, #12]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80078ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	051b      	lsls	r3, r3, #20
 80078d2:	693a      	ldr	r2, [r7, #16]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	4a1a      	ldr	r2, [pc, #104]	; (8007944 <TIM_OC6_SetConfig+0xc0>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d013      	beq.n	8007908 <TIM_OC6_SetConfig+0x84>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	4a19      	ldr	r2, [pc, #100]	; (8007948 <TIM_OC6_SetConfig+0xc4>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d00f      	beq.n	8007908 <TIM_OC6_SetConfig+0x84>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	4a18      	ldr	r2, [pc, #96]	; (800794c <TIM_OC6_SetConfig+0xc8>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d00b      	beq.n	8007908 <TIM_OC6_SetConfig+0x84>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	4a17      	ldr	r2, [pc, #92]	; (8007950 <TIM_OC6_SetConfig+0xcc>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d007      	beq.n	8007908 <TIM_OC6_SetConfig+0x84>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	4a16      	ldr	r2, [pc, #88]	; (8007954 <TIM_OC6_SetConfig+0xd0>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d003      	beq.n	8007908 <TIM_OC6_SetConfig+0x84>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	4a15      	ldr	r2, [pc, #84]	; (8007958 <TIM_OC6_SetConfig+0xd4>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d109      	bne.n	800791c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800790e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	695b      	ldr	r3, [r3, #20]
 8007914:	029b      	lsls	r3, r3, #10
 8007916:	697a      	ldr	r2, [r7, #20]
 8007918:	4313      	orrs	r3, r2
 800791a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	697a      	ldr	r2, [r7, #20]
 8007920:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	68fa      	ldr	r2, [r7, #12]
 8007926:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	685a      	ldr	r2, [r3, #4]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	693a      	ldr	r2, [r7, #16]
 8007934:	621a      	str	r2, [r3, #32]
}
 8007936:	bf00      	nop
 8007938:	371c      	adds	r7, #28
 800793a:	46bd      	mov	sp, r7
 800793c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007940:	4770      	bx	lr
 8007942:	bf00      	nop
 8007944:	40012c00 	.word	0x40012c00
 8007948:	40013400 	.word	0x40013400
 800794c:	40014000 	.word	0x40014000
 8007950:	40014400 	.word	0x40014400
 8007954:	40014800 	.word	0x40014800
 8007958:	40015000 	.word	0x40015000

0800795c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800795c:	b480      	push	{r7}
 800795e:	b087      	sub	sp, #28
 8007960:	af00      	add	r7, sp, #0
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	60b9      	str	r1, [r7, #8]
 8007966:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	6a1b      	ldr	r3, [r3, #32]
 800796c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	6a1b      	ldr	r3, [r3, #32]
 8007972:	f023 0201 	bic.w	r2, r3, #1
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	699b      	ldr	r3, [r3, #24]
 800797e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007986:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	011b      	lsls	r3, r3, #4
 800798c:	693a      	ldr	r2, [r7, #16]
 800798e:	4313      	orrs	r3, r2
 8007990:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	f023 030a 	bic.w	r3, r3, #10
 8007998:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800799a:	697a      	ldr	r2, [r7, #20]
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	4313      	orrs	r3, r2
 80079a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	693a      	ldr	r2, [r7, #16]
 80079a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	697a      	ldr	r2, [r7, #20]
 80079ac:	621a      	str	r2, [r3, #32]
}
 80079ae:	bf00      	nop
 80079b0:	371c      	adds	r7, #28
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr

080079ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079ba:	b480      	push	{r7}
 80079bc:	b087      	sub	sp, #28
 80079be:	af00      	add	r7, sp, #0
 80079c0:	60f8      	str	r0, [r7, #12]
 80079c2:	60b9      	str	r1, [r7, #8]
 80079c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	6a1b      	ldr	r3, [r3, #32]
 80079ca:	f023 0210 	bic.w	r2, r3, #16
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	699b      	ldr	r3, [r3, #24]
 80079d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	6a1b      	ldr	r3, [r3, #32]
 80079dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80079e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	031b      	lsls	r3, r3, #12
 80079ea:	697a      	ldr	r2, [r7, #20]
 80079ec:	4313      	orrs	r3, r2
 80079ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	011b      	lsls	r3, r3, #4
 80079fc:	693a      	ldr	r2, [r7, #16]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	693a      	ldr	r2, [r7, #16]
 8007a0c:	621a      	str	r2, [r3, #32]
}
 8007a0e:	bf00      	nop
 8007a10:	371c      	adds	r7, #28
 8007a12:	46bd      	mov	sp, r7
 8007a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a18:	4770      	bx	lr

08007a1a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a1a:	b480      	push	{r7}
 8007a1c:	b085      	sub	sp, #20
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	6078      	str	r0, [r7, #4]
 8007a22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	689b      	ldr	r3, [r3, #8]
 8007a28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007a30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a36:	683a      	ldr	r2, [r7, #0]
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	f043 0307 	orr.w	r3, r3, #7
 8007a40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	68fa      	ldr	r2, [r7, #12]
 8007a46:	609a      	str	r2, [r3, #8]
}
 8007a48:	bf00      	nop
 8007a4a:	3714      	adds	r7, #20
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr

08007a54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b087      	sub	sp, #28
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	60f8      	str	r0, [r7, #12]
 8007a5c:	60b9      	str	r1, [r7, #8]
 8007a5e:	607a      	str	r2, [r7, #4]
 8007a60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	021a      	lsls	r2, r3, #8
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	431a      	orrs	r2, r3
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	697a      	ldr	r2, [r7, #20]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	697a      	ldr	r2, [r7, #20]
 8007a86:	609a      	str	r2, [r3, #8]
}
 8007a88:	bf00      	nop
 8007a8a:	371c      	adds	r7, #28
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr

08007a94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b087      	sub	sp, #28
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	f003 031f 	and.w	r3, r3, #31
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8007aac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	6a1a      	ldr	r2, [r3, #32]
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	43db      	mvns	r3, r3
 8007ab6:	401a      	ands	r2, r3
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6a1a      	ldr	r2, [r3, #32]
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	f003 031f 	and.w	r3, r3, #31
 8007ac6:	6879      	ldr	r1, [r7, #4]
 8007ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8007acc:	431a      	orrs	r2, r3
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	621a      	str	r2, [r3, #32]
}
 8007ad2:	bf00      	nop
 8007ad4:	371c      	adds	r7, #28
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007adc:	4770      	bx	lr
	...

08007ae0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b085      	sub	sp, #20
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d101      	bne.n	8007af8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007af4:	2302      	movs	r3, #2
 8007af6:	e074      	b.n	8007be2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2201      	movs	r2, #1
 8007afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2202      	movs	r2, #2
 8007b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	689b      	ldr	r3, [r3, #8]
 8007b16:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a34      	ldr	r2, [pc, #208]	; (8007bf0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d009      	beq.n	8007b36 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4a33      	ldr	r2, [pc, #204]	; (8007bf4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d004      	beq.n	8007b36 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	4a31      	ldr	r2, [pc, #196]	; (8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d108      	bne.n	8007b48 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007b3c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	685b      	ldr	r3, [r3, #4]
 8007b42:	68fa      	ldr	r2, [r7, #12]
 8007b44:	4313      	orrs	r3, r2
 8007b46:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007b4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	68fa      	ldr	r2, [r7, #12]
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a21      	ldr	r2, [pc, #132]	; (8007bf0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d022      	beq.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b78:	d01d      	beq.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a1f      	ldr	r2, [pc, #124]	; (8007bfc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d018      	beq.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a1d      	ldr	r2, [pc, #116]	; (8007c00 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d013      	beq.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a1c      	ldr	r2, [pc, #112]	; (8007c04 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d00e      	beq.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a15      	ldr	r2, [pc, #84]	; (8007bf4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d009      	beq.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a18      	ldr	r2, [pc, #96]	; (8007c08 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d004      	beq.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a11      	ldr	r2, [pc, #68]	; (8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d10c      	bne.n	8007bd0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	689b      	ldr	r3, [r3, #8]
 8007bc2:	68ba      	ldr	r2, [r7, #8]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	68ba      	ldr	r2, [r7, #8]
 8007bce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007be0:	2300      	movs	r3, #0
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3714      	adds	r7, #20
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop
 8007bf0:	40012c00 	.word	0x40012c00
 8007bf4:	40013400 	.word	0x40013400
 8007bf8:	40015000 	.word	0x40015000
 8007bfc:	40000400 	.word	0x40000400
 8007c00:	40000800 	.word	0x40000800
 8007c04:	40000c00 	.word	0x40000c00
 8007c08:	40014000 	.word	0x40014000

08007c0c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b085      	sub	sp, #20
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
 8007c14:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007c16:	2300      	movs	r3, #0
 8007c18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d101      	bne.n	8007c28 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007c24:	2302      	movs	r3, #2
 8007c26:	e096      	b.n	8007d56 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	68db      	ldr	r3, [r3, #12]
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	4313      	orrs	r3, r2
 8007c58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4313      	orrs	r3, r2
 8007c66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	4313      	orrs	r3, r2
 8007c74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	695b      	ldr	r3, [r3, #20]
 8007c80:	4313      	orrs	r3, r2
 8007c82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	699b      	ldr	r3, [r3, #24]
 8007c9c:	041b      	lsls	r3, r3, #16
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a2f      	ldr	r2, [pc, #188]	; (8007d64 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d009      	beq.n	8007cc0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a2d      	ldr	r2, [pc, #180]	; (8007d68 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d004      	beq.n	8007cc0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a2c      	ldr	r2, [pc, #176]	; (8007d6c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d106      	bne.n	8007cce <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	69db      	ldr	r3, [r3, #28]
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4a24      	ldr	r2, [pc, #144]	; (8007d64 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d009      	beq.n	8007cec <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a22      	ldr	r2, [pc, #136]	; (8007d68 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d004      	beq.n	8007cec <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a21      	ldr	r2, [pc, #132]	; (8007d6c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d12b      	bne.n	8007d44 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cf6:	051b      	lsls	r3, r3, #20
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	6a1b      	ldr	r3, [r3, #32]
 8007d06:	4313      	orrs	r3, r2
 8007d08:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d14:	4313      	orrs	r3, r2
 8007d16:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a11      	ldr	r2, [pc, #68]	; (8007d64 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d009      	beq.n	8007d36 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a10      	ldr	r2, [pc, #64]	; (8007d68 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d004      	beq.n	8007d36 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a0e      	ldr	r2, [pc, #56]	; (8007d6c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d106      	bne.n	8007d44 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d40:	4313      	orrs	r3, r2
 8007d42:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	68fa      	ldr	r2, [r7, #12]
 8007d4a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d54:	2300      	movs	r3, #0
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3714      	adds	r7, #20
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr
 8007d62:	bf00      	nop
 8007d64:	40012c00 	.word	0x40012c00
 8007d68:	40013400 	.word	0x40013400
 8007d6c:	40015000 	.word	0x40015000

08007d70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b082      	sub	sp, #8
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d101      	bne.n	8007d82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	e042      	b.n	8007e08 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d106      	bne.n	8007d9a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f7fa ff65 	bl	8002c64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2224      	movs	r2, #36	; 0x24
 8007d9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	681a      	ldr	r2, [r3, #0]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f022 0201 	bic.w	r2, r2, #1
 8007db0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f000 f91e 	bl	8007ff4 <UART_SetConfig>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b01      	cmp	r3, #1
 8007dbc:	d101      	bne.n	8007dc2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	e022      	b.n	8007e08 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d002      	beq.n	8007dd0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f000 fbdc 	bl	8008588 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	685a      	ldr	r2, [r3, #4]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007dde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	689a      	ldr	r2, [r3, #8]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007dee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f042 0201 	orr.w	r2, r2, #1
 8007dfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 fc63 	bl	80086cc <UART_CheckIdleState>
 8007e06:	4603      	mov	r3, r0
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3708      	adds	r7, #8
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b08a      	sub	sp, #40	; 0x28
 8007e14:	af02      	add	r7, sp, #8
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	60b9      	str	r1, [r7, #8]
 8007e1a:	603b      	str	r3, [r7, #0]
 8007e1c:	4613      	mov	r3, r2
 8007e1e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e26:	2b20      	cmp	r3, #32
 8007e28:	f040 8083 	bne.w	8007f32 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d002      	beq.n	8007e38 <HAL_UART_Transmit+0x28>
 8007e32:	88fb      	ldrh	r3, [r7, #6]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d101      	bne.n	8007e3c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e07b      	b.n	8007f34 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d101      	bne.n	8007e4a <HAL_UART_Transmit+0x3a>
 8007e46:	2302      	movs	r3, #2
 8007e48:	e074      	b.n	8007f34 <HAL_UART_Transmit+0x124>
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2200      	movs	r2, #0
 8007e56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2221      	movs	r2, #33	; 0x21
 8007e5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e62:	f7fa fff3 	bl	8002e4c <HAL_GetTick>
 8007e66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	88fa      	ldrh	r2, [r7, #6]
 8007e6c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	88fa      	ldrh	r2, [r7, #6]
 8007e74:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e80:	d108      	bne.n	8007e94 <HAL_UART_Transmit+0x84>
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	691b      	ldr	r3, [r3, #16]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d104      	bne.n	8007e94 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	61bb      	str	r3, [r7, #24]
 8007e92:	e003      	b.n	8007e9c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8007ea4:	e02c      	b.n	8007f00 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	9300      	str	r3, [sp, #0]
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	2200      	movs	r2, #0
 8007eae:	2180      	movs	r1, #128	; 0x80
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f000 fc56 	bl	8008762 <UART_WaitOnFlagUntilTimeout>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d001      	beq.n	8007ec0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8007ebc:	2303      	movs	r3, #3
 8007ebe:	e039      	b.n	8007f34 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8007ec0:	69fb      	ldr	r3, [r7, #28]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d10b      	bne.n	8007ede <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ec6:	69bb      	ldr	r3, [r7, #24]
 8007ec8:	881b      	ldrh	r3, [r3, #0]
 8007eca:	461a      	mov	r2, r3
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ed4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007ed6:	69bb      	ldr	r3, [r7, #24]
 8007ed8:	3302      	adds	r3, #2
 8007eda:	61bb      	str	r3, [r7, #24]
 8007edc:	e007      	b.n	8007eee <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ede:	69fb      	ldr	r3, [r7, #28]
 8007ee0:	781a      	ldrb	r2, [r3, #0]
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	3301      	adds	r3, #1
 8007eec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007ef4:	b29b      	uxth	r3, r3
 8007ef6:	3b01      	subs	r3, #1
 8007ef8:	b29a      	uxth	r2, r3
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d1cc      	bne.n	8007ea6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	9300      	str	r3, [sp, #0]
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	2200      	movs	r2, #0
 8007f14:	2140      	movs	r1, #64	; 0x40
 8007f16:	68f8      	ldr	r0, [r7, #12]
 8007f18:	f000 fc23 	bl	8008762 <UART_WaitOnFlagUntilTimeout>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d001      	beq.n	8007f26 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8007f22:	2303      	movs	r3, #3
 8007f24:	e006      	b.n	8007f34 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2220      	movs	r2, #32
 8007f2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	e000      	b.n	8007f34 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8007f32:	2302      	movs	r3, #2
  }
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	3720      	adds	r7, #32
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b084      	sub	sp, #16
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	60f8      	str	r0, [r7, #12]
 8007f44:	60b9      	str	r1, [r7, #8]
 8007f46:	4613      	mov	r3, r2
 8007f48:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f50:	2b20      	cmp	r3, #32
 8007f52:	d131      	bne.n	8007fb8 <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d002      	beq.n	8007f60 <HAL_UART_Receive_IT+0x24>
 8007f5a:	88fb      	ldrh	r3, [r7, #6]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d101      	bne.n	8007f64 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007f60:	2301      	movs	r3, #1
 8007f62:	e02a      	b.n	8007fba <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007f6a:	2b01      	cmp	r3, #1
 8007f6c:	d101      	bne.n	8007f72 <HAL_UART_Receive_IT+0x36>
 8007f6e:	2302      	movs	r3, #2
 8007f70:	e023      	b.n	8007fba <HAL_UART_Receive_IT+0x7e>
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2201      	movs	r2, #1
 8007f76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a0f      	ldr	r2, [pc, #60]	; (8007fc4 <HAL_UART_Receive_IT+0x88>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d00e      	beq.n	8007fa8 <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d007      	beq.n	8007fa8 <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	681a      	ldr	r2, [r3, #0]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007fa6:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007fa8:	88fb      	ldrh	r3, [r7, #6]
 8007faa:	461a      	mov	r2, r3
 8007fac:	68b9      	ldr	r1, [r7, #8]
 8007fae:	68f8      	ldr	r0, [r7, #12]
 8007fb0:	f000 fc58 	bl	8008864 <UART_Start_Receive_IT>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	e000      	b.n	8007fba <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007fb8:	2302      	movs	r3, #2
  }
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3710      	adds	r7, #16
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	40008000 	.word	0x40008000

08007fc8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b083      	sub	sp, #12
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007fd0:	bf00      	nop
 8007fd2:	370c      	adds	r7, #12
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr

08007fdc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b083      	sub	sp, #12
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	460b      	mov	r3, r1
 8007fe6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007fe8:	bf00      	nop
 8007fea:	370c      	adds	r7, #12
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr

08007ff4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ff4:	b5b0      	push	{r4, r5, r7, lr}
 8007ff6:	b088      	sub	sp, #32
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	689a      	ldr	r2, [r3, #8]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	691b      	ldr	r3, [r3, #16]
 8008008:	431a      	orrs	r2, r3
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	695b      	ldr	r3, [r3, #20]
 800800e:	431a      	orrs	r2, r3
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	69db      	ldr	r3, [r3, #28]
 8008014:	4313      	orrs	r3, r2
 8008016:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	4bb1      	ldr	r3, [pc, #708]	; (80082e4 <UART_SetConfig+0x2f0>)
 8008020:	4013      	ands	r3, r2
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	6812      	ldr	r2, [r2, #0]
 8008026:	69f9      	ldr	r1, [r7, #28]
 8008028:	430b      	orrs	r3, r1
 800802a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	68da      	ldr	r2, [r3, #12]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	430a      	orrs	r2, r1
 8008040:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	699b      	ldr	r3, [r3, #24]
 8008046:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4aa6      	ldr	r2, [pc, #664]	; (80082e8 <UART_SetConfig+0x2f4>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d004      	beq.n	800805c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6a1b      	ldr	r3, [r3, #32]
 8008056:	69fa      	ldr	r2, [r7, #28]
 8008058:	4313      	orrs	r3, r2
 800805a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	689b      	ldr	r3, [r3, #8]
 8008062:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008066:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800806a:	687a      	ldr	r2, [r7, #4]
 800806c:	6812      	ldr	r2, [r2, #0]
 800806e:	69f9      	ldr	r1, [r7, #28]
 8008070:	430b      	orrs	r3, r1
 8008072:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800807a:	f023 010f 	bic.w	r1, r3, #15
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	430a      	orrs	r2, r1
 8008088:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a97      	ldr	r2, [pc, #604]	; (80082ec <UART_SetConfig+0x2f8>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d120      	bne.n	80080d6 <UART_SetConfig+0xe2>
 8008094:	4b96      	ldr	r3, [pc, #600]	; (80082f0 <UART_SetConfig+0x2fc>)
 8008096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800809a:	f003 0303 	and.w	r3, r3, #3
 800809e:	2b03      	cmp	r3, #3
 80080a0:	d816      	bhi.n	80080d0 <UART_SetConfig+0xdc>
 80080a2:	a201      	add	r2, pc, #4	; (adr r2, 80080a8 <UART_SetConfig+0xb4>)
 80080a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080a8:	080080b9 	.word	0x080080b9
 80080ac:	080080c5 	.word	0x080080c5
 80080b0:	080080bf 	.word	0x080080bf
 80080b4:	080080cb 	.word	0x080080cb
 80080b8:	2301      	movs	r3, #1
 80080ba:	76fb      	strb	r3, [r7, #27]
 80080bc:	e0e7      	b.n	800828e <UART_SetConfig+0x29a>
 80080be:	2302      	movs	r3, #2
 80080c0:	76fb      	strb	r3, [r7, #27]
 80080c2:	e0e4      	b.n	800828e <UART_SetConfig+0x29a>
 80080c4:	2304      	movs	r3, #4
 80080c6:	76fb      	strb	r3, [r7, #27]
 80080c8:	e0e1      	b.n	800828e <UART_SetConfig+0x29a>
 80080ca:	2308      	movs	r3, #8
 80080cc:	76fb      	strb	r3, [r7, #27]
 80080ce:	e0de      	b.n	800828e <UART_SetConfig+0x29a>
 80080d0:	2310      	movs	r3, #16
 80080d2:	76fb      	strb	r3, [r7, #27]
 80080d4:	e0db      	b.n	800828e <UART_SetConfig+0x29a>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a86      	ldr	r2, [pc, #536]	; (80082f4 <UART_SetConfig+0x300>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d132      	bne.n	8008146 <UART_SetConfig+0x152>
 80080e0:	4b83      	ldr	r3, [pc, #524]	; (80082f0 <UART_SetConfig+0x2fc>)
 80080e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080e6:	f003 030c 	and.w	r3, r3, #12
 80080ea:	2b0c      	cmp	r3, #12
 80080ec:	d828      	bhi.n	8008140 <UART_SetConfig+0x14c>
 80080ee:	a201      	add	r2, pc, #4	; (adr r2, 80080f4 <UART_SetConfig+0x100>)
 80080f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080f4:	08008129 	.word	0x08008129
 80080f8:	08008141 	.word	0x08008141
 80080fc:	08008141 	.word	0x08008141
 8008100:	08008141 	.word	0x08008141
 8008104:	08008135 	.word	0x08008135
 8008108:	08008141 	.word	0x08008141
 800810c:	08008141 	.word	0x08008141
 8008110:	08008141 	.word	0x08008141
 8008114:	0800812f 	.word	0x0800812f
 8008118:	08008141 	.word	0x08008141
 800811c:	08008141 	.word	0x08008141
 8008120:	08008141 	.word	0x08008141
 8008124:	0800813b 	.word	0x0800813b
 8008128:	2300      	movs	r3, #0
 800812a:	76fb      	strb	r3, [r7, #27]
 800812c:	e0af      	b.n	800828e <UART_SetConfig+0x29a>
 800812e:	2302      	movs	r3, #2
 8008130:	76fb      	strb	r3, [r7, #27]
 8008132:	e0ac      	b.n	800828e <UART_SetConfig+0x29a>
 8008134:	2304      	movs	r3, #4
 8008136:	76fb      	strb	r3, [r7, #27]
 8008138:	e0a9      	b.n	800828e <UART_SetConfig+0x29a>
 800813a:	2308      	movs	r3, #8
 800813c:	76fb      	strb	r3, [r7, #27]
 800813e:	e0a6      	b.n	800828e <UART_SetConfig+0x29a>
 8008140:	2310      	movs	r3, #16
 8008142:	76fb      	strb	r3, [r7, #27]
 8008144:	e0a3      	b.n	800828e <UART_SetConfig+0x29a>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4a6b      	ldr	r2, [pc, #428]	; (80082f8 <UART_SetConfig+0x304>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d120      	bne.n	8008192 <UART_SetConfig+0x19e>
 8008150:	4b67      	ldr	r3, [pc, #412]	; (80082f0 <UART_SetConfig+0x2fc>)
 8008152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008156:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800815a:	2b30      	cmp	r3, #48	; 0x30
 800815c:	d013      	beq.n	8008186 <UART_SetConfig+0x192>
 800815e:	2b30      	cmp	r3, #48	; 0x30
 8008160:	d814      	bhi.n	800818c <UART_SetConfig+0x198>
 8008162:	2b20      	cmp	r3, #32
 8008164:	d009      	beq.n	800817a <UART_SetConfig+0x186>
 8008166:	2b20      	cmp	r3, #32
 8008168:	d810      	bhi.n	800818c <UART_SetConfig+0x198>
 800816a:	2b00      	cmp	r3, #0
 800816c:	d002      	beq.n	8008174 <UART_SetConfig+0x180>
 800816e:	2b10      	cmp	r3, #16
 8008170:	d006      	beq.n	8008180 <UART_SetConfig+0x18c>
 8008172:	e00b      	b.n	800818c <UART_SetConfig+0x198>
 8008174:	2300      	movs	r3, #0
 8008176:	76fb      	strb	r3, [r7, #27]
 8008178:	e089      	b.n	800828e <UART_SetConfig+0x29a>
 800817a:	2302      	movs	r3, #2
 800817c:	76fb      	strb	r3, [r7, #27]
 800817e:	e086      	b.n	800828e <UART_SetConfig+0x29a>
 8008180:	2304      	movs	r3, #4
 8008182:	76fb      	strb	r3, [r7, #27]
 8008184:	e083      	b.n	800828e <UART_SetConfig+0x29a>
 8008186:	2308      	movs	r3, #8
 8008188:	76fb      	strb	r3, [r7, #27]
 800818a:	e080      	b.n	800828e <UART_SetConfig+0x29a>
 800818c:	2310      	movs	r3, #16
 800818e:	76fb      	strb	r3, [r7, #27]
 8008190:	e07d      	b.n	800828e <UART_SetConfig+0x29a>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a59      	ldr	r2, [pc, #356]	; (80082fc <UART_SetConfig+0x308>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d120      	bne.n	80081de <UART_SetConfig+0x1ea>
 800819c:	4b54      	ldr	r3, [pc, #336]	; (80082f0 <UART_SetConfig+0x2fc>)
 800819e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081a2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80081a6:	2bc0      	cmp	r3, #192	; 0xc0
 80081a8:	d013      	beq.n	80081d2 <UART_SetConfig+0x1de>
 80081aa:	2bc0      	cmp	r3, #192	; 0xc0
 80081ac:	d814      	bhi.n	80081d8 <UART_SetConfig+0x1e4>
 80081ae:	2b80      	cmp	r3, #128	; 0x80
 80081b0:	d009      	beq.n	80081c6 <UART_SetConfig+0x1d2>
 80081b2:	2b80      	cmp	r3, #128	; 0x80
 80081b4:	d810      	bhi.n	80081d8 <UART_SetConfig+0x1e4>
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d002      	beq.n	80081c0 <UART_SetConfig+0x1cc>
 80081ba:	2b40      	cmp	r3, #64	; 0x40
 80081bc:	d006      	beq.n	80081cc <UART_SetConfig+0x1d8>
 80081be:	e00b      	b.n	80081d8 <UART_SetConfig+0x1e4>
 80081c0:	2300      	movs	r3, #0
 80081c2:	76fb      	strb	r3, [r7, #27]
 80081c4:	e063      	b.n	800828e <UART_SetConfig+0x29a>
 80081c6:	2302      	movs	r3, #2
 80081c8:	76fb      	strb	r3, [r7, #27]
 80081ca:	e060      	b.n	800828e <UART_SetConfig+0x29a>
 80081cc:	2304      	movs	r3, #4
 80081ce:	76fb      	strb	r3, [r7, #27]
 80081d0:	e05d      	b.n	800828e <UART_SetConfig+0x29a>
 80081d2:	2308      	movs	r3, #8
 80081d4:	76fb      	strb	r3, [r7, #27]
 80081d6:	e05a      	b.n	800828e <UART_SetConfig+0x29a>
 80081d8:	2310      	movs	r3, #16
 80081da:	76fb      	strb	r3, [r7, #27]
 80081dc:	e057      	b.n	800828e <UART_SetConfig+0x29a>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	4a47      	ldr	r2, [pc, #284]	; (8008300 <UART_SetConfig+0x30c>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d125      	bne.n	8008234 <UART_SetConfig+0x240>
 80081e8:	4b41      	ldr	r3, [pc, #260]	; (80082f0 <UART_SetConfig+0x2fc>)
 80081ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80081f6:	d017      	beq.n	8008228 <UART_SetConfig+0x234>
 80081f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80081fc:	d817      	bhi.n	800822e <UART_SetConfig+0x23a>
 80081fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008202:	d00b      	beq.n	800821c <UART_SetConfig+0x228>
 8008204:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008208:	d811      	bhi.n	800822e <UART_SetConfig+0x23a>
 800820a:	2b00      	cmp	r3, #0
 800820c:	d003      	beq.n	8008216 <UART_SetConfig+0x222>
 800820e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008212:	d006      	beq.n	8008222 <UART_SetConfig+0x22e>
 8008214:	e00b      	b.n	800822e <UART_SetConfig+0x23a>
 8008216:	2300      	movs	r3, #0
 8008218:	76fb      	strb	r3, [r7, #27]
 800821a:	e038      	b.n	800828e <UART_SetConfig+0x29a>
 800821c:	2302      	movs	r3, #2
 800821e:	76fb      	strb	r3, [r7, #27]
 8008220:	e035      	b.n	800828e <UART_SetConfig+0x29a>
 8008222:	2304      	movs	r3, #4
 8008224:	76fb      	strb	r3, [r7, #27]
 8008226:	e032      	b.n	800828e <UART_SetConfig+0x29a>
 8008228:	2308      	movs	r3, #8
 800822a:	76fb      	strb	r3, [r7, #27]
 800822c:	e02f      	b.n	800828e <UART_SetConfig+0x29a>
 800822e:	2310      	movs	r3, #16
 8008230:	76fb      	strb	r3, [r7, #27]
 8008232:	e02c      	b.n	800828e <UART_SetConfig+0x29a>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a2b      	ldr	r2, [pc, #172]	; (80082e8 <UART_SetConfig+0x2f4>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d125      	bne.n	800828a <UART_SetConfig+0x296>
 800823e:	4b2c      	ldr	r3, [pc, #176]	; (80082f0 <UART_SetConfig+0x2fc>)
 8008240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008244:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008248:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800824c:	d017      	beq.n	800827e <UART_SetConfig+0x28a>
 800824e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008252:	d817      	bhi.n	8008284 <UART_SetConfig+0x290>
 8008254:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008258:	d00b      	beq.n	8008272 <UART_SetConfig+0x27e>
 800825a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800825e:	d811      	bhi.n	8008284 <UART_SetConfig+0x290>
 8008260:	2b00      	cmp	r3, #0
 8008262:	d003      	beq.n	800826c <UART_SetConfig+0x278>
 8008264:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008268:	d006      	beq.n	8008278 <UART_SetConfig+0x284>
 800826a:	e00b      	b.n	8008284 <UART_SetConfig+0x290>
 800826c:	2300      	movs	r3, #0
 800826e:	76fb      	strb	r3, [r7, #27]
 8008270:	e00d      	b.n	800828e <UART_SetConfig+0x29a>
 8008272:	2302      	movs	r3, #2
 8008274:	76fb      	strb	r3, [r7, #27]
 8008276:	e00a      	b.n	800828e <UART_SetConfig+0x29a>
 8008278:	2304      	movs	r3, #4
 800827a:	76fb      	strb	r3, [r7, #27]
 800827c:	e007      	b.n	800828e <UART_SetConfig+0x29a>
 800827e:	2308      	movs	r3, #8
 8008280:	76fb      	strb	r3, [r7, #27]
 8008282:	e004      	b.n	800828e <UART_SetConfig+0x29a>
 8008284:	2310      	movs	r3, #16
 8008286:	76fb      	strb	r3, [r7, #27]
 8008288:	e001      	b.n	800828e <UART_SetConfig+0x29a>
 800828a:	2310      	movs	r3, #16
 800828c:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a15      	ldr	r2, [pc, #84]	; (80082e8 <UART_SetConfig+0x2f4>)
 8008294:	4293      	cmp	r3, r2
 8008296:	f040 809f 	bne.w	80083d8 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800829a:	7efb      	ldrb	r3, [r7, #27]
 800829c:	2b08      	cmp	r3, #8
 800829e:	d837      	bhi.n	8008310 <UART_SetConfig+0x31c>
 80082a0:	a201      	add	r2, pc, #4	; (adr r2, 80082a8 <UART_SetConfig+0x2b4>)
 80082a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082a6:	bf00      	nop
 80082a8:	080082cd 	.word	0x080082cd
 80082ac:	08008311 	.word	0x08008311
 80082b0:	080082d5 	.word	0x080082d5
 80082b4:	08008311 	.word	0x08008311
 80082b8:	080082db 	.word	0x080082db
 80082bc:	08008311 	.word	0x08008311
 80082c0:	08008311 	.word	0x08008311
 80082c4:	08008311 	.word	0x08008311
 80082c8:	08008309 	.word	0x08008309
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082cc:	f7fd fb5c 	bl	8005988 <HAL_RCC_GetPCLK1Freq>
 80082d0:	6178      	str	r0, [r7, #20]
        break;
 80082d2:	e022      	b.n	800831a <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80082d4:	4b0b      	ldr	r3, [pc, #44]	; (8008304 <UART_SetConfig+0x310>)
 80082d6:	617b      	str	r3, [r7, #20]
        break;
 80082d8:	e01f      	b.n	800831a <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80082da:	f7fd fae7 	bl	80058ac <HAL_RCC_GetSysClockFreq>
 80082de:	6178      	str	r0, [r7, #20]
        break;
 80082e0:	e01b      	b.n	800831a <UART_SetConfig+0x326>
 80082e2:	bf00      	nop
 80082e4:	cfff69f3 	.word	0xcfff69f3
 80082e8:	40008000 	.word	0x40008000
 80082ec:	40013800 	.word	0x40013800
 80082f0:	40021000 	.word	0x40021000
 80082f4:	40004400 	.word	0x40004400
 80082f8:	40004800 	.word	0x40004800
 80082fc:	40004c00 	.word	0x40004c00
 8008300:	40005000 	.word	0x40005000
 8008304:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008308:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800830c:	617b      	str	r3, [r7, #20]
        break;
 800830e:	e004      	b.n	800831a <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 8008310:	2300      	movs	r3, #0
 8008312:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	76bb      	strb	r3, [r7, #26]
        break;
 8008318:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	2b00      	cmp	r3, #0
 800831e:	f000 811b 	beq.w	8008558 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008326:	4a96      	ldr	r2, [pc, #600]	; (8008580 <UART_SetConfig+0x58c>)
 8008328:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800832c:	461a      	mov	r2, r3
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	fbb3 f3f2 	udiv	r3, r3, r2
 8008334:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	685a      	ldr	r2, [r3, #4]
 800833a:	4613      	mov	r3, r2
 800833c:	005b      	lsls	r3, r3, #1
 800833e:	4413      	add	r3, r2
 8008340:	68ba      	ldr	r2, [r7, #8]
 8008342:	429a      	cmp	r2, r3
 8008344:	d305      	bcc.n	8008352 <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800834c:	68ba      	ldr	r2, [r7, #8]
 800834e:	429a      	cmp	r2, r3
 8008350:	d902      	bls.n	8008358 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 8008352:	2301      	movs	r3, #1
 8008354:	76bb      	strb	r3, [r7, #26]
 8008356:	e0ff      	b.n	8008558 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	4618      	mov	r0, r3
 800835c:	f04f 0100 	mov.w	r1, #0
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008364:	4a86      	ldr	r2, [pc, #536]	; (8008580 <UART_SetConfig+0x58c>)
 8008366:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800836a:	b29a      	uxth	r2, r3
 800836c:	f04f 0300 	mov.w	r3, #0
 8008370:	f7f8 fc92 	bl	8000c98 <__aeabi_uldivmod>
 8008374:	4602      	mov	r2, r0
 8008376:	460b      	mov	r3, r1
 8008378:	4610      	mov	r0, r2
 800837a:	4619      	mov	r1, r3
 800837c:	f04f 0200 	mov.w	r2, #0
 8008380:	f04f 0300 	mov.w	r3, #0
 8008384:	020b      	lsls	r3, r1, #8
 8008386:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800838a:	0202      	lsls	r2, r0, #8
 800838c:	6879      	ldr	r1, [r7, #4]
 800838e:	6849      	ldr	r1, [r1, #4]
 8008390:	0849      	lsrs	r1, r1, #1
 8008392:	4608      	mov	r0, r1
 8008394:	f04f 0100 	mov.w	r1, #0
 8008398:	1814      	adds	r4, r2, r0
 800839a:	eb43 0501 	adc.w	r5, r3, r1
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	461a      	mov	r2, r3
 80083a4:	f04f 0300 	mov.w	r3, #0
 80083a8:	4620      	mov	r0, r4
 80083aa:	4629      	mov	r1, r5
 80083ac:	f7f8 fc74 	bl	8000c98 <__aeabi_uldivmod>
 80083b0:	4602      	mov	r2, r0
 80083b2:	460b      	mov	r3, r1
 80083b4:	4613      	mov	r3, r2
 80083b6:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80083be:	d308      	bcc.n	80083d2 <UART_SetConfig+0x3de>
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80083c6:	d204      	bcs.n	80083d2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	693a      	ldr	r2, [r7, #16]
 80083ce:	60da      	str	r2, [r3, #12]
 80083d0:	e0c2      	b.n	8008558 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80083d2:	2301      	movs	r3, #1
 80083d4:	76bb      	strb	r3, [r7, #26]
 80083d6:	e0bf      	b.n	8008558 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	69db      	ldr	r3, [r3, #28]
 80083dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083e0:	d165      	bne.n	80084ae <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 80083e2:	7efb      	ldrb	r3, [r7, #27]
 80083e4:	2b08      	cmp	r3, #8
 80083e6:	d828      	bhi.n	800843a <UART_SetConfig+0x446>
 80083e8:	a201      	add	r2, pc, #4	; (adr r2, 80083f0 <UART_SetConfig+0x3fc>)
 80083ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ee:	bf00      	nop
 80083f0:	08008415 	.word	0x08008415
 80083f4:	0800841d 	.word	0x0800841d
 80083f8:	08008425 	.word	0x08008425
 80083fc:	0800843b 	.word	0x0800843b
 8008400:	0800842b 	.word	0x0800842b
 8008404:	0800843b 	.word	0x0800843b
 8008408:	0800843b 	.word	0x0800843b
 800840c:	0800843b 	.word	0x0800843b
 8008410:	08008433 	.word	0x08008433
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008414:	f7fd fab8 	bl	8005988 <HAL_RCC_GetPCLK1Freq>
 8008418:	6178      	str	r0, [r7, #20]
        break;
 800841a:	e013      	b.n	8008444 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800841c:	f7fd faca 	bl	80059b4 <HAL_RCC_GetPCLK2Freq>
 8008420:	6178      	str	r0, [r7, #20]
        break;
 8008422:	e00f      	b.n	8008444 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008424:	4b57      	ldr	r3, [pc, #348]	; (8008584 <UART_SetConfig+0x590>)
 8008426:	617b      	str	r3, [r7, #20]
        break;
 8008428:	e00c      	b.n	8008444 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800842a:	f7fd fa3f 	bl	80058ac <HAL_RCC_GetSysClockFreq>
 800842e:	6178      	str	r0, [r7, #20]
        break;
 8008430:	e008      	b.n	8008444 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008432:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008436:	617b      	str	r3, [r7, #20]
        break;
 8008438:	e004      	b.n	8008444 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 800843a:	2300      	movs	r3, #0
 800843c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800843e:	2301      	movs	r3, #1
 8008440:	76bb      	strb	r3, [r7, #26]
        break;
 8008442:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	2b00      	cmp	r3, #0
 8008448:	f000 8086 	beq.w	8008558 <UART_SetConfig+0x564>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008450:	4a4b      	ldr	r2, [pc, #300]	; (8008580 <UART_SetConfig+0x58c>)
 8008452:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008456:	461a      	mov	r2, r3
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	fbb3 f3f2 	udiv	r3, r3, r2
 800845e:	005a      	lsls	r2, r3, #1
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	085b      	lsrs	r3, r3, #1
 8008466:	441a      	add	r2, r3
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008470:	b29b      	uxth	r3, r3
 8008472:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	2b0f      	cmp	r3, #15
 8008478:	d916      	bls.n	80084a8 <UART_SetConfig+0x4b4>
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008480:	d212      	bcs.n	80084a8 <UART_SetConfig+0x4b4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	b29b      	uxth	r3, r3
 8008486:	f023 030f 	bic.w	r3, r3, #15
 800848a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	085b      	lsrs	r3, r3, #1
 8008490:	b29b      	uxth	r3, r3
 8008492:	f003 0307 	and.w	r3, r3, #7
 8008496:	b29a      	uxth	r2, r3
 8008498:	89fb      	ldrh	r3, [r7, #14]
 800849a:	4313      	orrs	r3, r2
 800849c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	89fa      	ldrh	r2, [r7, #14]
 80084a4:	60da      	str	r2, [r3, #12]
 80084a6:	e057      	b.n	8008558 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80084a8:	2301      	movs	r3, #1
 80084aa:	76bb      	strb	r3, [r7, #26]
 80084ac:	e054      	b.n	8008558 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80084ae:	7efb      	ldrb	r3, [r7, #27]
 80084b0:	2b08      	cmp	r3, #8
 80084b2:	d828      	bhi.n	8008506 <UART_SetConfig+0x512>
 80084b4:	a201      	add	r2, pc, #4	; (adr r2, 80084bc <UART_SetConfig+0x4c8>)
 80084b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084ba:	bf00      	nop
 80084bc:	080084e1 	.word	0x080084e1
 80084c0:	080084e9 	.word	0x080084e9
 80084c4:	080084f1 	.word	0x080084f1
 80084c8:	08008507 	.word	0x08008507
 80084cc:	080084f7 	.word	0x080084f7
 80084d0:	08008507 	.word	0x08008507
 80084d4:	08008507 	.word	0x08008507
 80084d8:	08008507 	.word	0x08008507
 80084dc:	080084ff 	.word	0x080084ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084e0:	f7fd fa52 	bl	8005988 <HAL_RCC_GetPCLK1Freq>
 80084e4:	6178      	str	r0, [r7, #20]
        break;
 80084e6:	e013      	b.n	8008510 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80084e8:	f7fd fa64 	bl	80059b4 <HAL_RCC_GetPCLK2Freq>
 80084ec:	6178      	str	r0, [r7, #20]
        break;
 80084ee:	e00f      	b.n	8008510 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084f0:	4b24      	ldr	r3, [pc, #144]	; (8008584 <UART_SetConfig+0x590>)
 80084f2:	617b      	str	r3, [r7, #20]
        break;
 80084f4:	e00c      	b.n	8008510 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084f6:	f7fd f9d9 	bl	80058ac <HAL_RCC_GetSysClockFreq>
 80084fa:	6178      	str	r0, [r7, #20]
        break;
 80084fc:	e008      	b.n	8008510 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008502:	617b      	str	r3, [r7, #20]
        break;
 8008504:	e004      	b.n	8008510 <UART_SetConfig+0x51c>
      default:
        pclk = 0U;
 8008506:	2300      	movs	r3, #0
 8008508:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800850a:	2301      	movs	r3, #1
 800850c:	76bb      	strb	r3, [r7, #26]
        break;
 800850e:	bf00      	nop
    }

    if (pclk != 0U)
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d020      	beq.n	8008558 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800851a:	4a19      	ldr	r2, [pc, #100]	; (8008580 <UART_SetConfig+0x58c>)
 800851c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008520:	461a      	mov	r2, r3
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	fbb3 f2f2 	udiv	r2, r3, r2
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	685b      	ldr	r3, [r3, #4]
 800852c:	085b      	lsrs	r3, r3, #1
 800852e:	441a      	add	r2, r3
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	fbb2 f3f3 	udiv	r3, r2, r3
 8008538:	b29b      	uxth	r3, r3
 800853a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	2b0f      	cmp	r3, #15
 8008540:	d908      	bls.n	8008554 <UART_SetConfig+0x560>
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008548:	d204      	bcs.n	8008554 <UART_SetConfig+0x560>
      {
        huart->Instance->BRR = usartdiv;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	693a      	ldr	r2, [r7, #16]
 8008550:	60da      	str	r2, [r3, #12]
 8008552:	e001      	b.n	8008558 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008554:	2301      	movs	r3, #1
 8008556:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2201      	movs	r2, #1
 800855c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2201      	movs	r2, #1
 8008564:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2200      	movs	r2, #0
 800856c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008574:	7ebb      	ldrb	r3, [r7, #26]
}
 8008576:	4618      	mov	r0, r3
 8008578:	3720      	adds	r7, #32
 800857a:	46bd      	mov	sp, r7
 800857c:	bdb0      	pop	{r4, r5, r7, pc}
 800857e:	bf00      	nop
 8008580:	0800c0ec 	.word	0x0800c0ec
 8008584:	00f42400 	.word	0x00f42400

08008588 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008588:	b480      	push	{r7}
 800858a:	b083      	sub	sp, #12
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008594:	f003 0301 	and.w	r3, r3, #1
 8008598:	2b00      	cmp	r3, #0
 800859a:	d00a      	beq.n	80085b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	430a      	orrs	r2, r1
 80085b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085b6:	f003 0302 	and.w	r3, r3, #2
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00a      	beq.n	80085d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	430a      	orrs	r2, r1
 80085d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085d8:	f003 0304 	and.w	r3, r3, #4
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d00a      	beq.n	80085f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	430a      	orrs	r2, r1
 80085f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085fa:	f003 0308 	and.w	r3, r3, #8
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d00a      	beq.n	8008618 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	430a      	orrs	r2, r1
 8008616:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800861c:	f003 0310 	and.w	r3, r3, #16
 8008620:	2b00      	cmp	r3, #0
 8008622:	d00a      	beq.n	800863a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	430a      	orrs	r2, r1
 8008638:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800863e:	f003 0320 	and.w	r3, r3, #32
 8008642:	2b00      	cmp	r3, #0
 8008644:	d00a      	beq.n	800865c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	689b      	ldr	r3, [r3, #8]
 800864c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	430a      	orrs	r2, r1
 800865a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008660:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008664:	2b00      	cmp	r3, #0
 8008666:	d01a      	beq.n	800869e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	430a      	orrs	r2, r1
 800867c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008682:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008686:	d10a      	bne.n	800869e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	430a      	orrs	r2, r1
 800869c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d00a      	beq.n	80086c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	685b      	ldr	r3, [r3, #4]
 80086b0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	430a      	orrs	r2, r1
 80086be:	605a      	str	r2, [r3, #4]
  }
}
 80086c0:	bf00      	nop
 80086c2:	370c      	adds	r7, #12
 80086c4:	46bd      	mov	sp, r7
 80086c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ca:	4770      	bx	lr

080086cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b086      	sub	sp, #24
 80086d0:	af02      	add	r7, sp, #8
 80086d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2200      	movs	r2, #0
 80086d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80086dc:	f7fa fbb6 	bl	8002e4c <HAL_GetTick>
 80086e0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f003 0308 	and.w	r3, r3, #8
 80086ec:	2b08      	cmp	r3, #8
 80086ee:	d10e      	bne.n	800870e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80086f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80086f4:	9300      	str	r3, [sp, #0]
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2200      	movs	r2, #0
 80086fa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f000 f82f 	bl	8008762 <UART_WaitOnFlagUntilTimeout>
 8008704:	4603      	mov	r3, r0
 8008706:	2b00      	cmp	r3, #0
 8008708:	d001      	beq.n	800870e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800870a:	2303      	movs	r3, #3
 800870c:	e025      	b.n	800875a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f003 0304 	and.w	r3, r3, #4
 8008718:	2b04      	cmp	r3, #4
 800871a:	d10e      	bne.n	800873a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800871c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008720:	9300      	str	r3, [sp, #0]
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2200      	movs	r2, #0
 8008726:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 f819 	bl	8008762 <UART_WaitOnFlagUntilTimeout>
 8008730:	4603      	mov	r3, r0
 8008732:	2b00      	cmp	r3, #0
 8008734:	d001      	beq.n	800873a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008736:	2303      	movs	r3, #3
 8008738:	e00f      	b.n	800875a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2220      	movs	r2, #32
 800873e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2220      	movs	r2, #32
 8008746:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2200      	movs	r2, #0
 800874e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	3710      	adds	r7, #16
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}

08008762 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008762:	b580      	push	{r7, lr}
 8008764:	b084      	sub	sp, #16
 8008766:	af00      	add	r7, sp, #0
 8008768:	60f8      	str	r0, [r7, #12]
 800876a:	60b9      	str	r1, [r7, #8]
 800876c:	603b      	str	r3, [r7, #0]
 800876e:	4613      	mov	r3, r2
 8008770:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008772:	e062      	b.n	800883a <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008774:	69bb      	ldr	r3, [r7, #24]
 8008776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800877a:	d05e      	beq.n	800883a <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800877c:	f7fa fb66 	bl	8002e4c <HAL_GetTick>
 8008780:	4602      	mov	r2, r0
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	1ad3      	subs	r3, r2, r3
 8008786:	69ba      	ldr	r2, [r7, #24]
 8008788:	429a      	cmp	r2, r3
 800878a:	d302      	bcc.n	8008792 <UART_WaitOnFlagUntilTimeout+0x30>
 800878c:	69bb      	ldr	r3, [r7, #24]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d11d      	bne.n	80087ce <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	681a      	ldr	r2, [r3, #0]
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80087a0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	689a      	ldr	r2, [r3, #8]
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f022 0201 	bic.w	r2, r2, #1
 80087b0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2220      	movs	r2, #32
 80087b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2220      	movs	r2, #32
 80087be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2200      	movs	r2, #0
 80087c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80087ca:	2303      	movs	r3, #3
 80087cc:	e045      	b.n	800885a <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f003 0304 	and.w	r3, r3, #4
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d02e      	beq.n	800883a <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	69db      	ldr	r3, [r3, #28]
 80087e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80087e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80087ea:	d126      	bne.n	800883a <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80087f4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008804:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	689a      	ldr	r2, [r3, #8]
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f022 0201 	bic.w	r2, r2, #1
 8008814:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2220      	movs	r2, #32
 800881a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2220      	movs	r2, #32
 8008822:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2220      	movs	r2, #32
 800882a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2200      	movs	r2, #0
 8008832:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008836:	2303      	movs	r3, #3
 8008838:	e00f      	b.n	800885a <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	69da      	ldr	r2, [r3, #28]
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	4013      	ands	r3, r2
 8008844:	68ba      	ldr	r2, [r7, #8]
 8008846:	429a      	cmp	r2, r3
 8008848:	bf0c      	ite	eq
 800884a:	2301      	moveq	r3, #1
 800884c:	2300      	movne	r3, #0
 800884e:	b2db      	uxtb	r3, r3
 8008850:	461a      	mov	r2, r3
 8008852:	79fb      	ldrb	r3, [r7, #7]
 8008854:	429a      	cmp	r2, r3
 8008856:	d08d      	beq.n	8008774 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008858:	2300      	movs	r3, #0
}
 800885a:	4618      	mov	r0, r3
 800885c:	3710      	adds	r7, #16
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}
	...

08008864 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008864:	b480      	push	{r7}
 8008866:	b085      	sub	sp, #20
 8008868:	af00      	add	r7, sp, #0
 800886a:	60f8      	str	r0, [r7, #12]
 800886c:	60b9      	str	r1, [r7, #8]
 800886e:	4613      	mov	r3, r2
 8008870:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	68ba      	ldr	r2, [r7, #8]
 8008876:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	88fa      	ldrh	r2, [r7, #6]
 800887c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	88fa      	ldrh	r2, [r7, #6]
 8008884:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	2200      	movs	r2, #0
 800888c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	689b      	ldr	r3, [r3, #8]
 8008892:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008896:	d10e      	bne.n	80088b6 <UART_Start_Receive_IT+0x52>
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	691b      	ldr	r3, [r3, #16]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d105      	bne.n	80088ac <UART_Start_Receive_IT+0x48>
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80088a6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80088aa:	e02d      	b.n	8008908 <UART_Start_Receive_IT+0xa4>
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	22ff      	movs	r2, #255	; 0xff
 80088b0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80088b4:	e028      	b.n	8008908 <UART_Start_Receive_IT+0xa4>
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	689b      	ldr	r3, [r3, #8]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d10d      	bne.n	80088da <UART_Start_Receive_IT+0x76>
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	691b      	ldr	r3, [r3, #16]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d104      	bne.n	80088d0 <UART_Start_Receive_IT+0x6c>
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	22ff      	movs	r2, #255	; 0xff
 80088ca:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80088ce:	e01b      	b.n	8008908 <UART_Start_Receive_IT+0xa4>
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	227f      	movs	r2, #127	; 0x7f
 80088d4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80088d8:	e016      	b.n	8008908 <UART_Start_Receive_IT+0xa4>
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	689b      	ldr	r3, [r3, #8]
 80088de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80088e2:	d10d      	bne.n	8008900 <UART_Start_Receive_IT+0x9c>
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	691b      	ldr	r3, [r3, #16]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d104      	bne.n	80088f6 <UART_Start_Receive_IT+0x92>
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	227f      	movs	r2, #127	; 0x7f
 80088f0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80088f4:	e008      	b.n	8008908 <UART_Start_Receive_IT+0xa4>
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	223f      	movs	r2, #63	; 0x3f
 80088fa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80088fe:	e003      	b.n	8008908 <UART_Start_Receive_IT+0xa4>
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2200      	movs	r2, #0
 8008904:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	2200      	movs	r2, #0
 800890c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2222      	movs	r2, #34	; 0x22
 8008914:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	689a      	ldr	r2, [r3, #8]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f042 0201 	orr.w	r2, r2, #1
 8008926:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800892c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008930:	d12a      	bne.n	8008988 <UART_Start_Receive_IT+0x124>
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008938:	88fa      	ldrh	r2, [r7, #6]
 800893a:	429a      	cmp	r2, r3
 800893c:	d324      	bcc.n	8008988 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	689b      	ldr	r3, [r3, #8]
 8008942:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008946:	d107      	bne.n	8008958 <UART_Start_Receive_IT+0xf4>
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d103      	bne.n	8008958 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	4a1f      	ldr	r2, [pc, #124]	; (80089d0 <UART_Start_Receive_IT+0x16c>)
 8008954:	671a      	str	r2, [r3, #112]	; 0x70
 8008956:	e002      	b.n	800895e <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	4a1e      	ldr	r2, [pc, #120]	; (80089d4 <UART_Start_Receive_IT+0x170>)
 800895c:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2200      	movs	r2, #0
 8008962:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	681a      	ldr	r2, [r3, #0]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008974:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	689a      	ldr	r2, [r3, #8]
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008984:	609a      	str	r2, [r3, #8]
 8008986:	e01b      	b.n	80089c0 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008990:	d107      	bne.n	80089a2 <UART_Start_Receive_IT+0x13e>
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	691b      	ldr	r3, [r3, #16]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d103      	bne.n	80089a2 <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	4a0e      	ldr	r2, [pc, #56]	; (80089d8 <UART_Start_Receive_IT+0x174>)
 800899e:	671a      	str	r2, [r3, #112]	; 0x70
 80089a0:	e002      	b.n	80089a8 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	4a0d      	ldr	r2, [pc, #52]	; (80089dc <UART_Start_Receive_IT+0x178>)
 80089a6:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2200      	movs	r2, #0
 80089ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	681a      	ldr	r2, [r3, #0]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80089be:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80089c0:	2300      	movs	r3, #0
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3714      	adds	r7, #20
 80089c6:	46bd      	mov	sp, r7
 80089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089cc:	4770      	bx	lr
 80089ce:	bf00      	nop
 80089d0:	08008d95 	.word	0x08008d95
 80089d4:	08008b91 	.word	0x08008b91
 80089d8:	08008ab9 	.word	0x08008ab9
 80089dc:	080089e1 	.word	0x080089e1

080089e0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b084      	sub	sp, #16
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80089ee:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089f6:	2b22      	cmp	r3, #34	; 0x22
 80089f8:	d152      	bne.n	8008aa0 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a00:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008a02:	89bb      	ldrh	r3, [r7, #12]
 8008a04:	b2d9      	uxtb	r1, r3
 8008a06:	89fb      	ldrh	r3, [r7, #14]
 8008a08:	b2da      	uxtb	r2, r3
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a0e:	400a      	ands	r2, r1
 8008a10:	b2d2      	uxtb	r2, r2
 8008a12:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a18:	1c5a      	adds	r2, r3, #1
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008a24:	b29b      	uxth	r3, r3
 8008a26:	3b01      	subs	r3, #1
 8008a28:	b29a      	uxth	r2, r3
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008a36:	b29b      	uxth	r3, r3
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d139      	bne.n	8008ab0 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008a4a:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	689a      	ldr	r2, [r3, #8]
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f022 0201 	bic.w	r2, r2, #1
 8008a5a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2220      	movs	r2, #32
 8008a60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2200      	movs	r2, #0
 8008a68:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d10f      	bne.n	8008a92 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f022 0210 	bic.w	r2, r2, #16
 8008a80:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a88:	4619      	mov	r1, r3
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f7ff faa6 	bl	8007fdc <HAL_UARTEx_RxEventCallback>
 8008a90:	e002      	b.n	8008a98 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f7fa f93a 	bl	8002d0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a9e:	e007      	b.n	8008ab0 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	699a      	ldr	r2, [r3, #24]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f042 0208 	orr.w	r2, r2, #8
 8008aae:	619a      	str	r2, [r3, #24]
}
 8008ab0:	bf00      	nop
 8008ab2:	3710      	adds	r7, #16
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b084      	sub	sp, #16
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008ac6:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ace:	2b22      	cmp	r3, #34	; 0x22
 8008ad0:	d152      	bne.n	8008b78 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ad8:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ade:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008ae0:	89ba      	ldrh	r2, [r7, #12]
 8008ae2:	89fb      	ldrh	r3, [r7, #14]
 8008ae4:	4013      	ands	r3, r2
 8008ae6:	b29a      	uxth	r2, r3
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008af0:	1c9a      	adds	r2, r3, #2
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008afc:	b29b      	uxth	r3, r3
 8008afe:	3b01      	subs	r3, #1
 8008b00:	b29a      	uxth	r2, r3
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008b0e:	b29b      	uxth	r3, r3
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d139      	bne.n	8008b88 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008b22:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	689a      	ldr	r2, [r3, #8]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f022 0201 	bic.w	r2, r2, #1
 8008b32:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2220      	movs	r2, #32
 8008b38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	d10f      	bne.n	8008b6a <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f022 0210 	bic.w	r2, r2, #16
 8008b58:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008b60:	4619      	mov	r1, r3
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f7ff fa3a 	bl	8007fdc <HAL_UARTEx_RxEventCallback>
 8008b68:	e002      	b.n	8008b70 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f7fa f8ce 	bl	8002d0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2200      	movs	r2, #0
 8008b74:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b76:	e007      	b.n	8008b88 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	699a      	ldr	r2, [r3, #24]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f042 0208 	orr.w	r2, r2, #8
 8008b86:	619a      	str	r2, [r3, #24]
}
 8008b88:	bf00      	nop
 8008b8a:	3710      	adds	r7, #16
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b088      	sub	sp, #32
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008b9e:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	69db      	ldr	r3, [r3, #28]
 8008ba6:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	689b      	ldr	r3, [r3, #8]
 8008bb6:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008bbe:	2b22      	cmp	r3, #34	; 0x22
 8008bc0:	f040 80da 	bne.w	8008d78 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008bca:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008bcc:	e0aa      	b.n	8008d24 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bd4:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008bd6:	89bb      	ldrh	r3, [r7, #12]
 8008bd8:	b2d9      	uxtb	r1, r3
 8008bda:	8b7b      	ldrh	r3, [r7, #26]
 8008bdc:	b2da      	uxtb	r2, r3
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008be2:	400a      	ands	r2, r1
 8008be4:	b2d2      	uxtb	r2, r2
 8008be6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bec:	1c5a      	adds	r2, r3, #1
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	3b01      	subs	r3, #1
 8008bfc:	b29a      	uxth	r2, r3
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	69db      	ldr	r3, [r3, #28]
 8008c0a:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008c0c:	69fb      	ldr	r3, [r7, #28]
 8008c0e:	f003 0307 	and.w	r3, r3, #7
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d04d      	beq.n	8008cb2 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c16:	69fb      	ldr	r3, [r7, #28]
 8008c18:	f003 0301 	and.w	r3, r3, #1
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d010      	beq.n	8008c42 <UART_RxISR_8BIT_FIFOEN+0xb2>
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d00b      	beq.n	8008c42 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008c38:	f043 0201 	orr.w	r2, r3, #1
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c42:	69fb      	ldr	r3, [r7, #28]
 8008c44:	f003 0302 	and.w	r3, r3, #2
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d010      	beq.n	8008c6e <UART_RxISR_8BIT_FIFOEN+0xde>
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	f003 0301 	and.w	r3, r3, #1
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d00b      	beq.n	8008c6e <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	2202      	movs	r2, #2
 8008c5c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008c64:	f043 0204 	orr.w	r2, r3, #4
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c6e:	69fb      	ldr	r3, [r7, #28]
 8008c70:	f003 0304 	and.w	r3, r3, #4
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d010      	beq.n	8008c9a <UART_RxISR_8BIT_FIFOEN+0x10a>
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	f003 0301 	and.w	r3, r3, #1
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d00b      	beq.n	8008c9a <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	2204      	movs	r2, #4
 8008c88:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008c90:	f043 0202 	orr.w	r2, r3, #2
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d006      	beq.n	8008cb2 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f7ff f98f 	bl	8007fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2200      	movs	r2, #0
 8008cae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008cb8:	b29b      	uxth	r3, r3
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d132      	bne.n	8008d24 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	681a      	ldr	r2, [r3, #0]
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008ccc:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	6812      	ldr	r2, [r2, #0]
 8008cd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008cdc:	f023 0301 	bic.w	r3, r3, #1
 8008ce0:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2220      	movs	r2, #32
 8008ce6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2200      	movs	r2, #0
 8008cee:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008cf4:	2b01      	cmp	r3, #1
 8008cf6:	d10f      	bne.n	8008d18 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	681a      	ldr	r2, [r3, #0]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f022 0210 	bic.w	r2, r2, #16
 8008d06:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008d0e:	4619      	mov	r1, r3
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f7ff f963 	bl	8007fdc <HAL_UARTEx_RxEventCallback>
 8008d16:	e002      	b.n	8008d1e <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f7f9 fff7 	bl	8002d0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2200      	movs	r2, #0
 8008d22:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008d24:	89fb      	ldrh	r3, [r7, #14]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d005      	beq.n	8008d36 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 8008d2a:	69fb      	ldr	r3, [r7, #28]
 8008d2c:	f003 0320 	and.w	r3, r3, #32
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	f47f af4c 	bne.w	8008bce <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008d3c:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008d3e:	897b      	ldrh	r3, [r7, #10]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d021      	beq.n	8008d88 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008d4a:	897a      	ldrh	r2, [r7, #10]
 8008d4c:	429a      	cmp	r2, r3
 8008d4e:	d21b      	bcs.n	8008d88 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	689a      	ldr	r2, [r3, #8]
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008d5e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	4a0b      	ldr	r2, [pc, #44]	; (8008d90 <UART_RxISR_8BIT_FIFOEN+0x200>)
 8008d64:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f042 0220 	orr.w	r2, r2, #32
 8008d74:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d76:	e007      	b.n	8008d88 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	699a      	ldr	r2, [r3, #24]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f042 0208 	orr.w	r2, r2, #8
 8008d86:	619a      	str	r2, [r3, #24]
}
 8008d88:	bf00      	nop
 8008d8a:	3720      	adds	r7, #32
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bd80      	pop	{r7, pc}
 8008d90:	080089e1 	.word	0x080089e1

08008d94 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b08a      	sub	sp, #40	; 0x28
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008da2:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	69db      	ldr	r3, [r3, #28]
 8008daa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	689b      	ldr	r3, [r3, #8]
 8008dba:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008dc2:	2b22      	cmp	r3, #34	; 0x22
 8008dc4:	f040 80da 	bne.w	8008f7c <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008dce:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008dd0:	e0aa      	b.n	8008f28 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dd8:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008dde:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 8008de0:	8aba      	ldrh	r2, [r7, #20]
 8008de2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008de4:	4013      	ands	r3, r2
 8008de6:	b29a      	uxth	r2, r3
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008df0:	1c9a      	adds	r2, r3, #2
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008dfc:	b29b      	uxth	r3, r3
 8008dfe:	3b01      	subs	r3, #1
 8008e00:	b29a      	uxth	r2, r3
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	69db      	ldr	r3, [r3, #28]
 8008e0e:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e12:	f003 0307 	and.w	r3, r3, #7
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d04d      	beq.n	8008eb6 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e1c:	f003 0301 	and.w	r3, r3, #1
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d010      	beq.n	8008e46 <UART_RxISR_16BIT_FIFOEN+0xb2>
 8008e24:	69fb      	ldr	r3, [r7, #28]
 8008e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d00b      	beq.n	8008e46 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2201      	movs	r2, #1
 8008e34:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e3c:	f043 0201 	orr.w	r2, r3, #1
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e48:	f003 0302 	and.w	r3, r3, #2
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d010      	beq.n	8008e72 <UART_RxISR_16BIT_FIFOEN+0xde>
 8008e50:	69bb      	ldr	r3, [r7, #24]
 8008e52:	f003 0301 	and.w	r3, r3, #1
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d00b      	beq.n	8008e72 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	2202      	movs	r2, #2
 8008e60:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e68:	f043 0204 	orr.w	r2, r3, #4
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e74:	f003 0304 	and.w	r3, r3, #4
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d010      	beq.n	8008e9e <UART_RxISR_16BIT_FIFOEN+0x10a>
 8008e7c:	69bb      	ldr	r3, [r7, #24]
 8008e7e:	f003 0301 	and.w	r3, r3, #1
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d00b      	beq.n	8008e9e <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	2204      	movs	r2, #4
 8008e8c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e94:	f043 0202 	orr.w	r2, r3, #2
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d006      	beq.n	8008eb6 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f7ff f88d 	bl	8007fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d132      	bne.n	8008f28 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	681a      	ldr	r2, [r3, #0]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008ed0:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	689b      	ldr	r3, [r3, #8]
 8008ed8:	687a      	ldr	r2, [r7, #4]
 8008eda:	6812      	ldr	r2, [r2, #0]
 8008edc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008ee0:	f023 0301 	bic.w	r3, r3, #1
 8008ee4:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2220      	movs	r2, #32
 8008eea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ef8:	2b01      	cmp	r3, #1
 8008efa:	d10f      	bne.n	8008f1c <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f022 0210 	bic.w	r2, r2, #16
 8008f0a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008f12:	4619      	mov	r1, r3
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f7ff f861 	bl	8007fdc <HAL_UARTEx_RxEventCallback>
 8008f1a:	e002      	b.n	8008f22 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f7f9 fef5 	bl	8002d0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2200      	movs	r2, #0
 8008f26:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008f28:	8afb      	ldrh	r3, [r7, #22]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d005      	beq.n	8008f3a <UART_RxISR_16BIT_FIFOEN+0x1a6>
 8008f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f30:	f003 0320 	and.w	r3, r3, #32
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	f47f af4c 	bne.w	8008dd2 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008f40:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008f42:	89fb      	ldrh	r3, [r7, #14]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d021      	beq.n	8008f8c <UART_RxISR_16BIT_FIFOEN+0x1f8>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008f4e:	89fa      	ldrh	r2, [r7, #14]
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d21b      	bcs.n	8008f8c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	689a      	ldr	r2, [r3, #8]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008f62:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	4a0b      	ldr	r2, [pc, #44]	; (8008f94 <UART_RxISR_16BIT_FIFOEN+0x200>)
 8008f68:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f042 0220 	orr.w	r2, r2, #32
 8008f78:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f7a:	e007      	b.n	8008f8c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	699a      	ldr	r2, [r3, #24]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f042 0208 	orr.w	r2, r2, #8
 8008f8a:	619a      	str	r2, [r3, #24]
}
 8008f8c:	bf00      	nop
 8008f8e:	3728      	adds	r7, #40	; 0x28
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}
 8008f94:	08008ab9 	.word	0x08008ab9

08008f98 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b085      	sub	sp, #20
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008fa6:	2b01      	cmp	r3, #1
 8008fa8:	d101      	bne.n	8008fae <HAL_UARTEx_DisableFifoMode+0x16>
 8008faa:	2302      	movs	r3, #2
 8008fac:	e027      	b.n	8008ffe <HAL_UARTEx_DisableFifoMode+0x66>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2224      	movs	r2, #36	; 0x24
 8008fba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	681a      	ldr	r2, [r3, #0]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f022 0201 	bic.w	r2, r2, #1
 8008fd4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008fdc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	68fa      	ldr	r2, [r7, #12]
 8008fea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2220      	movs	r2, #32
 8008ff0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008ffc:	2300      	movs	r3, #0
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3714      	adds	r7, #20
 8009002:	46bd      	mov	sp, r7
 8009004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009008:	4770      	bx	lr

0800900a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800900a:	b580      	push	{r7, lr}
 800900c:	b084      	sub	sp, #16
 800900e:	af00      	add	r7, sp, #0
 8009010:	6078      	str	r0, [r7, #4]
 8009012:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800901a:	2b01      	cmp	r3, #1
 800901c:	d101      	bne.n	8009022 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800901e:	2302      	movs	r3, #2
 8009020:	e02d      	b.n	800907e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2201      	movs	r2, #1
 8009026:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2224      	movs	r2, #36	; 0x24
 800902e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f022 0201 	bic.w	r2, r2, #1
 8009048:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	683a      	ldr	r2, [r7, #0]
 800905a:	430a      	orrs	r2, r1
 800905c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 f850 	bl	8009104 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	68fa      	ldr	r2, [r7, #12]
 800906a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2220      	movs	r2, #32
 8009070:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2200      	movs	r2, #0
 8009078:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800907c:	2300      	movs	r3, #0
}
 800907e:	4618      	mov	r0, r3
 8009080:	3710      	adds	r7, #16
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b084      	sub	sp, #16
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
 800908e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009096:	2b01      	cmp	r3, #1
 8009098:	d101      	bne.n	800909e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800909a:	2302      	movs	r3, #2
 800909c:	e02d      	b.n	80090fa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	2201      	movs	r2, #1
 80090a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2224      	movs	r2, #36	; 0x24
 80090aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	681a      	ldr	r2, [r3, #0]
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f022 0201 	bic.w	r2, r2, #1
 80090c4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	689b      	ldr	r3, [r3, #8]
 80090cc:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	683a      	ldr	r2, [r7, #0]
 80090d6:	430a      	orrs	r2, r1
 80090d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 f812 	bl	8009104 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	68fa      	ldr	r2, [r7, #12]
 80090e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2220      	movs	r2, #32
 80090ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2200      	movs	r2, #0
 80090f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80090f8:	2300      	movs	r3, #0
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3710      	adds	r7, #16
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}
	...

08009104 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009104:	b480      	push	{r7}
 8009106:	b085      	sub	sp, #20
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009110:	2b00      	cmp	r3, #0
 8009112:	d108      	bne.n	8009126 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2201      	movs	r2, #1
 8009118:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2201      	movs	r2, #1
 8009120:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009124:	e031      	b.n	800918a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009126:	2308      	movs	r3, #8
 8009128:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800912a:	2308      	movs	r3, #8
 800912c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	689b      	ldr	r3, [r3, #8]
 8009134:	0e5b      	lsrs	r3, r3, #25
 8009136:	b2db      	uxtb	r3, r3
 8009138:	f003 0307 	and.w	r3, r3, #7
 800913c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	689b      	ldr	r3, [r3, #8]
 8009144:	0f5b      	lsrs	r3, r3, #29
 8009146:	b2db      	uxtb	r3, r3
 8009148:	f003 0307 	and.w	r3, r3, #7
 800914c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800914e:	7bbb      	ldrb	r3, [r7, #14]
 8009150:	7b3a      	ldrb	r2, [r7, #12]
 8009152:	4911      	ldr	r1, [pc, #68]	; (8009198 <UARTEx_SetNbDataToProcess+0x94>)
 8009154:	5c8a      	ldrb	r2, [r1, r2]
 8009156:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800915a:	7b3a      	ldrb	r2, [r7, #12]
 800915c:	490f      	ldr	r1, [pc, #60]	; (800919c <UARTEx_SetNbDataToProcess+0x98>)
 800915e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009160:	fb93 f3f2 	sdiv	r3, r3, r2
 8009164:	b29a      	uxth	r2, r3
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800916c:	7bfb      	ldrb	r3, [r7, #15]
 800916e:	7b7a      	ldrb	r2, [r7, #13]
 8009170:	4909      	ldr	r1, [pc, #36]	; (8009198 <UARTEx_SetNbDataToProcess+0x94>)
 8009172:	5c8a      	ldrb	r2, [r1, r2]
 8009174:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009178:	7b7a      	ldrb	r2, [r7, #13]
 800917a:	4908      	ldr	r1, [pc, #32]	; (800919c <UARTEx_SetNbDataToProcess+0x98>)
 800917c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800917e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009182:	b29a      	uxth	r2, r3
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800918a:	bf00      	nop
 800918c:	3714      	adds	r7, #20
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr
 8009196:	bf00      	nop
 8009198:	0800c104 	.word	0x0800c104
 800919c:	0800c10c 	.word	0x0800c10c

080091a0 <__errno>:
 80091a0:	4b01      	ldr	r3, [pc, #4]	; (80091a8 <__errno+0x8>)
 80091a2:	6818      	ldr	r0, [r3, #0]
 80091a4:	4770      	bx	lr
 80091a6:	bf00      	nop
 80091a8:	2000000c 	.word	0x2000000c

080091ac <__libc_init_array>:
 80091ac:	b570      	push	{r4, r5, r6, lr}
 80091ae:	4d0d      	ldr	r5, [pc, #52]	; (80091e4 <__libc_init_array+0x38>)
 80091b0:	4c0d      	ldr	r4, [pc, #52]	; (80091e8 <__libc_init_array+0x3c>)
 80091b2:	1b64      	subs	r4, r4, r5
 80091b4:	10a4      	asrs	r4, r4, #2
 80091b6:	2600      	movs	r6, #0
 80091b8:	42a6      	cmp	r6, r4
 80091ba:	d109      	bne.n	80091d0 <__libc_init_array+0x24>
 80091bc:	4d0b      	ldr	r5, [pc, #44]	; (80091ec <__libc_init_array+0x40>)
 80091be:	4c0c      	ldr	r4, [pc, #48]	; (80091f0 <__libc_init_array+0x44>)
 80091c0:	f002 fee0 	bl	800bf84 <_init>
 80091c4:	1b64      	subs	r4, r4, r5
 80091c6:	10a4      	asrs	r4, r4, #2
 80091c8:	2600      	movs	r6, #0
 80091ca:	42a6      	cmp	r6, r4
 80091cc:	d105      	bne.n	80091da <__libc_init_array+0x2e>
 80091ce:	bd70      	pop	{r4, r5, r6, pc}
 80091d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80091d4:	4798      	blx	r3
 80091d6:	3601      	adds	r6, #1
 80091d8:	e7ee      	b.n	80091b8 <__libc_init_array+0xc>
 80091da:	f855 3b04 	ldr.w	r3, [r5], #4
 80091de:	4798      	blx	r3
 80091e0:	3601      	adds	r6, #1
 80091e2:	e7f2      	b.n	80091ca <__libc_init_array+0x1e>
 80091e4:	0800c538 	.word	0x0800c538
 80091e8:	0800c538 	.word	0x0800c538
 80091ec:	0800c538 	.word	0x0800c538
 80091f0:	0800c53c 	.word	0x0800c53c

080091f4 <memcpy>:
 80091f4:	440a      	add	r2, r1
 80091f6:	4291      	cmp	r1, r2
 80091f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80091fc:	d100      	bne.n	8009200 <memcpy+0xc>
 80091fe:	4770      	bx	lr
 8009200:	b510      	push	{r4, lr}
 8009202:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009206:	f803 4f01 	strb.w	r4, [r3, #1]!
 800920a:	4291      	cmp	r1, r2
 800920c:	d1f9      	bne.n	8009202 <memcpy+0xe>
 800920e:	bd10      	pop	{r4, pc}

08009210 <memset>:
 8009210:	4402      	add	r2, r0
 8009212:	4603      	mov	r3, r0
 8009214:	4293      	cmp	r3, r2
 8009216:	d100      	bne.n	800921a <memset+0xa>
 8009218:	4770      	bx	lr
 800921a:	f803 1b01 	strb.w	r1, [r3], #1
 800921e:	e7f9      	b.n	8009214 <memset+0x4>

08009220 <__cvt>:
 8009220:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009224:	ec55 4b10 	vmov	r4, r5, d0
 8009228:	2d00      	cmp	r5, #0
 800922a:	460e      	mov	r6, r1
 800922c:	4619      	mov	r1, r3
 800922e:	462b      	mov	r3, r5
 8009230:	bfbb      	ittet	lt
 8009232:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009236:	461d      	movlt	r5, r3
 8009238:	2300      	movge	r3, #0
 800923a:	232d      	movlt	r3, #45	; 0x2d
 800923c:	700b      	strb	r3, [r1, #0]
 800923e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009240:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009244:	4691      	mov	r9, r2
 8009246:	f023 0820 	bic.w	r8, r3, #32
 800924a:	bfbc      	itt	lt
 800924c:	4622      	movlt	r2, r4
 800924e:	4614      	movlt	r4, r2
 8009250:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009254:	d005      	beq.n	8009262 <__cvt+0x42>
 8009256:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800925a:	d100      	bne.n	800925e <__cvt+0x3e>
 800925c:	3601      	adds	r6, #1
 800925e:	2102      	movs	r1, #2
 8009260:	e000      	b.n	8009264 <__cvt+0x44>
 8009262:	2103      	movs	r1, #3
 8009264:	ab03      	add	r3, sp, #12
 8009266:	9301      	str	r3, [sp, #4]
 8009268:	ab02      	add	r3, sp, #8
 800926a:	9300      	str	r3, [sp, #0]
 800926c:	ec45 4b10 	vmov	d0, r4, r5
 8009270:	4653      	mov	r3, sl
 8009272:	4632      	mov	r2, r6
 8009274:	f000 fda4 	bl	8009dc0 <_dtoa_r>
 8009278:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800927c:	4607      	mov	r7, r0
 800927e:	d102      	bne.n	8009286 <__cvt+0x66>
 8009280:	f019 0f01 	tst.w	r9, #1
 8009284:	d022      	beq.n	80092cc <__cvt+0xac>
 8009286:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800928a:	eb07 0906 	add.w	r9, r7, r6
 800928e:	d110      	bne.n	80092b2 <__cvt+0x92>
 8009290:	783b      	ldrb	r3, [r7, #0]
 8009292:	2b30      	cmp	r3, #48	; 0x30
 8009294:	d10a      	bne.n	80092ac <__cvt+0x8c>
 8009296:	2200      	movs	r2, #0
 8009298:	2300      	movs	r3, #0
 800929a:	4620      	mov	r0, r4
 800929c:	4629      	mov	r1, r5
 800929e:	f7f7 fc3b 	bl	8000b18 <__aeabi_dcmpeq>
 80092a2:	b918      	cbnz	r0, 80092ac <__cvt+0x8c>
 80092a4:	f1c6 0601 	rsb	r6, r6, #1
 80092a8:	f8ca 6000 	str.w	r6, [sl]
 80092ac:	f8da 3000 	ldr.w	r3, [sl]
 80092b0:	4499      	add	r9, r3
 80092b2:	2200      	movs	r2, #0
 80092b4:	2300      	movs	r3, #0
 80092b6:	4620      	mov	r0, r4
 80092b8:	4629      	mov	r1, r5
 80092ba:	f7f7 fc2d 	bl	8000b18 <__aeabi_dcmpeq>
 80092be:	b108      	cbz	r0, 80092c4 <__cvt+0xa4>
 80092c0:	f8cd 900c 	str.w	r9, [sp, #12]
 80092c4:	2230      	movs	r2, #48	; 0x30
 80092c6:	9b03      	ldr	r3, [sp, #12]
 80092c8:	454b      	cmp	r3, r9
 80092ca:	d307      	bcc.n	80092dc <__cvt+0xbc>
 80092cc:	9b03      	ldr	r3, [sp, #12]
 80092ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80092d0:	1bdb      	subs	r3, r3, r7
 80092d2:	4638      	mov	r0, r7
 80092d4:	6013      	str	r3, [r2, #0]
 80092d6:	b004      	add	sp, #16
 80092d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092dc:	1c59      	adds	r1, r3, #1
 80092de:	9103      	str	r1, [sp, #12]
 80092e0:	701a      	strb	r2, [r3, #0]
 80092e2:	e7f0      	b.n	80092c6 <__cvt+0xa6>

080092e4 <__exponent>:
 80092e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092e6:	4603      	mov	r3, r0
 80092e8:	2900      	cmp	r1, #0
 80092ea:	bfb8      	it	lt
 80092ec:	4249      	neglt	r1, r1
 80092ee:	f803 2b02 	strb.w	r2, [r3], #2
 80092f2:	bfb4      	ite	lt
 80092f4:	222d      	movlt	r2, #45	; 0x2d
 80092f6:	222b      	movge	r2, #43	; 0x2b
 80092f8:	2909      	cmp	r1, #9
 80092fa:	7042      	strb	r2, [r0, #1]
 80092fc:	dd2a      	ble.n	8009354 <__exponent+0x70>
 80092fe:	f10d 0407 	add.w	r4, sp, #7
 8009302:	46a4      	mov	ip, r4
 8009304:	270a      	movs	r7, #10
 8009306:	46a6      	mov	lr, r4
 8009308:	460a      	mov	r2, r1
 800930a:	fb91 f6f7 	sdiv	r6, r1, r7
 800930e:	fb07 1516 	mls	r5, r7, r6, r1
 8009312:	3530      	adds	r5, #48	; 0x30
 8009314:	2a63      	cmp	r2, #99	; 0x63
 8009316:	f104 34ff 	add.w	r4, r4, #4294967295
 800931a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800931e:	4631      	mov	r1, r6
 8009320:	dcf1      	bgt.n	8009306 <__exponent+0x22>
 8009322:	3130      	adds	r1, #48	; 0x30
 8009324:	f1ae 0502 	sub.w	r5, lr, #2
 8009328:	f804 1c01 	strb.w	r1, [r4, #-1]
 800932c:	1c44      	adds	r4, r0, #1
 800932e:	4629      	mov	r1, r5
 8009330:	4561      	cmp	r1, ip
 8009332:	d30a      	bcc.n	800934a <__exponent+0x66>
 8009334:	f10d 0209 	add.w	r2, sp, #9
 8009338:	eba2 020e 	sub.w	r2, r2, lr
 800933c:	4565      	cmp	r5, ip
 800933e:	bf88      	it	hi
 8009340:	2200      	movhi	r2, #0
 8009342:	4413      	add	r3, r2
 8009344:	1a18      	subs	r0, r3, r0
 8009346:	b003      	add	sp, #12
 8009348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800934a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800934e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009352:	e7ed      	b.n	8009330 <__exponent+0x4c>
 8009354:	2330      	movs	r3, #48	; 0x30
 8009356:	3130      	adds	r1, #48	; 0x30
 8009358:	7083      	strb	r3, [r0, #2]
 800935a:	70c1      	strb	r1, [r0, #3]
 800935c:	1d03      	adds	r3, r0, #4
 800935e:	e7f1      	b.n	8009344 <__exponent+0x60>

08009360 <_printf_float>:
 8009360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009364:	ed2d 8b02 	vpush	{d8}
 8009368:	b08d      	sub	sp, #52	; 0x34
 800936a:	460c      	mov	r4, r1
 800936c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009370:	4616      	mov	r6, r2
 8009372:	461f      	mov	r7, r3
 8009374:	4605      	mov	r5, r0
 8009376:	f001 fcc7 	bl	800ad08 <_localeconv_r>
 800937a:	f8d0 a000 	ldr.w	sl, [r0]
 800937e:	4650      	mov	r0, sl
 8009380:	f7f6 ff4e 	bl	8000220 <strlen>
 8009384:	2300      	movs	r3, #0
 8009386:	930a      	str	r3, [sp, #40]	; 0x28
 8009388:	6823      	ldr	r3, [r4, #0]
 800938a:	9305      	str	r3, [sp, #20]
 800938c:	f8d8 3000 	ldr.w	r3, [r8]
 8009390:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009394:	3307      	adds	r3, #7
 8009396:	f023 0307 	bic.w	r3, r3, #7
 800939a:	f103 0208 	add.w	r2, r3, #8
 800939e:	f8c8 2000 	str.w	r2, [r8]
 80093a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80093aa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80093ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80093b2:	9307      	str	r3, [sp, #28]
 80093b4:	f8cd 8018 	str.w	r8, [sp, #24]
 80093b8:	ee08 0a10 	vmov	s16, r0
 80093bc:	4b9f      	ldr	r3, [pc, #636]	; (800963c <_printf_float+0x2dc>)
 80093be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80093c2:	f04f 32ff 	mov.w	r2, #4294967295
 80093c6:	f7f7 fbd9 	bl	8000b7c <__aeabi_dcmpun>
 80093ca:	bb88      	cbnz	r0, 8009430 <_printf_float+0xd0>
 80093cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80093d0:	4b9a      	ldr	r3, [pc, #616]	; (800963c <_printf_float+0x2dc>)
 80093d2:	f04f 32ff 	mov.w	r2, #4294967295
 80093d6:	f7f7 fbb3 	bl	8000b40 <__aeabi_dcmple>
 80093da:	bb48      	cbnz	r0, 8009430 <_printf_float+0xd0>
 80093dc:	2200      	movs	r2, #0
 80093de:	2300      	movs	r3, #0
 80093e0:	4640      	mov	r0, r8
 80093e2:	4649      	mov	r1, r9
 80093e4:	f7f7 fba2 	bl	8000b2c <__aeabi_dcmplt>
 80093e8:	b110      	cbz	r0, 80093f0 <_printf_float+0x90>
 80093ea:	232d      	movs	r3, #45	; 0x2d
 80093ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093f0:	4b93      	ldr	r3, [pc, #588]	; (8009640 <_printf_float+0x2e0>)
 80093f2:	4894      	ldr	r0, [pc, #592]	; (8009644 <_printf_float+0x2e4>)
 80093f4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80093f8:	bf94      	ite	ls
 80093fa:	4698      	movls	r8, r3
 80093fc:	4680      	movhi	r8, r0
 80093fe:	2303      	movs	r3, #3
 8009400:	6123      	str	r3, [r4, #16]
 8009402:	9b05      	ldr	r3, [sp, #20]
 8009404:	f023 0204 	bic.w	r2, r3, #4
 8009408:	6022      	str	r2, [r4, #0]
 800940a:	f04f 0900 	mov.w	r9, #0
 800940e:	9700      	str	r7, [sp, #0]
 8009410:	4633      	mov	r3, r6
 8009412:	aa0b      	add	r2, sp, #44	; 0x2c
 8009414:	4621      	mov	r1, r4
 8009416:	4628      	mov	r0, r5
 8009418:	f000 f9d8 	bl	80097cc <_printf_common>
 800941c:	3001      	adds	r0, #1
 800941e:	f040 8090 	bne.w	8009542 <_printf_float+0x1e2>
 8009422:	f04f 30ff 	mov.w	r0, #4294967295
 8009426:	b00d      	add	sp, #52	; 0x34
 8009428:	ecbd 8b02 	vpop	{d8}
 800942c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009430:	4642      	mov	r2, r8
 8009432:	464b      	mov	r3, r9
 8009434:	4640      	mov	r0, r8
 8009436:	4649      	mov	r1, r9
 8009438:	f7f7 fba0 	bl	8000b7c <__aeabi_dcmpun>
 800943c:	b140      	cbz	r0, 8009450 <_printf_float+0xf0>
 800943e:	464b      	mov	r3, r9
 8009440:	2b00      	cmp	r3, #0
 8009442:	bfbc      	itt	lt
 8009444:	232d      	movlt	r3, #45	; 0x2d
 8009446:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800944a:	487f      	ldr	r0, [pc, #508]	; (8009648 <_printf_float+0x2e8>)
 800944c:	4b7f      	ldr	r3, [pc, #508]	; (800964c <_printf_float+0x2ec>)
 800944e:	e7d1      	b.n	80093f4 <_printf_float+0x94>
 8009450:	6863      	ldr	r3, [r4, #4]
 8009452:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009456:	9206      	str	r2, [sp, #24]
 8009458:	1c5a      	adds	r2, r3, #1
 800945a:	d13f      	bne.n	80094dc <_printf_float+0x17c>
 800945c:	2306      	movs	r3, #6
 800945e:	6063      	str	r3, [r4, #4]
 8009460:	9b05      	ldr	r3, [sp, #20]
 8009462:	6861      	ldr	r1, [r4, #4]
 8009464:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009468:	2300      	movs	r3, #0
 800946a:	9303      	str	r3, [sp, #12]
 800946c:	ab0a      	add	r3, sp, #40	; 0x28
 800946e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009472:	ab09      	add	r3, sp, #36	; 0x24
 8009474:	ec49 8b10 	vmov	d0, r8, r9
 8009478:	9300      	str	r3, [sp, #0]
 800947a:	6022      	str	r2, [r4, #0]
 800947c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009480:	4628      	mov	r0, r5
 8009482:	f7ff fecd 	bl	8009220 <__cvt>
 8009486:	9b06      	ldr	r3, [sp, #24]
 8009488:	9909      	ldr	r1, [sp, #36]	; 0x24
 800948a:	2b47      	cmp	r3, #71	; 0x47
 800948c:	4680      	mov	r8, r0
 800948e:	d108      	bne.n	80094a2 <_printf_float+0x142>
 8009490:	1cc8      	adds	r0, r1, #3
 8009492:	db02      	blt.n	800949a <_printf_float+0x13a>
 8009494:	6863      	ldr	r3, [r4, #4]
 8009496:	4299      	cmp	r1, r3
 8009498:	dd41      	ble.n	800951e <_printf_float+0x1be>
 800949a:	f1ab 0b02 	sub.w	fp, fp, #2
 800949e:	fa5f fb8b 	uxtb.w	fp, fp
 80094a2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80094a6:	d820      	bhi.n	80094ea <_printf_float+0x18a>
 80094a8:	3901      	subs	r1, #1
 80094aa:	465a      	mov	r2, fp
 80094ac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80094b0:	9109      	str	r1, [sp, #36]	; 0x24
 80094b2:	f7ff ff17 	bl	80092e4 <__exponent>
 80094b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094b8:	1813      	adds	r3, r2, r0
 80094ba:	2a01      	cmp	r2, #1
 80094bc:	4681      	mov	r9, r0
 80094be:	6123      	str	r3, [r4, #16]
 80094c0:	dc02      	bgt.n	80094c8 <_printf_float+0x168>
 80094c2:	6822      	ldr	r2, [r4, #0]
 80094c4:	07d2      	lsls	r2, r2, #31
 80094c6:	d501      	bpl.n	80094cc <_printf_float+0x16c>
 80094c8:	3301      	adds	r3, #1
 80094ca:	6123      	str	r3, [r4, #16]
 80094cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d09c      	beq.n	800940e <_printf_float+0xae>
 80094d4:	232d      	movs	r3, #45	; 0x2d
 80094d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094da:	e798      	b.n	800940e <_printf_float+0xae>
 80094dc:	9a06      	ldr	r2, [sp, #24]
 80094de:	2a47      	cmp	r2, #71	; 0x47
 80094e0:	d1be      	bne.n	8009460 <_printf_float+0x100>
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d1bc      	bne.n	8009460 <_printf_float+0x100>
 80094e6:	2301      	movs	r3, #1
 80094e8:	e7b9      	b.n	800945e <_printf_float+0xfe>
 80094ea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80094ee:	d118      	bne.n	8009522 <_printf_float+0x1c2>
 80094f0:	2900      	cmp	r1, #0
 80094f2:	6863      	ldr	r3, [r4, #4]
 80094f4:	dd0b      	ble.n	800950e <_printf_float+0x1ae>
 80094f6:	6121      	str	r1, [r4, #16]
 80094f8:	b913      	cbnz	r3, 8009500 <_printf_float+0x1a0>
 80094fa:	6822      	ldr	r2, [r4, #0]
 80094fc:	07d0      	lsls	r0, r2, #31
 80094fe:	d502      	bpl.n	8009506 <_printf_float+0x1a6>
 8009500:	3301      	adds	r3, #1
 8009502:	440b      	add	r3, r1
 8009504:	6123      	str	r3, [r4, #16]
 8009506:	65a1      	str	r1, [r4, #88]	; 0x58
 8009508:	f04f 0900 	mov.w	r9, #0
 800950c:	e7de      	b.n	80094cc <_printf_float+0x16c>
 800950e:	b913      	cbnz	r3, 8009516 <_printf_float+0x1b6>
 8009510:	6822      	ldr	r2, [r4, #0]
 8009512:	07d2      	lsls	r2, r2, #31
 8009514:	d501      	bpl.n	800951a <_printf_float+0x1ba>
 8009516:	3302      	adds	r3, #2
 8009518:	e7f4      	b.n	8009504 <_printf_float+0x1a4>
 800951a:	2301      	movs	r3, #1
 800951c:	e7f2      	b.n	8009504 <_printf_float+0x1a4>
 800951e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009522:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009524:	4299      	cmp	r1, r3
 8009526:	db05      	blt.n	8009534 <_printf_float+0x1d4>
 8009528:	6823      	ldr	r3, [r4, #0]
 800952a:	6121      	str	r1, [r4, #16]
 800952c:	07d8      	lsls	r0, r3, #31
 800952e:	d5ea      	bpl.n	8009506 <_printf_float+0x1a6>
 8009530:	1c4b      	adds	r3, r1, #1
 8009532:	e7e7      	b.n	8009504 <_printf_float+0x1a4>
 8009534:	2900      	cmp	r1, #0
 8009536:	bfd4      	ite	le
 8009538:	f1c1 0202 	rsble	r2, r1, #2
 800953c:	2201      	movgt	r2, #1
 800953e:	4413      	add	r3, r2
 8009540:	e7e0      	b.n	8009504 <_printf_float+0x1a4>
 8009542:	6823      	ldr	r3, [r4, #0]
 8009544:	055a      	lsls	r2, r3, #21
 8009546:	d407      	bmi.n	8009558 <_printf_float+0x1f8>
 8009548:	6923      	ldr	r3, [r4, #16]
 800954a:	4642      	mov	r2, r8
 800954c:	4631      	mov	r1, r6
 800954e:	4628      	mov	r0, r5
 8009550:	47b8      	blx	r7
 8009552:	3001      	adds	r0, #1
 8009554:	d12c      	bne.n	80095b0 <_printf_float+0x250>
 8009556:	e764      	b.n	8009422 <_printf_float+0xc2>
 8009558:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800955c:	f240 80e0 	bls.w	8009720 <_printf_float+0x3c0>
 8009560:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009564:	2200      	movs	r2, #0
 8009566:	2300      	movs	r3, #0
 8009568:	f7f7 fad6 	bl	8000b18 <__aeabi_dcmpeq>
 800956c:	2800      	cmp	r0, #0
 800956e:	d034      	beq.n	80095da <_printf_float+0x27a>
 8009570:	4a37      	ldr	r2, [pc, #220]	; (8009650 <_printf_float+0x2f0>)
 8009572:	2301      	movs	r3, #1
 8009574:	4631      	mov	r1, r6
 8009576:	4628      	mov	r0, r5
 8009578:	47b8      	blx	r7
 800957a:	3001      	adds	r0, #1
 800957c:	f43f af51 	beq.w	8009422 <_printf_float+0xc2>
 8009580:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009584:	429a      	cmp	r2, r3
 8009586:	db02      	blt.n	800958e <_printf_float+0x22e>
 8009588:	6823      	ldr	r3, [r4, #0]
 800958a:	07d8      	lsls	r0, r3, #31
 800958c:	d510      	bpl.n	80095b0 <_printf_float+0x250>
 800958e:	ee18 3a10 	vmov	r3, s16
 8009592:	4652      	mov	r2, sl
 8009594:	4631      	mov	r1, r6
 8009596:	4628      	mov	r0, r5
 8009598:	47b8      	blx	r7
 800959a:	3001      	adds	r0, #1
 800959c:	f43f af41 	beq.w	8009422 <_printf_float+0xc2>
 80095a0:	f04f 0800 	mov.w	r8, #0
 80095a4:	f104 091a 	add.w	r9, r4, #26
 80095a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095aa:	3b01      	subs	r3, #1
 80095ac:	4543      	cmp	r3, r8
 80095ae:	dc09      	bgt.n	80095c4 <_printf_float+0x264>
 80095b0:	6823      	ldr	r3, [r4, #0]
 80095b2:	079b      	lsls	r3, r3, #30
 80095b4:	f100 8105 	bmi.w	80097c2 <_printf_float+0x462>
 80095b8:	68e0      	ldr	r0, [r4, #12]
 80095ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095bc:	4298      	cmp	r0, r3
 80095be:	bfb8      	it	lt
 80095c0:	4618      	movlt	r0, r3
 80095c2:	e730      	b.n	8009426 <_printf_float+0xc6>
 80095c4:	2301      	movs	r3, #1
 80095c6:	464a      	mov	r2, r9
 80095c8:	4631      	mov	r1, r6
 80095ca:	4628      	mov	r0, r5
 80095cc:	47b8      	blx	r7
 80095ce:	3001      	adds	r0, #1
 80095d0:	f43f af27 	beq.w	8009422 <_printf_float+0xc2>
 80095d4:	f108 0801 	add.w	r8, r8, #1
 80095d8:	e7e6      	b.n	80095a8 <_printf_float+0x248>
 80095da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095dc:	2b00      	cmp	r3, #0
 80095de:	dc39      	bgt.n	8009654 <_printf_float+0x2f4>
 80095e0:	4a1b      	ldr	r2, [pc, #108]	; (8009650 <_printf_float+0x2f0>)
 80095e2:	2301      	movs	r3, #1
 80095e4:	4631      	mov	r1, r6
 80095e6:	4628      	mov	r0, r5
 80095e8:	47b8      	blx	r7
 80095ea:	3001      	adds	r0, #1
 80095ec:	f43f af19 	beq.w	8009422 <_printf_float+0xc2>
 80095f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80095f4:	4313      	orrs	r3, r2
 80095f6:	d102      	bne.n	80095fe <_printf_float+0x29e>
 80095f8:	6823      	ldr	r3, [r4, #0]
 80095fa:	07d9      	lsls	r1, r3, #31
 80095fc:	d5d8      	bpl.n	80095b0 <_printf_float+0x250>
 80095fe:	ee18 3a10 	vmov	r3, s16
 8009602:	4652      	mov	r2, sl
 8009604:	4631      	mov	r1, r6
 8009606:	4628      	mov	r0, r5
 8009608:	47b8      	blx	r7
 800960a:	3001      	adds	r0, #1
 800960c:	f43f af09 	beq.w	8009422 <_printf_float+0xc2>
 8009610:	f04f 0900 	mov.w	r9, #0
 8009614:	f104 0a1a 	add.w	sl, r4, #26
 8009618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800961a:	425b      	negs	r3, r3
 800961c:	454b      	cmp	r3, r9
 800961e:	dc01      	bgt.n	8009624 <_printf_float+0x2c4>
 8009620:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009622:	e792      	b.n	800954a <_printf_float+0x1ea>
 8009624:	2301      	movs	r3, #1
 8009626:	4652      	mov	r2, sl
 8009628:	4631      	mov	r1, r6
 800962a:	4628      	mov	r0, r5
 800962c:	47b8      	blx	r7
 800962e:	3001      	adds	r0, #1
 8009630:	f43f aef7 	beq.w	8009422 <_printf_float+0xc2>
 8009634:	f109 0901 	add.w	r9, r9, #1
 8009638:	e7ee      	b.n	8009618 <_printf_float+0x2b8>
 800963a:	bf00      	nop
 800963c:	7fefffff 	.word	0x7fefffff
 8009640:	0800c118 	.word	0x0800c118
 8009644:	0800c11c 	.word	0x0800c11c
 8009648:	0800c124 	.word	0x0800c124
 800964c:	0800c120 	.word	0x0800c120
 8009650:	0800c128 	.word	0x0800c128
 8009654:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009656:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009658:	429a      	cmp	r2, r3
 800965a:	bfa8      	it	ge
 800965c:	461a      	movge	r2, r3
 800965e:	2a00      	cmp	r2, #0
 8009660:	4691      	mov	r9, r2
 8009662:	dc37      	bgt.n	80096d4 <_printf_float+0x374>
 8009664:	f04f 0b00 	mov.w	fp, #0
 8009668:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800966c:	f104 021a 	add.w	r2, r4, #26
 8009670:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009672:	9305      	str	r3, [sp, #20]
 8009674:	eba3 0309 	sub.w	r3, r3, r9
 8009678:	455b      	cmp	r3, fp
 800967a:	dc33      	bgt.n	80096e4 <_printf_float+0x384>
 800967c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009680:	429a      	cmp	r2, r3
 8009682:	db3b      	blt.n	80096fc <_printf_float+0x39c>
 8009684:	6823      	ldr	r3, [r4, #0]
 8009686:	07da      	lsls	r2, r3, #31
 8009688:	d438      	bmi.n	80096fc <_printf_float+0x39c>
 800968a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800968c:	9b05      	ldr	r3, [sp, #20]
 800968e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009690:	1ad3      	subs	r3, r2, r3
 8009692:	eba2 0901 	sub.w	r9, r2, r1
 8009696:	4599      	cmp	r9, r3
 8009698:	bfa8      	it	ge
 800969a:	4699      	movge	r9, r3
 800969c:	f1b9 0f00 	cmp.w	r9, #0
 80096a0:	dc35      	bgt.n	800970e <_printf_float+0x3ae>
 80096a2:	f04f 0800 	mov.w	r8, #0
 80096a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80096aa:	f104 0a1a 	add.w	sl, r4, #26
 80096ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80096b2:	1a9b      	subs	r3, r3, r2
 80096b4:	eba3 0309 	sub.w	r3, r3, r9
 80096b8:	4543      	cmp	r3, r8
 80096ba:	f77f af79 	ble.w	80095b0 <_printf_float+0x250>
 80096be:	2301      	movs	r3, #1
 80096c0:	4652      	mov	r2, sl
 80096c2:	4631      	mov	r1, r6
 80096c4:	4628      	mov	r0, r5
 80096c6:	47b8      	blx	r7
 80096c8:	3001      	adds	r0, #1
 80096ca:	f43f aeaa 	beq.w	8009422 <_printf_float+0xc2>
 80096ce:	f108 0801 	add.w	r8, r8, #1
 80096d2:	e7ec      	b.n	80096ae <_printf_float+0x34e>
 80096d4:	4613      	mov	r3, r2
 80096d6:	4631      	mov	r1, r6
 80096d8:	4642      	mov	r2, r8
 80096da:	4628      	mov	r0, r5
 80096dc:	47b8      	blx	r7
 80096de:	3001      	adds	r0, #1
 80096e0:	d1c0      	bne.n	8009664 <_printf_float+0x304>
 80096e2:	e69e      	b.n	8009422 <_printf_float+0xc2>
 80096e4:	2301      	movs	r3, #1
 80096e6:	4631      	mov	r1, r6
 80096e8:	4628      	mov	r0, r5
 80096ea:	9205      	str	r2, [sp, #20]
 80096ec:	47b8      	blx	r7
 80096ee:	3001      	adds	r0, #1
 80096f0:	f43f ae97 	beq.w	8009422 <_printf_float+0xc2>
 80096f4:	9a05      	ldr	r2, [sp, #20]
 80096f6:	f10b 0b01 	add.w	fp, fp, #1
 80096fa:	e7b9      	b.n	8009670 <_printf_float+0x310>
 80096fc:	ee18 3a10 	vmov	r3, s16
 8009700:	4652      	mov	r2, sl
 8009702:	4631      	mov	r1, r6
 8009704:	4628      	mov	r0, r5
 8009706:	47b8      	blx	r7
 8009708:	3001      	adds	r0, #1
 800970a:	d1be      	bne.n	800968a <_printf_float+0x32a>
 800970c:	e689      	b.n	8009422 <_printf_float+0xc2>
 800970e:	9a05      	ldr	r2, [sp, #20]
 8009710:	464b      	mov	r3, r9
 8009712:	4442      	add	r2, r8
 8009714:	4631      	mov	r1, r6
 8009716:	4628      	mov	r0, r5
 8009718:	47b8      	blx	r7
 800971a:	3001      	adds	r0, #1
 800971c:	d1c1      	bne.n	80096a2 <_printf_float+0x342>
 800971e:	e680      	b.n	8009422 <_printf_float+0xc2>
 8009720:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009722:	2a01      	cmp	r2, #1
 8009724:	dc01      	bgt.n	800972a <_printf_float+0x3ca>
 8009726:	07db      	lsls	r3, r3, #31
 8009728:	d538      	bpl.n	800979c <_printf_float+0x43c>
 800972a:	2301      	movs	r3, #1
 800972c:	4642      	mov	r2, r8
 800972e:	4631      	mov	r1, r6
 8009730:	4628      	mov	r0, r5
 8009732:	47b8      	blx	r7
 8009734:	3001      	adds	r0, #1
 8009736:	f43f ae74 	beq.w	8009422 <_printf_float+0xc2>
 800973a:	ee18 3a10 	vmov	r3, s16
 800973e:	4652      	mov	r2, sl
 8009740:	4631      	mov	r1, r6
 8009742:	4628      	mov	r0, r5
 8009744:	47b8      	blx	r7
 8009746:	3001      	adds	r0, #1
 8009748:	f43f ae6b 	beq.w	8009422 <_printf_float+0xc2>
 800974c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009750:	2200      	movs	r2, #0
 8009752:	2300      	movs	r3, #0
 8009754:	f7f7 f9e0 	bl	8000b18 <__aeabi_dcmpeq>
 8009758:	b9d8      	cbnz	r0, 8009792 <_printf_float+0x432>
 800975a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800975c:	f108 0201 	add.w	r2, r8, #1
 8009760:	3b01      	subs	r3, #1
 8009762:	4631      	mov	r1, r6
 8009764:	4628      	mov	r0, r5
 8009766:	47b8      	blx	r7
 8009768:	3001      	adds	r0, #1
 800976a:	d10e      	bne.n	800978a <_printf_float+0x42a>
 800976c:	e659      	b.n	8009422 <_printf_float+0xc2>
 800976e:	2301      	movs	r3, #1
 8009770:	4652      	mov	r2, sl
 8009772:	4631      	mov	r1, r6
 8009774:	4628      	mov	r0, r5
 8009776:	47b8      	blx	r7
 8009778:	3001      	adds	r0, #1
 800977a:	f43f ae52 	beq.w	8009422 <_printf_float+0xc2>
 800977e:	f108 0801 	add.w	r8, r8, #1
 8009782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009784:	3b01      	subs	r3, #1
 8009786:	4543      	cmp	r3, r8
 8009788:	dcf1      	bgt.n	800976e <_printf_float+0x40e>
 800978a:	464b      	mov	r3, r9
 800978c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009790:	e6dc      	b.n	800954c <_printf_float+0x1ec>
 8009792:	f04f 0800 	mov.w	r8, #0
 8009796:	f104 0a1a 	add.w	sl, r4, #26
 800979a:	e7f2      	b.n	8009782 <_printf_float+0x422>
 800979c:	2301      	movs	r3, #1
 800979e:	4642      	mov	r2, r8
 80097a0:	e7df      	b.n	8009762 <_printf_float+0x402>
 80097a2:	2301      	movs	r3, #1
 80097a4:	464a      	mov	r2, r9
 80097a6:	4631      	mov	r1, r6
 80097a8:	4628      	mov	r0, r5
 80097aa:	47b8      	blx	r7
 80097ac:	3001      	adds	r0, #1
 80097ae:	f43f ae38 	beq.w	8009422 <_printf_float+0xc2>
 80097b2:	f108 0801 	add.w	r8, r8, #1
 80097b6:	68e3      	ldr	r3, [r4, #12]
 80097b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80097ba:	1a5b      	subs	r3, r3, r1
 80097bc:	4543      	cmp	r3, r8
 80097be:	dcf0      	bgt.n	80097a2 <_printf_float+0x442>
 80097c0:	e6fa      	b.n	80095b8 <_printf_float+0x258>
 80097c2:	f04f 0800 	mov.w	r8, #0
 80097c6:	f104 0919 	add.w	r9, r4, #25
 80097ca:	e7f4      	b.n	80097b6 <_printf_float+0x456>

080097cc <_printf_common>:
 80097cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097d0:	4616      	mov	r6, r2
 80097d2:	4699      	mov	r9, r3
 80097d4:	688a      	ldr	r2, [r1, #8]
 80097d6:	690b      	ldr	r3, [r1, #16]
 80097d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80097dc:	4293      	cmp	r3, r2
 80097de:	bfb8      	it	lt
 80097e0:	4613      	movlt	r3, r2
 80097e2:	6033      	str	r3, [r6, #0]
 80097e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80097e8:	4607      	mov	r7, r0
 80097ea:	460c      	mov	r4, r1
 80097ec:	b10a      	cbz	r2, 80097f2 <_printf_common+0x26>
 80097ee:	3301      	adds	r3, #1
 80097f0:	6033      	str	r3, [r6, #0]
 80097f2:	6823      	ldr	r3, [r4, #0]
 80097f4:	0699      	lsls	r1, r3, #26
 80097f6:	bf42      	ittt	mi
 80097f8:	6833      	ldrmi	r3, [r6, #0]
 80097fa:	3302      	addmi	r3, #2
 80097fc:	6033      	strmi	r3, [r6, #0]
 80097fe:	6825      	ldr	r5, [r4, #0]
 8009800:	f015 0506 	ands.w	r5, r5, #6
 8009804:	d106      	bne.n	8009814 <_printf_common+0x48>
 8009806:	f104 0a19 	add.w	sl, r4, #25
 800980a:	68e3      	ldr	r3, [r4, #12]
 800980c:	6832      	ldr	r2, [r6, #0]
 800980e:	1a9b      	subs	r3, r3, r2
 8009810:	42ab      	cmp	r3, r5
 8009812:	dc26      	bgt.n	8009862 <_printf_common+0x96>
 8009814:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009818:	1e13      	subs	r3, r2, #0
 800981a:	6822      	ldr	r2, [r4, #0]
 800981c:	bf18      	it	ne
 800981e:	2301      	movne	r3, #1
 8009820:	0692      	lsls	r2, r2, #26
 8009822:	d42b      	bmi.n	800987c <_printf_common+0xb0>
 8009824:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009828:	4649      	mov	r1, r9
 800982a:	4638      	mov	r0, r7
 800982c:	47c0      	blx	r8
 800982e:	3001      	adds	r0, #1
 8009830:	d01e      	beq.n	8009870 <_printf_common+0xa4>
 8009832:	6823      	ldr	r3, [r4, #0]
 8009834:	68e5      	ldr	r5, [r4, #12]
 8009836:	6832      	ldr	r2, [r6, #0]
 8009838:	f003 0306 	and.w	r3, r3, #6
 800983c:	2b04      	cmp	r3, #4
 800983e:	bf08      	it	eq
 8009840:	1aad      	subeq	r5, r5, r2
 8009842:	68a3      	ldr	r3, [r4, #8]
 8009844:	6922      	ldr	r2, [r4, #16]
 8009846:	bf0c      	ite	eq
 8009848:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800984c:	2500      	movne	r5, #0
 800984e:	4293      	cmp	r3, r2
 8009850:	bfc4      	itt	gt
 8009852:	1a9b      	subgt	r3, r3, r2
 8009854:	18ed      	addgt	r5, r5, r3
 8009856:	2600      	movs	r6, #0
 8009858:	341a      	adds	r4, #26
 800985a:	42b5      	cmp	r5, r6
 800985c:	d11a      	bne.n	8009894 <_printf_common+0xc8>
 800985e:	2000      	movs	r0, #0
 8009860:	e008      	b.n	8009874 <_printf_common+0xa8>
 8009862:	2301      	movs	r3, #1
 8009864:	4652      	mov	r2, sl
 8009866:	4649      	mov	r1, r9
 8009868:	4638      	mov	r0, r7
 800986a:	47c0      	blx	r8
 800986c:	3001      	adds	r0, #1
 800986e:	d103      	bne.n	8009878 <_printf_common+0xac>
 8009870:	f04f 30ff 	mov.w	r0, #4294967295
 8009874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009878:	3501      	adds	r5, #1
 800987a:	e7c6      	b.n	800980a <_printf_common+0x3e>
 800987c:	18e1      	adds	r1, r4, r3
 800987e:	1c5a      	adds	r2, r3, #1
 8009880:	2030      	movs	r0, #48	; 0x30
 8009882:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009886:	4422      	add	r2, r4
 8009888:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800988c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009890:	3302      	adds	r3, #2
 8009892:	e7c7      	b.n	8009824 <_printf_common+0x58>
 8009894:	2301      	movs	r3, #1
 8009896:	4622      	mov	r2, r4
 8009898:	4649      	mov	r1, r9
 800989a:	4638      	mov	r0, r7
 800989c:	47c0      	blx	r8
 800989e:	3001      	adds	r0, #1
 80098a0:	d0e6      	beq.n	8009870 <_printf_common+0xa4>
 80098a2:	3601      	adds	r6, #1
 80098a4:	e7d9      	b.n	800985a <_printf_common+0x8e>
	...

080098a8 <_printf_i>:
 80098a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098ac:	460c      	mov	r4, r1
 80098ae:	4691      	mov	r9, r2
 80098b0:	7e27      	ldrb	r7, [r4, #24]
 80098b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80098b4:	2f78      	cmp	r7, #120	; 0x78
 80098b6:	4680      	mov	r8, r0
 80098b8:	469a      	mov	sl, r3
 80098ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80098be:	d807      	bhi.n	80098d0 <_printf_i+0x28>
 80098c0:	2f62      	cmp	r7, #98	; 0x62
 80098c2:	d80a      	bhi.n	80098da <_printf_i+0x32>
 80098c4:	2f00      	cmp	r7, #0
 80098c6:	f000 80d8 	beq.w	8009a7a <_printf_i+0x1d2>
 80098ca:	2f58      	cmp	r7, #88	; 0x58
 80098cc:	f000 80a3 	beq.w	8009a16 <_printf_i+0x16e>
 80098d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80098d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80098d8:	e03a      	b.n	8009950 <_printf_i+0xa8>
 80098da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80098de:	2b15      	cmp	r3, #21
 80098e0:	d8f6      	bhi.n	80098d0 <_printf_i+0x28>
 80098e2:	a001      	add	r0, pc, #4	; (adr r0, 80098e8 <_printf_i+0x40>)
 80098e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80098e8:	08009941 	.word	0x08009941
 80098ec:	08009955 	.word	0x08009955
 80098f0:	080098d1 	.word	0x080098d1
 80098f4:	080098d1 	.word	0x080098d1
 80098f8:	080098d1 	.word	0x080098d1
 80098fc:	080098d1 	.word	0x080098d1
 8009900:	08009955 	.word	0x08009955
 8009904:	080098d1 	.word	0x080098d1
 8009908:	080098d1 	.word	0x080098d1
 800990c:	080098d1 	.word	0x080098d1
 8009910:	080098d1 	.word	0x080098d1
 8009914:	08009a61 	.word	0x08009a61
 8009918:	08009985 	.word	0x08009985
 800991c:	08009a43 	.word	0x08009a43
 8009920:	080098d1 	.word	0x080098d1
 8009924:	080098d1 	.word	0x080098d1
 8009928:	08009a83 	.word	0x08009a83
 800992c:	080098d1 	.word	0x080098d1
 8009930:	08009985 	.word	0x08009985
 8009934:	080098d1 	.word	0x080098d1
 8009938:	080098d1 	.word	0x080098d1
 800993c:	08009a4b 	.word	0x08009a4b
 8009940:	680b      	ldr	r3, [r1, #0]
 8009942:	1d1a      	adds	r2, r3, #4
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	600a      	str	r2, [r1, #0]
 8009948:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800994c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009950:	2301      	movs	r3, #1
 8009952:	e0a3      	b.n	8009a9c <_printf_i+0x1f4>
 8009954:	6825      	ldr	r5, [r4, #0]
 8009956:	6808      	ldr	r0, [r1, #0]
 8009958:	062e      	lsls	r6, r5, #24
 800995a:	f100 0304 	add.w	r3, r0, #4
 800995e:	d50a      	bpl.n	8009976 <_printf_i+0xce>
 8009960:	6805      	ldr	r5, [r0, #0]
 8009962:	600b      	str	r3, [r1, #0]
 8009964:	2d00      	cmp	r5, #0
 8009966:	da03      	bge.n	8009970 <_printf_i+0xc8>
 8009968:	232d      	movs	r3, #45	; 0x2d
 800996a:	426d      	negs	r5, r5
 800996c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009970:	485e      	ldr	r0, [pc, #376]	; (8009aec <_printf_i+0x244>)
 8009972:	230a      	movs	r3, #10
 8009974:	e019      	b.n	80099aa <_printf_i+0x102>
 8009976:	f015 0f40 	tst.w	r5, #64	; 0x40
 800997a:	6805      	ldr	r5, [r0, #0]
 800997c:	600b      	str	r3, [r1, #0]
 800997e:	bf18      	it	ne
 8009980:	b22d      	sxthne	r5, r5
 8009982:	e7ef      	b.n	8009964 <_printf_i+0xbc>
 8009984:	680b      	ldr	r3, [r1, #0]
 8009986:	6825      	ldr	r5, [r4, #0]
 8009988:	1d18      	adds	r0, r3, #4
 800998a:	6008      	str	r0, [r1, #0]
 800998c:	0628      	lsls	r0, r5, #24
 800998e:	d501      	bpl.n	8009994 <_printf_i+0xec>
 8009990:	681d      	ldr	r5, [r3, #0]
 8009992:	e002      	b.n	800999a <_printf_i+0xf2>
 8009994:	0669      	lsls	r1, r5, #25
 8009996:	d5fb      	bpl.n	8009990 <_printf_i+0xe8>
 8009998:	881d      	ldrh	r5, [r3, #0]
 800999a:	4854      	ldr	r0, [pc, #336]	; (8009aec <_printf_i+0x244>)
 800999c:	2f6f      	cmp	r7, #111	; 0x6f
 800999e:	bf0c      	ite	eq
 80099a0:	2308      	moveq	r3, #8
 80099a2:	230a      	movne	r3, #10
 80099a4:	2100      	movs	r1, #0
 80099a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80099aa:	6866      	ldr	r6, [r4, #4]
 80099ac:	60a6      	str	r6, [r4, #8]
 80099ae:	2e00      	cmp	r6, #0
 80099b0:	bfa2      	ittt	ge
 80099b2:	6821      	ldrge	r1, [r4, #0]
 80099b4:	f021 0104 	bicge.w	r1, r1, #4
 80099b8:	6021      	strge	r1, [r4, #0]
 80099ba:	b90d      	cbnz	r5, 80099c0 <_printf_i+0x118>
 80099bc:	2e00      	cmp	r6, #0
 80099be:	d04d      	beq.n	8009a5c <_printf_i+0x1b4>
 80099c0:	4616      	mov	r6, r2
 80099c2:	fbb5 f1f3 	udiv	r1, r5, r3
 80099c6:	fb03 5711 	mls	r7, r3, r1, r5
 80099ca:	5dc7      	ldrb	r7, [r0, r7]
 80099cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80099d0:	462f      	mov	r7, r5
 80099d2:	42bb      	cmp	r3, r7
 80099d4:	460d      	mov	r5, r1
 80099d6:	d9f4      	bls.n	80099c2 <_printf_i+0x11a>
 80099d8:	2b08      	cmp	r3, #8
 80099da:	d10b      	bne.n	80099f4 <_printf_i+0x14c>
 80099dc:	6823      	ldr	r3, [r4, #0]
 80099de:	07df      	lsls	r7, r3, #31
 80099e0:	d508      	bpl.n	80099f4 <_printf_i+0x14c>
 80099e2:	6923      	ldr	r3, [r4, #16]
 80099e4:	6861      	ldr	r1, [r4, #4]
 80099e6:	4299      	cmp	r1, r3
 80099e8:	bfde      	ittt	le
 80099ea:	2330      	movle	r3, #48	; 0x30
 80099ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 80099f0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80099f4:	1b92      	subs	r2, r2, r6
 80099f6:	6122      	str	r2, [r4, #16]
 80099f8:	f8cd a000 	str.w	sl, [sp]
 80099fc:	464b      	mov	r3, r9
 80099fe:	aa03      	add	r2, sp, #12
 8009a00:	4621      	mov	r1, r4
 8009a02:	4640      	mov	r0, r8
 8009a04:	f7ff fee2 	bl	80097cc <_printf_common>
 8009a08:	3001      	adds	r0, #1
 8009a0a:	d14c      	bne.n	8009aa6 <_printf_i+0x1fe>
 8009a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a10:	b004      	add	sp, #16
 8009a12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a16:	4835      	ldr	r0, [pc, #212]	; (8009aec <_printf_i+0x244>)
 8009a18:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009a1c:	6823      	ldr	r3, [r4, #0]
 8009a1e:	680e      	ldr	r6, [r1, #0]
 8009a20:	061f      	lsls	r7, r3, #24
 8009a22:	f856 5b04 	ldr.w	r5, [r6], #4
 8009a26:	600e      	str	r6, [r1, #0]
 8009a28:	d514      	bpl.n	8009a54 <_printf_i+0x1ac>
 8009a2a:	07d9      	lsls	r1, r3, #31
 8009a2c:	bf44      	itt	mi
 8009a2e:	f043 0320 	orrmi.w	r3, r3, #32
 8009a32:	6023      	strmi	r3, [r4, #0]
 8009a34:	b91d      	cbnz	r5, 8009a3e <_printf_i+0x196>
 8009a36:	6823      	ldr	r3, [r4, #0]
 8009a38:	f023 0320 	bic.w	r3, r3, #32
 8009a3c:	6023      	str	r3, [r4, #0]
 8009a3e:	2310      	movs	r3, #16
 8009a40:	e7b0      	b.n	80099a4 <_printf_i+0xfc>
 8009a42:	6823      	ldr	r3, [r4, #0]
 8009a44:	f043 0320 	orr.w	r3, r3, #32
 8009a48:	6023      	str	r3, [r4, #0]
 8009a4a:	2378      	movs	r3, #120	; 0x78
 8009a4c:	4828      	ldr	r0, [pc, #160]	; (8009af0 <_printf_i+0x248>)
 8009a4e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009a52:	e7e3      	b.n	8009a1c <_printf_i+0x174>
 8009a54:	065e      	lsls	r6, r3, #25
 8009a56:	bf48      	it	mi
 8009a58:	b2ad      	uxthmi	r5, r5
 8009a5a:	e7e6      	b.n	8009a2a <_printf_i+0x182>
 8009a5c:	4616      	mov	r6, r2
 8009a5e:	e7bb      	b.n	80099d8 <_printf_i+0x130>
 8009a60:	680b      	ldr	r3, [r1, #0]
 8009a62:	6826      	ldr	r6, [r4, #0]
 8009a64:	6960      	ldr	r0, [r4, #20]
 8009a66:	1d1d      	adds	r5, r3, #4
 8009a68:	600d      	str	r5, [r1, #0]
 8009a6a:	0635      	lsls	r5, r6, #24
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	d501      	bpl.n	8009a74 <_printf_i+0x1cc>
 8009a70:	6018      	str	r0, [r3, #0]
 8009a72:	e002      	b.n	8009a7a <_printf_i+0x1d2>
 8009a74:	0671      	lsls	r1, r6, #25
 8009a76:	d5fb      	bpl.n	8009a70 <_printf_i+0x1c8>
 8009a78:	8018      	strh	r0, [r3, #0]
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	6123      	str	r3, [r4, #16]
 8009a7e:	4616      	mov	r6, r2
 8009a80:	e7ba      	b.n	80099f8 <_printf_i+0x150>
 8009a82:	680b      	ldr	r3, [r1, #0]
 8009a84:	1d1a      	adds	r2, r3, #4
 8009a86:	600a      	str	r2, [r1, #0]
 8009a88:	681e      	ldr	r6, [r3, #0]
 8009a8a:	6862      	ldr	r2, [r4, #4]
 8009a8c:	2100      	movs	r1, #0
 8009a8e:	4630      	mov	r0, r6
 8009a90:	f7f6 fbce 	bl	8000230 <memchr>
 8009a94:	b108      	cbz	r0, 8009a9a <_printf_i+0x1f2>
 8009a96:	1b80      	subs	r0, r0, r6
 8009a98:	6060      	str	r0, [r4, #4]
 8009a9a:	6863      	ldr	r3, [r4, #4]
 8009a9c:	6123      	str	r3, [r4, #16]
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009aa4:	e7a8      	b.n	80099f8 <_printf_i+0x150>
 8009aa6:	6923      	ldr	r3, [r4, #16]
 8009aa8:	4632      	mov	r2, r6
 8009aaa:	4649      	mov	r1, r9
 8009aac:	4640      	mov	r0, r8
 8009aae:	47d0      	blx	sl
 8009ab0:	3001      	adds	r0, #1
 8009ab2:	d0ab      	beq.n	8009a0c <_printf_i+0x164>
 8009ab4:	6823      	ldr	r3, [r4, #0]
 8009ab6:	079b      	lsls	r3, r3, #30
 8009ab8:	d413      	bmi.n	8009ae2 <_printf_i+0x23a>
 8009aba:	68e0      	ldr	r0, [r4, #12]
 8009abc:	9b03      	ldr	r3, [sp, #12]
 8009abe:	4298      	cmp	r0, r3
 8009ac0:	bfb8      	it	lt
 8009ac2:	4618      	movlt	r0, r3
 8009ac4:	e7a4      	b.n	8009a10 <_printf_i+0x168>
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	4632      	mov	r2, r6
 8009aca:	4649      	mov	r1, r9
 8009acc:	4640      	mov	r0, r8
 8009ace:	47d0      	blx	sl
 8009ad0:	3001      	adds	r0, #1
 8009ad2:	d09b      	beq.n	8009a0c <_printf_i+0x164>
 8009ad4:	3501      	adds	r5, #1
 8009ad6:	68e3      	ldr	r3, [r4, #12]
 8009ad8:	9903      	ldr	r1, [sp, #12]
 8009ada:	1a5b      	subs	r3, r3, r1
 8009adc:	42ab      	cmp	r3, r5
 8009ade:	dcf2      	bgt.n	8009ac6 <_printf_i+0x21e>
 8009ae0:	e7eb      	b.n	8009aba <_printf_i+0x212>
 8009ae2:	2500      	movs	r5, #0
 8009ae4:	f104 0619 	add.w	r6, r4, #25
 8009ae8:	e7f5      	b.n	8009ad6 <_printf_i+0x22e>
 8009aea:	bf00      	nop
 8009aec:	0800c12a 	.word	0x0800c12a
 8009af0:	0800c13b 	.word	0x0800c13b

08009af4 <iprintf>:
 8009af4:	b40f      	push	{r0, r1, r2, r3}
 8009af6:	4b0a      	ldr	r3, [pc, #40]	; (8009b20 <iprintf+0x2c>)
 8009af8:	b513      	push	{r0, r1, r4, lr}
 8009afa:	681c      	ldr	r4, [r3, #0]
 8009afc:	b124      	cbz	r4, 8009b08 <iprintf+0x14>
 8009afe:	69a3      	ldr	r3, [r4, #24]
 8009b00:	b913      	cbnz	r3, 8009b08 <iprintf+0x14>
 8009b02:	4620      	mov	r0, r4
 8009b04:	f001 f862 	bl	800abcc <__sinit>
 8009b08:	ab05      	add	r3, sp, #20
 8009b0a:	9a04      	ldr	r2, [sp, #16]
 8009b0c:	68a1      	ldr	r1, [r4, #8]
 8009b0e:	9301      	str	r3, [sp, #4]
 8009b10:	4620      	mov	r0, r4
 8009b12:	f001 fde1 	bl	800b6d8 <_vfiprintf_r>
 8009b16:	b002      	add	sp, #8
 8009b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b1c:	b004      	add	sp, #16
 8009b1e:	4770      	bx	lr
 8009b20:	2000000c 	.word	0x2000000c

08009b24 <__swbuf_r>:
 8009b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b26:	460e      	mov	r6, r1
 8009b28:	4614      	mov	r4, r2
 8009b2a:	4605      	mov	r5, r0
 8009b2c:	b118      	cbz	r0, 8009b36 <__swbuf_r+0x12>
 8009b2e:	6983      	ldr	r3, [r0, #24]
 8009b30:	b90b      	cbnz	r3, 8009b36 <__swbuf_r+0x12>
 8009b32:	f001 f84b 	bl	800abcc <__sinit>
 8009b36:	4b21      	ldr	r3, [pc, #132]	; (8009bbc <__swbuf_r+0x98>)
 8009b38:	429c      	cmp	r4, r3
 8009b3a:	d12b      	bne.n	8009b94 <__swbuf_r+0x70>
 8009b3c:	686c      	ldr	r4, [r5, #4]
 8009b3e:	69a3      	ldr	r3, [r4, #24]
 8009b40:	60a3      	str	r3, [r4, #8]
 8009b42:	89a3      	ldrh	r3, [r4, #12]
 8009b44:	071a      	lsls	r2, r3, #28
 8009b46:	d52f      	bpl.n	8009ba8 <__swbuf_r+0x84>
 8009b48:	6923      	ldr	r3, [r4, #16]
 8009b4a:	b36b      	cbz	r3, 8009ba8 <__swbuf_r+0x84>
 8009b4c:	6923      	ldr	r3, [r4, #16]
 8009b4e:	6820      	ldr	r0, [r4, #0]
 8009b50:	1ac0      	subs	r0, r0, r3
 8009b52:	6963      	ldr	r3, [r4, #20]
 8009b54:	b2f6      	uxtb	r6, r6
 8009b56:	4283      	cmp	r3, r0
 8009b58:	4637      	mov	r7, r6
 8009b5a:	dc04      	bgt.n	8009b66 <__swbuf_r+0x42>
 8009b5c:	4621      	mov	r1, r4
 8009b5e:	4628      	mov	r0, r5
 8009b60:	f000 ffa0 	bl	800aaa4 <_fflush_r>
 8009b64:	bb30      	cbnz	r0, 8009bb4 <__swbuf_r+0x90>
 8009b66:	68a3      	ldr	r3, [r4, #8]
 8009b68:	3b01      	subs	r3, #1
 8009b6a:	60a3      	str	r3, [r4, #8]
 8009b6c:	6823      	ldr	r3, [r4, #0]
 8009b6e:	1c5a      	adds	r2, r3, #1
 8009b70:	6022      	str	r2, [r4, #0]
 8009b72:	701e      	strb	r6, [r3, #0]
 8009b74:	6963      	ldr	r3, [r4, #20]
 8009b76:	3001      	adds	r0, #1
 8009b78:	4283      	cmp	r3, r0
 8009b7a:	d004      	beq.n	8009b86 <__swbuf_r+0x62>
 8009b7c:	89a3      	ldrh	r3, [r4, #12]
 8009b7e:	07db      	lsls	r3, r3, #31
 8009b80:	d506      	bpl.n	8009b90 <__swbuf_r+0x6c>
 8009b82:	2e0a      	cmp	r6, #10
 8009b84:	d104      	bne.n	8009b90 <__swbuf_r+0x6c>
 8009b86:	4621      	mov	r1, r4
 8009b88:	4628      	mov	r0, r5
 8009b8a:	f000 ff8b 	bl	800aaa4 <_fflush_r>
 8009b8e:	b988      	cbnz	r0, 8009bb4 <__swbuf_r+0x90>
 8009b90:	4638      	mov	r0, r7
 8009b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b94:	4b0a      	ldr	r3, [pc, #40]	; (8009bc0 <__swbuf_r+0x9c>)
 8009b96:	429c      	cmp	r4, r3
 8009b98:	d101      	bne.n	8009b9e <__swbuf_r+0x7a>
 8009b9a:	68ac      	ldr	r4, [r5, #8]
 8009b9c:	e7cf      	b.n	8009b3e <__swbuf_r+0x1a>
 8009b9e:	4b09      	ldr	r3, [pc, #36]	; (8009bc4 <__swbuf_r+0xa0>)
 8009ba0:	429c      	cmp	r4, r3
 8009ba2:	bf08      	it	eq
 8009ba4:	68ec      	ldreq	r4, [r5, #12]
 8009ba6:	e7ca      	b.n	8009b3e <__swbuf_r+0x1a>
 8009ba8:	4621      	mov	r1, r4
 8009baa:	4628      	mov	r0, r5
 8009bac:	f000 f80c 	bl	8009bc8 <__swsetup_r>
 8009bb0:	2800      	cmp	r0, #0
 8009bb2:	d0cb      	beq.n	8009b4c <__swbuf_r+0x28>
 8009bb4:	f04f 37ff 	mov.w	r7, #4294967295
 8009bb8:	e7ea      	b.n	8009b90 <__swbuf_r+0x6c>
 8009bba:	bf00      	nop
 8009bbc:	0800c304 	.word	0x0800c304
 8009bc0:	0800c324 	.word	0x0800c324
 8009bc4:	0800c2e4 	.word	0x0800c2e4

08009bc8 <__swsetup_r>:
 8009bc8:	4b32      	ldr	r3, [pc, #200]	; (8009c94 <__swsetup_r+0xcc>)
 8009bca:	b570      	push	{r4, r5, r6, lr}
 8009bcc:	681d      	ldr	r5, [r3, #0]
 8009bce:	4606      	mov	r6, r0
 8009bd0:	460c      	mov	r4, r1
 8009bd2:	b125      	cbz	r5, 8009bde <__swsetup_r+0x16>
 8009bd4:	69ab      	ldr	r3, [r5, #24]
 8009bd6:	b913      	cbnz	r3, 8009bde <__swsetup_r+0x16>
 8009bd8:	4628      	mov	r0, r5
 8009bda:	f000 fff7 	bl	800abcc <__sinit>
 8009bde:	4b2e      	ldr	r3, [pc, #184]	; (8009c98 <__swsetup_r+0xd0>)
 8009be0:	429c      	cmp	r4, r3
 8009be2:	d10f      	bne.n	8009c04 <__swsetup_r+0x3c>
 8009be4:	686c      	ldr	r4, [r5, #4]
 8009be6:	89a3      	ldrh	r3, [r4, #12]
 8009be8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009bec:	0719      	lsls	r1, r3, #28
 8009bee:	d42c      	bmi.n	8009c4a <__swsetup_r+0x82>
 8009bf0:	06dd      	lsls	r5, r3, #27
 8009bf2:	d411      	bmi.n	8009c18 <__swsetup_r+0x50>
 8009bf4:	2309      	movs	r3, #9
 8009bf6:	6033      	str	r3, [r6, #0]
 8009bf8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009bfc:	81a3      	strh	r3, [r4, #12]
 8009bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8009c02:	e03e      	b.n	8009c82 <__swsetup_r+0xba>
 8009c04:	4b25      	ldr	r3, [pc, #148]	; (8009c9c <__swsetup_r+0xd4>)
 8009c06:	429c      	cmp	r4, r3
 8009c08:	d101      	bne.n	8009c0e <__swsetup_r+0x46>
 8009c0a:	68ac      	ldr	r4, [r5, #8]
 8009c0c:	e7eb      	b.n	8009be6 <__swsetup_r+0x1e>
 8009c0e:	4b24      	ldr	r3, [pc, #144]	; (8009ca0 <__swsetup_r+0xd8>)
 8009c10:	429c      	cmp	r4, r3
 8009c12:	bf08      	it	eq
 8009c14:	68ec      	ldreq	r4, [r5, #12]
 8009c16:	e7e6      	b.n	8009be6 <__swsetup_r+0x1e>
 8009c18:	0758      	lsls	r0, r3, #29
 8009c1a:	d512      	bpl.n	8009c42 <__swsetup_r+0x7a>
 8009c1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c1e:	b141      	cbz	r1, 8009c32 <__swsetup_r+0x6a>
 8009c20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c24:	4299      	cmp	r1, r3
 8009c26:	d002      	beq.n	8009c2e <__swsetup_r+0x66>
 8009c28:	4630      	mov	r0, r6
 8009c2a:	f001 fc81 	bl	800b530 <_free_r>
 8009c2e:	2300      	movs	r3, #0
 8009c30:	6363      	str	r3, [r4, #52]	; 0x34
 8009c32:	89a3      	ldrh	r3, [r4, #12]
 8009c34:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009c38:	81a3      	strh	r3, [r4, #12]
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	6063      	str	r3, [r4, #4]
 8009c3e:	6923      	ldr	r3, [r4, #16]
 8009c40:	6023      	str	r3, [r4, #0]
 8009c42:	89a3      	ldrh	r3, [r4, #12]
 8009c44:	f043 0308 	orr.w	r3, r3, #8
 8009c48:	81a3      	strh	r3, [r4, #12]
 8009c4a:	6923      	ldr	r3, [r4, #16]
 8009c4c:	b94b      	cbnz	r3, 8009c62 <__swsetup_r+0x9a>
 8009c4e:	89a3      	ldrh	r3, [r4, #12]
 8009c50:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009c54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c58:	d003      	beq.n	8009c62 <__swsetup_r+0x9a>
 8009c5a:	4621      	mov	r1, r4
 8009c5c:	4630      	mov	r0, r6
 8009c5e:	f001 f87f 	bl	800ad60 <__smakebuf_r>
 8009c62:	89a0      	ldrh	r0, [r4, #12]
 8009c64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c68:	f010 0301 	ands.w	r3, r0, #1
 8009c6c:	d00a      	beq.n	8009c84 <__swsetup_r+0xbc>
 8009c6e:	2300      	movs	r3, #0
 8009c70:	60a3      	str	r3, [r4, #8]
 8009c72:	6963      	ldr	r3, [r4, #20]
 8009c74:	425b      	negs	r3, r3
 8009c76:	61a3      	str	r3, [r4, #24]
 8009c78:	6923      	ldr	r3, [r4, #16]
 8009c7a:	b943      	cbnz	r3, 8009c8e <__swsetup_r+0xc6>
 8009c7c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009c80:	d1ba      	bne.n	8009bf8 <__swsetup_r+0x30>
 8009c82:	bd70      	pop	{r4, r5, r6, pc}
 8009c84:	0781      	lsls	r1, r0, #30
 8009c86:	bf58      	it	pl
 8009c88:	6963      	ldrpl	r3, [r4, #20]
 8009c8a:	60a3      	str	r3, [r4, #8]
 8009c8c:	e7f4      	b.n	8009c78 <__swsetup_r+0xb0>
 8009c8e:	2000      	movs	r0, #0
 8009c90:	e7f7      	b.n	8009c82 <__swsetup_r+0xba>
 8009c92:	bf00      	nop
 8009c94:	2000000c 	.word	0x2000000c
 8009c98:	0800c304 	.word	0x0800c304
 8009c9c:	0800c324 	.word	0x0800c324
 8009ca0:	0800c2e4 	.word	0x0800c2e4

08009ca4 <quorem>:
 8009ca4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ca8:	6903      	ldr	r3, [r0, #16]
 8009caa:	690c      	ldr	r4, [r1, #16]
 8009cac:	42a3      	cmp	r3, r4
 8009cae:	4607      	mov	r7, r0
 8009cb0:	f2c0 8081 	blt.w	8009db6 <quorem+0x112>
 8009cb4:	3c01      	subs	r4, #1
 8009cb6:	f101 0814 	add.w	r8, r1, #20
 8009cba:	f100 0514 	add.w	r5, r0, #20
 8009cbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009cc2:	9301      	str	r3, [sp, #4]
 8009cc4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009cc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ccc:	3301      	adds	r3, #1
 8009cce:	429a      	cmp	r2, r3
 8009cd0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009cd4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009cd8:	fbb2 f6f3 	udiv	r6, r2, r3
 8009cdc:	d331      	bcc.n	8009d42 <quorem+0x9e>
 8009cde:	f04f 0e00 	mov.w	lr, #0
 8009ce2:	4640      	mov	r0, r8
 8009ce4:	46ac      	mov	ip, r5
 8009ce6:	46f2      	mov	sl, lr
 8009ce8:	f850 2b04 	ldr.w	r2, [r0], #4
 8009cec:	b293      	uxth	r3, r2
 8009cee:	fb06 e303 	mla	r3, r6, r3, lr
 8009cf2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009cf6:	b29b      	uxth	r3, r3
 8009cf8:	ebaa 0303 	sub.w	r3, sl, r3
 8009cfc:	0c12      	lsrs	r2, r2, #16
 8009cfe:	f8dc a000 	ldr.w	sl, [ip]
 8009d02:	fb06 e202 	mla	r2, r6, r2, lr
 8009d06:	fa13 f38a 	uxtah	r3, r3, sl
 8009d0a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009d0e:	fa1f fa82 	uxth.w	sl, r2
 8009d12:	f8dc 2000 	ldr.w	r2, [ip]
 8009d16:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009d1a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d1e:	b29b      	uxth	r3, r3
 8009d20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d24:	4581      	cmp	r9, r0
 8009d26:	f84c 3b04 	str.w	r3, [ip], #4
 8009d2a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009d2e:	d2db      	bcs.n	8009ce8 <quorem+0x44>
 8009d30:	f855 300b 	ldr.w	r3, [r5, fp]
 8009d34:	b92b      	cbnz	r3, 8009d42 <quorem+0x9e>
 8009d36:	9b01      	ldr	r3, [sp, #4]
 8009d38:	3b04      	subs	r3, #4
 8009d3a:	429d      	cmp	r5, r3
 8009d3c:	461a      	mov	r2, r3
 8009d3e:	d32e      	bcc.n	8009d9e <quorem+0xfa>
 8009d40:	613c      	str	r4, [r7, #16]
 8009d42:	4638      	mov	r0, r7
 8009d44:	f001 fae4 	bl	800b310 <__mcmp>
 8009d48:	2800      	cmp	r0, #0
 8009d4a:	db24      	blt.n	8009d96 <quorem+0xf2>
 8009d4c:	3601      	adds	r6, #1
 8009d4e:	4628      	mov	r0, r5
 8009d50:	f04f 0c00 	mov.w	ip, #0
 8009d54:	f858 2b04 	ldr.w	r2, [r8], #4
 8009d58:	f8d0 e000 	ldr.w	lr, [r0]
 8009d5c:	b293      	uxth	r3, r2
 8009d5e:	ebac 0303 	sub.w	r3, ip, r3
 8009d62:	0c12      	lsrs	r2, r2, #16
 8009d64:	fa13 f38e 	uxtah	r3, r3, lr
 8009d68:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009d6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d70:	b29b      	uxth	r3, r3
 8009d72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d76:	45c1      	cmp	r9, r8
 8009d78:	f840 3b04 	str.w	r3, [r0], #4
 8009d7c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009d80:	d2e8      	bcs.n	8009d54 <quorem+0xb0>
 8009d82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d8a:	b922      	cbnz	r2, 8009d96 <quorem+0xf2>
 8009d8c:	3b04      	subs	r3, #4
 8009d8e:	429d      	cmp	r5, r3
 8009d90:	461a      	mov	r2, r3
 8009d92:	d30a      	bcc.n	8009daa <quorem+0x106>
 8009d94:	613c      	str	r4, [r7, #16]
 8009d96:	4630      	mov	r0, r6
 8009d98:	b003      	add	sp, #12
 8009d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d9e:	6812      	ldr	r2, [r2, #0]
 8009da0:	3b04      	subs	r3, #4
 8009da2:	2a00      	cmp	r2, #0
 8009da4:	d1cc      	bne.n	8009d40 <quorem+0x9c>
 8009da6:	3c01      	subs	r4, #1
 8009da8:	e7c7      	b.n	8009d3a <quorem+0x96>
 8009daa:	6812      	ldr	r2, [r2, #0]
 8009dac:	3b04      	subs	r3, #4
 8009dae:	2a00      	cmp	r2, #0
 8009db0:	d1f0      	bne.n	8009d94 <quorem+0xf0>
 8009db2:	3c01      	subs	r4, #1
 8009db4:	e7eb      	b.n	8009d8e <quorem+0xea>
 8009db6:	2000      	movs	r0, #0
 8009db8:	e7ee      	b.n	8009d98 <quorem+0xf4>
 8009dba:	0000      	movs	r0, r0
 8009dbc:	0000      	movs	r0, r0
	...

08009dc0 <_dtoa_r>:
 8009dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dc4:	ed2d 8b02 	vpush	{d8}
 8009dc8:	ec57 6b10 	vmov	r6, r7, d0
 8009dcc:	b095      	sub	sp, #84	; 0x54
 8009dce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009dd0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009dd4:	9105      	str	r1, [sp, #20]
 8009dd6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8009dda:	4604      	mov	r4, r0
 8009ddc:	9209      	str	r2, [sp, #36]	; 0x24
 8009dde:	930f      	str	r3, [sp, #60]	; 0x3c
 8009de0:	b975      	cbnz	r5, 8009e00 <_dtoa_r+0x40>
 8009de2:	2010      	movs	r0, #16
 8009de4:	f000 fffc 	bl	800ade0 <malloc>
 8009de8:	4602      	mov	r2, r0
 8009dea:	6260      	str	r0, [r4, #36]	; 0x24
 8009dec:	b920      	cbnz	r0, 8009df8 <_dtoa_r+0x38>
 8009dee:	4bb2      	ldr	r3, [pc, #712]	; (800a0b8 <_dtoa_r+0x2f8>)
 8009df0:	21ea      	movs	r1, #234	; 0xea
 8009df2:	48b2      	ldr	r0, [pc, #712]	; (800a0bc <_dtoa_r+0x2fc>)
 8009df4:	f001 fe12 	bl	800ba1c <__assert_func>
 8009df8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009dfc:	6005      	str	r5, [r0, #0]
 8009dfe:	60c5      	str	r5, [r0, #12]
 8009e00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e02:	6819      	ldr	r1, [r3, #0]
 8009e04:	b151      	cbz	r1, 8009e1c <_dtoa_r+0x5c>
 8009e06:	685a      	ldr	r2, [r3, #4]
 8009e08:	604a      	str	r2, [r1, #4]
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	4093      	lsls	r3, r2
 8009e0e:	608b      	str	r3, [r1, #8]
 8009e10:	4620      	mov	r0, r4
 8009e12:	f001 f83f 	bl	800ae94 <_Bfree>
 8009e16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e18:	2200      	movs	r2, #0
 8009e1a:	601a      	str	r2, [r3, #0]
 8009e1c:	1e3b      	subs	r3, r7, #0
 8009e1e:	bfb9      	ittee	lt
 8009e20:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009e24:	9303      	strlt	r3, [sp, #12]
 8009e26:	2300      	movge	r3, #0
 8009e28:	f8c8 3000 	strge.w	r3, [r8]
 8009e2c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009e30:	4ba3      	ldr	r3, [pc, #652]	; (800a0c0 <_dtoa_r+0x300>)
 8009e32:	bfbc      	itt	lt
 8009e34:	2201      	movlt	r2, #1
 8009e36:	f8c8 2000 	strlt.w	r2, [r8]
 8009e3a:	ea33 0309 	bics.w	r3, r3, r9
 8009e3e:	d11b      	bne.n	8009e78 <_dtoa_r+0xb8>
 8009e40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e42:	f242 730f 	movw	r3, #9999	; 0x270f
 8009e46:	6013      	str	r3, [r2, #0]
 8009e48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e4c:	4333      	orrs	r3, r6
 8009e4e:	f000 857a 	beq.w	800a946 <_dtoa_r+0xb86>
 8009e52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e54:	b963      	cbnz	r3, 8009e70 <_dtoa_r+0xb0>
 8009e56:	4b9b      	ldr	r3, [pc, #620]	; (800a0c4 <_dtoa_r+0x304>)
 8009e58:	e024      	b.n	8009ea4 <_dtoa_r+0xe4>
 8009e5a:	4b9b      	ldr	r3, [pc, #620]	; (800a0c8 <_dtoa_r+0x308>)
 8009e5c:	9300      	str	r3, [sp, #0]
 8009e5e:	3308      	adds	r3, #8
 8009e60:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009e62:	6013      	str	r3, [r2, #0]
 8009e64:	9800      	ldr	r0, [sp, #0]
 8009e66:	b015      	add	sp, #84	; 0x54
 8009e68:	ecbd 8b02 	vpop	{d8}
 8009e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e70:	4b94      	ldr	r3, [pc, #592]	; (800a0c4 <_dtoa_r+0x304>)
 8009e72:	9300      	str	r3, [sp, #0]
 8009e74:	3303      	adds	r3, #3
 8009e76:	e7f3      	b.n	8009e60 <_dtoa_r+0xa0>
 8009e78:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	ec51 0b17 	vmov	r0, r1, d7
 8009e82:	2300      	movs	r3, #0
 8009e84:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009e88:	f7f6 fe46 	bl	8000b18 <__aeabi_dcmpeq>
 8009e8c:	4680      	mov	r8, r0
 8009e8e:	b158      	cbz	r0, 8009ea8 <_dtoa_r+0xe8>
 8009e90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e92:	2301      	movs	r3, #1
 8009e94:	6013      	str	r3, [r2, #0]
 8009e96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	f000 8551 	beq.w	800a940 <_dtoa_r+0xb80>
 8009e9e:	488b      	ldr	r0, [pc, #556]	; (800a0cc <_dtoa_r+0x30c>)
 8009ea0:	6018      	str	r0, [r3, #0]
 8009ea2:	1e43      	subs	r3, r0, #1
 8009ea4:	9300      	str	r3, [sp, #0]
 8009ea6:	e7dd      	b.n	8009e64 <_dtoa_r+0xa4>
 8009ea8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009eac:	aa12      	add	r2, sp, #72	; 0x48
 8009eae:	a913      	add	r1, sp, #76	; 0x4c
 8009eb0:	4620      	mov	r0, r4
 8009eb2:	f001 fad1 	bl	800b458 <__d2b>
 8009eb6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009eba:	4683      	mov	fp, r0
 8009ebc:	2d00      	cmp	r5, #0
 8009ebe:	d07c      	beq.n	8009fba <_dtoa_r+0x1fa>
 8009ec0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ec2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8009ec6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009eca:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8009ece:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009ed2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009ed6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009eda:	4b7d      	ldr	r3, [pc, #500]	; (800a0d0 <_dtoa_r+0x310>)
 8009edc:	2200      	movs	r2, #0
 8009ede:	4630      	mov	r0, r6
 8009ee0:	4639      	mov	r1, r7
 8009ee2:	f7f6 f9f9 	bl	80002d8 <__aeabi_dsub>
 8009ee6:	a36e      	add	r3, pc, #440	; (adr r3, 800a0a0 <_dtoa_r+0x2e0>)
 8009ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eec:	f7f6 fbac 	bl	8000648 <__aeabi_dmul>
 8009ef0:	a36d      	add	r3, pc, #436	; (adr r3, 800a0a8 <_dtoa_r+0x2e8>)
 8009ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef6:	f7f6 f9f1 	bl	80002dc <__adddf3>
 8009efa:	4606      	mov	r6, r0
 8009efc:	4628      	mov	r0, r5
 8009efe:	460f      	mov	r7, r1
 8009f00:	f7f6 fb38 	bl	8000574 <__aeabi_i2d>
 8009f04:	a36a      	add	r3, pc, #424	; (adr r3, 800a0b0 <_dtoa_r+0x2f0>)
 8009f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f0a:	f7f6 fb9d 	bl	8000648 <__aeabi_dmul>
 8009f0e:	4602      	mov	r2, r0
 8009f10:	460b      	mov	r3, r1
 8009f12:	4630      	mov	r0, r6
 8009f14:	4639      	mov	r1, r7
 8009f16:	f7f6 f9e1 	bl	80002dc <__adddf3>
 8009f1a:	4606      	mov	r6, r0
 8009f1c:	460f      	mov	r7, r1
 8009f1e:	f7f6 fe43 	bl	8000ba8 <__aeabi_d2iz>
 8009f22:	2200      	movs	r2, #0
 8009f24:	4682      	mov	sl, r0
 8009f26:	2300      	movs	r3, #0
 8009f28:	4630      	mov	r0, r6
 8009f2a:	4639      	mov	r1, r7
 8009f2c:	f7f6 fdfe 	bl	8000b2c <__aeabi_dcmplt>
 8009f30:	b148      	cbz	r0, 8009f46 <_dtoa_r+0x186>
 8009f32:	4650      	mov	r0, sl
 8009f34:	f7f6 fb1e 	bl	8000574 <__aeabi_i2d>
 8009f38:	4632      	mov	r2, r6
 8009f3a:	463b      	mov	r3, r7
 8009f3c:	f7f6 fdec 	bl	8000b18 <__aeabi_dcmpeq>
 8009f40:	b908      	cbnz	r0, 8009f46 <_dtoa_r+0x186>
 8009f42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009f46:	f1ba 0f16 	cmp.w	sl, #22
 8009f4a:	d854      	bhi.n	8009ff6 <_dtoa_r+0x236>
 8009f4c:	4b61      	ldr	r3, [pc, #388]	; (800a0d4 <_dtoa_r+0x314>)
 8009f4e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009f5a:	f7f6 fde7 	bl	8000b2c <__aeabi_dcmplt>
 8009f5e:	2800      	cmp	r0, #0
 8009f60:	d04b      	beq.n	8009ffa <_dtoa_r+0x23a>
 8009f62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009f66:	2300      	movs	r3, #0
 8009f68:	930e      	str	r3, [sp, #56]	; 0x38
 8009f6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009f6c:	1b5d      	subs	r5, r3, r5
 8009f6e:	1e6b      	subs	r3, r5, #1
 8009f70:	9304      	str	r3, [sp, #16]
 8009f72:	bf43      	ittte	mi
 8009f74:	2300      	movmi	r3, #0
 8009f76:	f1c5 0801 	rsbmi	r8, r5, #1
 8009f7a:	9304      	strmi	r3, [sp, #16]
 8009f7c:	f04f 0800 	movpl.w	r8, #0
 8009f80:	f1ba 0f00 	cmp.w	sl, #0
 8009f84:	db3b      	blt.n	8009ffe <_dtoa_r+0x23e>
 8009f86:	9b04      	ldr	r3, [sp, #16]
 8009f88:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8009f8c:	4453      	add	r3, sl
 8009f8e:	9304      	str	r3, [sp, #16]
 8009f90:	2300      	movs	r3, #0
 8009f92:	9306      	str	r3, [sp, #24]
 8009f94:	9b05      	ldr	r3, [sp, #20]
 8009f96:	2b09      	cmp	r3, #9
 8009f98:	d869      	bhi.n	800a06e <_dtoa_r+0x2ae>
 8009f9a:	2b05      	cmp	r3, #5
 8009f9c:	bfc4      	itt	gt
 8009f9e:	3b04      	subgt	r3, #4
 8009fa0:	9305      	strgt	r3, [sp, #20]
 8009fa2:	9b05      	ldr	r3, [sp, #20]
 8009fa4:	f1a3 0302 	sub.w	r3, r3, #2
 8009fa8:	bfcc      	ite	gt
 8009faa:	2500      	movgt	r5, #0
 8009fac:	2501      	movle	r5, #1
 8009fae:	2b03      	cmp	r3, #3
 8009fb0:	d869      	bhi.n	800a086 <_dtoa_r+0x2c6>
 8009fb2:	e8df f003 	tbb	[pc, r3]
 8009fb6:	4e2c      	.short	0x4e2c
 8009fb8:	5a4c      	.short	0x5a4c
 8009fba:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8009fbe:	441d      	add	r5, r3
 8009fc0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009fc4:	2b20      	cmp	r3, #32
 8009fc6:	bfc1      	itttt	gt
 8009fc8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009fcc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009fd0:	fa09 f303 	lslgt.w	r3, r9, r3
 8009fd4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009fd8:	bfda      	itte	le
 8009fda:	f1c3 0320 	rsble	r3, r3, #32
 8009fde:	fa06 f003 	lslle.w	r0, r6, r3
 8009fe2:	4318      	orrgt	r0, r3
 8009fe4:	f7f6 fab6 	bl	8000554 <__aeabi_ui2d>
 8009fe8:	2301      	movs	r3, #1
 8009fea:	4606      	mov	r6, r0
 8009fec:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009ff0:	3d01      	subs	r5, #1
 8009ff2:	9310      	str	r3, [sp, #64]	; 0x40
 8009ff4:	e771      	b.n	8009eda <_dtoa_r+0x11a>
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	e7b6      	b.n	8009f68 <_dtoa_r+0x1a8>
 8009ffa:	900e      	str	r0, [sp, #56]	; 0x38
 8009ffc:	e7b5      	b.n	8009f6a <_dtoa_r+0x1aa>
 8009ffe:	f1ca 0300 	rsb	r3, sl, #0
 800a002:	9306      	str	r3, [sp, #24]
 800a004:	2300      	movs	r3, #0
 800a006:	eba8 080a 	sub.w	r8, r8, sl
 800a00a:	930d      	str	r3, [sp, #52]	; 0x34
 800a00c:	e7c2      	b.n	8009f94 <_dtoa_r+0x1d4>
 800a00e:	2300      	movs	r3, #0
 800a010:	9308      	str	r3, [sp, #32]
 800a012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a014:	2b00      	cmp	r3, #0
 800a016:	dc39      	bgt.n	800a08c <_dtoa_r+0x2cc>
 800a018:	f04f 0901 	mov.w	r9, #1
 800a01c:	f8cd 9004 	str.w	r9, [sp, #4]
 800a020:	464b      	mov	r3, r9
 800a022:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a026:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a028:	2200      	movs	r2, #0
 800a02a:	6042      	str	r2, [r0, #4]
 800a02c:	2204      	movs	r2, #4
 800a02e:	f102 0614 	add.w	r6, r2, #20
 800a032:	429e      	cmp	r6, r3
 800a034:	6841      	ldr	r1, [r0, #4]
 800a036:	d92f      	bls.n	800a098 <_dtoa_r+0x2d8>
 800a038:	4620      	mov	r0, r4
 800a03a:	f000 feeb 	bl	800ae14 <_Balloc>
 800a03e:	9000      	str	r0, [sp, #0]
 800a040:	2800      	cmp	r0, #0
 800a042:	d14b      	bne.n	800a0dc <_dtoa_r+0x31c>
 800a044:	4b24      	ldr	r3, [pc, #144]	; (800a0d8 <_dtoa_r+0x318>)
 800a046:	4602      	mov	r2, r0
 800a048:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a04c:	e6d1      	b.n	8009df2 <_dtoa_r+0x32>
 800a04e:	2301      	movs	r3, #1
 800a050:	e7de      	b.n	800a010 <_dtoa_r+0x250>
 800a052:	2300      	movs	r3, #0
 800a054:	9308      	str	r3, [sp, #32]
 800a056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a058:	eb0a 0903 	add.w	r9, sl, r3
 800a05c:	f109 0301 	add.w	r3, r9, #1
 800a060:	2b01      	cmp	r3, #1
 800a062:	9301      	str	r3, [sp, #4]
 800a064:	bfb8      	it	lt
 800a066:	2301      	movlt	r3, #1
 800a068:	e7dd      	b.n	800a026 <_dtoa_r+0x266>
 800a06a:	2301      	movs	r3, #1
 800a06c:	e7f2      	b.n	800a054 <_dtoa_r+0x294>
 800a06e:	2501      	movs	r5, #1
 800a070:	2300      	movs	r3, #0
 800a072:	9305      	str	r3, [sp, #20]
 800a074:	9508      	str	r5, [sp, #32]
 800a076:	f04f 39ff 	mov.w	r9, #4294967295
 800a07a:	2200      	movs	r2, #0
 800a07c:	f8cd 9004 	str.w	r9, [sp, #4]
 800a080:	2312      	movs	r3, #18
 800a082:	9209      	str	r2, [sp, #36]	; 0x24
 800a084:	e7cf      	b.n	800a026 <_dtoa_r+0x266>
 800a086:	2301      	movs	r3, #1
 800a088:	9308      	str	r3, [sp, #32]
 800a08a:	e7f4      	b.n	800a076 <_dtoa_r+0x2b6>
 800a08c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a090:	f8cd 9004 	str.w	r9, [sp, #4]
 800a094:	464b      	mov	r3, r9
 800a096:	e7c6      	b.n	800a026 <_dtoa_r+0x266>
 800a098:	3101      	adds	r1, #1
 800a09a:	6041      	str	r1, [r0, #4]
 800a09c:	0052      	lsls	r2, r2, #1
 800a09e:	e7c6      	b.n	800a02e <_dtoa_r+0x26e>
 800a0a0:	636f4361 	.word	0x636f4361
 800a0a4:	3fd287a7 	.word	0x3fd287a7
 800a0a8:	8b60c8b3 	.word	0x8b60c8b3
 800a0ac:	3fc68a28 	.word	0x3fc68a28
 800a0b0:	509f79fb 	.word	0x509f79fb
 800a0b4:	3fd34413 	.word	0x3fd34413
 800a0b8:	0800c25a 	.word	0x0800c25a
 800a0bc:	0800c271 	.word	0x0800c271
 800a0c0:	7ff00000 	.word	0x7ff00000
 800a0c4:	0800c256 	.word	0x0800c256
 800a0c8:	0800c24d 	.word	0x0800c24d
 800a0cc:	0800c129 	.word	0x0800c129
 800a0d0:	3ff80000 	.word	0x3ff80000
 800a0d4:	0800c3d8 	.word	0x0800c3d8
 800a0d8:	0800c2d0 	.word	0x0800c2d0
 800a0dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0de:	9a00      	ldr	r2, [sp, #0]
 800a0e0:	601a      	str	r2, [r3, #0]
 800a0e2:	9b01      	ldr	r3, [sp, #4]
 800a0e4:	2b0e      	cmp	r3, #14
 800a0e6:	f200 80ad 	bhi.w	800a244 <_dtoa_r+0x484>
 800a0ea:	2d00      	cmp	r5, #0
 800a0ec:	f000 80aa 	beq.w	800a244 <_dtoa_r+0x484>
 800a0f0:	f1ba 0f00 	cmp.w	sl, #0
 800a0f4:	dd36      	ble.n	800a164 <_dtoa_r+0x3a4>
 800a0f6:	4ac3      	ldr	r2, [pc, #780]	; (800a404 <_dtoa_r+0x644>)
 800a0f8:	f00a 030f 	and.w	r3, sl, #15
 800a0fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a100:	ed93 7b00 	vldr	d7, [r3]
 800a104:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800a108:	ea4f 172a 	mov.w	r7, sl, asr #4
 800a10c:	eeb0 8a47 	vmov.f32	s16, s14
 800a110:	eef0 8a67 	vmov.f32	s17, s15
 800a114:	d016      	beq.n	800a144 <_dtoa_r+0x384>
 800a116:	4bbc      	ldr	r3, [pc, #752]	; (800a408 <_dtoa_r+0x648>)
 800a118:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a11c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a120:	f7f6 fbbc 	bl	800089c <__aeabi_ddiv>
 800a124:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a128:	f007 070f 	and.w	r7, r7, #15
 800a12c:	2503      	movs	r5, #3
 800a12e:	4eb6      	ldr	r6, [pc, #728]	; (800a408 <_dtoa_r+0x648>)
 800a130:	b957      	cbnz	r7, 800a148 <_dtoa_r+0x388>
 800a132:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a136:	ec53 2b18 	vmov	r2, r3, d8
 800a13a:	f7f6 fbaf 	bl	800089c <__aeabi_ddiv>
 800a13e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a142:	e029      	b.n	800a198 <_dtoa_r+0x3d8>
 800a144:	2502      	movs	r5, #2
 800a146:	e7f2      	b.n	800a12e <_dtoa_r+0x36e>
 800a148:	07f9      	lsls	r1, r7, #31
 800a14a:	d508      	bpl.n	800a15e <_dtoa_r+0x39e>
 800a14c:	ec51 0b18 	vmov	r0, r1, d8
 800a150:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a154:	f7f6 fa78 	bl	8000648 <__aeabi_dmul>
 800a158:	ec41 0b18 	vmov	d8, r0, r1
 800a15c:	3501      	adds	r5, #1
 800a15e:	107f      	asrs	r7, r7, #1
 800a160:	3608      	adds	r6, #8
 800a162:	e7e5      	b.n	800a130 <_dtoa_r+0x370>
 800a164:	f000 80a6 	beq.w	800a2b4 <_dtoa_r+0x4f4>
 800a168:	f1ca 0600 	rsb	r6, sl, #0
 800a16c:	4ba5      	ldr	r3, [pc, #660]	; (800a404 <_dtoa_r+0x644>)
 800a16e:	4fa6      	ldr	r7, [pc, #664]	; (800a408 <_dtoa_r+0x648>)
 800a170:	f006 020f 	and.w	r2, r6, #15
 800a174:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a17c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a180:	f7f6 fa62 	bl	8000648 <__aeabi_dmul>
 800a184:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a188:	1136      	asrs	r6, r6, #4
 800a18a:	2300      	movs	r3, #0
 800a18c:	2502      	movs	r5, #2
 800a18e:	2e00      	cmp	r6, #0
 800a190:	f040 8085 	bne.w	800a29e <_dtoa_r+0x4de>
 800a194:	2b00      	cmp	r3, #0
 800a196:	d1d2      	bne.n	800a13e <_dtoa_r+0x37e>
 800a198:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	f000 808c 	beq.w	800a2b8 <_dtoa_r+0x4f8>
 800a1a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a1a4:	4b99      	ldr	r3, [pc, #612]	; (800a40c <_dtoa_r+0x64c>)
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	4630      	mov	r0, r6
 800a1aa:	4639      	mov	r1, r7
 800a1ac:	f7f6 fcbe 	bl	8000b2c <__aeabi_dcmplt>
 800a1b0:	2800      	cmp	r0, #0
 800a1b2:	f000 8081 	beq.w	800a2b8 <_dtoa_r+0x4f8>
 800a1b6:	9b01      	ldr	r3, [sp, #4]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d07d      	beq.n	800a2b8 <_dtoa_r+0x4f8>
 800a1bc:	f1b9 0f00 	cmp.w	r9, #0
 800a1c0:	dd3c      	ble.n	800a23c <_dtoa_r+0x47c>
 800a1c2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a1c6:	9307      	str	r3, [sp, #28]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	4b91      	ldr	r3, [pc, #580]	; (800a410 <_dtoa_r+0x650>)
 800a1cc:	4630      	mov	r0, r6
 800a1ce:	4639      	mov	r1, r7
 800a1d0:	f7f6 fa3a 	bl	8000648 <__aeabi_dmul>
 800a1d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1d8:	3501      	adds	r5, #1
 800a1da:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800a1de:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a1e2:	4628      	mov	r0, r5
 800a1e4:	f7f6 f9c6 	bl	8000574 <__aeabi_i2d>
 800a1e8:	4632      	mov	r2, r6
 800a1ea:	463b      	mov	r3, r7
 800a1ec:	f7f6 fa2c 	bl	8000648 <__aeabi_dmul>
 800a1f0:	4b88      	ldr	r3, [pc, #544]	; (800a414 <_dtoa_r+0x654>)
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f7f6 f872 	bl	80002dc <__adddf3>
 800a1f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a1fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a200:	9303      	str	r3, [sp, #12]
 800a202:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a204:	2b00      	cmp	r3, #0
 800a206:	d15c      	bne.n	800a2c2 <_dtoa_r+0x502>
 800a208:	4b83      	ldr	r3, [pc, #524]	; (800a418 <_dtoa_r+0x658>)
 800a20a:	2200      	movs	r2, #0
 800a20c:	4630      	mov	r0, r6
 800a20e:	4639      	mov	r1, r7
 800a210:	f7f6 f862 	bl	80002d8 <__aeabi_dsub>
 800a214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a218:	4606      	mov	r6, r0
 800a21a:	460f      	mov	r7, r1
 800a21c:	f7f6 fca4 	bl	8000b68 <__aeabi_dcmpgt>
 800a220:	2800      	cmp	r0, #0
 800a222:	f040 8296 	bne.w	800a752 <_dtoa_r+0x992>
 800a226:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a22a:	4630      	mov	r0, r6
 800a22c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a230:	4639      	mov	r1, r7
 800a232:	f7f6 fc7b 	bl	8000b2c <__aeabi_dcmplt>
 800a236:	2800      	cmp	r0, #0
 800a238:	f040 8288 	bne.w	800a74c <_dtoa_r+0x98c>
 800a23c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a240:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a244:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a246:	2b00      	cmp	r3, #0
 800a248:	f2c0 8158 	blt.w	800a4fc <_dtoa_r+0x73c>
 800a24c:	f1ba 0f0e 	cmp.w	sl, #14
 800a250:	f300 8154 	bgt.w	800a4fc <_dtoa_r+0x73c>
 800a254:	4b6b      	ldr	r3, [pc, #428]	; (800a404 <_dtoa_r+0x644>)
 800a256:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a25a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a25e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a260:	2b00      	cmp	r3, #0
 800a262:	f280 80e3 	bge.w	800a42c <_dtoa_r+0x66c>
 800a266:	9b01      	ldr	r3, [sp, #4]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	f300 80df 	bgt.w	800a42c <_dtoa_r+0x66c>
 800a26e:	f040 826d 	bne.w	800a74c <_dtoa_r+0x98c>
 800a272:	4b69      	ldr	r3, [pc, #420]	; (800a418 <_dtoa_r+0x658>)
 800a274:	2200      	movs	r2, #0
 800a276:	4640      	mov	r0, r8
 800a278:	4649      	mov	r1, r9
 800a27a:	f7f6 f9e5 	bl	8000648 <__aeabi_dmul>
 800a27e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a282:	f7f6 fc67 	bl	8000b54 <__aeabi_dcmpge>
 800a286:	9e01      	ldr	r6, [sp, #4]
 800a288:	4637      	mov	r7, r6
 800a28a:	2800      	cmp	r0, #0
 800a28c:	f040 8243 	bne.w	800a716 <_dtoa_r+0x956>
 800a290:	9d00      	ldr	r5, [sp, #0]
 800a292:	2331      	movs	r3, #49	; 0x31
 800a294:	f805 3b01 	strb.w	r3, [r5], #1
 800a298:	f10a 0a01 	add.w	sl, sl, #1
 800a29c:	e23f      	b.n	800a71e <_dtoa_r+0x95e>
 800a29e:	07f2      	lsls	r2, r6, #31
 800a2a0:	d505      	bpl.n	800a2ae <_dtoa_r+0x4ee>
 800a2a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2a6:	f7f6 f9cf 	bl	8000648 <__aeabi_dmul>
 800a2aa:	3501      	adds	r5, #1
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	1076      	asrs	r6, r6, #1
 800a2b0:	3708      	adds	r7, #8
 800a2b2:	e76c      	b.n	800a18e <_dtoa_r+0x3ce>
 800a2b4:	2502      	movs	r5, #2
 800a2b6:	e76f      	b.n	800a198 <_dtoa_r+0x3d8>
 800a2b8:	9b01      	ldr	r3, [sp, #4]
 800a2ba:	f8cd a01c 	str.w	sl, [sp, #28]
 800a2be:	930c      	str	r3, [sp, #48]	; 0x30
 800a2c0:	e78d      	b.n	800a1de <_dtoa_r+0x41e>
 800a2c2:	9900      	ldr	r1, [sp, #0]
 800a2c4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a2c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2c8:	4b4e      	ldr	r3, [pc, #312]	; (800a404 <_dtoa_r+0x644>)
 800a2ca:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a2ce:	4401      	add	r1, r0
 800a2d0:	9102      	str	r1, [sp, #8]
 800a2d2:	9908      	ldr	r1, [sp, #32]
 800a2d4:	eeb0 8a47 	vmov.f32	s16, s14
 800a2d8:	eef0 8a67 	vmov.f32	s17, s15
 800a2dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a2e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a2e4:	2900      	cmp	r1, #0
 800a2e6:	d045      	beq.n	800a374 <_dtoa_r+0x5b4>
 800a2e8:	494c      	ldr	r1, [pc, #304]	; (800a41c <_dtoa_r+0x65c>)
 800a2ea:	2000      	movs	r0, #0
 800a2ec:	f7f6 fad6 	bl	800089c <__aeabi_ddiv>
 800a2f0:	ec53 2b18 	vmov	r2, r3, d8
 800a2f4:	f7f5 fff0 	bl	80002d8 <__aeabi_dsub>
 800a2f8:	9d00      	ldr	r5, [sp, #0]
 800a2fa:	ec41 0b18 	vmov	d8, r0, r1
 800a2fe:	4639      	mov	r1, r7
 800a300:	4630      	mov	r0, r6
 800a302:	f7f6 fc51 	bl	8000ba8 <__aeabi_d2iz>
 800a306:	900c      	str	r0, [sp, #48]	; 0x30
 800a308:	f7f6 f934 	bl	8000574 <__aeabi_i2d>
 800a30c:	4602      	mov	r2, r0
 800a30e:	460b      	mov	r3, r1
 800a310:	4630      	mov	r0, r6
 800a312:	4639      	mov	r1, r7
 800a314:	f7f5 ffe0 	bl	80002d8 <__aeabi_dsub>
 800a318:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a31a:	3330      	adds	r3, #48	; 0x30
 800a31c:	f805 3b01 	strb.w	r3, [r5], #1
 800a320:	ec53 2b18 	vmov	r2, r3, d8
 800a324:	4606      	mov	r6, r0
 800a326:	460f      	mov	r7, r1
 800a328:	f7f6 fc00 	bl	8000b2c <__aeabi_dcmplt>
 800a32c:	2800      	cmp	r0, #0
 800a32e:	d165      	bne.n	800a3fc <_dtoa_r+0x63c>
 800a330:	4632      	mov	r2, r6
 800a332:	463b      	mov	r3, r7
 800a334:	4935      	ldr	r1, [pc, #212]	; (800a40c <_dtoa_r+0x64c>)
 800a336:	2000      	movs	r0, #0
 800a338:	f7f5 ffce 	bl	80002d8 <__aeabi_dsub>
 800a33c:	ec53 2b18 	vmov	r2, r3, d8
 800a340:	f7f6 fbf4 	bl	8000b2c <__aeabi_dcmplt>
 800a344:	2800      	cmp	r0, #0
 800a346:	f040 80b9 	bne.w	800a4bc <_dtoa_r+0x6fc>
 800a34a:	9b02      	ldr	r3, [sp, #8]
 800a34c:	429d      	cmp	r5, r3
 800a34e:	f43f af75 	beq.w	800a23c <_dtoa_r+0x47c>
 800a352:	4b2f      	ldr	r3, [pc, #188]	; (800a410 <_dtoa_r+0x650>)
 800a354:	ec51 0b18 	vmov	r0, r1, d8
 800a358:	2200      	movs	r2, #0
 800a35a:	f7f6 f975 	bl	8000648 <__aeabi_dmul>
 800a35e:	4b2c      	ldr	r3, [pc, #176]	; (800a410 <_dtoa_r+0x650>)
 800a360:	ec41 0b18 	vmov	d8, r0, r1
 800a364:	2200      	movs	r2, #0
 800a366:	4630      	mov	r0, r6
 800a368:	4639      	mov	r1, r7
 800a36a:	f7f6 f96d 	bl	8000648 <__aeabi_dmul>
 800a36e:	4606      	mov	r6, r0
 800a370:	460f      	mov	r7, r1
 800a372:	e7c4      	b.n	800a2fe <_dtoa_r+0x53e>
 800a374:	ec51 0b17 	vmov	r0, r1, d7
 800a378:	f7f6 f966 	bl	8000648 <__aeabi_dmul>
 800a37c:	9b02      	ldr	r3, [sp, #8]
 800a37e:	9d00      	ldr	r5, [sp, #0]
 800a380:	930c      	str	r3, [sp, #48]	; 0x30
 800a382:	ec41 0b18 	vmov	d8, r0, r1
 800a386:	4639      	mov	r1, r7
 800a388:	4630      	mov	r0, r6
 800a38a:	f7f6 fc0d 	bl	8000ba8 <__aeabi_d2iz>
 800a38e:	9011      	str	r0, [sp, #68]	; 0x44
 800a390:	f7f6 f8f0 	bl	8000574 <__aeabi_i2d>
 800a394:	4602      	mov	r2, r0
 800a396:	460b      	mov	r3, r1
 800a398:	4630      	mov	r0, r6
 800a39a:	4639      	mov	r1, r7
 800a39c:	f7f5 ff9c 	bl	80002d8 <__aeabi_dsub>
 800a3a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a3a2:	3330      	adds	r3, #48	; 0x30
 800a3a4:	f805 3b01 	strb.w	r3, [r5], #1
 800a3a8:	9b02      	ldr	r3, [sp, #8]
 800a3aa:	429d      	cmp	r5, r3
 800a3ac:	4606      	mov	r6, r0
 800a3ae:	460f      	mov	r7, r1
 800a3b0:	f04f 0200 	mov.w	r2, #0
 800a3b4:	d134      	bne.n	800a420 <_dtoa_r+0x660>
 800a3b6:	4b19      	ldr	r3, [pc, #100]	; (800a41c <_dtoa_r+0x65c>)
 800a3b8:	ec51 0b18 	vmov	r0, r1, d8
 800a3bc:	f7f5 ff8e 	bl	80002dc <__adddf3>
 800a3c0:	4602      	mov	r2, r0
 800a3c2:	460b      	mov	r3, r1
 800a3c4:	4630      	mov	r0, r6
 800a3c6:	4639      	mov	r1, r7
 800a3c8:	f7f6 fbce 	bl	8000b68 <__aeabi_dcmpgt>
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	d175      	bne.n	800a4bc <_dtoa_r+0x6fc>
 800a3d0:	ec53 2b18 	vmov	r2, r3, d8
 800a3d4:	4911      	ldr	r1, [pc, #68]	; (800a41c <_dtoa_r+0x65c>)
 800a3d6:	2000      	movs	r0, #0
 800a3d8:	f7f5 ff7e 	bl	80002d8 <__aeabi_dsub>
 800a3dc:	4602      	mov	r2, r0
 800a3de:	460b      	mov	r3, r1
 800a3e0:	4630      	mov	r0, r6
 800a3e2:	4639      	mov	r1, r7
 800a3e4:	f7f6 fba2 	bl	8000b2c <__aeabi_dcmplt>
 800a3e8:	2800      	cmp	r0, #0
 800a3ea:	f43f af27 	beq.w	800a23c <_dtoa_r+0x47c>
 800a3ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a3f0:	1e6b      	subs	r3, r5, #1
 800a3f2:	930c      	str	r3, [sp, #48]	; 0x30
 800a3f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a3f8:	2b30      	cmp	r3, #48	; 0x30
 800a3fa:	d0f8      	beq.n	800a3ee <_dtoa_r+0x62e>
 800a3fc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a400:	e04a      	b.n	800a498 <_dtoa_r+0x6d8>
 800a402:	bf00      	nop
 800a404:	0800c3d8 	.word	0x0800c3d8
 800a408:	0800c3b0 	.word	0x0800c3b0
 800a40c:	3ff00000 	.word	0x3ff00000
 800a410:	40240000 	.word	0x40240000
 800a414:	401c0000 	.word	0x401c0000
 800a418:	40140000 	.word	0x40140000
 800a41c:	3fe00000 	.word	0x3fe00000
 800a420:	4baf      	ldr	r3, [pc, #700]	; (800a6e0 <_dtoa_r+0x920>)
 800a422:	f7f6 f911 	bl	8000648 <__aeabi_dmul>
 800a426:	4606      	mov	r6, r0
 800a428:	460f      	mov	r7, r1
 800a42a:	e7ac      	b.n	800a386 <_dtoa_r+0x5c6>
 800a42c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a430:	9d00      	ldr	r5, [sp, #0]
 800a432:	4642      	mov	r2, r8
 800a434:	464b      	mov	r3, r9
 800a436:	4630      	mov	r0, r6
 800a438:	4639      	mov	r1, r7
 800a43a:	f7f6 fa2f 	bl	800089c <__aeabi_ddiv>
 800a43e:	f7f6 fbb3 	bl	8000ba8 <__aeabi_d2iz>
 800a442:	9002      	str	r0, [sp, #8]
 800a444:	f7f6 f896 	bl	8000574 <__aeabi_i2d>
 800a448:	4642      	mov	r2, r8
 800a44a:	464b      	mov	r3, r9
 800a44c:	f7f6 f8fc 	bl	8000648 <__aeabi_dmul>
 800a450:	4602      	mov	r2, r0
 800a452:	460b      	mov	r3, r1
 800a454:	4630      	mov	r0, r6
 800a456:	4639      	mov	r1, r7
 800a458:	f7f5 ff3e 	bl	80002d8 <__aeabi_dsub>
 800a45c:	9e02      	ldr	r6, [sp, #8]
 800a45e:	9f01      	ldr	r7, [sp, #4]
 800a460:	3630      	adds	r6, #48	; 0x30
 800a462:	f805 6b01 	strb.w	r6, [r5], #1
 800a466:	9e00      	ldr	r6, [sp, #0]
 800a468:	1bae      	subs	r6, r5, r6
 800a46a:	42b7      	cmp	r7, r6
 800a46c:	4602      	mov	r2, r0
 800a46e:	460b      	mov	r3, r1
 800a470:	d137      	bne.n	800a4e2 <_dtoa_r+0x722>
 800a472:	f7f5 ff33 	bl	80002dc <__adddf3>
 800a476:	4642      	mov	r2, r8
 800a478:	464b      	mov	r3, r9
 800a47a:	4606      	mov	r6, r0
 800a47c:	460f      	mov	r7, r1
 800a47e:	f7f6 fb73 	bl	8000b68 <__aeabi_dcmpgt>
 800a482:	b9c8      	cbnz	r0, 800a4b8 <_dtoa_r+0x6f8>
 800a484:	4642      	mov	r2, r8
 800a486:	464b      	mov	r3, r9
 800a488:	4630      	mov	r0, r6
 800a48a:	4639      	mov	r1, r7
 800a48c:	f7f6 fb44 	bl	8000b18 <__aeabi_dcmpeq>
 800a490:	b110      	cbz	r0, 800a498 <_dtoa_r+0x6d8>
 800a492:	9b02      	ldr	r3, [sp, #8]
 800a494:	07d9      	lsls	r1, r3, #31
 800a496:	d40f      	bmi.n	800a4b8 <_dtoa_r+0x6f8>
 800a498:	4620      	mov	r0, r4
 800a49a:	4659      	mov	r1, fp
 800a49c:	f000 fcfa 	bl	800ae94 <_Bfree>
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	702b      	strb	r3, [r5, #0]
 800a4a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a4a6:	f10a 0001 	add.w	r0, sl, #1
 800a4aa:	6018      	str	r0, [r3, #0]
 800a4ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	f43f acd8 	beq.w	8009e64 <_dtoa_r+0xa4>
 800a4b4:	601d      	str	r5, [r3, #0]
 800a4b6:	e4d5      	b.n	8009e64 <_dtoa_r+0xa4>
 800a4b8:	f8cd a01c 	str.w	sl, [sp, #28]
 800a4bc:	462b      	mov	r3, r5
 800a4be:	461d      	mov	r5, r3
 800a4c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a4c4:	2a39      	cmp	r2, #57	; 0x39
 800a4c6:	d108      	bne.n	800a4da <_dtoa_r+0x71a>
 800a4c8:	9a00      	ldr	r2, [sp, #0]
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d1f7      	bne.n	800a4be <_dtoa_r+0x6fe>
 800a4ce:	9a07      	ldr	r2, [sp, #28]
 800a4d0:	9900      	ldr	r1, [sp, #0]
 800a4d2:	3201      	adds	r2, #1
 800a4d4:	9207      	str	r2, [sp, #28]
 800a4d6:	2230      	movs	r2, #48	; 0x30
 800a4d8:	700a      	strb	r2, [r1, #0]
 800a4da:	781a      	ldrb	r2, [r3, #0]
 800a4dc:	3201      	adds	r2, #1
 800a4de:	701a      	strb	r2, [r3, #0]
 800a4e0:	e78c      	b.n	800a3fc <_dtoa_r+0x63c>
 800a4e2:	4b7f      	ldr	r3, [pc, #508]	; (800a6e0 <_dtoa_r+0x920>)
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	f7f6 f8af 	bl	8000648 <__aeabi_dmul>
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	4606      	mov	r6, r0
 800a4f0:	460f      	mov	r7, r1
 800a4f2:	f7f6 fb11 	bl	8000b18 <__aeabi_dcmpeq>
 800a4f6:	2800      	cmp	r0, #0
 800a4f8:	d09b      	beq.n	800a432 <_dtoa_r+0x672>
 800a4fa:	e7cd      	b.n	800a498 <_dtoa_r+0x6d8>
 800a4fc:	9a08      	ldr	r2, [sp, #32]
 800a4fe:	2a00      	cmp	r2, #0
 800a500:	f000 80c4 	beq.w	800a68c <_dtoa_r+0x8cc>
 800a504:	9a05      	ldr	r2, [sp, #20]
 800a506:	2a01      	cmp	r2, #1
 800a508:	f300 80a8 	bgt.w	800a65c <_dtoa_r+0x89c>
 800a50c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a50e:	2a00      	cmp	r2, #0
 800a510:	f000 80a0 	beq.w	800a654 <_dtoa_r+0x894>
 800a514:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a518:	9e06      	ldr	r6, [sp, #24]
 800a51a:	4645      	mov	r5, r8
 800a51c:	9a04      	ldr	r2, [sp, #16]
 800a51e:	2101      	movs	r1, #1
 800a520:	441a      	add	r2, r3
 800a522:	4620      	mov	r0, r4
 800a524:	4498      	add	r8, r3
 800a526:	9204      	str	r2, [sp, #16]
 800a528:	f000 fd70 	bl	800b00c <__i2b>
 800a52c:	4607      	mov	r7, r0
 800a52e:	2d00      	cmp	r5, #0
 800a530:	dd0b      	ble.n	800a54a <_dtoa_r+0x78a>
 800a532:	9b04      	ldr	r3, [sp, #16]
 800a534:	2b00      	cmp	r3, #0
 800a536:	dd08      	ble.n	800a54a <_dtoa_r+0x78a>
 800a538:	42ab      	cmp	r3, r5
 800a53a:	9a04      	ldr	r2, [sp, #16]
 800a53c:	bfa8      	it	ge
 800a53e:	462b      	movge	r3, r5
 800a540:	eba8 0803 	sub.w	r8, r8, r3
 800a544:	1aed      	subs	r5, r5, r3
 800a546:	1ad3      	subs	r3, r2, r3
 800a548:	9304      	str	r3, [sp, #16]
 800a54a:	9b06      	ldr	r3, [sp, #24]
 800a54c:	b1fb      	cbz	r3, 800a58e <_dtoa_r+0x7ce>
 800a54e:	9b08      	ldr	r3, [sp, #32]
 800a550:	2b00      	cmp	r3, #0
 800a552:	f000 809f 	beq.w	800a694 <_dtoa_r+0x8d4>
 800a556:	2e00      	cmp	r6, #0
 800a558:	dd11      	ble.n	800a57e <_dtoa_r+0x7be>
 800a55a:	4639      	mov	r1, r7
 800a55c:	4632      	mov	r2, r6
 800a55e:	4620      	mov	r0, r4
 800a560:	f000 fe10 	bl	800b184 <__pow5mult>
 800a564:	465a      	mov	r2, fp
 800a566:	4601      	mov	r1, r0
 800a568:	4607      	mov	r7, r0
 800a56a:	4620      	mov	r0, r4
 800a56c:	f000 fd64 	bl	800b038 <__multiply>
 800a570:	4659      	mov	r1, fp
 800a572:	9007      	str	r0, [sp, #28]
 800a574:	4620      	mov	r0, r4
 800a576:	f000 fc8d 	bl	800ae94 <_Bfree>
 800a57a:	9b07      	ldr	r3, [sp, #28]
 800a57c:	469b      	mov	fp, r3
 800a57e:	9b06      	ldr	r3, [sp, #24]
 800a580:	1b9a      	subs	r2, r3, r6
 800a582:	d004      	beq.n	800a58e <_dtoa_r+0x7ce>
 800a584:	4659      	mov	r1, fp
 800a586:	4620      	mov	r0, r4
 800a588:	f000 fdfc 	bl	800b184 <__pow5mult>
 800a58c:	4683      	mov	fp, r0
 800a58e:	2101      	movs	r1, #1
 800a590:	4620      	mov	r0, r4
 800a592:	f000 fd3b 	bl	800b00c <__i2b>
 800a596:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a598:	2b00      	cmp	r3, #0
 800a59a:	4606      	mov	r6, r0
 800a59c:	dd7c      	ble.n	800a698 <_dtoa_r+0x8d8>
 800a59e:	461a      	mov	r2, r3
 800a5a0:	4601      	mov	r1, r0
 800a5a2:	4620      	mov	r0, r4
 800a5a4:	f000 fdee 	bl	800b184 <__pow5mult>
 800a5a8:	9b05      	ldr	r3, [sp, #20]
 800a5aa:	2b01      	cmp	r3, #1
 800a5ac:	4606      	mov	r6, r0
 800a5ae:	dd76      	ble.n	800a69e <_dtoa_r+0x8de>
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	9306      	str	r3, [sp, #24]
 800a5b4:	6933      	ldr	r3, [r6, #16]
 800a5b6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a5ba:	6918      	ldr	r0, [r3, #16]
 800a5bc:	f000 fcd6 	bl	800af6c <__hi0bits>
 800a5c0:	f1c0 0020 	rsb	r0, r0, #32
 800a5c4:	9b04      	ldr	r3, [sp, #16]
 800a5c6:	4418      	add	r0, r3
 800a5c8:	f010 001f 	ands.w	r0, r0, #31
 800a5cc:	f000 8086 	beq.w	800a6dc <_dtoa_r+0x91c>
 800a5d0:	f1c0 0320 	rsb	r3, r0, #32
 800a5d4:	2b04      	cmp	r3, #4
 800a5d6:	dd7f      	ble.n	800a6d8 <_dtoa_r+0x918>
 800a5d8:	f1c0 001c 	rsb	r0, r0, #28
 800a5dc:	9b04      	ldr	r3, [sp, #16]
 800a5de:	4403      	add	r3, r0
 800a5e0:	4480      	add	r8, r0
 800a5e2:	4405      	add	r5, r0
 800a5e4:	9304      	str	r3, [sp, #16]
 800a5e6:	f1b8 0f00 	cmp.w	r8, #0
 800a5ea:	dd05      	ble.n	800a5f8 <_dtoa_r+0x838>
 800a5ec:	4659      	mov	r1, fp
 800a5ee:	4642      	mov	r2, r8
 800a5f0:	4620      	mov	r0, r4
 800a5f2:	f000 fe21 	bl	800b238 <__lshift>
 800a5f6:	4683      	mov	fp, r0
 800a5f8:	9b04      	ldr	r3, [sp, #16]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	dd05      	ble.n	800a60a <_dtoa_r+0x84a>
 800a5fe:	4631      	mov	r1, r6
 800a600:	461a      	mov	r2, r3
 800a602:	4620      	mov	r0, r4
 800a604:	f000 fe18 	bl	800b238 <__lshift>
 800a608:	4606      	mov	r6, r0
 800a60a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d069      	beq.n	800a6e4 <_dtoa_r+0x924>
 800a610:	4631      	mov	r1, r6
 800a612:	4658      	mov	r0, fp
 800a614:	f000 fe7c 	bl	800b310 <__mcmp>
 800a618:	2800      	cmp	r0, #0
 800a61a:	da63      	bge.n	800a6e4 <_dtoa_r+0x924>
 800a61c:	2300      	movs	r3, #0
 800a61e:	4659      	mov	r1, fp
 800a620:	220a      	movs	r2, #10
 800a622:	4620      	mov	r0, r4
 800a624:	f000 fc58 	bl	800aed8 <__multadd>
 800a628:	9b08      	ldr	r3, [sp, #32]
 800a62a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a62e:	4683      	mov	fp, r0
 800a630:	2b00      	cmp	r3, #0
 800a632:	f000 818f 	beq.w	800a954 <_dtoa_r+0xb94>
 800a636:	4639      	mov	r1, r7
 800a638:	2300      	movs	r3, #0
 800a63a:	220a      	movs	r2, #10
 800a63c:	4620      	mov	r0, r4
 800a63e:	f000 fc4b 	bl	800aed8 <__multadd>
 800a642:	f1b9 0f00 	cmp.w	r9, #0
 800a646:	4607      	mov	r7, r0
 800a648:	f300 808e 	bgt.w	800a768 <_dtoa_r+0x9a8>
 800a64c:	9b05      	ldr	r3, [sp, #20]
 800a64e:	2b02      	cmp	r3, #2
 800a650:	dc50      	bgt.n	800a6f4 <_dtoa_r+0x934>
 800a652:	e089      	b.n	800a768 <_dtoa_r+0x9a8>
 800a654:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a656:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a65a:	e75d      	b.n	800a518 <_dtoa_r+0x758>
 800a65c:	9b01      	ldr	r3, [sp, #4]
 800a65e:	1e5e      	subs	r6, r3, #1
 800a660:	9b06      	ldr	r3, [sp, #24]
 800a662:	42b3      	cmp	r3, r6
 800a664:	bfbf      	itttt	lt
 800a666:	9b06      	ldrlt	r3, [sp, #24]
 800a668:	9606      	strlt	r6, [sp, #24]
 800a66a:	1af2      	sublt	r2, r6, r3
 800a66c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800a66e:	bfb6      	itet	lt
 800a670:	189b      	addlt	r3, r3, r2
 800a672:	1b9e      	subge	r6, r3, r6
 800a674:	930d      	strlt	r3, [sp, #52]	; 0x34
 800a676:	9b01      	ldr	r3, [sp, #4]
 800a678:	bfb8      	it	lt
 800a67a:	2600      	movlt	r6, #0
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	bfb5      	itete	lt
 800a680:	eba8 0503 	sublt.w	r5, r8, r3
 800a684:	9b01      	ldrge	r3, [sp, #4]
 800a686:	2300      	movlt	r3, #0
 800a688:	4645      	movge	r5, r8
 800a68a:	e747      	b.n	800a51c <_dtoa_r+0x75c>
 800a68c:	9e06      	ldr	r6, [sp, #24]
 800a68e:	9f08      	ldr	r7, [sp, #32]
 800a690:	4645      	mov	r5, r8
 800a692:	e74c      	b.n	800a52e <_dtoa_r+0x76e>
 800a694:	9a06      	ldr	r2, [sp, #24]
 800a696:	e775      	b.n	800a584 <_dtoa_r+0x7c4>
 800a698:	9b05      	ldr	r3, [sp, #20]
 800a69a:	2b01      	cmp	r3, #1
 800a69c:	dc18      	bgt.n	800a6d0 <_dtoa_r+0x910>
 800a69e:	9b02      	ldr	r3, [sp, #8]
 800a6a0:	b9b3      	cbnz	r3, 800a6d0 <_dtoa_r+0x910>
 800a6a2:	9b03      	ldr	r3, [sp, #12]
 800a6a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a6a8:	b9a3      	cbnz	r3, 800a6d4 <_dtoa_r+0x914>
 800a6aa:	9b03      	ldr	r3, [sp, #12]
 800a6ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a6b0:	0d1b      	lsrs	r3, r3, #20
 800a6b2:	051b      	lsls	r3, r3, #20
 800a6b4:	b12b      	cbz	r3, 800a6c2 <_dtoa_r+0x902>
 800a6b6:	9b04      	ldr	r3, [sp, #16]
 800a6b8:	3301      	adds	r3, #1
 800a6ba:	9304      	str	r3, [sp, #16]
 800a6bc:	f108 0801 	add.w	r8, r8, #1
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	9306      	str	r3, [sp, #24]
 800a6c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	f47f af74 	bne.w	800a5b4 <_dtoa_r+0x7f4>
 800a6cc:	2001      	movs	r0, #1
 800a6ce:	e779      	b.n	800a5c4 <_dtoa_r+0x804>
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	e7f6      	b.n	800a6c2 <_dtoa_r+0x902>
 800a6d4:	9b02      	ldr	r3, [sp, #8]
 800a6d6:	e7f4      	b.n	800a6c2 <_dtoa_r+0x902>
 800a6d8:	d085      	beq.n	800a5e6 <_dtoa_r+0x826>
 800a6da:	4618      	mov	r0, r3
 800a6dc:	301c      	adds	r0, #28
 800a6de:	e77d      	b.n	800a5dc <_dtoa_r+0x81c>
 800a6e0:	40240000 	.word	0x40240000
 800a6e4:	9b01      	ldr	r3, [sp, #4]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	dc38      	bgt.n	800a75c <_dtoa_r+0x99c>
 800a6ea:	9b05      	ldr	r3, [sp, #20]
 800a6ec:	2b02      	cmp	r3, #2
 800a6ee:	dd35      	ble.n	800a75c <_dtoa_r+0x99c>
 800a6f0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a6f4:	f1b9 0f00 	cmp.w	r9, #0
 800a6f8:	d10d      	bne.n	800a716 <_dtoa_r+0x956>
 800a6fa:	4631      	mov	r1, r6
 800a6fc:	464b      	mov	r3, r9
 800a6fe:	2205      	movs	r2, #5
 800a700:	4620      	mov	r0, r4
 800a702:	f000 fbe9 	bl	800aed8 <__multadd>
 800a706:	4601      	mov	r1, r0
 800a708:	4606      	mov	r6, r0
 800a70a:	4658      	mov	r0, fp
 800a70c:	f000 fe00 	bl	800b310 <__mcmp>
 800a710:	2800      	cmp	r0, #0
 800a712:	f73f adbd 	bgt.w	800a290 <_dtoa_r+0x4d0>
 800a716:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a718:	9d00      	ldr	r5, [sp, #0]
 800a71a:	ea6f 0a03 	mvn.w	sl, r3
 800a71e:	f04f 0800 	mov.w	r8, #0
 800a722:	4631      	mov	r1, r6
 800a724:	4620      	mov	r0, r4
 800a726:	f000 fbb5 	bl	800ae94 <_Bfree>
 800a72a:	2f00      	cmp	r7, #0
 800a72c:	f43f aeb4 	beq.w	800a498 <_dtoa_r+0x6d8>
 800a730:	f1b8 0f00 	cmp.w	r8, #0
 800a734:	d005      	beq.n	800a742 <_dtoa_r+0x982>
 800a736:	45b8      	cmp	r8, r7
 800a738:	d003      	beq.n	800a742 <_dtoa_r+0x982>
 800a73a:	4641      	mov	r1, r8
 800a73c:	4620      	mov	r0, r4
 800a73e:	f000 fba9 	bl	800ae94 <_Bfree>
 800a742:	4639      	mov	r1, r7
 800a744:	4620      	mov	r0, r4
 800a746:	f000 fba5 	bl	800ae94 <_Bfree>
 800a74a:	e6a5      	b.n	800a498 <_dtoa_r+0x6d8>
 800a74c:	2600      	movs	r6, #0
 800a74e:	4637      	mov	r7, r6
 800a750:	e7e1      	b.n	800a716 <_dtoa_r+0x956>
 800a752:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a754:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a758:	4637      	mov	r7, r6
 800a75a:	e599      	b.n	800a290 <_dtoa_r+0x4d0>
 800a75c:	9b08      	ldr	r3, [sp, #32]
 800a75e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a762:	2b00      	cmp	r3, #0
 800a764:	f000 80fd 	beq.w	800a962 <_dtoa_r+0xba2>
 800a768:	2d00      	cmp	r5, #0
 800a76a:	dd05      	ble.n	800a778 <_dtoa_r+0x9b8>
 800a76c:	4639      	mov	r1, r7
 800a76e:	462a      	mov	r2, r5
 800a770:	4620      	mov	r0, r4
 800a772:	f000 fd61 	bl	800b238 <__lshift>
 800a776:	4607      	mov	r7, r0
 800a778:	9b06      	ldr	r3, [sp, #24]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d05c      	beq.n	800a838 <_dtoa_r+0xa78>
 800a77e:	6879      	ldr	r1, [r7, #4]
 800a780:	4620      	mov	r0, r4
 800a782:	f000 fb47 	bl	800ae14 <_Balloc>
 800a786:	4605      	mov	r5, r0
 800a788:	b928      	cbnz	r0, 800a796 <_dtoa_r+0x9d6>
 800a78a:	4b80      	ldr	r3, [pc, #512]	; (800a98c <_dtoa_r+0xbcc>)
 800a78c:	4602      	mov	r2, r0
 800a78e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a792:	f7ff bb2e 	b.w	8009df2 <_dtoa_r+0x32>
 800a796:	693a      	ldr	r2, [r7, #16]
 800a798:	3202      	adds	r2, #2
 800a79a:	0092      	lsls	r2, r2, #2
 800a79c:	f107 010c 	add.w	r1, r7, #12
 800a7a0:	300c      	adds	r0, #12
 800a7a2:	f7fe fd27 	bl	80091f4 <memcpy>
 800a7a6:	2201      	movs	r2, #1
 800a7a8:	4629      	mov	r1, r5
 800a7aa:	4620      	mov	r0, r4
 800a7ac:	f000 fd44 	bl	800b238 <__lshift>
 800a7b0:	9b00      	ldr	r3, [sp, #0]
 800a7b2:	3301      	adds	r3, #1
 800a7b4:	9301      	str	r3, [sp, #4]
 800a7b6:	9b00      	ldr	r3, [sp, #0]
 800a7b8:	444b      	add	r3, r9
 800a7ba:	9307      	str	r3, [sp, #28]
 800a7bc:	9b02      	ldr	r3, [sp, #8]
 800a7be:	f003 0301 	and.w	r3, r3, #1
 800a7c2:	46b8      	mov	r8, r7
 800a7c4:	9306      	str	r3, [sp, #24]
 800a7c6:	4607      	mov	r7, r0
 800a7c8:	9b01      	ldr	r3, [sp, #4]
 800a7ca:	4631      	mov	r1, r6
 800a7cc:	3b01      	subs	r3, #1
 800a7ce:	4658      	mov	r0, fp
 800a7d0:	9302      	str	r3, [sp, #8]
 800a7d2:	f7ff fa67 	bl	8009ca4 <quorem>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	3330      	adds	r3, #48	; 0x30
 800a7da:	9004      	str	r0, [sp, #16]
 800a7dc:	4641      	mov	r1, r8
 800a7de:	4658      	mov	r0, fp
 800a7e0:	9308      	str	r3, [sp, #32]
 800a7e2:	f000 fd95 	bl	800b310 <__mcmp>
 800a7e6:	463a      	mov	r2, r7
 800a7e8:	4681      	mov	r9, r0
 800a7ea:	4631      	mov	r1, r6
 800a7ec:	4620      	mov	r0, r4
 800a7ee:	f000 fdab 	bl	800b348 <__mdiff>
 800a7f2:	68c2      	ldr	r2, [r0, #12]
 800a7f4:	9b08      	ldr	r3, [sp, #32]
 800a7f6:	4605      	mov	r5, r0
 800a7f8:	bb02      	cbnz	r2, 800a83c <_dtoa_r+0xa7c>
 800a7fa:	4601      	mov	r1, r0
 800a7fc:	4658      	mov	r0, fp
 800a7fe:	f000 fd87 	bl	800b310 <__mcmp>
 800a802:	9b08      	ldr	r3, [sp, #32]
 800a804:	4602      	mov	r2, r0
 800a806:	4629      	mov	r1, r5
 800a808:	4620      	mov	r0, r4
 800a80a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800a80e:	f000 fb41 	bl	800ae94 <_Bfree>
 800a812:	9b05      	ldr	r3, [sp, #20]
 800a814:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a816:	9d01      	ldr	r5, [sp, #4]
 800a818:	ea43 0102 	orr.w	r1, r3, r2
 800a81c:	9b06      	ldr	r3, [sp, #24]
 800a81e:	430b      	orrs	r3, r1
 800a820:	9b08      	ldr	r3, [sp, #32]
 800a822:	d10d      	bne.n	800a840 <_dtoa_r+0xa80>
 800a824:	2b39      	cmp	r3, #57	; 0x39
 800a826:	d029      	beq.n	800a87c <_dtoa_r+0xabc>
 800a828:	f1b9 0f00 	cmp.w	r9, #0
 800a82c:	dd01      	ble.n	800a832 <_dtoa_r+0xa72>
 800a82e:	9b04      	ldr	r3, [sp, #16]
 800a830:	3331      	adds	r3, #49	; 0x31
 800a832:	9a02      	ldr	r2, [sp, #8]
 800a834:	7013      	strb	r3, [r2, #0]
 800a836:	e774      	b.n	800a722 <_dtoa_r+0x962>
 800a838:	4638      	mov	r0, r7
 800a83a:	e7b9      	b.n	800a7b0 <_dtoa_r+0x9f0>
 800a83c:	2201      	movs	r2, #1
 800a83e:	e7e2      	b.n	800a806 <_dtoa_r+0xa46>
 800a840:	f1b9 0f00 	cmp.w	r9, #0
 800a844:	db06      	blt.n	800a854 <_dtoa_r+0xa94>
 800a846:	9905      	ldr	r1, [sp, #20]
 800a848:	ea41 0909 	orr.w	r9, r1, r9
 800a84c:	9906      	ldr	r1, [sp, #24]
 800a84e:	ea59 0101 	orrs.w	r1, r9, r1
 800a852:	d120      	bne.n	800a896 <_dtoa_r+0xad6>
 800a854:	2a00      	cmp	r2, #0
 800a856:	ddec      	ble.n	800a832 <_dtoa_r+0xa72>
 800a858:	4659      	mov	r1, fp
 800a85a:	2201      	movs	r2, #1
 800a85c:	4620      	mov	r0, r4
 800a85e:	9301      	str	r3, [sp, #4]
 800a860:	f000 fcea 	bl	800b238 <__lshift>
 800a864:	4631      	mov	r1, r6
 800a866:	4683      	mov	fp, r0
 800a868:	f000 fd52 	bl	800b310 <__mcmp>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	9b01      	ldr	r3, [sp, #4]
 800a870:	dc02      	bgt.n	800a878 <_dtoa_r+0xab8>
 800a872:	d1de      	bne.n	800a832 <_dtoa_r+0xa72>
 800a874:	07da      	lsls	r2, r3, #31
 800a876:	d5dc      	bpl.n	800a832 <_dtoa_r+0xa72>
 800a878:	2b39      	cmp	r3, #57	; 0x39
 800a87a:	d1d8      	bne.n	800a82e <_dtoa_r+0xa6e>
 800a87c:	9a02      	ldr	r2, [sp, #8]
 800a87e:	2339      	movs	r3, #57	; 0x39
 800a880:	7013      	strb	r3, [r2, #0]
 800a882:	462b      	mov	r3, r5
 800a884:	461d      	mov	r5, r3
 800a886:	3b01      	subs	r3, #1
 800a888:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a88c:	2a39      	cmp	r2, #57	; 0x39
 800a88e:	d050      	beq.n	800a932 <_dtoa_r+0xb72>
 800a890:	3201      	adds	r2, #1
 800a892:	701a      	strb	r2, [r3, #0]
 800a894:	e745      	b.n	800a722 <_dtoa_r+0x962>
 800a896:	2a00      	cmp	r2, #0
 800a898:	dd03      	ble.n	800a8a2 <_dtoa_r+0xae2>
 800a89a:	2b39      	cmp	r3, #57	; 0x39
 800a89c:	d0ee      	beq.n	800a87c <_dtoa_r+0xabc>
 800a89e:	3301      	adds	r3, #1
 800a8a0:	e7c7      	b.n	800a832 <_dtoa_r+0xa72>
 800a8a2:	9a01      	ldr	r2, [sp, #4]
 800a8a4:	9907      	ldr	r1, [sp, #28]
 800a8a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a8aa:	428a      	cmp	r2, r1
 800a8ac:	d02a      	beq.n	800a904 <_dtoa_r+0xb44>
 800a8ae:	4659      	mov	r1, fp
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	220a      	movs	r2, #10
 800a8b4:	4620      	mov	r0, r4
 800a8b6:	f000 fb0f 	bl	800aed8 <__multadd>
 800a8ba:	45b8      	cmp	r8, r7
 800a8bc:	4683      	mov	fp, r0
 800a8be:	f04f 0300 	mov.w	r3, #0
 800a8c2:	f04f 020a 	mov.w	r2, #10
 800a8c6:	4641      	mov	r1, r8
 800a8c8:	4620      	mov	r0, r4
 800a8ca:	d107      	bne.n	800a8dc <_dtoa_r+0xb1c>
 800a8cc:	f000 fb04 	bl	800aed8 <__multadd>
 800a8d0:	4680      	mov	r8, r0
 800a8d2:	4607      	mov	r7, r0
 800a8d4:	9b01      	ldr	r3, [sp, #4]
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	9301      	str	r3, [sp, #4]
 800a8da:	e775      	b.n	800a7c8 <_dtoa_r+0xa08>
 800a8dc:	f000 fafc 	bl	800aed8 <__multadd>
 800a8e0:	4639      	mov	r1, r7
 800a8e2:	4680      	mov	r8, r0
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	220a      	movs	r2, #10
 800a8e8:	4620      	mov	r0, r4
 800a8ea:	f000 faf5 	bl	800aed8 <__multadd>
 800a8ee:	4607      	mov	r7, r0
 800a8f0:	e7f0      	b.n	800a8d4 <_dtoa_r+0xb14>
 800a8f2:	f1b9 0f00 	cmp.w	r9, #0
 800a8f6:	9a00      	ldr	r2, [sp, #0]
 800a8f8:	bfcc      	ite	gt
 800a8fa:	464d      	movgt	r5, r9
 800a8fc:	2501      	movle	r5, #1
 800a8fe:	4415      	add	r5, r2
 800a900:	f04f 0800 	mov.w	r8, #0
 800a904:	4659      	mov	r1, fp
 800a906:	2201      	movs	r2, #1
 800a908:	4620      	mov	r0, r4
 800a90a:	9301      	str	r3, [sp, #4]
 800a90c:	f000 fc94 	bl	800b238 <__lshift>
 800a910:	4631      	mov	r1, r6
 800a912:	4683      	mov	fp, r0
 800a914:	f000 fcfc 	bl	800b310 <__mcmp>
 800a918:	2800      	cmp	r0, #0
 800a91a:	dcb2      	bgt.n	800a882 <_dtoa_r+0xac2>
 800a91c:	d102      	bne.n	800a924 <_dtoa_r+0xb64>
 800a91e:	9b01      	ldr	r3, [sp, #4]
 800a920:	07db      	lsls	r3, r3, #31
 800a922:	d4ae      	bmi.n	800a882 <_dtoa_r+0xac2>
 800a924:	462b      	mov	r3, r5
 800a926:	461d      	mov	r5, r3
 800a928:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a92c:	2a30      	cmp	r2, #48	; 0x30
 800a92e:	d0fa      	beq.n	800a926 <_dtoa_r+0xb66>
 800a930:	e6f7      	b.n	800a722 <_dtoa_r+0x962>
 800a932:	9a00      	ldr	r2, [sp, #0]
 800a934:	429a      	cmp	r2, r3
 800a936:	d1a5      	bne.n	800a884 <_dtoa_r+0xac4>
 800a938:	f10a 0a01 	add.w	sl, sl, #1
 800a93c:	2331      	movs	r3, #49	; 0x31
 800a93e:	e779      	b.n	800a834 <_dtoa_r+0xa74>
 800a940:	4b13      	ldr	r3, [pc, #76]	; (800a990 <_dtoa_r+0xbd0>)
 800a942:	f7ff baaf 	b.w	8009ea4 <_dtoa_r+0xe4>
 800a946:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a948:	2b00      	cmp	r3, #0
 800a94a:	f47f aa86 	bne.w	8009e5a <_dtoa_r+0x9a>
 800a94e:	4b11      	ldr	r3, [pc, #68]	; (800a994 <_dtoa_r+0xbd4>)
 800a950:	f7ff baa8 	b.w	8009ea4 <_dtoa_r+0xe4>
 800a954:	f1b9 0f00 	cmp.w	r9, #0
 800a958:	dc03      	bgt.n	800a962 <_dtoa_r+0xba2>
 800a95a:	9b05      	ldr	r3, [sp, #20]
 800a95c:	2b02      	cmp	r3, #2
 800a95e:	f73f aec9 	bgt.w	800a6f4 <_dtoa_r+0x934>
 800a962:	9d00      	ldr	r5, [sp, #0]
 800a964:	4631      	mov	r1, r6
 800a966:	4658      	mov	r0, fp
 800a968:	f7ff f99c 	bl	8009ca4 <quorem>
 800a96c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a970:	f805 3b01 	strb.w	r3, [r5], #1
 800a974:	9a00      	ldr	r2, [sp, #0]
 800a976:	1aaa      	subs	r2, r5, r2
 800a978:	4591      	cmp	r9, r2
 800a97a:	ddba      	ble.n	800a8f2 <_dtoa_r+0xb32>
 800a97c:	4659      	mov	r1, fp
 800a97e:	2300      	movs	r3, #0
 800a980:	220a      	movs	r2, #10
 800a982:	4620      	mov	r0, r4
 800a984:	f000 faa8 	bl	800aed8 <__multadd>
 800a988:	4683      	mov	fp, r0
 800a98a:	e7eb      	b.n	800a964 <_dtoa_r+0xba4>
 800a98c:	0800c2d0 	.word	0x0800c2d0
 800a990:	0800c128 	.word	0x0800c128
 800a994:	0800c24d 	.word	0x0800c24d

0800a998 <__sflush_r>:
 800a998:	898a      	ldrh	r2, [r1, #12]
 800a99a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a99e:	4605      	mov	r5, r0
 800a9a0:	0710      	lsls	r0, r2, #28
 800a9a2:	460c      	mov	r4, r1
 800a9a4:	d458      	bmi.n	800aa58 <__sflush_r+0xc0>
 800a9a6:	684b      	ldr	r3, [r1, #4]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	dc05      	bgt.n	800a9b8 <__sflush_r+0x20>
 800a9ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	dc02      	bgt.n	800a9b8 <__sflush_r+0x20>
 800a9b2:	2000      	movs	r0, #0
 800a9b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a9ba:	2e00      	cmp	r6, #0
 800a9bc:	d0f9      	beq.n	800a9b2 <__sflush_r+0x1a>
 800a9be:	2300      	movs	r3, #0
 800a9c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a9c4:	682f      	ldr	r7, [r5, #0]
 800a9c6:	602b      	str	r3, [r5, #0]
 800a9c8:	d032      	beq.n	800aa30 <__sflush_r+0x98>
 800a9ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a9cc:	89a3      	ldrh	r3, [r4, #12]
 800a9ce:	075a      	lsls	r2, r3, #29
 800a9d0:	d505      	bpl.n	800a9de <__sflush_r+0x46>
 800a9d2:	6863      	ldr	r3, [r4, #4]
 800a9d4:	1ac0      	subs	r0, r0, r3
 800a9d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a9d8:	b10b      	cbz	r3, 800a9de <__sflush_r+0x46>
 800a9da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a9dc:	1ac0      	subs	r0, r0, r3
 800a9de:	2300      	movs	r3, #0
 800a9e0:	4602      	mov	r2, r0
 800a9e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a9e4:	6a21      	ldr	r1, [r4, #32]
 800a9e6:	4628      	mov	r0, r5
 800a9e8:	47b0      	blx	r6
 800a9ea:	1c43      	adds	r3, r0, #1
 800a9ec:	89a3      	ldrh	r3, [r4, #12]
 800a9ee:	d106      	bne.n	800a9fe <__sflush_r+0x66>
 800a9f0:	6829      	ldr	r1, [r5, #0]
 800a9f2:	291d      	cmp	r1, #29
 800a9f4:	d82c      	bhi.n	800aa50 <__sflush_r+0xb8>
 800a9f6:	4a2a      	ldr	r2, [pc, #168]	; (800aaa0 <__sflush_r+0x108>)
 800a9f8:	40ca      	lsrs	r2, r1
 800a9fa:	07d6      	lsls	r6, r2, #31
 800a9fc:	d528      	bpl.n	800aa50 <__sflush_r+0xb8>
 800a9fe:	2200      	movs	r2, #0
 800aa00:	6062      	str	r2, [r4, #4]
 800aa02:	04d9      	lsls	r1, r3, #19
 800aa04:	6922      	ldr	r2, [r4, #16]
 800aa06:	6022      	str	r2, [r4, #0]
 800aa08:	d504      	bpl.n	800aa14 <__sflush_r+0x7c>
 800aa0a:	1c42      	adds	r2, r0, #1
 800aa0c:	d101      	bne.n	800aa12 <__sflush_r+0x7a>
 800aa0e:	682b      	ldr	r3, [r5, #0]
 800aa10:	b903      	cbnz	r3, 800aa14 <__sflush_r+0x7c>
 800aa12:	6560      	str	r0, [r4, #84]	; 0x54
 800aa14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa16:	602f      	str	r7, [r5, #0]
 800aa18:	2900      	cmp	r1, #0
 800aa1a:	d0ca      	beq.n	800a9b2 <__sflush_r+0x1a>
 800aa1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa20:	4299      	cmp	r1, r3
 800aa22:	d002      	beq.n	800aa2a <__sflush_r+0x92>
 800aa24:	4628      	mov	r0, r5
 800aa26:	f000 fd83 	bl	800b530 <_free_r>
 800aa2a:	2000      	movs	r0, #0
 800aa2c:	6360      	str	r0, [r4, #52]	; 0x34
 800aa2e:	e7c1      	b.n	800a9b4 <__sflush_r+0x1c>
 800aa30:	6a21      	ldr	r1, [r4, #32]
 800aa32:	2301      	movs	r3, #1
 800aa34:	4628      	mov	r0, r5
 800aa36:	47b0      	blx	r6
 800aa38:	1c41      	adds	r1, r0, #1
 800aa3a:	d1c7      	bne.n	800a9cc <__sflush_r+0x34>
 800aa3c:	682b      	ldr	r3, [r5, #0]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d0c4      	beq.n	800a9cc <__sflush_r+0x34>
 800aa42:	2b1d      	cmp	r3, #29
 800aa44:	d001      	beq.n	800aa4a <__sflush_r+0xb2>
 800aa46:	2b16      	cmp	r3, #22
 800aa48:	d101      	bne.n	800aa4e <__sflush_r+0xb6>
 800aa4a:	602f      	str	r7, [r5, #0]
 800aa4c:	e7b1      	b.n	800a9b2 <__sflush_r+0x1a>
 800aa4e:	89a3      	ldrh	r3, [r4, #12]
 800aa50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa54:	81a3      	strh	r3, [r4, #12]
 800aa56:	e7ad      	b.n	800a9b4 <__sflush_r+0x1c>
 800aa58:	690f      	ldr	r7, [r1, #16]
 800aa5a:	2f00      	cmp	r7, #0
 800aa5c:	d0a9      	beq.n	800a9b2 <__sflush_r+0x1a>
 800aa5e:	0793      	lsls	r3, r2, #30
 800aa60:	680e      	ldr	r6, [r1, #0]
 800aa62:	bf08      	it	eq
 800aa64:	694b      	ldreq	r3, [r1, #20]
 800aa66:	600f      	str	r7, [r1, #0]
 800aa68:	bf18      	it	ne
 800aa6a:	2300      	movne	r3, #0
 800aa6c:	eba6 0807 	sub.w	r8, r6, r7
 800aa70:	608b      	str	r3, [r1, #8]
 800aa72:	f1b8 0f00 	cmp.w	r8, #0
 800aa76:	dd9c      	ble.n	800a9b2 <__sflush_r+0x1a>
 800aa78:	6a21      	ldr	r1, [r4, #32]
 800aa7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aa7c:	4643      	mov	r3, r8
 800aa7e:	463a      	mov	r2, r7
 800aa80:	4628      	mov	r0, r5
 800aa82:	47b0      	blx	r6
 800aa84:	2800      	cmp	r0, #0
 800aa86:	dc06      	bgt.n	800aa96 <__sflush_r+0xfe>
 800aa88:	89a3      	ldrh	r3, [r4, #12]
 800aa8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa8e:	81a3      	strh	r3, [r4, #12]
 800aa90:	f04f 30ff 	mov.w	r0, #4294967295
 800aa94:	e78e      	b.n	800a9b4 <__sflush_r+0x1c>
 800aa96:	4407      	add	r7, r0
 800aa98:	eba8 0800 	sub.w	r8, r8, r0
 800aa9c:	e7e9      	b.n	800aa72 <__sflush_r+0xda>
 800aa9e:	bf00      	nop
 800aaa0:	20400001 	.word	0x20400001

0800aaa4 <_fflush_r>:
 800aaa4:	b538      	push	{r3, r4, r5, lr}
 800aaa6:	690b      	ldr	r3, [r1, #16]
 800aaa8:	4605      	mov	r5, r0
 800aaaa:	460c      	mov	r4, r1
 800aaac:	b913      	cbnz	r3, 800aab4 <_fflush_r+0x10>
 800aaae:	2500      	movs	r5, #0
 800aab0:	4628      	mov	r0, r5
 800aab2:	bd38      	pop	{r3, r4, r5, pc}
 800aab4:	b118      	cbz	r0, 800aabe <_fflush_r+0x1a>
 800aab6:	6983      	ldr	r3, [r0, #24]
 800aab8:	b90b      	cbnz	r3, 800aabe <_fflush_r+0x1a>
 800aaba:	f000 f887 	bl	800abcc <__sinit>
 800aabe:	4b14      	ldr	r3, [pc, #80]	; (800ab10 <_fflush_r+0x6c>)
 800aac0:	429c      	cmp	r4, r3
 800aac2:	d11b      	bne.n	800aafc <_fflush_r+0x58>
 800aac4:	686c      	ldr	r4, [r5, #4]
 800aac6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d0ef      	beq.n	800aaae <_fflush_r+0xa>
 800aace:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aad0:	07d0      	lsls	r0, r2, #31
 800aad2:	d404      	bmi.n	800aade <_fflush_r+0x3a>
 800aad4:	0599      	lsls	r1, r3, #22
 800aad6:	d402      	bmi.n	800aade <_fflush_r+0x3a>
 800aad8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aada:	f000 f91a 	bl	800ad12 <__retarget_lock_acquire_recursive>
 800aade:	4628      	mov	r0, r5
 800aae0:	4621      	mov	r1, r4
 800aae2:	f7ff ff59 	bl	800a998 <__sflush_r>
 800aae6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aae8:	07da      	lsls	r2, r3, #31
 800aaea:	4605      	mov	r5, r0
 800aaec:	d4e0      	bmi.n	800aab0 <_fflush_r+0xc>
 800aaee:	89a3      	ldrh	r3, [r4, #12]
 800aaf0:	059b      	lsls	r3, r3, #22
 800aaf2:	d4dd      	bmi.n	800aab0 <_fflush_r+0xc>
 800aaf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aaf6:	f000 f90d 	bl	800ad14 <__retarget_lock_release_recursive>
 800aafa:	e7d9      	b.n	800aab0 <_fflush_r+0xc>
 800aafc:	4b05      	ldr	r3, [pc, #20]	; (800ab14 <_fflush_r+0x70>)
 800aafe:	429c      	cmp	r4, r3
 800ab00:	d101      	bne.n	800ab06 <_fflush_r+0x62>
 800ab02:	68ac      	ldr	r4, [r5, #8]
 800ab04:	e7df      	b.n	800aac6 <_fflush_r+0x22>
 800ab06:	4b04      	ldr	r3, [pc, #16]	; (800ab18 <_fflush_r+0x74>)
 800ab08:	429c      	cmp	r4, r3
 800ab0a:	bf08      	it	eq
 800ab0c:	68ec      	ldreq	r4, [r5, #12]
 800ab0e:	e7da      	b.n	800aac6 <_fflush_r+0x22>
 800ab10:	0800c304 	.word	0x0800c304
 800ab14:	0800c324 	.word	0x0800c324
 800ab18:	0800c2e4 	.word	0x0800c2e4

0800ab1c <std>:
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	b510      	push	{r4, lr}
 800ab20:	4604      	mov	r4, r0
 800ab22:	e9c0 3300 	strd	r3, r3, [r0]
 800ab26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ab2a:	6083      	str	r3, [r0, #8]
 800ab2c:	8181      	strh	r1, [r0, #12]
 800ab2e:	6643      	str	r3, [r0, #100]	; 0x64
 800ab30:	81c2      	strh	r2, [r0, #14]
 800ab32:	6183      	str	r3, [r0, #24]
 800ab34:	4619      	mov	r1, r3
 800ab36:	2208      	movs	r2, #8
 800ab38:	305c      	adds	r0, #92	; 0x5c
 800ab3a:	f7fe fb69 	bl	8009210 <memset>
 800ab3e:	4b05      	ldr	r3, [pc, #20]	; (800ab54 <std+0x38>)
 800ab40:	6263      	str	r3, [r4, #36]	; 0x24
 800ab42:	4b05      	ldr	r3, [pc, #20]	; (800ab58 <std+0x3c>)
 800ab44:	62a3      	str	r3, [r4, #40]	; 0x28
 800ab46:	4b05      	ldr	r3, [pc, #20]	; (800ab5c <std+0x40>)
 800ab48:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ab4a:	4b05      	ldr	r3, [pc, #20]	; (800ab60 <std+0x44>)
 800ab4c:	6224      	str	r4, [r4, #32]
 800ab4e:	6323      	str	r3, [r4, #48]	; 0x30
 800ab50:	bd10      	pop	{r4, pc}
 800ab52:	bf00      	nop
 800ab54:	0800b959 	.word	0x0800b959
 800ab58:	0800b97b 	.word	0x0800b97b
 800ab5c:	0800b9b3 	.word	0x0800b9b3
 800ab60:	0800b9d7 	.word	0x0800b9d7

0800ab64 <_cleanup_r>:
 800ab64:	4901      	ldr	r1, [pc, #4]	; (800ab6c <_cleanup_r+0x8>)
 800ab66:	f000 b8af 	b.w	800acc8 <_fwalk_reent>
 800ab6a:	bf00      	nop
 800ab6c:	0800aaa5 	.word	0x0800aaa5

0800ab70 <__sfmoreglue>:
 800ab70:	b570      	push	{r4, r5, r6, lr}
 800ab72:	1e4a      	subs	r2, r1, #1
 800ab74:	2568      	movs	r5, #104	; 0x68
 800ab76:	4355      	muls	r5, r2
 800ab78:	460e      	mov	r6, r1
 800ab7a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ab7e:	f000 fd27 	bl	800b5d0 <_malloc_r>
 800ab82:	4604      	mov	r4, r0
 800ab84:	b140      	cbz	r0, 800ab98 <__sfmoreglue+0x28>
 800ab86:	2100      	movs	r1, #0
 800ab88:	e9c0 1600 	strd	r1, r6, [r0]
 800ab8c:	300c      	adds	r0, #12
 800ab8e:	60a0      	str	r0, [r4, #8]
 800ab90:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ab94:	f7fe fb3c 	bl	8009210 <memset>
 800ab98:	4620      	mov	r0, r4
 800ab9a:	bd70      	pop	{r4, r5, r6, pc}

0800ab9c <__sfp_lock_acquire>:
 800ab9c:	4801      	ldr	r0, [pc, #4]	; (800aba4 <__sfp_lock_acquire+0x8>)
 800ab9e:	f000 b8b8 	b.w	800ad12 <__retarget_lock_acquire_recursive>
 800aba2:	bf00      	nop
 800aba4:	20009568 	.word	0x20009568

0800aba8 <__sfp_lock_release>:
 800aba8:	4801      	ldr	r0, [pc, #4]	; (800abb0 <__sfp_lock_release+0x8>)
 800abaa:	f000 b8b3 	b.w	800ad14 <__retarget_lock_release_recursive>
 800abae:	bf00      	nop
 800abb0:	20009568 	.word	0x20009568

0800abb4 <__sinit_lock_acquire>:
 800abb4:	4801      	ldr	r0, [pc, #4]	; (800abbc <__sinit_lock_acquire+0x8>)
 800abb6:	f000 b8ac 	b.w	800ad12 <__retarget_lock_acquire_recursive>
 800abba:	bf00      	nop
 800abbc:	20009563 	.word	0x20009563

0800abc0 <__sinit_lock_release>:
 800abc0:	4801      	ldr	r0, [pc, #4]	; (800abc8 <__sinit_lock_release+0x8>)
 800abc2:	f000 b8a7 	b.w	800ad14 <__retarget_lock_release_recursive>
 800abc6:	bf00      	nop
 800abc8:	20009563 	.word	0x20009563

0800abcc <__sinit>:
 800abcc:	b510      	push	{r4, lr}
 800abce:	4604      	mov	r4, r0
 800abd0:	f7ff fff0 	bl	800abb4 <__sinit_lock_acquire>
 800abd4:	69a3      	ldr	r3, [r4, #24]
 800abd6:	b11b      	cbz	r3, 800abe0 <__sinit+0x14>
 800abd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abdc:	f7ff bff0 	b.w	800abc0 <__sinit_lock_release>
 800abe0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800abe4:	6523      	str	r3, [r4, #80]	; 0x50
 800abe6:	4b13      	ldr	r3, [pc, #76]	; (800ac34 <__sinit+0x68>)
 800abe8:	4a13      	ldr	r2, [pc, #76]	; (800ac38 <__sinit+0x6c>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	62a2      	str	r2, [r4, #40]	; 0x28
 800abee:	42a3      	cmp	r3, r4
 800abf0:	bf04      	itt	eq
 800abf2:	2301      	moveq	r3, #1
 800abf4:	61a3      	streq	r3, [r4, #24]
 800abf6:	4620      	mov	r0, r4
 800abf8:	f000 f820 	bl	800ac3c <__sfp>
 800abfc:	6060      	str	r0, [r4, #4]
 800abfe:	4620      	mov	r0, r4
 800ac00:	f000 f81c 	bl	800ac3c <__sfp>
 800ac04:	60a0      	str	r0, [r4, #8]
 800ac06:	4620      	mov	r0, r4
 800ac08:	f000 f818 	bl	800ac3c <__sfp>
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	60e0      	str	r0, [r4, #12]
 800ac10:	2104      	movs	r1, #4
 800ac12:	6860      	ldr	r0, [r4, #4]
 800ac14:	f7ff ff82 	bl	800ab1c <std>
 800ac18:	68a0      	ldr	r0, [r4, #8]
 800ac1a:	2201      	movs	r2, #1
 800ac1c:	2109      	movs	r1, #9
 800ac1e:	f7ff ff7d 	bl	800ab1c <std>
 800ac22:	68e0      	ldr	r0, [r4, #12]
 800ac24:	2202      	movs	r2, #2
 800ac26:	2112      	movs	r1, #18
 800ac28:	f7ff ff78 	bl	800ab1c <std>
 800ac2c:	2301      	movs	r3, #1
 800ac2e:	61a3      	str	r3, [r4, #24]
 800ac30:	e7d2      	b.n	800abd8 <__sinit+0xc>
 800ac32:	bf00      	nop
 800ac34:	0800c114 	.word	0x0800c114
 800ac38:	0800ab65 	.word	0x0800ab65

0800ac3c <__sfp>:
 800ac3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac3e:	4607      	mov	r7, r0
 800ac40:	f7ff ffac 	bl	800ab9c <__sfp_lock_acquire>
 800ac44:	4b1e      	ldr	r3, [pc, #120]	; (800acc0 <__sfp+0x84>)
 800ac46:	681e      	ldr	r6, [r3, #0]
 800ac48:	69b3      	ldr	r3, [r6, #24]
 800ac4a:	b913      	cbnz	r3, 800ac52 <__sfp+0x16>
 800ac4c:	4630      	mov	r0, r6
 800ac4e:	f7ff ffbd 	bl	800abcc <__sinit>
 800ac52:	3648      	adds	r6, #72	; 0x48
 800ac54:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ac58:	3b01      	subs	r3, #1
 800ac5a:	d503      	bpl.n	800ac64 <__sfp+0x28>
 800ac5c:	6833      	ldr	r3, [r6, #0]
 800ac5e:	b30b      	cbz	r3, 800aca4 <__sfp+0x68>
 800ac60:	6836      	ldr	r6, [r6, #0]
 800ac62:	e7f7      	b.n	800ac54 <__sfp+0x18>
 800ac64:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ac68:	b9d5      	cbnz	r5, 800aca0 <__sfp+0x64>
 800ac6a:	4b16      	ldr	r3, [pc, #88]	; (800acc4 <__sfp+0x88>)
 800ac6c:	60e3      	str	r3, [r4, #12]
 800ac6e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ac72:	6665      	str	r5, [r4, #100]	; 0x64
 800ac74:	f000 f84c 	bl	800ad10 <__retarget_lock_init_recursive>
 800ac78:	f7ff ff96 	bl	800aba8 <__sfp_lock_release>
 800ac7c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ac80:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ac84:	6025      	str	r5, [r4, #0]
 800ac86:	61a5      	str	r5, [r4, #24]
 800ac88:	2208      	movs	r2, #8
 800ac8a:	4629      	mov	r1, r5
 800ac8c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ac90:	f7fe fabe 	bl	8009210 <memset>
 800ac94:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ac98:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ac9c:	4620      	mov	r0, r4
 800ac9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aca0:	3468      	adds	r4, #104	; 0x68
 800aca2:	e7d9      	b.n	800ac58 <__sfp+0x1c>
 800aca4:	2104      	movs	r1, #4
 800aca6:	4638      	mov	r0, r7
 800aca8:	f7ff ff62 	bl	800ab70 <__sfmoreglue>
 800acac:	4604      	mov	r4, r0
 800acae:	6030      	str	r0, [r6, #0]
 800acb0:	2800      	cmp	r0, #0
 800acb2:	d1d5      	bne.n	800ac60 <__sfp+0x24>
 800acb4:	f7ff ff78 	bl	800aba8 <__sfp_lock_release>
 800acb8:	230c      	movs	r3, #12
 800acba:	603b      	str	r3, [r7, #0]
 800acbc:	e7ee      	b.n	800ac9c <__sfp+0x60>
 800acbe:	bf00      	nop
 800acc0:	0800c114 	.word	0x0800c114
 800acc4:	ffff0001 	.word	0xffff0001

0800acc8 <_fwalk_reent>:
 800acc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800accc:	4606      	mov	r6, r0
 800acce:	4688      	mov	r8, r1
 800acd0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800acd4:	2700      	movs	r7, #0
 800acd6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800acda:	f1b9 0901 	subs.w	r9, r9, #1
 800acde:	d505      	bpl.n	800acec <_fwalk_reent+0x24>
 800ace0:	6824      	ldr	r4, [r4, #0]
 800ace2:	2c00      	cmp	r4, #0
 800ace4:	d1f7      	bne.n	800acd6 <_fwalk_reent+0xe>
 800ace6:	4638      	mov	r0, r7
 800ace8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acec:	89ab      	ldrh	r3, [r5, #12]
 800acee:	2b01      	cmp	r3, #1
 800acf0:	d907      	bls.n	800ad02 <_fwalk_reent+0x3a>
 800acf2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800acf6:	3301      	adds	r3, #1
 800acf8:	d003      	beq.n	800ad02 <_fwalk_reent+0x3a>
 800acfa:	4629      	mov	r1, r5
 800acfc:	4630      	mov	r0, r6
 800acfe:	47c0      	blx	r8
 800ad00:	4307      	orrs	r7, r0
 800ad02:	3568      	adds	r5, #104	; 0x68
 800ad04:	e7e9      	b.n	800acda <_fwalk_reent+0x12>
	...

0800ad08 <_localeconv_r>:
 800ad08:	4800      	ldr	r0, [pc, #0]	; (800ad0c <_localeconv_r+0x4>)
 800ad0a:	4770      	bx	lr
 800ad0c:	20000160 	.word	0x20000160

0800ad10 <__retarget_lock_init_recursive>:
 800ad10:	4770      	bx	lr

0800ad12 <__retarget_lock_acquire_recursive>:
 800ad12:	4770      	bx	lr

0800ad14 <__retarget_lock_release_recursive>:
 800ad14:	4770      	bx	lr

0800ad16 <__swhatbuf_r>:
 800ad16:	b570      	push	{r4, r5, r6, lr}
 800ad18:	460e      	mov	r6, r1
 800ad1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad1e:	2900      	cmp	r1, #0
 800ad20:	b096      	sub	sp, #88	; 0x58
 800ad22:	4614      	mov	r4, r2
 800ad24:	461d      	mov	r5, r3
 800ad26:	da07      	bge.n	800ad38 <__swhatbuf_r+0x22>
 800ad28:	2300      	movs	r3, #0
 800ad2a:	602b      	str	r3, [r5, #0]
 800ad2c:	89b3      	ldrh	r3, [r6, #12]
 800ad2e:	061a      	lsls	r2, r3, #24
 800ad30:	d410      	bmi.n	800ad54 <__swhatbuf_r+0x3e>
 800ad32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad36:	e00e      	b.n	800ad56 <__swhatbuf_r+0x40>
 800ad38:	466a      	mov	r2, sp
 800ad3a:	f000 feaf 	bl	800ba9c <_fstat_r>
 800ad3e:	2800      	cmp	r0, #0
 800ad40:	dbf2      	blt.n	800ad28 <__swhatbuf_r+0x12>
 800ad42:	9a01      	ldr	r2, [sp, #4]
 800ad44:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ad48:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ad4c:	425a      	negs	r2, r3
 800ad4e:	415a      	adcs	r2, r3
 800ad50:	602a      	str	r2, [r5, #0]
 800ad52:	e7ee      	b.n	800ad32 <__swhatbuf_r+0x1c>
 800ad54:	2340      	movs	r3, #64	; 0x40
 800ad56:	2000      	movs	r0, #0
 800ad58:	6023      	str	r3, [r4, #0]
 800ad5a:	b016      	add	sp, #88	; 0x58
 800ad5c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ad60 <__smakebuf_r>:
 800ad60:	898b      	ldrh	r3, [r1, #12]
 800ad62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ad64:	079d      	lsls	r5, r3, #30
 800ad66:	4606      	mov	r6, r0
 800ad68:	460c      	mov	r4, r1
 800ad6a:	d507      	bpl.n	800ad7c <__smakebuf_r+0x1c>
 800ad6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ad70:	6023      	str	r3, [r4, #0]
 800ad72:	6123      	str	r3, [r4, #16]
 800ad74:	2301      	movs	r3, #1
 800ad76:	6163      	str	r3, [r4, #20]
 800ad78:	b002      	add	sp, #8
 800ad7a:	bd70      	pop	{r4, r5, r6, pc}
 800ad7c:	ab01      	add	r3, sp, #4
 800ad7e:	466a      	mov	r2, sp
 800ad80:	f7ff ffc9 	bl	800ad16 <__swhatbuf_r>
 800ad84:	9900      	ldr	r1, [sp, #0]
 800ad86:	4605      	mov	r5, r0
 800ad88:	4630      	mov	r0, r6
 800ad8a:	f000 fc21 	bl	800b5d0 <_malloc_r>
 800ad8e:	b948      	cbnz	r0, 800ada4 <__smakebuf_r+0x44>
 800ad90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad94:	059a      	lsls	r2, r3, #22
 800ad96:	d4ef      	bmi.n	800ad78 <__smakebuf_r+0x18>
 800ad98:	f023 0303 	bic.w	r3, r3, #3
 800ad9c:	f043 0302 	orr.w	r3, r3, #2
 800ada0:	81a3      	strh	r3, [r4, #12]
 800ada2:	e7e3      	b.n	800ad6c <__smakebuf_r+0xc>
 800ada4:	4b0d      	ldr	r3, [pc, #52]	; (800addc <__smakebuf_r+0x7c>)
 800ada6:	62b3      	str	r3, [r6, #40]	; 0x28
 800ada8:	89a3      	ldrh	r3, [r4, #12]
 800adaa:	6020      	str	r0, [r4, #0]
 800adac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800adb0:	81a3      	strh	r3, [r4, #12]
 800adb2:	9b00      	ldr	r3, [sp, #0]
 800adb4:	6163      	str	r3, [r4, #20]
 800adb6:	9b01      	ldr	r3, [sp, #4]
 800adb8:	6120      	str	r0, [r4, #16]
 800adba:	b15b      	cbz	r3, 800add4 <__smakebuf_r+0x74>
 800adbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adc0:	4630      	mov	r0, r6
 800adc2:	f000 fe7d 	bl	800bac0 <_isatty_r>
 800adc6:	b128      	cbz	r0, 800add4 <__smakebuf_r+0x74>
 800adc8:	89a3      	ldrh	r3, [r4, #12]
 800adca:	f023 0303 	bic.w	r3, r3, #3
 800adce:	f043 0301 	orr.w	r3, r3, #1
 800add2:	81a3      	strh	r3, [r4, #12]
 800add4:	89a0      	ldrh	r0, [r4, #12]
 800add6:	4305      	orrs	r5, r0
 800add8:	81a5      	strh	r5, [r4, #12]
 800adda:	e7cd      	b.n	800ad78 <__smakebuf_r+0x18>
 800addc:	0800ab65 	.word	0x0800ab65

0800ade0 <malloc>:
 800ade0:	4b02      	ldr	r3, [pc, #8]	; (800adec <malloc+0xc>)
 800ade2:	4601      	mov	r1, r0
 800ade4:	6818      	ldr	r0, [r3, #0]
 800ade6:	f000 bbf3 	b.w	800b5d0 <_malloc_r>
 800adea:	bf00      	nop
 800adec:	2000000c 	.word	0x2000000c

0800adf0 <__ascii_mbtowc>:
 800adf0:	b082      	sub	sp, #8
 800adf2:	b901      	cbnz	r1, 800adf6 <__ascii_mbtowc+0x6>
 800adf4:	a901      	add	r1, sp, #4
 800adf6:	b142      	cbz	r2, 800ae0a <__ascii_mbtowc+0x1a>
 800adf8:	b14b      	cbz	r3, 800ae0e <__ascii_mbtowc+0x1e>
 800adfa:	7813      	ldrb	r3, [r2, #0]
 800adfc:	600b      	str	r3, [r1, #0]
 800adfe:	7812      	ldrb	r2, [r2, #0]
 800ae00:	1e10      	subs	r0, r2, #0
 800ae02:	bf18      	it	ne
 800ae04:	2001      	movne	r0, #1
 800ae06:	b002      	add	sp, #8
 800ae08:	4770      	bx	lr
 800ae0a:	4610      	mov	r0, r2
 800ae0c:	e7fb      	b.n	800ae06 <__ascii_mbtowc+0x16>
 800ae0e:	f06f 0001 	mvn.w	r0, #1
 800ae12:	e7f8      	b.n	800ae06 <__ascii_mbtowc+0x16>

0800ae14 <_Balloc>:
 800ae14:	b570      	push	{r4, r5, r6, lr}
 800ae16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ae18:	4604      	mov	r4, r0
 800ae1a:	460d      	mov	r5, r1
 800ae1c:	b976      	cbnz	r6, 800ae3c <_Balloc+0x28>
 800ae1e:	2010      	movs	r0, #16
 800ae20:	f7ff ffde 	bl	800ade0 <malloc>
 800ae24:	4602      	mov	r2, r0
 800ae26:	6260      	str	r0, [r4, #36]	; 0x24
 800ae28:	b920      	cbnz	r0, 800ae34 <_Balloc+0x20>
 800ae2a:	4b18      	ldr	r3, [pc, #96]	; (800ae8c <_Balloc+0x78>)
 800ae2c:	4818      	ldr	r0, [pc, #96]	; (800ae90 <_Balloc+0x7c>)
 800ae2e:	2166      	movs	r1, #102	; 0x66
 800ae30:	f000 fdf4 	bl	800ba1c <__assert_func>
 800ae34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae38:	6006      	str	r6, [r0, #0]
 800ae3a:	60c6      	str	r6, [r0, #12]
 800ae3c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ae3e:	68f3      	ldr	r3, [r6, #12]
 800ae40:	b183      	cbz	r3, 800ae64 <_Balloc+0x50>
 800ae42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae44:	68db      	ldr	r3, [r3, #12]
 800ae46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ae4a:	b9b8      	cbnz	r0, 800ae7c <_Balloc+0x68>
 800ae4c:	2101      	movs	r1, #1
 800ae4e:	fa01 f605 	lsl.w	r6, r1, r5
 800ae52:	1d72      	adds	r2, r6, #5
 800ae54:	0092      	lsls	r2, r2, #2
 800ae56:	4620      	mov	r0, r4
 800ae58:	f000 fb5a 	bl	800b510 <_calloc_r>
 800ae5c:	b160      	cbz	r0, 800ae78 <_Balloc+0x64>
 800ae5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ae62:	e00e      	b.n	800ae82 <_Balloc+0x6e>
 800ae64:	2221      	movs	r2, #33	; 0x21
 800ae66:	2104      	movs	r1, #4
 800ae68:	4620      	mov	r0, r4
 800ae6a:	f000 fb51 	bl	800b510 <_calloc_r>
 800ae6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae70:	60f0      	str	r0, [r6, #12]
 800ae72:	68db      	ldr	r3, [r3, #12]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d1e4      	bne.n	800ae42 <_Balloc+0x2e>
 800ae78:	2000      	movs	r0, #0
 800ae7a:	bd70      	pop	{r4, r5, r6, pc}
 800ae7c:	6802      	ldr	r2, [r0, #0]
 800ae7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ae82:	2300      	movs	r3, #0
 800ae84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ae88:	e7f7      	b.n	800ae7a <_Balloc+0x66>
 800ae8a:	bf00      	nop
 800ae8c:	0800c25a 	.word	0x0800c25a
 800ae90:	0800c34e 	.word	0x0800c34e

0800ae94 <_Bfree>:
 800ae94:	b570      	push	{r4, r5, r6, lr}
 800ae96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ae98:	4605      	mov	r5, r0
 800ae9a:	460c      	mov	r4, r1
 800ae9c:	b976      	cbnz	r6, 800aebc <_Bfree+0x28>
 800ae9e:	2010      	movs	r0, #16
 800aea0:	f7ff ff9e 	bl	800ade0 <malloc>
 800aea4:	4602      	mov	r2, r0
 800aea6:	6268      	str	r0, [r5, #36]	; 0x24
 800aea8:	b920      	cbnz	r0, 800aeb4 <_Bfree+0x20>
 800aeaa:	4b09      	ldr	r3, [pc, #36]	; (800aed0 <_Bfree+0x3c>)
 800aeac:	4809      	ldr	r0, [pc, #36]	; (800aed4 <_Bfree+0x40>)
 800aeae:	218a      	movs	r1, #138	; 0x8a
 800aeb0:	f000 fdb4 	bl	800ba1c <__assert_func>
 800aeb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aeb8:	6006      	str	r6, [r0, #0]
 800aeba:	60c6      	str	r6, [r0, #12]
 800aebc:	b13c      	cbz	r4, 800aece <_Bfree+0x3a>
 800aebe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800aec0:	6862      	ldr	r2, [r4, #4]
 800aec2:	68db      	ldr	r3, [r3, #12]
 800aec4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aec8:	6021      	str	r1, [r4, #0]
 800aeca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aece:	bd70      	pop	{r4, r5, r6, pc}
 800aed0:	0800c25a 	.word	0x0800c25a
 800aed4:	0800c34e 	.word	0x0800c34e

0800aed8 <__multadd>:
 800aed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aedc:	690e      	ldr	r6, [r1, #16]
 800aede:	4607      	mov	r7, r0
 800aee0:	4698      	mov	r8, r3
 800aee2:	460c      	mov	r4, r1
 800aee4:	f101 0014 	add.w	r0, r1, #20
 800aee8:	2300      	movs	r3, #0
 800aeea:	6805      	ldr	r5, [r0, #0]
 800aeec:	b2a9      	uxth	r1, r5
 800aeee:	fb02 8101 	mla	r1, r2, r1, r8
 800aef2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800aef6:	0c2d      	lsrs	r5, r5, #16
 800aef8:	fb02 c505 	mla	r5, r2, r5, ip
 800aefc:	b289      	uxth	r1, r1
 800aefe:	3301      	adds	r3, #1
 800af00:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800af04:	429e      	cmp	r6, r3
 800af06:	f840 1b04 	str.w	r1, [r0], #4
 800af0a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800af0e:	dcec      	bgt.n	800aeea <__multadd+0x12>
 800af10:	f1b8 0f00 	cmp.w	r8, #0
 800af14:	d022      	beq.n	800af5c <__multadd+0x84>
 800af16:	68a3      	ldr	r3, [r4, #8]
 800af18:	42b3      	cmp	r3, r6
 800af1a:	dc19      	bgt.n	800af50 <__multadd+0x78>
 800af1c:	6861      	ldr	r1, [r4, #4]
 800af1e:	4638      	mov	r0, r7
 800af20:	3101      	adds	r1, #1
 800af22:	f7ff ff77 	bl	800ae14 <_Balloc>
 800af26:	4605      	mov	r5, r0
 800af28:	b928      	cbnz	r0, 800af36 <__multadd+0x5e>
 800af2a:	4602      	mov	r2, r0
 800af2c:	4b0d      	ldr	r3, [pc, #52]	; (800af64 <__multadd+0x8c>)
 800af2e:	480e      	ldr	r0, [pc, #56]	; (800af68 <__multadd+0x90>)
 800af30:	21b5      	movs	r1, #181	; 0xb5
 800af32:	f000 fd73 	bl	800ba1c <__assert_func>
 800af36:	6922      	ldr	r2, [r4, #16]
 800af38:	3202      	adds	r2, #2
 800af3a:	f104 010c 	add.w	r1, r4, #12
 800af3e:	0092      	lsls	r2, r2, #2
 800af40:	300c      	adds	r0, #12
 800af42:	f7fe f957 	bl	80091f4 <memcpy>
 800af46:	4621      	mov	r1, r4
 800af48:	4638      	mov	r0, r7
 800af4a:	f7ff ffa3 	bl	800ae94 <_Bfree>
 800af4e:	462c      	mov	r4, r5
 800af50:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800af54:	3601      	adds	r6, #1
 800af56:	f8c3 8014 	str.w	r8, [r3, #20]
 800af5a:	6126      	str	r6, [r4, #16]
 800af5c:	4620      	mov	r0, r4
 800af5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af62:	bf00      	nop
 800af64:	0800c2d0 	.word	0x0800c2d0
 800af68:	0800c34e 	.word	0x0800c34e

0800af6c <__hi0bits>:
 800af6c:	0c03      	lsrs	r3, r0, #16
 800af6e:	041b      	lsls	r3, r3, #16
 800af70:	b9d3      	cbnz	r3, 800afa8 <__hi0bits+0x3c>
 800af72:	0400      	lsls	r0, r0, #16
 800af74:	2310      	movs	r3, #16
 800af76:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800af7a:	bf04      	itt	eq
 800af7c:	0200      	lsleq	r0, r0, #8
 800af7e:	3308      	addeq	r3, #8
 800af80:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800af84:	bf04      	itt	eq
 800af86:	0100      	lsleq	r0, r0, #4
 800af88:	3304      	addeq	r3, #4
 800af8a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800af8e:	bf04      	itt	eq
 800af90:	0080      	lsleq	r0, r0, #2
 800af92:	3302      	addeq	r3, #2
 800af94:	2800      	cmp	r0, #0
 800af96:	db05      	blt.n	800afa4 <__hi0bits+0x38>
 800af98:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800af9c:	f103 0301 	add.w	r3, r3, #1
 800afa0:	bf08      	it	eq
 800afa2:	2320      	moveq	r3, #32
 800afa4:	4618      	mov	r0, r3
 800afa6:	4770      	bx	lr
 800afa8:	2300      	movs	r3, #0
 800afaa:	e7e4      	b.n	800af76 <__hi0bits+0xa>

0800afac <__lo0bits>:
 800afac:	6803      	ldr	r3, [r0, #0]
 800afae:	f013 0207 	ands.w	r2, r3, #7
 800afb2:	4601      	mov	r1, r0
 800afb4:	d00b      	beq.n	800afce <__lo0bits+0x22>
 800afb6:	07da      	lsls	r2, r3, #31
 800afb8:	d424      	bmi.n	800b004 <__lo0bits+0x58>
 800afba:	0798      	lsls	r0, r3, #30
 800afbc:	bf49      	itett	mi
 800afbe:	085b      	lsrmi	r3, r3, #1
 800afc0:	089b      	lsrpl	r3, r3, #2
 800afc2:	2001      	movmi	r0, #1
 800afc4:	600b      	strmi	r3, [r1, #0]
 800afc6:	bf5c      	itt	pl
 800afc8:	600b      	strpl	r3, [r1, #0]
 800afca:	2002      	movpl	r0, #2
 800afcc:	4770      	bx	lr
 800afce:	b298      	uxth	r0, r3
 800afd0:	b9b0      	cbnz	r0, 800b000 <__lo0bits+0x54>
 800afd2:	0c1b      	lsrs	r3, r3, #16
 800afd4:	2010      	movs	r0, #16
 800afd6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800afda:	bf04      	itt	eq
 800afdc:	0a1b      	lsreq	r3, r3, #8
 800afde:	3008      	addeq	r0, #8
 800afe0:	071a      	lsls	r2, r3, #28
 800afe2:	bf04      	itt	eq
 800afe4:	091b      	lsreq	r3, r3, #4
 800afe6:	3004      	addeq	r0, #4
 800afe8:	079a      	lsls	r2, r3, #30
 800afea:	bf04      	itt	eq
 800afec:	089b      	lsreq	r3, r3, #2
 800afee:	3002      	addeq	r0, #2
 800aff0:	07da      	lsls	r2, r3, #31
 800aff2:	d403      	bmi.n	800affc <__lo0bits+0x50>
 800aff4:	085b      	lsrs	r3, r3, #1
 800aff6:	f100 0001 	add.w	r0, r0, #1
 800affa:	d005      	beq.n	800b008 <__lo0bits+0x5c>
 800affc:	600b      	str	r3, [r1, #0]
 800affe:	4770      	bx	lr
 800b000:	4610      	mov	r0, r2
 800b002:	e7e8      	b.n	800afd6 <__lo0bits+0x2a>
 800b004:	2000      	movs	r0, #0
 800b006:	4770      	bx	lr
 800b008:	2020      	movs	r0, #32
 800b00a:	4770      	bx	lr

0800b00c <__i2b>:
 800b00c:	b510      	push	{r4, lr}
 800b00e:	460c      	mov	r4, r1
 800b010:	2101      	movs	r1, #1
 800b012:	f7ff feff 	bl	800ae14 <_Balloc>
 800b016:	4602      	mov	r2, r0
 800b018:	b928      	cbnz	r0, 800b026 <__i2b+0x1a>
 800b01a:	4b05      	ldr	r3, [pc, #20]	; (800b030 <__i2b+0x24>)
 800b01c:	4805      	ldr	r0, [pc, #20]	; (800b034 <__i2b+0x28>)
 800b01e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b022:	f000 fcfb 	bl	800ba1c <__assert_func>
 800b026:	2301      	movs	r3, #1
 800b028:	6144      	str	r4, [r0, #20]
 800b02a:	6103      	str	r3, [r0, #16]
 800b02c:	bd10      	pop	{r4, pc}
 800b02e:	bf00      	nop
 800b030:	0800c2d0 	.word	0x0800c2d0
 800b034:	0800c34e 	.word	0x0800c34e

0800b038 <__multiply>:
 800b038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b03c:	4614      	mov	r4, r2
 800b03e:	690a      	ldr	r2, [r1, #16]
 800b040:	6923      	ldr	r3, [r4, #16]
 800b042:	429a      	cmp	r2, r3
 800b044:	bfb8      	it	lt
 800b046:	460b      	movlt	r3, r1
 800b048:	460d      	mov	r5, r1
 800b04a:	bfbc      	itt	lt
 800b04c:	4625      	movlt	r5, r4
 800b04e:	461c      	movlt	r4, r3
 800b050:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b054:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b058:	68ab      	ldr	r3, [r5, #8]
 800b05a:	6869      	ldr	r1, [r5, #4]
 800b05c:	eb0a 0709 	add.w	r7, sl, r9
 800b060:	42bb      	cmp	r3, r7
 800b062:	b085      	sub	sp, #20
 800b064:	bfb8      	it	lt
 800b066:	3101      	addlt	r1, #1
 800b068:	f7ff fed4 	bl	800ae14 <_Balloc>
 800b06c:	b930      	cbnz	r0, 800b07c <__multiply+0x44>
 800b06e:	4602      	mov	r2, r0
 800b070:	4b42      	ldr	r3, [pc, #264]	; (800b17c <__multiply+0x144>)
 800b072:	4843      	ldr	r0, [pc, #268]	; (800b180 <__multiply+0x148>)
 800b074:	f240 115d 	movw	r1, #349	; 0x15d
 800b078:	f000 fcd0 	bl	800ba1c <__assert_func>
 800b07c:	f100 0614 	add.w	r6, r0, #20
 800b080:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b084:	4633      	mov	r3, r6
 800b086:	2200      	movs	r2, #0
 800b088:	4543      	cmp	r3, r8
 800b08a:	d31e      	bcc.n	800b0ca <__multiply+0x92>
 800b08c:	f105 0c14 	add.w	ip, r5, #20
 800b090:	f104 0314 	add.w	r3, r4, #20
 800b094:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b098:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b09c:	9202      	str	r2, [sp, #8]
 800b09e:	ebac 0205 	sub.w	r2, ip, r5
 800b0a2:	3a15      	subs	r2, #21
 800b0a4:	f022 0203 	bic.w	r2, r2, #3
 800b0a8:	3204      	adds	r2, #4
 800b0aa:	f105 0115 	add.w	r1, r5, #21
 800b0ae:	458c      	cmp	ip, r1
 800b0b0:	bf38      	it	cc
 800b0b2:	2204      	movcc	r2, #4
 800b0b4:	9201      	str	r2, [sp, #4]
 800b0b6:	9a02      	ldr	r2, [sp, #8]
 800b0b8:	9303      	str	r3, [sp, #12]
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d808      	bhi.n	800b0d0 <__multiply+0x98>
 800b0be:	2f00      	cmp	r7, #0
 800b0c0:	dc55      	bgt.n	800b16e <__multiply+0x136>
 800b0c2:	6107      	str	r7, [r0, #16]
 800b0c4:	b005      	add	sp, #20
 800b0c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0ca:	f843 2b04 	str.w	r2, [r3], #4
 800b0ce:	e7db      	b.n	800b088 <__multiply+0x50>
 800b0d0:	f8b3 a000 	ldrh.w	sl, [r3]
 800b0d4:	f1ba 0f00 	cmp.w	sl, #0
 800b0d8:	d020      	beq.n	800b11c <__multiply+0xe4>
 800b0da:	f105 0e14 	add.w	lr, r5, #20
 800b0de:	46b1      	mov	r9, r6
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b0e6:	f8d9 b000 	ldr.w	fp, [r9]
 800b0ea:	b2a1      	uxth	r1, r4
 800b0ec:	fa1f fb8b 	uxth.w	fp, fp
 800b0f0:	fb0a b101 	mla	r1, sl, r1, fp
 800b0f4:	4411      	add	r1, r2
 800b0f6:	f8d9 2000 	ldr.w	r2, [r9]
 800b0fa:	0c24      	lsrs	r4, r4, #16
 800b0fc:	0c12      	lsrs	r2, r2, #16
 800b0fe:	fb0a 2404 	mla	r4, sl, r4, r2
 800b102:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b106:	b289      	uxth	r1, r1
 800b108:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b10c:	45f4      	cmp	ip, lr
 800b10e:	f849 1b04 	str.w	r1, [r9], #4
 800b112:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b116:	d8e4      	bhi.n	800b0e2 <__multiply+0xaa>
 800b118:	9901      	ldr	r1, [sp, #4]
 800b11a:	5072      	str	r2, [r6, r1]
 800b11c:	9a03      	ldr	r2, [sp, #12]
 800b11e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b122:	3304      	adds	r3, #4
 800b124:	f1b9 0f00 	cmp.w	r9, #0
 800b128:	d01f      	beq.n	800b16a <__multiply+0x132>
 800b12a:	6834      	ldr	r4, [r6, #0]
 800b12c:	f105 0114 	add.w	r1, r5, #20
 800b130:	46b6      	mov	lr, r6
 800b132:	f04f 0a00 	mov.w	sl, #0
 800b136:	880a      	ldrh	r2, [r1, #0]
 800b138:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b13c:	fb09 b202 	mla	r2, r9, r2, fp
 800b140:	4492      	add	sl, r2
 800b142:	b2a4      	uxth	r4, r4
 800b144:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b148:	f84e 4b04 	str.w	r4, [lr], #4
 800b14c:	f851 4b04 	ldr.w	r4, [r1], #4
 800b150:	f8be 2000 	ldrh.w	r2, [lr]
 800b154:	0c24      	lsrs	r4, r4, #16
 800b156:	fb09 2404 	mla	r4, r9, r4, r2
 800b15a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b15e:	458c      	cmp	ip, r1
 800b160:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b164:	d8e7      	bhi.n	800b136 <__multiply+0xfe>
 800b166:	9a01      	ldr	r2, [sp, #4]
 800b168:	50b4      	str	r4, [r6, r2]
 800b16a:	3604      	adds	r6, #4
 800b16c:	e7a3      	b.n	800b0b6 <__multiply+0x7e>
 800b16e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b172:	2b00      	cmp	r3, #0
 800b174:	d1a5      	bne.n	800b0c2 <__multiply+0x8a>
 800b176:	3f01      	subs	r7, #1
 800b178:	e7a1      	b.n	800b0be <__multiply+0x86>
 800b17a:	bf00      	nop
 800b17c:	0800c2d0 	.word	0x0800c2d0
 800b180:	0800c34e 	.word	0x0800c34e

0800b184 <__pow5mult>:
 800b184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b188:	4615      	mov	r5, r2
 800b18a:	f012 0203 	ands.w	r2, r2, #3
 800b18e:	4606      	mov	r6, r0
 800b190:	460f      	mov	r7, r1
 800b192:	d007      	beq.n	800b1a4 <__pow5mult+0x20>
 800b194:	4c25      	ldr	r4, [pc, #148]	; (800b22c <__pow5mult+0xa8>)
 800b196:	3a01      	subs	r2, #1
 800b198:	2300      	movs	r3, #0
 800b19a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b19e:	f7ff fe9b 	bl	800aed8 <__multadd>
 800b1a2:	4607      	mov	r7, r0
 800b1a4:	10ad      	asrs	r5, r5, #2
 800b1a6:	d03d      	beq.n	800b224 <__pow5mult+0xa0>
 800b1a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b1aa:	b97c      	cbnz	r4, 800b1cc <__pow5mult+0x48>
 800b1ac:	2010      	movs	r0, #16
 800b1ae:	f7ff fe17 	bl	800ade0 <malloc>
 800b1b2:	4602      	mov	r2, r0
 800b1b4:	6270      	str	r0, [r6, #36]	; 0x24
 800b1b6:	b928      	cbnz	r0, 800b1c4 <__pow5mult+0x40>
 800b1b8:	4b1d      	ldr	r3, [pc, #116]	; (800b230 <__pow5mult+0xac>)
 800b1ba:	481e      	ldr	r0, [pc, #120]	; (800b234 <__pow5mult+0xb0>)
 800b1bc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b1c0:	f000 fc2c 	bl	800ba1c <__assert_func>
 800b1c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b1c8:	6004      	str	r4, [r0, #0]
 800b1ca:	60c4      	str	r4, [r0, #12]
 800b1cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b1d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b1d4:	b94c      	cbnz	r4, 800b1ea <__pow5mult+0x66>
 800b1d6:	f240 2171 	movw	r1, #625	; 0x271
 800b1da:	4630      	mov	r0, r6
 800b1dc:	f7ff ff16 	bl	800b00c <__i2b>
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	f8c8 0008 	str.w	r0, [r8, #8]
 800b1e6:	4604      	mov	r4, r0
 800b1e8:	6003      	str	r3, [r0, #0]
 800b1ea:	f04f 0900 	mov.w	r9, #0
 800b1ee:	07eb      	lsls	r3, r5, #31
 800b1f0:	d50a      	bpl.n	800b208 <__pow5mult+0x84>
 800b1f2:	4639      	mov	r1, r7
 800b1f4:	4622      	mov	r2, r4
 800b1f6:	4630      	mov	r0, r6
 800b1f8:	f7ff ff1e 	bl	800b038 <__multiply>
 800b1fc:	4639      	mov	r1, r7
 800b1fe:	4680      	mov	r8, r0
 800b200:	4630      	mov	r0, r6
 800b202:	f7ff fe47 	bl	800ae94 <_Bfree>
 800b206:	4647      	mov	r7, r8
 800b208:	106d      	asrs	r5, r5, #1
 800b20a:	d00b      	beq.n	800b224 <__pow5mult+0xa0>
 800b20c:	6820      	ldr	r0, [r4, #0]
 800b20e:	b938      	cbnz	r0, 800b220 <__pow5mult+0x9c>
 800b210:	4622      	mov	r2, r4
 800b212:	4621      	mov	r1, r4
 800b214:	4630      	mov	r0, r6
 800b216:	f7ff ff0f 	bl	800b038 <__multiply>
 800b21a:	6020      	str	r0, [r4, #0]
 800b21c:	f8c0 9000 	str.w	r9, [r0]
 800b220:	4604      	mov	r4, r0
 800b222:	e7e4      	b.n	800b1ee <__pow5mult+0x6a>
 800b224:	4638      	mov	r0, r7
 800b226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b22a:	bf00      	nop
 800b22c:	0800c4a0 	.word	0x0800c4a0
 800b230:	0800c25a 	.word	0x0800c25a
 800b234:	0800c34e 	.word	0x0800c34e

0800b238 <__lshift>:
 800b238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b23c:	460c      	mov	r4, r1
 800b23e:	6849      	ldr	r1, [r1, #4]
 800b240:	6923      	ldr	r3, [r4, #16]
 800b242:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b246:	68a3      	ldr	r3, [r4, #8]
 800b248:	4607      	mov	r7, r0
 800b24a:	4691      	mov	r9, r2
 800b24c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b250:	f108 0601 	add.w	r6, r8, #1
 800b254:	42b3      	cmp	r3, r6
 800b256:	db0b      	blt.n	800b270 <__lshift+0x38>
 800b258:	4638      	mov	r0, r7
 800b25a:	f7ff fddb 	bl	800ae14 <_Balloc>
 800b25e:	4605      	mov	r5, r0
 800b260:	b948      	cbnz	r0, 800b276 <__lshift+0x3e>
 800b262:	4602      	mov	r2, r0
 800b264:	4b28      	ldr	r3, [pc, #160]	; (800b308 <__lshift+0xd0>)
 800b266:	4829      	ldr	r0, [pc, #164]	; (800b30c <__lshift+0xd4>)
 800b268:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b26c:	f000 fbd6 	bl	800ba1c <__assert_func>
 800b270:	3101      	adds	r1, #1
 800b272:	005b      	lsls	r3, r3, #1
 800b274:	e7ee      	b.n	800b254 <__lshift+0x1c>
 800b276:	2300      	movs	r3, #0
 800b278:	f100 0114 	add.w	r1, r0, #20
 800b27c:	f100 0210 	add.w	r2, r0, #16
 800b280:	4618      	mov	r0, r3
 800b282:	4553      	cmp	r3, sl
 800b284:	db33      	blt.n	800b2ee <__lshift+0xb6>
 800b286:	6920      	ldr	r0, [r4, #16]
 800b288:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b28c:	f104 0314 	add.w	r3, r4, #20
 800b290:	f019 091f 	ands.w	r9, r9, #31
 800b294:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b298:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b29c:	d02b      	beq.n	800b2f6 <__lshift+0xbe>
 800b29e:	f1c9 0e20 	rsb	lr, r9, #32
 800b2a2:	468a      	mov	sl, r1
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	6818      	ldr	r0, [r3, #0]
 800b2a8:	fa00 f009 	lsl.w	r0, r0, r9
 800b2ac:	4302      	orrs	r2, r0
 800b2ae:	f84a 2b04 	str.w	r2, [sl], #4
 800b2b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2b6:	459c      	cmp	ip, r3
 800b2b8:	fa22 f20e 	lsr.w	r2, r2, lr
 800b2bc:	d8f3      	bhi.n	800b2a6 <__lshift+0x6e>
 800b2be:	ebac 0304 	sub.w	r3, ip, r4
 800b2c2:	3b15      	subs	r3, #21
 800b2c4:	f023 0303 	bic.w	r3, r3, #3
 800b2c8:	3304      	adds	r3, #4
 800b2ca:	f104 0015 	add.w	r0, r4, #21
 800b2ce:	4584      	cmp	ip, r0
 800b2d0:	bf38      	it	cc
 800b2d2:	2304      	movcc	r3, #4
 800b2d4:	50ca      	str	r2, [r1, r3]
 800b2d6:	b10a      	cbz	r2, 800b2dc <__lshift+0xa4>
 800b2d8:	f108 0602 	add.w	r6, r8, #2
 800b2dc:	3e01      	subs	r6, #1
 800b2de:	4638      	mov	r0, r7
 800b2e0:	612e      	str	r6, [r5, #16]
 800b2e2:	4621      	mov	r1, r4
 800b2e4:	f7ff fdd6 	bl	800ae94 <_Bfree>
 800b2e8:	4628      	mov	r0, r5
 800b2ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2ee:	f842 0f04 	str.w	r0, [r2, #4]!
 800b2f2:	3301      	adds	r3, #1
 800b2f4:	e7c5      	b.n	800b282 <__lshift+0x4a>
 800b2f6:	3904      	subs	r1, #4
 800b2f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2fc:	f841 2f04 	str.w	r2, [r1, #4]!
 800b300:	459c      	cmp	ip, r3
 800b302:	d8f9      	bhi.n	800b2f8 <__lshift+0xc0>
 800b304:	e7ea      	b.n	800b2dc <__lshift+0xa4>
 800b306:	bf00      	nop
 800b308:	0800c2d0 	.word	0x0800c2d0
 800b30c:	0800c34e 	.word	0x0800c34e

0800b310 <__mcmp>:
 800b310:	b530      	push	{r4, r5, lr}
 800b312:	6902      	ldr	r2, [r0, #16]
 800b314:	690c      	ldr	r4, [r1, #16]
 800b316:	1b12      	subs	r2, r2, r4
 800b318:	d10e      	bne.n	800b338 <__mcmp+0x28>
 800b31a:	f100 0314 	add.w	r3, r0, #20
 800b31e:	3114      	adds	r1, #20
 800b320:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b324:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b328:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b32c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b330:	42a5      	cmp	r5, r4
 800b332:	d003      	beq.n	800b33c <__mcmp+0x2c>
 800b334:	d305      	bcc.n	800b342 <__mcmp+0x32>
 800b336:	2201      	movs	r2, #1
 800b338:	4610      	mov	r0, r2
 800b33a:	bd30      	pop	{r4, r5, pc}
 800b33c:	4283      	cmp	r3, r0
 800b33e:	d3f3      	bcc.n	800b328 <__mcmp+0x18>
 800b340:	e7fa      	b.n	800b338 <__mcmp+0x28>
 800b342:	f04f 32ff 	mov.w	r2, #4294967295
 800b346:	e7f7      	b.n	800b338 <__mcmp+0x28>

0800b348 <__mdiff>:
 800b348:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b34c:	460c      	mov	r4, r1
 800b34e:	4606      	mov	r6, r0
 800b350:	4611      	mov	r1, r2
 800b352:	4620      	mov	r0, r4
 800b354:	4617      	mov	r7, r2
 800b356:	f7ff ffdb 	bl	800b310 <__mcmp>
 800b35a:	1e05      	subs	r5, r0, #0
 800b35c:	d110      	bne.n	800b380 <__mdiff+0x38>
 800b35e:	4629      	mov	r1, r5
 800b360:	4630      	mov	r0, r6
 800b362:	f7ff fd57 	bl	800ae14 <_Balloc>
 800b366:	b930      	cbnz	r0, 800b376 <__mdiff+0x2e>
 800b368:	4b39      	ldr	r3, [pc, #228]	; (800b450 <__mdiff+0x108>)
 800b36a:	4602      	mov	r2, r0
 800b36c:	f240 2132 	movw	r1, #562	; 0x232
 800b370:	4838      	ldr	r0, [pc, #224]	; (800b454 <__mdiff+0x10c>)
 800b372:	f000 fb53 	bl	800ba1c <__assert_func>
 800b376:	2301      	movs	r3, #1
 800b378:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b37c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b380:	bfa4      	itt	ge
 800b382:	463b      	movge	r3, r7
 800b384:	4627      	movge	r7, r4
 800b386:	4630      	mov	r0, r6
 800b388:	6879      	ldr	r1, [r7, #4]
 800b38a:	bfa6      	itte	ge
 800b38c:	461c      	movge	r4, r3
 800b38e:	2500      	movge	r5, #0
 800b390:	2501      	movlt	r5, #1
 800b392:	f7ff fd3f 	bl	800ae14 <_Balloc>
 800b396:	b920      	cbnz	r0, 800b3a2 <__mdiff+0x5a>
 800b398:	4b2d      	ldr	r3, [pc, #180]	; (800b450 <__mdiff+0x108>)
 800b39a:	4602      	mov	r2, r0
 800b39c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b3a0:	e7e6      	b.n	800b370 <__mdiff+0x28>
 800b3a2:	693e      	ldr	r6, [r7, #16]
 800b3a4:	60c5      	str	r5, [r0, #12]
 800b3a6:	6925      	ldr	r5, [r4, #16]
 800b3a8:	f107 0114 	add.w	r1, r7, #20
 800b3ac:	f104 0914 	add.w	r9, r4, #20
 800b3b0:	f100 0e14 	add.w	lr, r0, #20
 800b3b4:	f107 0210 	add.w	r2, r7, #16
 800b3b8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b3bc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b3c0:	46f2      	mov	sl, lr
 800b3c2:	2700      	movs	r7, #0
 800b3c4:	f859 3b04 	ldr.w	r3, [r9], #4
 800b3c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b3cc:	fa1f f883 	uxth.w	r8, r3
 800b3d0:	fa17 f78b 	uxtah	r7, r7, fp
 800b3d4:	0c1b      	lsrs	r3, r3, #16
 800b3d6:	eba7 0808 	sub.w	r8, r7, r8
 800b3da:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b3de:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b3e2:	fa1f f888 	uxth.w	r8, r8
 800b3e6:	141f      	asrs	r7, r3, #16
 800b3e8:	454d      	cmp	r5, r9
 800b3ea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b3ee:	f84a 3b04 	str.w	r3, [sl], #4
 800b3f2:	d8e7      	bhi.n	800b3c4 <__mdiff+0x7c>
 800b3f4:	1b2b      	subs	r3, r5, r4
 800b3f6:	3b15      	subs	r3, #21
 800b3f8:	f023 0303 	bic.w	r3, r3, #3
 800b3fc:	3304      	adds	r3, #4
 800b3fe:	3415      	adds	r4, #21
 800b400:	42a5      	cmp	r5, r4
 800b402:	bf38      	it	cc
 800b404:	2304      	movcc	r3, #4
 800b406:	4419      	add	r1, r3
 800b408:	4473      	add	r3, lr
 800b40a:	469e      	mov	lr, r3
 800b40c:	460d      	mov	r5, r1
 800b40e:	4565      	cmp	r5, ip
 800b410:	d30e      	bcc.n	800b430 <__mdiff+0xe8>
 800b412:	f10c 0203 	add.w	r2, ip, #3
 800b416:	1a52      	subs	r2, r2, r1
 800b418:	f022 0203 	bic.w	r2, r2, #3
 800b41c:	3903      	subs	r1, #3
 800b41e:	458c      	cmp	ip, r1
 800b420:	bf38      	it	cc
 800b422:	2200      	movcc	r2, #0
 800b424:	441a      	add	r2, r3
 800b426:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b42a:	b17b      	cbz	r3, 800b44c <__mdiff+0x104>
 800b42c:	6106      	str	r6, [r0, #16]
 800b42e:	e7a5      	b.n	800b37c <__mdiff+0x34>
 800b430:	f855 8b04 	ldr.w	r8, [r5], #4
 800b434:	fa17 f488 	uxtah	r4, r7, r8
 800b438:	1422      	asrs	r2, r4, #16
 800b43a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b43e:	b2a4      	uxth	r4, r4
 800b440:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b444:	f84e 4b04 	str.w	r4, [lr], #4
 800b448:	1417      	asrs	r7, r2, #16
 800b44a:	e7e0      	b.n	800b40e <__mdiff+0xc6>
 800b44c:	3e01      	subs	r6, #1
 800b44e:	e7ea      	b.n	800b426 <__mdiff+0xde>
 800b450:	0800c2d0 	.word	0x0800c2d0
 800b454:	0800c34e 	.word	0x0800c34e

0800b458 <__d2b>:
 800b458:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b45c:	4689      	mov	r9, r1
 800b45e:	2101      	movs	r1, #1
 800b460:	ec57 6b10 	vmov	r6, r7, d0
 800b464:	4690      	mov	r8, r2
 800b466:	f7ff fcd5 	bl	800ae14 <_Balloc>
 800b46a:	4604      	mov	r4, r0
 800b46c:	b930      	cbnz	r0, 800b47c <__d2b+0x24>
 800b46e:	4602      	mov	r2, r0
 800b470:	4b25      	ldr	r3, [pc, #148]	; (800b508 <__d2b+0xb0>)
 800b472:	4826      	ldr	r0, [pc, #152]	; (800b50c <__d2b+0xb4>)
 800b474:	f240 310a 	movw	r1, #778	; 0x30a
 800b478:	f000 fad0 	bl	800ba1c <__assert_func>
 800b47c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b480:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b484:	bb35      	cbnz	r5, 800b4d4 <__d2b+0x7c>
 800b486:	2e00      	cmp	r6, #0
 800b488:	9301      	str	r3, [sp, #4]
 800b48a:	d028      	beq.n	800b4de <__d2b+0x86>
 800b48c:	4668      	mov	r0, sp
 800b48e:	9600      	str	r6, [sp, #0]
 800b490:	f7ff fd8c 	bl	800afac <__lo0bits>
 800b494:	9900      	ldr	r1, [sp, #0]
 800b496:	b300      	cbz	r0, 800b4da <__d2b+0x82>
 800b498:	9a01      	ldr	r2, [sp, #4]
 800b49a:	f1c0 0320 	rsb	r3, r0, #32
 800b49e:	fa02 f303 	lsl.w	r3, r2, r3
 800b4a2:	430b      	orrs	r3, r1
 800b4a4:	40c2      	lsrs	r2, r0
 800b4a6:	6163      	str	r3, [r4, #20]
 800b4a8:	9201      	str	r2, [sp, #4]
 800b4aa:	9b01      	ldr	r3, [sp, #4]
 800b4ac:	61a3      	str	r3, [r4, #24]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	bf14      	ite	ne
 800b4b2:	2202      	movne	r2, #2
 800b4b4:	2201      	moveq	r2, #1
 800b4b6:	6122      	str	r2, [r4, #16]
 800b4b8:	b1d5      	cbz	r5, 800b4f0 <__d2b+0x98>
 800b4ba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b4be:	4405      	add	r5, r0
 800b4c0:	f8c9 5000 	str.w	r5, [r9]
 800b4c4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b4c8:	f8c8 0000 	str.w	r0, [r8]
 800b4cc:	4620      	mov	r0, r4
 800b4ce:	b003      	add	sp, #12
 800b4d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b4d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b4d8:	e7d5      	b.n	800b486 <__d2b+0x2e>
 800b4da:	6161      	str	r1, [r4, #20]
 800b4dc:	e7e5      	b.n	800b4aa <__d2b+0x52>
 800b4de:	a801      	add	r0, sp, #4
 800b4e0:	f7ff fd64 	bl	800afac <__lo0bits>
 800b4e4:	9b01      	ldr	r3, [sp, #4]
 800b4e6:	6163      	str	r3, [r4, #20]
 800b4e8:	2201      	movs	r2, #1
 800b4ea:	6122      	str	r2, [r4, #16]
 800b4ec:	3020      	adds	r0, #32
 800b4ee:	e7e3      	b.n	800b4b8 <__d2b+0x60>
 800b4f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b4f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b4f8:	f8c9 0000 	str.w	r0, [r9]
 800b4fc:	6918      	ldr	r0, [r3, #16]
 800b4fe:	f7ff fd35 	bl	800af6c <__hi0bits>
 800b502:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b506:	e7df      	b.n	800b4c8 <__d2b+0x70>
 800b508:	0800c2d0 	.word	0x0800c2d0
 800b50c:	0800c34e 	.word	0x0800c34e

0800b510 <_calloc_r>:
 800b510:	b513      	push	{r0, r1, r4, lr}
 800b512:	434a      	muls	r2, r1
 800b514:	4611      	mov	r1, r2
 800b516:	9201      	str	r2, [sp, #4]
 800b518:	f000 f85a 	bl	800b5d0 <_malloc_r>
 800b51c:	4604      	mov	r4, r0
 800b51e:	b118      	cbz	r0, 800b528 <_calloc_r+0x18>
 800b520:	9a01      	ldr	r2, [sp, #4]
 800b522:	2100      	movs	r1, #0
 800b524:	f7fd fe74 	bl	8009210 <memset>
 800b528:	4620      	mov	r0, r4
 800b52a:	b002      	add	sp, #8
 800b52c:	bd10      	pop	{r4, pc}
	...

0800b530 <_free_r>:
 800b530:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b532:	2900      	cmp	r1, #0
 800b534:	d048      	beq.n	800b5c8 <_free_r+0x98>
 800b536:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b53a:	9001      	str	r0, [sp, #4]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	f1a1 0404 	sub.w	r4, r1, #4
 800b542:	bfb8      	it	lt
 800b544:	18e4      	addlt	r4, r4, r3
 800b546:	f000 fadd 	bl	800bb04 <__malloc_lock>
 800b54a:	4a20      	ldr	r2, [pc, #128]	; (800b5cc <_free_r+0x9c>)
 800b54c:	9801      	ldr	r0, [sp, #4]
 800b54e:	6813      	ldr	r3, [r2, #0]
 800b550:	4615      	mov	r5, r2
 800b552:	b933      	cbnz	r3, 800b562 <_free_r+0x32>
 800b554:	6063      	str	r3, [r4, #4]
 800b556:	6014      	str	r4, [r2, #0]
 800b558:	b003      	add	sp, #12
 800b55a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b55e:	f000 bad7 	b.w	800bb10 <__malloc_unlock>
 800b562:	42a3      	cmp	r3, r4
 800b564:	d90b      	bls.n	800b57e <_free_r+0x4e>
 800b566:	6821      	ldr	r1, [r4, #0]
 800b568:	1862      	adds	r2, r4, r1
 800b56a:	4293      	cmp	r3, r2
 800b56c:	bf04      	itt	eq
 800b56e:	681a      	ldreq	r2, [r3, #0]
 800b570:	685b      	ldreq	r3, [r3, #4]
 800b572:	6063      	str	r3, [r4, #4]
 800b574:	bf04      	itt	eq
 800b576:	1852      	addeq	r2, r2, r1
 800b578:	6022      	streq	r2, [r4, #0]
 800b57a:	602c      	str	r4, [r5, #0]
 800b57c:	e7ec      	b.n	800b558 <_free_r+0x28>
 800b57e:	461a      	mov	r2, r3
 800b580:	685b      	ldr	r3, [r3, #4]
 800b582:	b10b      	cbz	r3, 800b588 <_free_r+0x58>
 800b584:	42a3      	cmp	r3, r4
 800b586:	d9fa      	bls.n	800b57e <_free_r+0x4e>
 800b588:	6811      	ldr	r1, [r2, #0]
 800b58a:	1855      	adds	r5, r2, r1
 800b58c:	42a5      	cmp	r5, r4
 800b58e:	d10b      	bne.n	800b5a8 <_free_r+0x78>
 800b590:	6824      	ldr	r4, [r4, #0]
 800b592:	4421      	add	r1, r4
 800b594:	1854      	adds	r4, r2, r1
 800b596:	42a3      	cmp	r3, r4
 800b598:	6011      	str	r1, [r2, #0]
 800b59a:	d1dd      	bne.n	800b558 <_free_r+0x28>
 800b59c:	681c      	ldr	r4, [r3, #0]
 800b59e:	685b      	ldr	r3, [r3, #4]
 800b5a0:	6053      	str	r3, [r2, #4]
 800b5a2:	4421      	add	r1, r4
 800b5a4:	6011      	str	r1, [r2, #0]
 800b5a6:	e7d7      	b.n	800b558 <_free_r+0x28>
 800b5a8:	d902      	bls.n	800b5b0 <_free_r+0x80>
 800b5aa:	230c      	movs	r3, #12
 800b5ac:	6003      	str	r3, [r0, #0]
 800b5ae:	e7d3      	b.n	800b558 <_free_r+0x28>
 800b5b0:	6825      	ldr	r5, [r4, #0]
 800b5b2:	1961      	adds	r1, r4, r5
 800b5b4:	428b      	cmp	r3, r1
 800b5b6:	bf04      	itt	eq
 800b5b8:	6819      	ldreq	r1, [r3, #0]
 800b5ba:	685b      	ldreq	r3, [r3, #4]
 800b5bc:	6063      	str	r3, [r4, #4]
 800b5be:	bf04      	itt	eq
 800b5c0:	1949      	addeq	r1, r1, r5
 800b5c2:	6021      	streq	r1, [r4, #0]
 800b5c4:	6054      	str	r4, [r2, #4]
 800b5c6:	e7c7      	b.n	800b558 <_free_r+0x28>
 800b5c8:	b003      	add	sp, #12
 800b5ca:	bd30      	pop	{r4, r5, pc}
 800b5cc:	20000204 	.word	0x20000204

0800b5d0 <_malloc_r>:
 800b5d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5d2:	1ccd      	adds	r5, r1, #3
 800b5d4:	f025 0503 	bic.w	r5, r5, #3
 800b5d8:	3508      	adds	r5, #8
 800b5da:	2d0c      	cmp	r5, #12
 800b5dc:	bf38      	it	cc
 800b5de:	250c      	movcc	r5, #12
 800b5e0:	2d00      	cmp	r5, #0
 800b5e2:	4606      	mov	r6, r0
 800b5e4:	db01      	blt.n	800b5ea <_malloc_r+0x1a>
 800b5e6:	42a9      	cmp	r1, r5
 800b5e8:	d903      	bls.n	800b5f2 <_malloc_r+0x22>
 800b5ea:	230c      	movs	r3, #12
 800b5ec:	6033      	str	r3, [r6, #0]
 800b5ee:	2000      	movs	r0, #0
 800b5f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5f2:	f000 fa87 	bl	800bb04 <__malloc_lock>
 800b5f6:	4921      	ldr	r1, [pc, #132]	; (800b67c <_malloc_r+0xac>)
 800b5f8:	680a      	ldr	r2, [r1, #0]
 800b5fa:	4614      	mov	r4, r2
 800b5fc:	b99c      	cbnz	r4, 800b626 <_malloc_r+0x56>
 800b5fe:	4f20      	ldr	r7, [pc, #128]	; (800b680 <_malloc_r+0xb0>)
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	b923      	cbnz	r3, 800b60e <_malloc_r+0x3e>
 800b604:	4621      	mov	r1, r4
 800b606:	4630      	mov	r0, r6
 800b608:	f000 f996 	bl	800b938 <_sbrk_r>
 800b60c:	6038      	str	r0, [r7, #0]
 800b60e:	4629      	mov	r1, r5
 800b610:	4630      	mov	r0, r6
 800b612:	f000 f991 	bl	800b938 <_sbrk_r>
 800b616:	1c43      	adds	r3, r0, #1
 800b618:	d123      	bne.n	800b662 <_malloc_r+0x92>
 800b61a:	230c      	movs	r3, #12
 800b61c:	6033      	str	r3, [r6, #0]
 800b61e:	4630      	mov	r0, r6
 800b620:	f000 fa76 	bl	800bb10 <__malloc_unlock>
 800b624:	e7e3      	b.n	800b5ee <_malloc_r+0x1e>
 800b626:	6823      	ldr	r3, [r4, #0]
 800b628:	1b5b      	subs	r3, r3, r5
 800b62a:	d417      	bmi.n	800b65c <_malloc_r+0x8c>
 800b62c:	2b0b      	cmp	r3, #11
 800b62e:	d903      	bls.n	800b638 <_malloc_r+0x68>
 800b630:	6023      	str	r3, [r4, #0]
 800b632:	441c      	add	r4, r3
 800b634:	6025      	str	r5, [r4, #0]
 800b636:	e004      	b.n	800b642 <_malloc_r+0x72>
 800b638:	6863      	ldr	r3, [r4, #4]
 800b63a:	42a2      	cmp	r2, r4
 800b63c:	bf0c      	ite	eq
 800b63e:	600b      	streq	r3, [r1, #0]
 800b640:	6053      	strne	r3, [r2, #4]
 800b642:	4630      	mov	r0, r6
 800b644:	f000 fa64 	bl	800bb10 <__malloc_unlock>
 800b648:	f104 000b 	add.w	r0, r4, #11
 800b64c:	1d23      	adds	r3, r4, #4
 800b64e:	f020 0007 	bic.w	r0, r0, #7
 800b652:	1ac2      	subs	r2, r0, r3
 800b654:	d0cc      	beq.n	800b5f0 <_malloc_r+0x20>
 800b656:	1a1b      	subs	r3, r3, r0
 800b658:	50a3      	str	r3, [r4, r2]
 800b65a:	e7c9      	b.n	800b5f0 <_malloc_r+0x20>
 800b65c:	4622      	mov	r2, r4
 800b65e:	6864      	ldr	r4, [r4, #4]
 800b660:	e7cc      	b.n	800b5fc <_malloc_r+0x2c>
 800b662:	1cc4      	adds	r4, r0, #3
 800b664:	f024 0403 	bic.w	r4, r4, #3
 800b668:	42a0      	cmp	r0, r4
 800b66a:	d0e3      	beq.n	800b634 <_malloc_r+0x64>
 800b66c:	1a21      	subs	r1, r4, r0
 800b66e:	4630      	mov	r0, r6
 800b670:	f000 f962 	bl	800b938 <_sbrk_r>
 800b674:	3001      	adds	r0, #1
 800b676:	d1dd      	bne.n	800b634 <_malloc_r+0x64>
 800b678:	e7cf      	b.n	800b61a <_malloc_r+0x4a>
 800b67a:	bf00      	nop
 800b67c:	20000204 	.word	0x20000204
 800b680:	20000208 	.word	0x20000208

0800b684 <__sfputc_r>:
 800b684:	6893      	ldr	r3, [r2, #8]
 800b686:	3b01      	subs	r3, #1
 800b688:	2b00      	cmp	r3, #0
 800b68a:	b410      	push	{r4}
 800b68c:	6093      	str	r3, [r2, #8]
 800b68e:	da08      	bge.n	800b6a2 <__sfputc_r+0x1e>
 800b690:	6994      	ldr	r4, [r2, #24]
 800b692:	42a3      	cmp	r3, r4
 800b694:	db01      	blt.n	800b69a <__sfputc_r+0x16>
 800b696:	290a      	cmp	r1, #10
 800b698:	d103      	bne.n	800b6a2 <__sfputc_r+0x1e>
 800b69a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b69e:	f7fe ba41 	b.w	8009b24 <__swbuf_r>
 800b6a2:	6813      	ldr	r3, [r2, #0]
 800b6a4:	1c58      	adds	r0, r3, #1
 800b6a6:	6010      	str	r0, [r2, #0]
 800b6a8:	7019      	strb	r1, [r3, #0]
 800b6aa:	4608      	mov	r0, r1
 800b6ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6b0:	4770      	bx	lr

0800b6b2 <__sfputs_r>:
 800b6b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6b4:	4606      	mov	r6, r0
 800b6b6:	460f      	mov	r7, r1
 800b6b8:	4614      	mov	r4, r2
 800b6ba:	18d5      	adds	r5, r2, r3
 800b6bc:	42ac      	cmp	r4, r5
 800b6be:	d101      	bne.n	800b6c4 <__sfputs_r+0x12>
 800b6c0:	2000      	movs	r0, #0
 800b6c2:	e007      	b.n	800b6d4 <__sfputs_r+0x22>
 800b6c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6c8:	463a      	mov	r2, r7
 800b6ca:	4630      	mov	r0, r6
 800b6cc:	f7ff ffda 	bl	800b684 <__sfputc_r>
 800b6d0:	1c43      	adds	r3, r0, #1
 800b6d2:	d1f3      	bne.n	800b6bc <__sfputs_r+0xa>
 800b6d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b6d8 <_vfiprintf_r>:
 800b6d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6dc:	460d      	mov	r5, r1
 800b6de:	b09d      	sub	sp, #116	; 0x74
 800b6e0:	4614      	mov	r4, r2
 800b6e2:	4698      	mov	r8, r3
 800b6e4:	4606      	mov	r6, r0
 800b6e6:	b118      	cbz	r0, 800b6f0 <_vfiprintf_r+0x18>
 800b6e8:	6983      	ldr	r3, [r0, #24]
 800b6ea:	b90b      	cbnz	r3, 800b6f0 <_vfiprintf_r+0x18>
 800b6ec:	f7ff fa6e 	bl	800abcc <__sinit>
 800b6f0:	4b89      	ldr	r3, [pc, #548]	; (800b918 <_vfiprintf_r+0x240>)
 800b6f2:	429d      	cmp	r5, r3
 800b6f4:	d11b      	bne.n	800b72e <_vfiprintf_r+0x56>
 800b6f6:	6875      	ldr	r5, [r6, #4]
 800b6f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6fa:	07d9      	lsls	r1, r3, #31
 800b6fc:	d405      	bmi.n	800b70a <_vfiprintf_r+0x32>
 800b6fe:	89ab      	ldrh	r3, [r5, #12]
 800b700:	059a      	lsls	r2, r3, #22
 800b702:	d402      	bmi.n	800b70a <_vfiprintf_r+0x32>
 800b704:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b706:	f7ff fb04 	bl	800ad12 <__retarget_lock_acquire_recursive>
 800b70a:	89ab      	ldrh	r3, [r5, #12]
 800b70c:	071b      	lsls	r3, r3, #28
 800b70e:	d501      	bpl.n	800b714 <_vfiprintf_r+0x3c>
 800b710:	692b      	ldr	r3, [r5, #16]
 800b712:	b9eb      	cbnz	r3, 800b750 <_vfiprintf_r+0x78>
 800b714:	4629      	mov	r1, r5
 800b716:	4630      	mov	r0, r6
 800b718:	f7fe fa56 	bl	8009bc8 <__swsetup_r>
 800b71c:	b1c0      	cbz	r0, 800b750 <_vfiprintf_r+0x78>
 800b71e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b720:	07dc      	lsls	r4, r3, #31
 800b722:	d50e      	bpl.n	800b742 <_vfiprintf_r+0x6a>
 800b724:	f04f 30ff 	mov.w	r0, #4294967295
 800b728:	b01d      	add	sp, #116	; 0x74
 800b72a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b72e:	4b7b      	ldr	r3, [pc, #492]	; (800b91c <_vfiprintf_r+0x244>)
 800b730:	429d      	cmp	r5, r3
 800b732:	d101      	bne.n	800b738 <_vfiprintf_r+0x60>
 800b734:	68b5      	ldr	r5, [r6, #8]
 800b736:	e7df      	b.n	800b6f8 <_vfiprintf_r+0x20>
 800b738:	4b79      	ldr	r3, [pc, #484]	; (800b920 <_vfiprintf_r+0x248>)
 800b73a:	429d      	cmp	r5, r3
 800b73c:	bf08      	it	eq
 800b73e:	68f5      	ldreq	r5, [r6, #12]
 800b740:	e7da      	b.n	800b6f8 <_vfiprintf_r+0x20>
 800b742:	89ab      	ldrh	r3, [r5, #12]
 800b744:	0598      	lsls	r0, r3, #22
 800b746:	d4ed      	bmi.n	800b724 <_vfiprintf_r+0x4c>
 800b748:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b74a:	f7ff fae3 	bl	800ad14 <__retarget_lock_release_recursive>
 800b74e:	e7e9      	b.n	800b724 <_vfiprintf_r+0x4c>
 800b750:	2300      	movs	r3, #0
 800b752:	9309      	str	r3, [sp, #36]	; 0x24
 800b754:	2320      	movs	r3, #32
 800b756:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b75a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b75e:	2330      	movs	r3, #48	; 0x30
 800b760:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b924 <_vfiprintf_r+0x24c>
 800b764:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b768:	f04f 0901 	mov.w	r9, #1
 800b76c:	4623      	mov	r3, r4
 800b76e:	469a      	mov	sl, r3
 800b770:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b774:	b10a      	cbz	r2, 800b77a <_vfiprintf_r+0xa2>
 800b776:	2a25      	cmp	r2, #37	; 0x25
 800b778:	d1f9      	bne.n	800b76e <_vfiprintf_r+0x96>
 800b77a:	ebba 0b04 	subs.w	fp, sl, r4
 800b77e:	d00b      	beq.n	800b798 <_vfiprintf_r+0xc0>
 800b780:	465b      	mov	r3, fp
 800b782:	4622      	mov	r2, r4
 800b784:	4629      	mov	r1, r5
 800b786:	4630      	mov	r0, r6
 800b788:	f7ff ff93 	bl	800b6b2 <__sfputs_r>
 800b78c:	3001      	adds	r0, #1
 800b78e:	f000 80aa 	beq.w	800b8e6 <_vfiprintf_r+0x20e>
 800b792:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b794:	445a      	add	r2, fp
 800b796:	9209      	str	r2, [sp, #36]	; 0x24
 800b798:	f89a 3000 	ldrb.w	r3, [sl]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	f000 80a2 	beq.w	800b8e6 <_vfiprintf_r+0x20e>
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b7a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b7ac:	f10a 0a01 	add.w	sl, sl, #1
 800b7b0:	9304      	str	r3, [sp, #16]
 800b7b2:	9307      	str	r3, [sp, #28]
 800b7b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b7b8:	931a      	str	r3, [sp, #104]	; 0x68
 800b7ba:	4654      	mov	r4, sl
 800b7bc:	2205      	movs	r2, #5
 800b7be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7c2:	4858      	ldr	r0, [pc, #352]	; (800b924 <_vfiprintf_r+0x24c>)
 800b7c4:	f7f4 fd34 	bl	8000230 <memchr>
 800b7c8:	9a04      	ldr	r2, [sp, #16]
 800b7ca:	b9d8      	cbnz	r0, 800b804 <_vfiprintf_r+0x12c>
 800b7cc:	06d1      	lsls	r1, r2, #27
 800b7ce:	bf44      	itt	mi
 800b7d0:	2320      	movmi	r3, #32
 800b7d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b7d6:	0713      	lsls	r3, r2, #28
 800b7d8:	bf44      	itt	mi
 800b7da:	232b      	movmi	r3, #43	; 0x2b
 800b7dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b7e0:	f89a 3000 	ldrb.w	r3, [sl]
 800b7e4:	2b2a      	cmp	r3, #42	; 0x2a
 800b7e6:	d015      	beq.n	800b814 <_vfiprintf_r+0x13c>
 800b7e8:	9a07      	ldr	r2, [sp, #28]
 800b7ea:	4654      	mov	r4, sl
 800b7ec:	2000      	movs	r0, #0
 800b7ee:	f04f 0c0a 	mov.w	ip, #10
 800b7f2:	4621      	mov	r1, r4
 800b7f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7f8:	3b30      	subs	r3, #48	; 0x30
 800b7fa:	2b09      	cmp	r3, #9
 800b7fc:	d94e      	bls.n	800b89c <_vfiprintf_r+0x1c4>
 800b7fe:	b1b0      	cbz	r0, 800b82e <_vfiprintf_r+0x156>
 800b800:	9207      	str	r2, [sp, #28]
 800b802:	e014      	b.n	800b82e <_vfiprintf_r+0x156>
 800b804:	eba0 0308 	sub.w	r3, r0, r8
 800b808:	fa09 f303 	lsl.w	r3, r9, r3
 800b80c:	4313      	orrs	r3, r2
 800b80e:	9304      	str	r3, [sp, #16]
 800b810:	46a2      	mov	sl, r4
 800b812:	e7d2      	b.n	800b7ba <_vfiprintf_r+0xe2>
 800b814:	9b03      	ldr	r3, [sp, #12]
 800b816:	1d19      	adds	r1, r3, #4
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	9103      	str	r1, [sp, #12]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	bfbb      	ittet	lt
 800b820:	425b      	neglt	r3, r3
 800b822:	f042 0202 	orrlt.w	r2, r2, #2
 800b826:	9307      	strge	r3, [sp, #28]
 800b828:	9307      	strlt	r3, [sp, #28]
 800b82a:	bfb8      	it	lt
 800b82c:	9204      	strlt	r2, [sp, #16]
 800b82e:	7823      	ldrb	r3, [r4, #0]
 800b830:	2b2e      	cmp	r3, #46	; 0x2e
 800b832:	d10c      	bne.n	800b84e <_vfiprintf_r+0x176>
 800b834:	7863      	ldrb	r3, [r4, #1]
 800b836:	2b2a      	cmp	r3, #42	; 0x2a
 800b838:	d135      	bne.n	800b8a6 <_vfiprintf_r+0x1ce>
 800b83a:	9b03      	ldr	r3, [sp, #12]
 800b83c:	1d1a      	adds	r2, r3, #4
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	9203      	str	r2, [sp, #12]
 800b842:	2b00      	cmp	r3, #0
 800b844:	bfb8      	it	lt
 800b846:	f04f 33ff 	movlt.w	r3, #4294967295
 800b84a:	3402      	adds	r4, #2
 800b84c:	9305      	str	r3, [sp, #20]
 800b84e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b934 <_vfiprintf_r+0x25c>
 800b852:	7821      	ldrb	r1, [r4, #0]
 800b854:	2203      	movs	r2, #3
 800b856:	4650      	mov	r0, sl
 800b858:	f7f4 fcea 	bl	8000230 <memchr>
 800b85c:	b140      	cbz	r0, 800b870 <_vfiprintf_r+0x198>
 800b85e:	2340      	movs	r3, #64	; 0x40
 800b860:	eba0 000a 	sub.w	r0, r0, sl
 800b864:	fa03 f000 	lsl.w	r0, r3, r0
 800b868:	9b04      	ldr	r3, [sp, #16]
 800b86a:	4303      	orrs	r3, r0
 800b86c:	3401      	adds	r4, #1
 800b86e:	9304      	str	r3, [sp, #16]
 800b870:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b874:	482c      	ldr	r0, [pc, #176]	; (800b928 <_vfiprintf_r+0x250>)
 800b876:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b87a:	2206      	movs	r2, #6
 800b87c:	f7f4 fcd8 	bl	8000230 <memchr>
 800b880:	2800      	cmp	r0, #0
 800b882:	d03f      	beq.n	800b904 <_vfiprintf_r+0x22c>
 800b884:	4b29      	ldr	r3, [pc, #164]	; (800b92c <_vfiprintf_r+0x254>)
 800b886:	bb1b      	cbnz	r3, 800b8d0 <_vfiprintf_r+0x1f8>
 800b888:	9b03      	ldr	r3, [sp, #12]
 800b88a:	3307      	adds	r3, #7
 800b88c:	f023 0307 	bic.w	r3, r3, #7
 800b890:	3308      	adds	r3, #8
 800b892:	9303      	str	r3, [sp, #12]
 800b894:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b896:	443b      	add	r3, r7
 800b898:	9309      	str	r3, [sp, #36]	; 0x24
 800b89a:	e767      	b.n	800b76c <_vfiprintf_r+0x94>
 800b89c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b8a0:	460c      	mov	r4, r1
 800b8a2:	2001      	movs	r0, #1
 800b8a4:	e7a5      	b.n	800b7f2 <_vfiprintf_r+0x11a>
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	3401      	adds	r4, #1
 800b8aa:	9305      	str	r3, [sp, #20]
 800b8ac:	4619      	mov	r1, r3
 800b8ae:	f04f 0c0a 	mov.w	ip, #10
 800b8b2:	4620      	mov	r0, r4
 800b8b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b8b8:	3a30      	subs	r2, #48	; 0x30
 800b8ba:	2a09      	cmp	r2, #9
 800b8bc:	d903      	bls.n	800b8c6 <_vfiprintf_r+0x1ee>
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d0c5      	beq.n	800b84e <_vfiprintf_r+0x176>
 800b8c2:	9105      	str	r1, [sp, #20]
 800b8c4:	e7c3      	b.n	800b84e <_vfiprintf_r+0x176>
 800b8c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800b8ca:	4604      	mov	r4, r0
 800b8cc:	2301      	movs	r3, #1
 800b8ce:	e7f0      	b.n	800b8b2 <_vfiprintf_r+0x1da>
 800b8d0:	ab03      	add	r3, sp, #12
 800b8d2:	9300      	str	r3, [sp, #0]
 800b8d4:	462a      	mov	r2, r5
 800b8d6:	4b16      	ldr	r3, [pc, #88]	; (800b930 <_vfiprintf_r+0x258>)
 800b8d8:	a904      	add	r1, sp, #16
 800b8da:	4630      	mov	r0, r6
 800b8dc:	f7fd fd40 	bl	8009360 <_printf_float>
 800b8e0:	4607      	mov	r7, r0
 800b8e2:	1c78      	adds	r0, r7, #1
 800b8e4:	d1d6      	bne.n	800b894 <_vfiprintf_r+0x1bc>
 800b8e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8e8:	07d9      	lsls	r1, r3, #31
 800b8ea:	d405      	bmi.n	800b8f8 <_vfiprintf_r+0x220>
 800b8ec:	89ab      	ldrh	r3, [r5, #12]
 800b8ee:	059a      	lsls	r2, r3, #22
 800b8f0:	d402      	bmi.n	800b8f8 <_vfiprintf_r+0x220>
 800b8f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8f4:	f7ff fa0e 	bl	800ad14 <__retarget_lock_release_recursive>
 800b8f8:	89ab      	ldrh	r3, [r5, #12]
 800b8fa:	065b      	lsls	r3, r3, #25
 800b8fc:	f53f af12 	bmi.w	800b724 <_vfiprintf_r+0x4c>
 800b900:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b902:	e711      	b.n	800b728 <_vfiprintf_r+0x50>
 800b904:	ab03      	add	r3, sp, #12
 800b906:	9300      	str	r3, [sp, #0]
 800b908:	462a      	mov	r2, r5
 800b90a:	4b09      	ldr	r3, [pc, #36]	; (800b930 <_vfiprintf_r+0x258>)
 800b90c:	a904      	add	r1, sp, #16
 800b90e:	4630      	mov	r0, r6
 800b910:	f7fd ffca 	bl	80098a8 <_printf_i>
 800b914:	e7e4      	b.n	800b8e0 <_vfiprintf_r+0x208>
 800b916:	bf00      	nop
 800b918:	0800c304 	.word	0x0800c304
 800b91c:	0800c324 	.word	0x0800c324
 800b920:	0800c2e4 	.word	0x0800c2e4
 800b924:	0800c4ac 	.word	0x0800c4ac
 800b928:	0800c4b6 	.word	0x0800c4b6
 800b92c:	08009361 	.word	0x08009361
 800b930:	0800b6b3 	.word	0x0800b6b3
 800b934:	0800c4b2 	.word	0x0800c4b2

0800b938 <_sbrk_r>:
 800b938:	b538      	push	{r3, r4, r5, lr}
 800b93a:	4d06      	ldr	r5, [pc, #24]	; (800b954 <_sbrk_r+0x1c>)
 800b93c:	2300      	movs	r3, #0
 800b93e:	4604      	mov	r4, r0
 800b940:	4608      	mov	r0, r1
 800b942:	602b      	str	r3, [r5, #0]
 800b944:	f7f6 ffd0 	bl	80028e8 <_sbrk>
 800b948:	1c43      	adds	r3, r0, #1
 800b94a:	d102      	bne.n	800b952 <_sbrk_r+0x1a>
 800b94c:	682b      	ldr	r3, [r5, #0]
 800b94e:	b103      	cbz	r3, 800b952 <_sbrk_r+0x1a>
 800b950:	6023      	str	r3, [r4, #0]
 800b952:	bd38      	pop	{r3, r4, r5, pc}
 800b954:	2000956c 	.word	0x2000956c

0800b958 <__sread>:
 800b958:	b510      	push	{r4, lr}
 800b95a:	460c      	mov	r4, r1
 800b95c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b960:	f000 f8dc 	bl	800bb1c <_read_r>
 800b964:	2800      	cmp	r0, #0
 800b966:	bfab      	itete	ge
 800b968:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b96a:	89a3      	ldrhlt	r3, [r4, #12]
 800b96c:	181b      	addge	r3, r3, r0
 800b96e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b972:	bfac      	ite	ge
 800b974:	6563      	strge	r3, [r4, #84]	; 0x54
 800b976:	81a3      	strhlt	r3, [r4, #12]
 800b978:	bd10      	pop	{r4, pc}

0800b97a <__swrite>:
 800b97a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b97e:	461f      	mov	r7, r3
 800b980:	898b      	ldrh	r3, [r1, #12]
 800b982:	05db      	lsls	r3, r3, #23
 800b984:	4605      	mov	r5, r0
 800b986:	460c      	mov	r4, r1
 800b988:	4616      	mov	r6, r2
 800b98a:	d505      	bpl.n	800b998 <__swrite+0x1e>
 800b98c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b990:	2302      	movs	r3, #2
 800b992:	2200      	movs	r2, #0
 800b994:	f000 f8a4 	bl	800bae0 <_lseek_r>
 800b998:	89a3      	ldrh	r3, [r4, #12]
 800b99a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b99e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b9a2:	81a3      	strh	r3, [r4, #12]
 800b9a4:	4632      	mov	r2, r6
 800b9a6:	463b      	mov	r3, r7
 800b9a8:	4628      	mov	r0, r5
 800b9aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9ae:	f000 b823 	b.w	800b9f8 <_write_r>

0800b9b2 <__sseek>:
 800b9b2:	b510      	push	{r4, lr}
 800b9b4:	460c      	mov	r4, r1
 800b9b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9ba:	f000 f891 	bl	800bae0 <_lseek_r>
 800b9be:	1c43      	adds	r3, r0, #1
 800b9c0:	89a3      	ldrh	r3, [r4, #12]
 800b9c2:	bf15      	itete	ne
 800b9c4:	6560      	strne	r0, [r4, #84]	; 0x54
 800b9c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b9ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b9ce:	81a3      	strheq	r3, [r4, #12]
 800b9d0:	bf18      	it	ne
 800b9d2:	81a3      	strhne	r3, [r4, #12]
 800b9d4:	bd10      	pop	{r4, pc}

0800b9d6 <__sclose>:
 800b9d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9da:	f000 b83d 	b.w	800ba58 <_close_r>

0800b9de <__ascii_wctomb>:
 800b9de:	b149      	cbz	r1, 800b9f4 <__ascii_wctomb+0x16>
 800b9e0:	2aff      	cmp	r2, #255	; 0xff
 800b9e2:	bf85      	ittet	hi
 800b9e4:	238a      	movhi	r3, #138	; 0x8a
 800b9e6:	6003      	strhi	r3, [r0, #0]
 800b9e8:	700a      	strbls	r2, [r1, #0]
 800b9ea:	f04f 30ff 	movhi.w	r0, #4294967295
 800b9ee:	bf98      	it	ls
 800b9f0:	2001      	movls	r0, #1
 800b9f2:	4770      	bx	lr
 800b9f4:	4608      	mov	r0, r1
 800b9f6:	4770      	bx	lr

0800b9f8 <_write_r>:
 800b9f8:	b538      	push	{r3, r4, r5, lr}
 800b9fa:	4d07      	ldr	r5, [pc, #28]	; (800ba18 <_write_r+0x20>)
 800b9fc:	4604      	mov	r4, r0
 800b9fe:	4608      	mov	r0, r1
 800ba00:	4611      	mov	r1, r2
 800ba02:	2200      	movs	r2, #0
 800ba04:	602a      	str	r2, [r5, #0]
 800ba06:	461a      	mov	r2, r3
 800ba08:	f7f6 ff1d 	bl	8002846 <_write>
 800ba0c:	1c43      	adds	r3, r0, #1
 800ba0e:	d102      	bne.n	800ba16 <_write_r+0x1e>
 800ba10:	682b      	ldr	r3, [r5, #0]
 800ba12:	b103      	cbz	r3, 800ba16 <_write_r+0x1e>
 800ba14:	6023      	str	r3, [r4, #0]
 800ba16:	bd38      	pop	{r3, r4, r5, pc}
 800ba18:	2000956c 	.word	0x2000956c

0800ba1c <__assert_func>:
 800ba1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ba1e:	4614      	mov	r4, r2
 800ba20:	461a      	mov	r2, r3
 800ba22:	4b09      	ldr	r3, [pc, #36]	; (800ba48 <__assert_func+0x2c>)
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	4605      	mov	r5, r0
 800ba28:	68d8      	ldr	r0, [r3, #12]
 800ba2a:	b14c      	cbz	r4, 800ba40 <__assert_func+0x24>
 800ba2c:	4b07      	ldr	r3, [pc, #28]	; (800ba4c <__assert_func+0x30>)
 800ba2e:	9100      	str	r1, [sp, #0]
 800ba30:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ba34:	4906      	ldr	r1, [pc, #24]	; (800ba50 <__assert_func+0x34>)
 800ba36:	462b      	mov	r3, r5
 800ba38:	f000 f81e 	bl	800ba78 <fiprintf>
 800ba3c:	f000 f880 	bl	800bb40 <abort>
 800ba40:	4b04      	ldr	r3, [pc, #16]	; (800ba54 <__assert_func+0x38>)
 800ba42:	461c      	mov	r4, r3
 800ba44:	e7f3      	b.n	800ba2e <__assert_func+0x12>
 800ba46:	bf00      	nop
 800ba48:	2000000c 	.word	0x2000000c
 800ba4c:	0800c4bd 	.word	0x0800c4bd
 800ba50:	0800c4ca 	.word	0x0800c4ca
 800ba54:	0800c4f8 	.word	0x0800c4f8

0800ba58 <_close_r>:
 800ba58:	b538      	push	{r3, r4, r5, lr}
 800ba5a:	4d06      	ldr	r5, [pc, #24]	; (800ba74 <_close_r+0x1c>)
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	4604      	mov	r4, r0
 800ba60:	4608      	mov	r0, r1
 800ba62:	602b      	str	r3, [r5, #0]
 800ba64:	f7f6 ff0b 	bl	800287e <_close>
 800ba68:	1c43      	adds	r3, r0, #1
 800ba6a:	d102      	bne.n	800ba72 <_close_r+0x1a>
 800ba6c:	682b      	ldr	r3, [r5, #0]
 800ba6e:	b103      	cbz	r3, 800ba72 <_close_r+0x1a>
 800ba70:	6023      	str	r3, [r4, #0]
 800ba72:	bd38      	pop	{r3, r4, r5, pc}
 800ba74:	2000956c 	.word	0x2000956c

0800ba78 <fiprintf>:
 800ba78:	b40e      	push	{r1, r2, r3}
 800ba7a:	b503      	push	{r0, r1, lr}
 800ba7c:	4601      	mov	r1, r0
 800ba7e:	ab03      	add	r3, sp, #12
 800ba80:	4805      	ldr	r0, [pc, #20]	; (800ba98 <fiprintf+0x20>)
 800ba82:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba86:	6800      	ldr	r0, [r0, #0]
 800ba88:	9301      	str	r3, [sp, #4]
 800ba8a:	f7ff fe25 	bl	800b6d8 <_vfiprintf_r>
 800ba8e:	b002      	add	sp, #8
 800ba90:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba94:	b003      	add	sp, #12
 800ba96:	4770      	bx	lr
 800ba98:	2000000c 	.word	0x2000000c

0800ba9c <_fstat_r>:
 800ba9c:	b538      	push	{r3, r4, r5, lr}
 800ba9e:	4d07      	ldr	r5, [pc, #28]	; (800babc <_fstat_r+0x20>)
 800baa0:	2300      	movs	r3, #0
 800baa2:	4604      	mov	r4, r0
 800baa4:	4608      	mov	r0, r1
 800baa6:	4611      	mov	r1, r2
 800baa8:	602b      	str	r3, [r5, #0]
 800baaa:	f7f6 fef4 	bl	8002896 <_fstat>
 800baae:	1c43      	adds	r3, r0, #1
 800bab0:	d102      	bne.n	800bab8 <_fstat_r+0x1c>
 800bab2:	682b      	ldr	r3, [r5, #0]
 800bab4:	b103      	cbz	r3, 800bab8 <_fstat_r+0x1c>
 800bab6:	6023      	str	r3, [r4, #0]
 800bab8:	bd38      	pop	{r3, r4, r5, pc}
 800baba:	bf00      	nop
 800babc:	2000956c 	.word	0x2000956c

0800bac0 <_isatty_r>:
 800bac0:	b538      	push	{r3, r4, r5, lr}
 800bac2:	4d06      	ldr	r5, [pc, #24]	; (800badc <_isatty_r+0x1c>)
 800bac4:	2300      	movs	r3, #0
 800bac6:	4604      	mov	r4, r0
 800bac8:	4608      	mov	r0, r1
 800baca:	602b      	str	r3, [r5, #0]
 800bacc:	f7f6 fef3 	bl	80028b6 <_isatty>
 800bad0:	1c43      	adds	r3, r0, #1
 800bad2:	d102      	bne.n	800bada <_isatty_r+0x1a>
 800bad4:	682b      	ldr	r3, [r5, #0]
 800bad6:	b103      	cbz	r3, 800bada <_isatty_r+0x1a>
 800bad8:	6023      	str	r3, [r4, #0]
 800bada:	bd38      	pop	{r3, r4, r5, pc}
 800badc:	2000956c 	.word	0x2000956c

0800bae0 <_lseek_r>:
 800bae0:	b538      	push	{r3, r4, r5, lr}
 800bae2:	4d07      	ldr	r5, [pc, #28]	; (800bb00 <_lseek_r+0x20>)
 800bae4:	4604      	mov	r4, r0
 800bae6:	4608      	mov	r0, r1
 800bae8:	4611      	mov	r1, r2
 800baea:	2200      	movs	r2, #0
 800baec:	602a      	str	r2, [r5, #0]
 800baee:	461a      	mov	r2, r3
 800baf0:	f7f6 feec 	bl	80028cc <_lseek>
 800baf4:	1c43      	adds	r3, r0, #1
 800baf6:	d102      	bne.n	800bafe <_lseek_r+0x1e>
 800baf8:	682b      	ldr	r3, [r5, #0]
 800bafa:	b103      	cbz	r3, 800bafe <_lseek_r+0x1e>
 800bafc:	6023      	str	r3, [r4, #0]
 800bafe:	bd38      	pop	{r3, r4, r5, pc}
 800bb00:	2000956c 	.word	0x2000956c

0800bb04 <__malloc_lock>:
 800bb04:	4801      	ldr	r0, [pc, #4]	; (800bb0c <__malloc_lock+0x8>)
 800bb06:	f7ff b904 	b.w	800ad12 <__retarget_lock_acquire_recursive>
 800bb0a:	bf00      	nop
 800bb0c:	20009564 	.word	0x20009564

0800bb10 <__malloc_unlock>:
 800bb10:	4801      	ldr	r0, [pc, #4]	; (800bb18 <__malloc_unlock+0x8>)
 800bb12:	f7ff b8ff 	b.w	800ad14 <__retarget_lock_release_recursive>
 800bb16:	bf00      	nop
 800bb18:	20009564 	.word	0x20009564

0800bb1c <_read_r>:
 800bb1c:	b538      	push	{r3, r4, r5, lr}
 800bb1e:	4d07      	ldr	r5, [pc, #28]	; (800bb3c <_read_r+0x20>)
 800bb20:	4604      	mov	r4, r0
 800bb22:	4608      	mov	r0, r1
 800bb24:	4611      	mov	r1, r2
 800bb26:	2200      	movs	r2, #0
 800bb28:	602a      	str	r2, [r5, #0]
 800bb2a:	461a      	mov	r2, r3
 800bb2c:	f7f6 fe6e 	bl	800280c <_read>
 800bb30:	1c43      	adds	r3, r0, #1
 800bb32:	d102      	bne.n	800bb3a <_read_r+0x1e>
 800bb34:	682b      	ldr	r3, [r5, #0]
 800bb36:	b103      	cbz	r3, 800bb3a <_read_r+0x1e>
 800bb38:	6023      	str	r3, [r4, #0]
 800bb3a:	bd38      	pop	{r3, r4, r5, pc}
 800bb3c:	2000956c 	.word	0x2000956c

0800bb40 <abort>:
 800bb40:	b508      	push	{r3, lr}
 800bb42:	2006      	movs	r0, #6
 800bb44:	f000 f82c 	bl	800bba0 <raise>
 800bb48:	2001      	movs	r0, #1
 800bb4a:	f7f6 fe55 	bl	80027f8 <_exit>

0800bb4e <_raise_r>:
 800bb4e:	291f      	cmp	r1, #31
 800bb50:	b538      	push	{r3, r4, r5, lr}
 800bb52:	4604      	mov	r4, r0
 800bb54:	460d      	mov	r5, r1
 800bb56:	d904      	bls.n	800bb62 <_raise_r+0x14>
 800bb58:	2316      	movs	r3, #22
 800bb5a:	6003      	str	r3, [r0, #0]
 800bb5c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb60:	bd38      	pop	{r3, r4, r5, pc}
 800bb62:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bb64:	b112      	cbz	r2, 800bb6c <_raise_r+0x1e>
 800bb66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bb6a:	b94b      	cbnz	r3, 800bb80 <_raise_r+0x32>
 800bb6c:	4620      	mov	r0, r4
 800bb6e:	f000 f831 	bl	800bbd4 <_getpid_r>
 800bb72:	462a      	mov	r2, r5
 800bb74:	4601      	mov	r1, r0
 800bb76:	4620      	mov	r0, r4
 800bb78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb7c:	f000 b818 	b.w	800bbb0 <_kill_r>
 800bb80:	2b01      	cmp	r3, #1
 800bb82:	d00a      	beq.n	800bb9a <_raise_r+0x4c>
 800bb84:	1c59      	adds	r1, r3, #1
 800bb86:	d103      	bne.n	800bb90 <_raise_r+0x42>
 800bb88:	2316      	movs	r3, #22
 800bb8a:	6003      	str	r3, [r0, #0]
 800bb8c:	2001      	movs	r0, #1
 800bb8e:	e7e7      	b.n	800bb60 <_raise_r+0x12>
 800bb90:	2400      	movs	r4, #0
 800bb92:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bb96:	4628      	mov	r0, r5
 800bb98:	4798      	blx	r3
 800bb9a:	2000      	movs	r0, #0
 800bb9c:	e7e0      	b.n	800bb60 <_raise_r+0x12>
	...

0800bba0 <raise>:
 800bba0:	4b02      	ldr	r3, [pc, #8]	; (800bbac <raise+0xc>)
 800bba2:	4601      	mov	r1, r0
 800bba4:	6818      	ldr	r0, [r3, #0]
 800bba6:	f7ff bfd2 	b.w	800bb4e <_raise_r>
 800bbaa:	bf00      	nop
 800bbac:	2000000c 	.word	0x2000000c

0800bbb0 <_kill_r>:
 800bbb0:	b538      	push	{r3, r4, r5, lr}
 800bbb2:	4d07      	ldr	r5, [pc, #28]	; (800bbd0 <_kill_r+0x20>)
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	4604      	mov	r4, r0
 800bbb8:	4608      	mov	r0, r1
 800bbba:	4611      	mov	r1, r2
 800bbbc:	602b      	str	r3, [r5, #0]
 800bbbe:	f7f6 fe0b 	bl	80027d8 <_kill>
 800bbc2:	1c43      	adds	r3, r0, #1
 800bbc4:	d102      	bne.n	800bbcc <_kill_r+0x1c>
 800bbc6:	682b      	ldr	r3, [r5, #0]
 800bbc8:	b103      	cbz	r3, 800bbcc <_kill_r+0x1c>
 800bbca:	6023      	str	r3, [r4, #0]
 800bbcc:	bd38      	pop	{r3, r4, r5, pc}
 800bbce:	bf00      	nop
 800bbd0:	2000956c 	.word	0x2000956c

0800bbd4 <_getpid_r>:
 800bbd4:	f7f6 bdf8 	b.w	80027c8 <_getpid>

0800bbd8 <exp>:
 800bbd8:	b538      	push	{r3, r4, r5, lr}
 800bbda:	ed2d 8b02 	vpush	{d8}
 800bbde:	ec55 4b10 	vmov	r4, r5, d0
 800bbe2:	f000 f849 	bl	800bc78 <__ieee754_exp>
 800bbe6:	4b22      	ldr	r3, [pc, #136]	; (800bc70 <exp+0x98>)
 800bbe8:	eeb0 8a40 	vmov.f32	s16, s0
 800bbec:	eef0 8a60 	vmov.f32	s17, s1
 800bbf0:	f993 3000 	ldrsb.w	r3, [r3]
 800bbf4:	3301      	adds	r3, #1
 800bbf6:	d012      	beq.n	800bc1e <exp+0x46>
 800bbf8:	ec45 4b10 	vmov	d0, r4, r5
 800bbfc:	f000 f9b6 	bl	800bf6c <finite>
 800bc00:	b168      	cbz	r0, 800bc1e <exp+0x46>
 800bc02:	a313      	add	r3, pc, #76	; (adr r3, 800bc50 <exp+0x78>)
 800bc04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc08:	4620      	mov	r0, r4
 800bc0a:	4629      	mov	r1, r5
 800bc0c:	f7f4 ffac 	bl	8000b68 <__aeabi_dcmpgt>
 800bc10:	b160      	cbz	r0, 800bc2c <exp+0x54>
 800bc12:	f7fd fac5 	bl	80091a0 <__errno>
 800bc16:	ed9f 8b10 	vldr	d8, [pc, #64]	; 800bc58 <exp+0x80>
 800bc1a:	2322      	movs	r3, #34	; 0x22
 800bc1c:	6003      	str	r3, [r0, #0]
 800bc1e:	eeb0 0a48 	vmov.f32	s0, s16
 800bc22:	eef0 0a68 	vmov.f32	s1, s17
 800bc26:	ecbd 8b02 	vpop	{d8}
 800bc2a:	bd38      	pop	{r3, r4, r5, pc}
 800bc2c:	a30c      	add	r3, pc, #48	; (adr r3, 800bc60 <exp+0x88>)
 800bc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc32:	4620      	mov	r0, r4
 800bc34:	4629      	mov	r1, r5
 800bc36:	f7f4 ff79 	bl	8000b2c <__aeabi_dcmplt>
 800bc3a:	2800      	cmp	r0, #0
 800bc3c:	d0ef      	beq.n	800bc1e <exp+0x46>
 800bc3e:	f7fd faaf 	bl	80091a0 <__errno>
 800bc42:	2322      	movs	r3, #34	; 0x22
 800bc44:	ed9f 8b08 	vldr	d8, [pc, #32]	; 800bc68 <exp+0x90>
 800bc48:	6003      	str	r3, [r0, #0]
 800bc4a:	e7e8      	b.n	800bc1e <exp+0x46>
 800bc4c:	f3af 8000 	nop.w
 800bc50:	fefa39ef 	.word	0xfefa39ef
 800bc54:	40862e42 	.word	0x40862e42
 800bc58:	00000000 	.word	0x00000000
 800bc5c:	7ff00000 	.word	0x7ff00000
 800bc60:	d52d3051 	.word	0xd52d3051
 800bc64:	c0874910 	.word	0xc0874910
	...
 800bc70:	200001dc 	.word	0x200001dc
 800bc74:	00000000 	.word	0x00000000

0800bc78 <__ieee754_exp>:
 800bc78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc7c:	ec55 4b10 	vmov	r4, r5, d0
 800bc80:	49b1      	ldr	r1, [pc, #708]	; (800bf48 <__ieee754_exp+0x2d0>)
 800bc82:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800bc86:	428b      	cmp	r3, r1
 800bc88:	ed2d 8b04 	vpush	{d8-d9}
 800bc8c:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800bc90:	d937      	bls.n	800bd02 <__ieee754_exp+0x8a>
 800bc92:	49ae      	ldr	r1, [pc, #696]	; (800bf4c <__ieee754_exp+0x2d4>)
 800bc94:	428b      	cmp	r3, r1
 800bc96:	d916      	bls.n	800bcc6 <__ieee754_exp+0x4e>
 800bc98:	ee10 3a10 	vmov	r3, s0
 800bc9c:	f3c5 0213 	ubfx	r2, r5, #0, #20
 800bca0:	4313      	orrs	r3, r2
 800bca2:	d009      	beq.n	800bcb8 <__ieee754_exp+0x40>
 800bca4:	ee10 2a10 	vmov	r2, s0
 800bca8:	462b      	mov	r3, r5
 800bcaa:	4620      	mov	r0, r4
 800bcac:	4629      	mov	r1, r5
 800bcae:	f7f4 fb15 	bl	80002dc <__adddf3>
 800bcb2:	4604      	mov	r4, r0
 800bcb4:	460d      	mov	r5, r1
 800bcb6:	e000      	b.n	800bcba <__ieee754_exp+0x42>
 800bcb8:	bb06      	cbnz	r6, 800bcfc <__ieee754_exp+0x84>
 800bcba:	ecbd 8b04 	vpop	{d8-d9}
 800bcbe:	ec45 4b10 	vmov	d0, r4, r5
 800bcc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcc6:	a38a      	add	r3, pc, #552	; (adr r3, 800bef0 <__ieee754_exp+0x278>)
 800bcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bccc:	ee10 0a10 	vmov	r0, s0
 800bcd0:	4629      	mov	r1, r5
 800bcd2:	f7f4 ff49 	bl	8000b68 <__aeabi_dcmpgt>
 800bcd6:	b138      	cbz	r0, 800bce8 <__ieee754_exp+0x70>
 800bcd8:	a387      	add	r3, pc, #540	; (adr r3, 800bef8 <__ieee754_exp+0x280>)
 800bcda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcde:	4610      	mov	r0, r2
 800bce0:	4619      	mov	r1, r3
 800bce2:	f7f4 fcb1 	bl	8000648 <__aeabi_dmul>
 800bce6:	e7e4      	b.n	800bcb2 <__ieee754_exp+0x3a>
 800bce8:	a385      	add	r3, pc, #532	; (adr r3, 800bf00 <__ieee754_exp+0x288>)
 800bcea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcee:	4620      	mov	r0, r4
 800bcf0:	4629      	mov	r1, r5
 800bcf2:	f7f4 ff1b 	bl	8000b2c <__aeabi_dcmplt>
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	f000 8087 	beq.w	800be0a <__ieee754_exp+0x192>
 800bcfc:	2400      	movs	r4, #0
 800bcfe:	2500      	movs	r5, #0
 800bd00:	e7db      	b.n	800bcba <__ieee754_exp+0x42>
 800bd02:	4a93      	ldr	r2, [pc, #588]	; (800bf50 <__ieee754_exp+0x2d8>)
 800bd04:	4293      	cmp	r3, r2
 800bd06:	f240 80ac 	bls.w	800be62 <__ieee754_exp+0x1ea>
 800bd0a:	4a92      	ldr	r2, [pc, #584]	; (800bf54 <__ieee754_exp+0x2dc>)
 800bd0c:	4293      	cmp	r3, r2
 800bd0e:	d87c      	bhi.n	800be0a <__ieee754_exp+0x192>
 800bd10:	4b91      	ldr	r3, [pc, #580]	; (800bf58 <__ieee754_exp+0x2e0>)
 800bd12:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bd16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd1a:	ee10 0a10 	vmov	r0, s0
 800bd1e:	4629      	mov	r1, r5
 800bd20:	f7f4 fada 	bl	80002d8 <__aeabi_dsub>
 800bd24:	4b8d      	ldr	r3, [pc, #564]	; (800bf5c <__ieee754_exp+0x2e4>)
 800bd26:	00f7      	lsls	r7, r6, #3
 800bd28:	443b      	add	r3, r7
 800bd2a:	ed93 7b00 	vldr	d7, [r3]
 800bd2e:	f1c6 0a01 	rsb	sl, r6, #1
 800bd32:	4680      	mov	r8, r0
 800bd34:	4689      	mov	r9, r1
 800bd36:	ebaa 0a06 	sub.w	sl, sl, r6
 800bd3a:	eeb0 8a47 	vmov.f32	s16, s14
 800bd3e:	eef0 8a67 	vmov.f32	s17, s15
 800bd42:	ec53 2b18 	vmov	r2, r3, d8
 800bd46:	4640      	mov	r0, r8
 800bd48:	4649      	mov	r1, r9
 800bd4a:	f7f4 fac5 	bl	80002d8 <__aeabi_dsub>
 800bd4e:	4604      	mov	r4, r0
 800bd50:	460d      	mov	r5, r1
 800bd52:	4622      	mov	r2, r4
 800bd54:	462b      	mov	r3, r5
 800bd56:	4620      	mov	r0, r4
 800bd58:	4629      	mov	r1, r5
 800bd5a:	f7f4 fc75 	bl	8000648 <__aeabi_dmul>
 800bd5e:	a36a      	add	r3, pc, #424	; (adr r3, 800bf08 <__ieee754_exp+0x290>)
 800bd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd64:	4606      	mov	r6, r0
 800bd66:	460f      	mov	r7, r1
 800bd68:	f7f4 fc6e 	bl	8000648 <__aeabi_dmul>
 800bd6c:	a368      	add	r3, pc, #416	; (adr r3, 800bf10 <__ieee754_exp+0x298>)
 800bd6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd72:	f7f4 fab1 	bl	80002d8 <__aeabi_dsub>
 800bd76:	4632      	mov	r2, r6
 800bd78:	463b      	mov	r3, r7
 800bd7a:	f7f4 fc65 	bl	8000648 <__aeabi_dmul>
 800bd7e:	a366      	add	r3, pc, #408	; (adr r3, 800bf18 <__ieee754_exp+0x2a0>)
 800bd80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd84:	f7f4 faaa 	bl	80002dc <__adddf3>
 800bd88:	4632      	mov	r2, r6
 800bd8a:	463b      	mov	r3, r7
 800bd8c:	f7f4 fc5c 	bl	8000648 <__aeabi_dmul>
 800bd90:	a363      	add	r3, pc, #396	; (adr r3, 800bf20 <__ieee754_exp+0x2a8>)
 800bd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd96:	f7f4 fa9f 	bl	80002d8 <__aeabi_dsub>
 800bd9a:	4632      	mov	r2, r6
 800bd9c:	463b      	mov	r3, r7
 800bd9e:	f7f4 fc53 	bl	8000648 <__aeabi_dmul>
 800bda2:	a361      	add	r3, pc, #388	; (adr r3, 800bf28 <__ieee754_exp+0x2b0>)
 800bda4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda8:	f7f4 fa98 	bl	80002dc <__adddf3>
 800bdac:	4632      	mov	r2, r6
 800bdae:	463b      	mov	r3, r7
 800bdb0:	f7f4 fc4a 	bl	8000648 <__aeabi_dmul>
 800bdb4:	4602      	mov	r2, r0
 800bdb6:	460b      	mov	r3, r1
 800bdb8:	4620      	mov	r0, r4
 800bdba:	4629      	mov	r1, r5
 800bdbc:	f7f4 fa8c 	bl	80002d8 <__aeabi_dsub>
 800bdc0:	4602      	mov	r2, r0
 800bdc2:	460b      	mov	r3, r1
 800bdc4:	4606      	mov	r6, r0
 800bdc6:	460f      	mov	r7, r1
 800bdc8:	4620      	mov	r0, r4
 800bdca:	4629      	mov	r1, r5
 800bdcc:	f7f4 fc3c 	bl	8000648 <__aeabi_dmul>
 800bdd0:	ec41 0b19 	vmov	d9, r0, r1
 800bdd4:	f1ba 0f00 	cmp.w	sl, #0
 800bdd8:	d15d      	bne.n	800be96 <__ieee754_exp+0x21e>
 800bdda:	2200      	movs	r2, #0
 800bddc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bde0:	4630      	mov	r0, r6
 800bde2:	4639      	mov	r1, r7
 800bde4:	f7f4 fa78 	bl	80002d8 <__aeabi_dsub>
 800bde8:	4602      	mov	r2, r0
 800bdea:	460b      	mov	r3, r1
 800bdec:	ec51 0b19 	vmov	r0, r1, d9
 800bdf0:	f7f4 fd54 	bl	800089c <__aeabi_ddiv>
 800bdf4:	4622      	mov	r2, r4
 800bdf6:	462b      	mov	r3, r5
 800bdf8:	f7f4 fa6e 	bl	80002d8 <__aeabi_dsub>
 800bdfc:	4602      	mov	r2, r0
 800bdfe:	460b      	mov	r3, r1
 800be00:	2000      	movs	r0, #0
 800be02:	4957      	ldr	r1, [pc, #348]	; (800bf60 <__ieee754_exp+0x2e8>)
 800be04:	f7f4 fa68 	bl	80002d8 <__aeabi_dsub>
 800be08:	e753      	b.n	800bcb2 <__ieee754_exp+0x3a>
 800be0a:	4856      	ldr	r0, [pc, #344]	; (800bf64 <__ieee754_exp+0x2ec>)
 800be0c:	a348      	add	r3, pc, #288	; (adr r3, 800bf30 <__ieee754_exp+0x2b8>)
 800be0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be12:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800be16:	4629      	mov	r1, r5
 800be18:	4620      	mov	r0, r4
 800be1a:	f7f4 fc15 	bl	8000648 <__aeabi_dmul>
 800be1e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800be22:	f7f4 fa5b 	bl	80002dc <__adddf3>
 800be26:	f7f4 febf 	bl	8000ba8 <__aeabi_d2iz>
 800be2a:	4682      	mov	sl, r0
 800be2c:	f7f4 fba2 	bl	8000574 <__aeabi_i2d>
 800be30:	a341      	add	r3, pc, #260	; (adr r3, 800bf38 <__ieee754_exp+0x2c0>)
 800be32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be36:	4606      	mov	r6, r0
 800be38:	460f      	mov	r7, r1
 800be3a:	f7f4 fc05 	bl	8000648 <__aeabi_dmul>
 800be3e:	4602      	mov	r2, r0
 800be40:	460b      	mov	r3, r1
 800be42:	4620      	mov	r0, r4
 800be44:	4629      	mov	r1, r5
 800be46:	f7f4 fa47 	bl	80002d8 <__aeabi_dsub>
 800be4a:	a33d      	add	r3, pc, #244	; (adr r3, 800bf40 <__ieee754_exp+0x2c8>)
 800be4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be50:	4680      	mov	r8, r0
 800be52:	4689      	mov	r9, r1
 800be54:	4630      	mov	r0, r6
 800be56:	4639      	mov	r1, r7
 800be58:	f7f4 fbf6 	bl	8000648 <__aeabi_dmul>
 800be5c:	ec41 0b18 	vmov	d8, r0, r1
 800be60:	e76f      	b.n	800bd42 <__ieee754_exp+0xca>
 800be62:	4a41      	ldr	r2, [pc, #260]	; (800bf68 <__ieee754_exp+0x2f0>)
 800be64:	4293      	cmp	r3, r2
 800be66:	d811      	bhi.n	800be8c <__ieee754_exp+0x214>
 800be68:	a323      	add	r3, pc, #140	; (adr r3, 800bef8 <__ieee754_exp+0x280>)
 800be6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be6e:	ee10 0a10 	vmov	r0, s0
 800be72:	4629      	mov	r1, r5
 800be74:	f7f4 fa32 	bl	80002dc <__adddf3>
 800be78:	4b39      	ldr	r3, [pc, #228]	; (800bf60 <__ieee754_exp+0x2e8>)
 800be7a:	2200      	movs	r2, #0
 800be7c:	f7f4 fe74 	bl	8000b68 <__aeabi_dcmpgt>
 800be80:	b138      	cbz	r0, 800be92 <__ieee754_exp+0x21a>
 800be82:	4b37      	ldr	r3, [pc, #220]	; (800bf60 <__ieee754_exp+0x2e8>)
 800be84:	2200      	movs	r2, #0
 800be86:	4620      	mov	r0, r4
 800be88:	4629      	mov	r1, r5
 800be8a:	e710      	b.n	800bcae <__ieee754_exp+0x36>
 800be8c:	f04f 0a00 	mov.w	sl, #0
 800be90:	e75f      	b.n	800bd52 <__ieee754_exp+0xda>
 800be92:	4682      	mov	sl, r0
 800be94:	e75d      	b.n	800bd52 <__ieee754_exp+0xda>
 800be96:	4632      	mov	r2, r6
 800be98:	463b      	mov	r3, r7
 800be9a:	2000      	movs	r0, #0
 800be9c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bea0:	f7f4 fa1a 	bl	80002d8 <__aeabi_dsub>
 800bea4:	4602      	mov	r2, r0
 800bea6:	460b      	mov	r3, r1
 800bea8:	ec51 0b19 	vmov	r0, r1, d9
 800beac:	f7f4 fcf6 	bl	800089c <__aeabi_ddiv>
 800beb0:	4602      	mov	r2, r0
 800beb2:	460b      	mov	r3, r1
 800beb4:	ec51 0b18 	vmov	r0, r1, d8
 800beb8:	f7f4 fa0e 	bl	80002d8 <__aeabi_dsub>
 800bebc:	4642      	mov	r2, r8
 800bebe:	464b      	mov	r3, r9
 800bec0:	f7f4 fa0a 	bl	80002d8 <__aeabi_dsub>
 800bec4:	4602      	mov	r2, r0
 800bec6:	460b      	mov	r3, r1
 800bec8:	2000      	movs	r0, #0
 800beca:	4925      	ldr	r1, [pc, #148]	; (800bf60 <__ieee754_exp+0x2e8>)
 800becc:	f7f4 fa04 	bl	80002d8 <__aeabi_dsub>
 800bed0:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800bed4:	4592      	cmp	sl, r2
 800bed6:	db02      	blt.n	800bede <__ieee754_exp+0x266>
 800bed8:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800bedc:	e6e9      	b.n	800bcb2 <__ieee754_exp+0x3a>
 800bede:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800bee2:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800bee6:	2200      	movs	r2, #0
 800bee8:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800beec:	e6f9      	b.n	800bce2 <__ieee754_exp+0x6a>
 800beee:	bf00      	nop
 800bef0:	fefa39ef 	.word	0xfefa39ef
 800bef4:	40862e42 	.word	0x40862e42
 800bef8:	8800759c 	.word	0x8800759c
 800befc:	7e37e43c 	.word	0x7e37e43c
 800bf00:	d52d3051 	.word	0xd52d3051
 800bf04:	c0874910 	.word	0xc0874910
 800bf08:	72bea4d0 	.word	0x72bea4d0
 800bf0c:	3e663769 	.word	0x3e663769
 800bf10:	c5d26bf1 	.word	0xc5d26bf1
 800bf14:	3ebbbd41 	.word	0x3ebbbd41
 800bf18:	af25de2c 	.word	0xaf25de2c
 800bf1c:	3f11566a 	.word	0x3f11566a
 800bf20:	16bebd93 	.word	0x16bebd93
 800bf24:	3f66c16c 	.word	0x3f66c16c
 800bf28:	5555553e 	.word	0x5555553e
 800bf2c:	3fc55555 	.word	0x3fc55555
 800bf30:	652b82fe 	.word	0x652b82fe
 800bf34:	3ff71547 	.word	0x3ff71547
 800bf38:	fee00000 	.word	0xfee00000
 800bf3c:	3fe62e42 	.word	0x3fe62e42
 800bf40:	35793c76 	.word	0x35793c76
 800bf44:	3dea39ef 	.word	0x3dea39ef
 800bf48:	40862e41 	.word	0x40862e41
 800bf4c:	7fefffff 	.word	0x7fefffff
 800bf50:	3fd62e42 	.word	0x3fd62e42
 800bf54:	3ff0a2b1 	.word	0x3ff0a2b1
 800bf58:	0800c510 	.word	0x0800c510
 800bf5c:	0800c520 	.word	0x0800c520
 800bf60:	3ff00000 	.word	0x3ff00000
 800bf64:	0800c500 	.word	0x0800c500
 800bf68:	3e2fffff 	.word	0x3e2fffff

0800bf6c <finite>:
 800bf6c:	b082      	sub	sp, #8
 800bf6e:	ed8d 0b00 	vstr	d0, [sp]
 800bf72:	9801      	ldr	r0, [sp, #4]
 800bf74:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800bf78:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800bf7c:	0fc0      	lsrs	r0, r0, #31
 800bf7e:	b002      	add	sp, #8
 800bf80:	4770      	bx	lr
	...

0800bf84 <_init>:
 800bf84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf86:	bf00      	nop
 800bf88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf8a:	bc08      	pop	{r3}
 800bf8c:	469e      	mov	lr, r3
 800bf8e:	4770      	bx	lr

0800bf90 <_fini>:
 800bf90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf92:	bf00      	nop
 800bf94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf96:	bc08      	pop	{r3}
 800bf98:	469e      	mov	lr, r3
 800bf9a:	4770      	bx	lr
