Source Block: hdl/library/util_var_fifo/util_var_fifo.v@71:81@HdlIdDef

  reg [31:0]            depth_d1 = 'd0;
  reg [DATA_WIDTH-1:0]  data_in_d1 = 'd0;
  reg [DATA_WIDTH-1:0]  data_in_d2 = 'd0;
  reg                   data_active = 'd0;
  reg                   fifo_active = 'd0;

  // internal signals

  wire                    reset;
  wire  [DATA_WIDTH-1:0]  data_out_s;

Diff Content:
+ 76   reg                   data_in_valid_d1 = 'd0;
+ 76   reg                   data_in_valid_d2 = 'd0;
+ 76   reg                   interpolation_on = 'd0;
+ 76   reg                   interpolation_on_d1 = 'd0;
+ 76   reg                   interpolation_by_2 = 'd0;
+ 76   reg                   interpolation_by_2_d1 = 'd0;
+ 76   reg [DATA_WIDTH-1:0]  data_out_d1 = 'd0;
+ 76   reg [DATA_WIDTH-1:0]  data_out_d2 = 'd0;
+ 76   reg [DATA_WIDTH-1:0]  data_out_d3 = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_var_fifo/util_var_fifo.v@65:75


  // internal registers

  reg [ADDRESS_WIDTH-1:0]    addra = 'd0;
  reg [ADDRESS_WIDTH-1:0]    addrb = 'd0;

  reg [31:0]            depth_d1 = 'd0;
  reg [DATA_WIDTH-1:0]  data_in_d1 = 'd0;
  reg [DATA_WIDTH-1:0]  data_in_d2 = 'd0;
  reg                   data_active = 'd0;

Clone Blocks 2:
hdl/library/util_var_fifo/util_var_fifo.v@69:79
  reg [ADDRESS_WIDTH-1:0]    addra = 'd0;
  reg [ADDRESS_WIDTH-1:0]    addrb = 'd0;

  reg [31:0]            depth_d1 = 'd0;
  reg [DATA_WIDTH-1:0]  data_in_d1 = 'd0;
  reg [DATA_WIDTH-1:0]  data_in_d2 = 'd0;
  reg                   data_active = 'd0;
  reg                   fifo_active = 'd0;

  // internal signals


Clone Blocks 3:
hdl/library/util_var_fifo/util_var_fifo.v@70:80
  reg [ADDRESS_WIDTH-1:0]    addrb = 'd0;

  reg [31:0]            depth_d1 = 'd0;
  reg [DATA_WIDTH-1:0]  data_in_d1 = 'd0;
  reg [DATA_WIDTH-1:0]  data_in_d2 = 'd0;
  reg                   data_active = 'd0;
  reg                   fifo_active = 'd0;

  // internal signals

  wire                    reset;

Clone Blocks 4:
hdl/library/util_var_fifo/util_var_fifo.v@67:77
  // internal registers

  reg [ADDRESS_WIDTH-1:0]    addra = 'd0;
  reg [ADDRESS_WIDTH-1:0]    addrb = 'd0;

  reg [31:0]            depth_d1 = 'd0;
  reg [DATA_WIDTH-1:0]  data_in_d1 = 'd0;
  reg [DATA_WIDTH-1:0]  data_in_d2 = 'd0;
  reg                   data_active = 'd0;
  reg                   fifo_active = 'd0;


Clone Blocks 5:
hdl/library/util_var_fifo/util_var_fifo.v@68:78

  reg [ADDRESS_WIDTH-1:0]    addra = 'd0;
  reg [ADDRESS_WIDTH-1:0]    addrb = 'd0;

  reg [31:0]            depth_d1 = 'd0;
  reg [DATA_WIDTH-1:0]  data_in_d1 = 'd0;
  reg [DATA_WIDTH-1:0]  data_in_d2 = 'd0;
  reg                   data_active = 'd0;
  reg                   fifo_active = 'd0;

  // internal signals

