|LNK_RND_FBCV_Project_MU0_Basic_V1
EXEC1 <= LNK_RND_FBCV_Project_StateMachine_V1:inst.EXEC1
CLOCK => LNK_RND_FBCV_Project_StateMachine_V1:inst.CLOCK
CLOCK => LPM_SHIFTREG:ACC.clock
CLOCK => RAM_VERSION2:inst4.clock
CLOCK => LPM_COUNTER:IR_REG.clock
CLOCK => LPM_COUNTER:PC.clock
CLOCK => RND_Project_V1:inst16.CLOCK
CLOCK => FBCV_Project_V1:inst13.CLOCK
CLOCK => LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.CLOCK
EXEC2 <= LNK_RND_FBCV_Project_StateMachine_V1:inst.EXEC2
FETCH <= LNK_RND_FBCV_Project_StateMachine_V1:inst.FETCH
SLOAD <= LNK_RND_FBCV_SUPPORTED_BASE_DECODE:inst2.PC_Sload
PC_CNT_EN <= LNK_RND_FBCV_SUPPORTED_BASE_DECODE:inst2.PC_Cnt_En
FBCV_REG_EN_OUT <= FBCV_Project_V1:inst13.FBCV_REG_EN
LNK_RESULT_REG_EN_OUT <= LNK_Project_V1:inst8.LNK_RESULT_REG_EN
SUM_FINAL_OUT_SLOAD <= RND_Project_V1:inst16.SUM_FINAL_OUT_SLOAD
PC_N_TO_FIND_OUT <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.PC_N_TO_FIND_OUT
LNK_CHECK_OUT <= LNK_CHECK.DB_MAX_OUTPUT_PORT_TYPE
ACC_IN[0] <= BUSMUX:MUX3.result[0]
ACC_IN[1] <= BUSMUX:MUX3.result[1]
ACC_IN[2] <= BUSMUX:MUX3.result[2]
ACC_IN[3] <= BUSMUX:MUX3.result[3]
ACC_IN[4] <= BUSMUX:MUX3.result[4]
ACC_IN[5] <= BUSMUX:MUX3.result[5]
ACC_IN[6] <= BUSMUX:MUX3.result[6]
ACC_IN[7] <= BUSMUX:MUX3.result[7]
ACC_IN[8] <= BUSMUX:MUX3.result[8]
ACC_IN[9] <= BUSMUX:MUX3.result[9]
ACC_IN[10] <= BUSMUX:MUX3.result[10]
ACC_IN[11] <= BUSMUX:MUX3.result[11]
ACC_IN[12] <= BUSMUX:MUX3.result[12]
ACC_IN[13] <= BUSMUX:MUX3.result[13]
ACC_IN[14] <= BUSMUX:MUX3.result[14]
ACC_IN[15] <= BUSMUX:MUX3.result[15]
ACC_OUT_TEST[0] <= ACC_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[1] <= ACC_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[2] <= ACC_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[3] <= ACC_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[4] <= ACC_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[5] <= ACC_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[6] <= ACC_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[7] <= ACC_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[8] <= ACC_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[9] <= ACC_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[10] <= ACC_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[11] <= ACC_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[12] <= ACC_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[13] <= ACC_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[14] <= ACC_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
ACC_OUT_TEST[15] <= ACC_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[0] <= ADDRESS_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[1] <= ADDRESS_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[2] <= ADDRESS_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[3] <= ADDRESS_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[4] <= ADDRESS_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[5] <= ADDRESS_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[6] <= ADDRESS_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[7] <= ADDRESS_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[8] <= ADDRESS_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[9] <= ADDRESS_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[10] <= ADDRESS_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[11] <= ADDRESS_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_A_TEST[0] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[0]
DATA_OUT_A_TEST[1] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[1]
DATA_OUT_A_TEST[2] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[2]
DATA_OUT_A_TEST[3] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[3]
DATA_OUT_A_TEST[4] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[4]
DATA_OUT_A_TEST[5] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[5]
DATA_OUT_A_TEST[6] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[6]
DATA_OUT_A_TEST[7] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[7]
DATA_OUT_A_TEST[8] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[8]
DATA_OUT_A_TEST[9] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[9]
DATA_OUT_A_TEST[10] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[10]
DATA_OUT_A_TEST[11] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[11]
DATA_OUT_A_TEST[12] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[12]
DATA_OUT_A_TEST[13] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[13]
DATA_OUT_A_TEST[14] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[14]
DATA_OUT_A_TEST[15] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.LNK_DATA_A[15]
DATA_OUT_B_TEST[0] <= DATA_B_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_B_TEST[1] <= DATA_B_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_B_TEST[2] <= DATA_B_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_B_TEST[3] <= DATA_B_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_B_TEST[4] <= DATA_B_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_B_TEST[5] <= DATA_B_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_B_TEST[6] <= DATA_B_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_B_TEST[7] <= DATA_B_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_B_TEST[8] <= DATA_B_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_B_TEST[9] <= DATA_B_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_B_TEST[10] <= DATA_B_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_B_TEST[11] <= DATA_B_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RESULT_OUT[0] <= FBCV_Project_V1:inst13.FBCV_RESULT[0]
FBCV_RESULT_OUT[1] <= FBCV_Project_V1:inst13.FBCV_RESULT[1]
FBCV_RESULT_OUT[2] <= FBCV_Project_V1:inst13.FBCV_RESULT[2]
FBCV_RESULT_OUT[3] <= FBCV_Project_V1:inst13.FBCV_RESULT[3]
FBCV_RESULT_OUT[4] <= FBCV_Project_V1:inst13.FBCV_RESULT[4]
FBCV_RESULT_OUT[5] <= FBCV_Project_V1:inst13.FBCV_RESULT[5]
FBCV_RESULT_OUT[6] <= FBCV_Project_V1:inst13.FBCV_RESULT[6]
FBCV_RESULT_OUT[7] <= FBCV_Project_V1:inst13.FBCV_RESULT[7]
FBCV_RESULT_OUT[8] <= FBCV_Project_V1:inst13.FBCV_RESULT[8]
FBCV_RESULT_OUT[9] <= FBCV_Project_V1:inst13.FBCV_RESULT[9]
FBCV_RESULT_OUT[10] <= FBCV_Project_V1:inst13.FBCV_RESULT[10]
FBCV_RESULT_OUT[11] <= FBCV_Project_V1:inst13.FBCV_RESULT[11]
FBCV_RESULT_OUT[12] <= FBCV_Project_V1:inst13.FBCV_RESULT[12]
FBCV_RESULT_OUT[13] <= FBCV_Project_V1:inst13.FBCV_RESULT[13]
FBCV_RESULT_OUT[14] <= FBCV_Project_V1:inst13.FBCV_RESULT[14]
FBCV_RESULT_OUT[15] <= FBCV_Project_V1:inst13.FBCV_RESULT[15]
IR_PRIME[0] <= RESULT[0].DB_MAX_OUTPUT_PORT_TYPE
IR_PRIME[1] <= RESULT[1].DB_MAX_OUTPUT_PORT_TYPE
IR_PRIME[2] <= RESULT[2].DB_MAX_OUTPUT_PORT_TYPE
IR_PRIME[3] <= RESULT[3].DB_MAX_OUTPUT_PORT_TYPE
IR_PRIME[4] <= RESULT[4].DB_MAX_OUTPUT_PORT_TYPE
IR_PRIME[5] <= RESULT[5].DB_MAX_OUTPUT_PORT_TYPE
IR_PRIME[6] <= RESULT[6].DB_MAX_OUTPUT_PORT_TYPE
IR_PRIME[7] <= RESULT[7].DB_MAX_OUTPUT_PORT_TYPE
IR_PRIME[8] <= RESULT[8].DB_MAX_OUTPUT_PORT_TYPE
IR_PRIME[9] <= RESULT[9].DB_MAX_OUTPUT_PORT_TYPE
IR_PRIME[10] <= RESULT[10].DB_MAX_OUTPUT_PORT_TYPE
IR_PRIME[11] <= RESULT[11].DB_MAX_OUTPUT_PORT_TYPE
LNK_ADDRESS_RESULT_OUT[0] <= LNK_Project_V1:inst8.LNK_ADDRESS_RESULT[0]
LNK_ADDRESS_RESULT_OUT[1] <= LNK_Project_V1:inst8.LNK_ADDRESS_RESULT[1]
LNK_ADDRESS_RESULT_OUT[2] <= LNK_Project_V1:inst8.LNK_ADDRESS_RESULT[2]
LNK_ADDRESS_RESULT_OUT[3] <= LNK_Project_V1:inst8.LNK_ADDRESS_RESULT[3]
LNK_ADDRESS_RESULT_OUT[4] <= LNK_Project_V1:inst8.LNK_ADDRESS_RESULT[4]
LNK_ADDRESS_RESULT_OUT[5] <= LNK_Project_V1:inst8.LNK_ADDRESS_RESULT[5]
LNK_ADDRESS_RESULT_OUT[6] <= LNK_Project_V1:inst8.LNK_ADDRESS_RESULT[6]
LNK_ADDRESS_RESULT_OUT[7] <= LNK_Project_V1:inst8.LNK_ADDRESS_RESULT[7]
LNK_ADDRESS_RESULT_OUT[8] <= LNK_Project_V1:inst8.LNK_ADDRESS_RESULT[8]
LNK_ADDRESS_RESULT_OUT[9] <= LNK_Project_V1:inst8.LNK_ADDRESS_RESULT[9]
LNK_ADDRESS_RESULT_OUT[10] <= LNK_Project_V1:inst8.LNK_ADDRESS_RESULT[10]
LNK_ADDRESS_RESULT_OUT[11] <= LNK_Project_V1:inst8.LNK_ADDRESS_RESULT[11]
N_TO_FIND[0] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[0]
N_TO_FIND[1] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[1]
N_TO_FIND[2] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[2]
N_TO_FIND[3] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[3]
N_TO_FIND[4] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[4]
N_TO_FIND[5] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[5]
N_TO_FIND[6] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[6]
N_TO_FIND[7] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[7]
N_TO_FIND[8] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[8]
N_TO_FIND[9] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[9]
N_TO_FIND[10] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[10]
N_TO_FIND[11] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[11]
N_TO_FIND[12] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[12]
N_TO_FIND[13] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[13]
N_TO_FIND[14] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[14]
N_TO_FIND[15] <= LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21.N_TO_FIND[15]
PC_OUT_TEST[0] <= PC_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT_TEST[1] <= PC_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT_TEST[2] <= PC_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT_TEST[3] <= PC_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT_TEST[4] <= PC_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT_TEST[5] <= PC_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT_TEST[6] <= PC_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT_TEST[7] <= PC_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT_TEST[8] <= PC_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT_TEST[9] <= PC_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT_TEST[10] <= PC_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
PC_OUT_TEST[11] <= PC_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_RESULT_OUT[0] <= RND_Project_V1:inst16.SUM_FINAL_OUT[0]
SUM_FINAL_RESULT_OUT[1] <= RND_Project_V1:inst16.SUM_FINAL_OUT[1]
SUM_FINAL_RESULT_OUT[2] <= RND_Project_V1:inst16.SUM_FINAL_OUT[2]
SUM_FINAL_RESULT_OUT[3] <= RND_Project_V1:inst16.SUM_FINAL_OUT[3]
SUM_FINAL_RESULT_OUT[4] <= RND_Project_V1:inst16.SUM_FINAL_OUT[4]
SUM_FINAL_RESULT_OUT[5] <= RND_Project_V1:inst16.SUM_FINAL_OUT[5]
SUM_FINAL_RESULT_OUT[6] <= RND_Project_V1:inst16.SUM_FINAL_OUT[6]
SUM_FINAL_RESULT_OUT[7] <= RND_Project_V1:inst16.SUM_FINAL_OUT[7]
SUM_FINAL_RESULT_OUT[8] <= RND_Project_V1:inst16.SUM_FINAL_OUT[8]
SUM_FINAL_RESULT_OUT[9] <= RND_Project_V1:inst16.SUM_FINAL_OUT[9]
SUM_FINAL_RESULT_OUT[10] <= RND_Project_V1:inst16.SUM_FINAL_OUT[10]
SUM_FINAL_RESULT_OUT[11] <= RND_Project_V1:inst16.SUM_FINAL_OUT[11]
SUM_FINAL_RESULT_OUT[12] <= RND_Project_V1:inst16.SUM_FINAL_OUT[12]
SUM_FINAL_RESULT_OUT[13] <= RND_Project_V1:inst16.SUM_FINAL_OUT[13]
SUM_FINAL_RESULT_OUT[14] <= RND_Project_V1:inst16.SUM_FINAL_OUT[14]
SUM_FINAL_RESULT_OUT[15] <= RND_Project_V1:inst16.SUM_FINAL_OUT[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_RND_FBCV_Project_StateMachine_V1:inst
EXEC1 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => ThreeBitRegister:inst2.CLK
EXTRA => LNK_COMBLOGSTATE_VERILOG:inst3.extra
L => LNK_COMBLOGSTATE_VERILOG:inst3.L
R => LNK_COMBLOGSTATE_VERILOG:inst3.R
FBCV_STATE => LNK_COMBLOGSTATE_VERILOG:inst3.FBCV_State
EXEC2 <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
FETCH <= COMBLOGFETCH:inst.out


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_RND_FBCV_Project_StateMachine_V1:inst|ThreeBitRegister:inst2
Q[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst2.CLK
CLK => inst3.CLK
S[0] => inst3.DATAIN
S[1] => inst2.DATAIN
S[2] => inst.DATAIN


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_RND_FBCV_Project_StateMachine_V1:inst|LNK_COMBLOGSTATE_VERILOG:inst3
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN0
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
extra => out.IN1
extra => out.IN1
extra => out.IN0
extra => out.IN0
L => out.IN0
L => out.IN1
L => out.IN1
L => out.IN1
L => out.IN1
R => out.IN1
R => out.IN0
R => out.IN1
R => out.IN1
R => out.IN1
FBCV_State => out.IN1
FBCV_State => out.IN1
FBCV_State => out.IN1
FBCV_State => out.IN1
FBCV_State => out.IN1
FBCV_State => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_RND_FBCV_Project_StateMachine_V1:inst|COMBLOGFETCH:inst
in[0] => out.IN0
in[1] => out.IN1
in[2] => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16
SUM_FINAL_OUT_SLOAD <= RND_DECODER:inst9.Final_Sum_Sload
RND_CHECK => RND_DECODER:inst9.RND_Check
CLOCK => RND_DOUBLE_PC:inst.CLOCK
CLOCK => multiply16:inst3.CLK
CLOCK => LPM_COUNTER:Y_PRIME_REG.clock
CLOCK => LPM_COUNTER:PREV_SUM_REG.clock
EXEC1 => RND_DECODER:inst9.Exec1
EXEC2 => RND_DECODER:inst9.Exec2
RND_STATE <= RND_DECODER:inst9.RND_State
SUM_FINAL_OUT[0] <= SUM_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[1] <= SUM_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[2] <= SUM_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[3] <= SUM_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[4] <= SUM_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[5] <= SUM_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[6] <= SUM_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[7] <= SUM_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[8] <= SUM_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[9] <= SUM_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[10] <= SUM_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[11] <= SUM_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[12] <= SUM_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[13] <= SUM_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[14] <= SUM_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
SUM_FINAL_OUT[15] <= SUM_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
KEEP_VALUE => multiply16:inst3.KEEPVALUE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DECODER:inst9
Loop_Value[0] => Equal0.IN0
Loop_Value[0] => Equal1.IN31
Loop_Value[1] => Equal0.IN31
Loop_Value[1] => Equal1.IN30
Loop_Value[2] => Equal0.IN30
Loop_Value[2] => Equal1.IN29
Loop_Value[3] => Equal0.IN29
Loop_Value[3] => Equal1.IN0
Loop_Value[4] => Equal0.IN28
Loop_Value[4] => Equal1.IN28
Loop_Value[5] => Equal0.IN27
Loop_Value[5] => Equal1.IN27
Loop_Value[6] => Equal0.IN26
Loop_Value[6] => Equal1.IN26
Loop_Value[7] => Equal0.IN25
Loop_Value[7] => Equal1.IN25
Loop_Value[8] => Equal0.IN24
Loop_Value[8] => Equal1.IN24
Loop_Value[9] => Equal0.IN23
Loop_Value[9] => Equal1.IN23
Loop_Value[10] => Equal0.IN22
Loop_Value[10] => Equal1.IN22
Loop_Value[11] => Equal0.IN21
Loop_Value[11] => Equal1.IN21
RND_Check => comb.IN0
RND_Check => PC_Sload.IN0
RND_Check => Step_PC_Cnt_En.IN0
RND_Check => RND_State.IN1
Step_PC_Out => comb.IN1
Step_PC_Out => PC_Cnt_En.IN1
Step_PC_Out => Sum_Y_Prime_Sload.IN1
Step_PC_Out => Step_PC_Cnt_En.IN1
Exec1 => PC_Sload.IN1
Exec1 => Step_PC_Cnt_En.IN0
Exec1 => MUX_Loop_Select.DATAIN
Exec2 => comb.IN1
Exec2 => PC_Sload.IN1
Exec2 => Step_PC_Cnt_En.IN1
MUX_Loop_Select <= Exec1.DB_MAX_OUTPUT_PORT_TYPE
PC_Cnt_En <= PC_Cnt_En.DB_MAX_OUTPUT_PORT_TYPE
PC_Sload <= PC_Sload.DB_MAX_OUTPUT_PORT_TYPE
MUX_Initialv_Select <= PC_Sload.DB_MAX_OUTPUT_PORT_TYPE
Step_PC_Cnt_En <= Step_PC_Cnt_En.DB_MAX_OUTPUT_PORT_TYPE
Step_PC_Sload <= Step_PC_Sload.DB_MAX_OUTPUT_PORT_TYPE
RND_State <= RND_State.DB_MAX_OUTPUT_PORT_TYPE
Sum_Y_Prime_Sload <= Sum_Y_Prime_Sload.DB_MAX_OUTPUT_PORT_TYPE
MUX_Y_Select <= MUX_Y_Select.DB_MAX_OUTPUT_PORT_TYPE
Final_Sum_Sload <= comb.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst
STEP_PC_OUT <= LPM_COUNTER:STEP_PC.q[0]
CLOCK => LPM_COUNTER:STEP_PC.clock
CLOCK => LPM_COUNTER:RND_PC.clock
STEP_PC_CNT_EN => LPM_COUNTER:STEP_PC.cnt_en
STEP_PC_SLOAD => LPM_COUNTER:STEP_PC.sload
LOOP_VALUE[0] <= BUSMUX:MUX_LOOP_VALUE.result[0]
LOOP_VALUE[1] <= BUSMUX:MUX_LOOP_VALUE.result[1]
LOOP_VALUE[2] <= BUSMUX:MUX_LOOP_VALUE.result[2]
LOOP_VALUE[3] <= BUSMUX:MUX_LOOP_VALUE.result[3]
LOOP_VALUE[4] <= BUSMUX:MUX_LOOP_VALUE.result[4]
LOOP_VALUE[5] <= BUSMUX:MUX_LOOP_VALUE.result[5]
LOOP_VALUE[6] <= BUSMUX:MUX_LOOP_VALUE.result[6]
LOOP_VALUE[7] <= BUSMUX:MUX_LOOP_VALUE.result[7]
LOOP_VALUE[8] <= BUSMUX:MUX_LOOP_VALUE.result[8]
LOOP_VALUE[9] <= BUSMUX:MUX_LOOP_VALUE.result[9]
LOOP_VALUE[10] <= BUSMUX:MUX_LOOP_VALUE.result[10]
LOOP_VALUE[11] <= BUSMUX:MUX_LOOP_VALUE.result[11]
MUX_LOOP_SELECT => BUSMUX:MUX_LOOP_VALUE.sel
RND_PC_CNT_EN => LPM_COUNTER:RND_PC.cnt_en
RND_PC_SLOAD => LPM_COUNTER:RND_PC.sload
MUX_INITIALV_SELECT => BUSMUX:MUX_INITIALV.sel


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst|LPM_COUNTER:STEP_PC
clock => cntr_slh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_slh:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_slh:auto_generated.sload
data[0] => cntr_slh:auto_generated.data[0]
cin => ~NO_FANOUT~
q[0] <= cntr_slh:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst|LPM_COUNTER:STEP_PC|cntr_slh:auto_generated
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[0].IN1


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst|LPM_CONSTANT:ZERO
result[0] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst|BUSMUX:MUX_LOOP_VALUE
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst|BUSMUX:MUX_LOOP_VALUE|lpm_mux:$00000
data[0][0] => mux_psc:auto_generated.data[0]
data[0][1] => mux_psc:auto_generated.data[1]
data[0][2] => mux_psc:auto_generated.data[2]
data[0][3] => mux_psc:auto_generated.data[3]
data[0][4] => mux_psc:auto_generated.data[4]
data[0][5] => mux_psc:auto_generated.data[5]
data[0][6] => mux_psc:auto_generated.data[6]
data[0][7] => mux_psc:auto_generated.data[7]
data[0][8] => mux_psc:auto_generated.data[8]
data[0][9] => mux_psc:auto_generated.data[9]
data[0][10] => mux_psc:auto_generated.data[10]
data[0][11] => mux_psc:auto_generated.data[11]
data[1][0] => mux_psc:auto_generated.data[12]
data[1][1] => mux_psc:auto_generated.data[13]
data[1][2] => mux_psc:auto_generated.data[14]
data[1][3] => mux_psc:auto_generated.data[15]
data[1][4] => mux_psc:auto_generated.data[16]
data[1][5] => mux_psc:auto_generated.data[17]
data[1][6] => mux_psc:auto_generated.data[18]
data[1][7] => mux_psc:auto_generated.data[19]
data[1][8] => mux_psc:auto_generated.data[20]
data[1][9] => mux_psc:auto_generated.data[21]
data[1][10] => mux_psc:auto_generated.data[22]
data[1][11] => mux_psc:auto_generated.data[23]
sel[0] => mux_psc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_psc:auto_generated.result[0]
result[1] <= mux_psc:auto_generated.result[1]
result[2] <= mux_psc:auto_generated.result[2]
result[3] <= mux_psc:auto_generated.result[3]
result[4] <= mux_psc:auto_generated.result[4]
result[5] <= mux_psc:auto_generated.result[5]
result[6] <= mux_psc:auto_generated.result[6]
result[7] <= mux_psc:auto_generated.result[7]
result[8] <= mux_psc:auto_generated.result[8]
result[9] <= mux_psc:auto_generated.result[9]
result[10] <= mux_psc:auto_generated.result[10]
result[11] <= mux_psc:auto_generated.result[11]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst|BUSMUX:MUX_LOOP_VALUE|lpm_mux:$00000|mux_psc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[0].IN1
data[13] => result_node[1].IN1
data[14] => result_node[2].IN1
data[15] => result_node[3].IN1
data[16] => result_node[4].IN1
data[17] => result_node[5].IN1
data[18] => result_node[6].IN1
data[19] => result_node[7].IN1
data[20] => result_node[8].IN1
data[21] => result_node[9].IN1
data[22] => result_node[10].IN1
data[23] => result_node[11].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst|LPM_COUNTER:RND_PC
clock => cntr_9ff:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_9ff:auto_generated.cnt_en
updown => cntr_9ff:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_9ff:auto_generated.sload
data[0] => cntr_9ff:auto_generated.data[0]
data[1] => cntr_9ff:auto_generated.data[1]
data[2] => cntr_9ff:auto_generated.data[2]
data[3] => cntr_9ff:auto_generated.data[3]
data[4] => cntr_9ff:auto_generated.data[4]
data[5] => cntr_9ff:auto_generated.data[5]
data[6] => cntr_9ff:auto_generated.data[6]
data[7] => cntr_9ff:auto_generated.data[7]
data[8] => cntr_9ff:auto_generated.data[8]
data[9] => cntr_9ff:auto_generated.data[9]
data[10] => cntr_9ff:auto_generated.data[10]
data[11] => cntr_9ff:auto_generated.data[11]
cin => ~NO_FANOUT~
q[0] <= cntr_9ff:auto_generated.q[0]
q[1] <= cntr_9ff:auto_generated.q[1]
q[2] <= cntr_9ff:auto_generated.q[2]
q[3] <= cntr_9ff:auto_generated.q[3]
q[4] <= cntr_9ff:auto_generated.q[4]
q[5] <= cntr_9ff:auto_generated.q[5]
q[6] <= cntr_9ff:auto_generated.q[6]
q[7] <= cntr_9ff:auto_generated.q[7]
q[8] <= cntr_9ff:auto_generated.q[8]
q[9] <= cntr_9ff:auto_generated.q[9]
q[10] <= cntr_9ff:auto_generated.q[10]
q[11] <= cntr_9ff:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst|LPM_COUNTER:RND_PC|cntr_9ff:auto_generated
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[11].IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst|BUSMUX:MUX_INITIALV
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst|BUSMUX:MUX_INITIALV|lpm_mux:$00000
data[0][0] => mux_psc:auto_generated.data[0]
data[0][1] => mux_psc:auto_generated.data[1]
data[0][2] => mux_psc:auto_generated.data[2]
data[0][3] => mux_psc:auto_generated.data[3]
data[0][4] => mux_psc:auto_generated.data[4]
data[0][5] => mux_psc:auto_generated.data[5]
data[0][6] => mux_psc:auto_generated.data[6]
data[0][7] => mux_psc:auto_generated.data[7]
data[0][8] => mux_psc:auto_generated.data[8]
data[0][9] => mux_psc:auto_generated.data[9]
data[0][10] => mux_psc:auto_generated.data[10]
data[0][11] => mux_psc:auto_generated.data[11]
data[1][0] => mux_psc:auto_generated.data[12]
data[1][1] => mux_psc:auto_generated.data[13]
data[1][2] => mux_psc:auto_generated.data[14]
data[1][3] => mux_psc:auto_generated.data[15]
data[1][4] => mux_psc:auto_generated.data[16]
data[1][5] => mux_psc:auto_generated.data[17]
data[1][6] => mux_psc:auto_generated.data[18]
data[1][7] => mux_psc:auto_generated.data[19]
data[1][8] => mux_psc:auto_generated.data[20]
data[1][9] => mux_psc:auto_generated.data[21]
data[1][10] => mux_psc:auto_generated.data[22]
data[1][11] => mux_psc:auto_generated.data[23]
sel[0] => mux_psc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_psc:auto_generated.result[0]
result[1] <= mux_psc:auto_generated.result[1]
result[2] <= mux_psc:auto_generated.result[2]
result[3] <= mux_psc:auto_generated.result[3]
result[4] <= mux_psc:auto_generated.result[4]
result[5] <= mux_psc:auto_generated.result[5]
result[6] <= mux_psc:auto_generated.result[6]
result[7] <= mux_psc:auto_generated.result[7]
result[8] <= mux_psc:auto_generated.result[8]
result[9] <= mux_psc:auto_generated.result[9]
result[10] <= mux_psc:auto_generated.result[10]
result[11] <= mux_psc:auto_generated.result[11]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst|BUSMUX:MUX_INITIALV|lpm_mux:$00000|mux_psc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[0].IN1
data[13] => result_node[1].IN1
data[14] => result_node[2].IN1
data[15] => result_node[3].IN1
data[16] => result_node[4].IN1
data[17] => result_node[5].IN1
data[18] => result_node[6].IN1
data[19] => result_node[7].IN1
data[20] => result_node[8].IN1
data[21] => result_node[9].IN1
data[22] => result_node[10].IN1
data[23] => result_node[11].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst|LPM_CONSTANT:N_EQ_8
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RND_DOUBLE_PC:inst|LPM_CONSTANT:RESET
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2
SUM[0] <= LPM_ADD_SUB:inst3.result[0]
SUM[1] <= LPM_ADD_SUB:inst3.result[1]
SUM[2] <= LPM_ADD_SUB:inst3.result[2]
SUM[3] <= LPM_ADD_SUB:inst3.result[3]
SUM[4] <= LPM_ADD_SUB:inst3.result[4]
SUM[5] <= LPM_ADD_SUB:inst3.result[5]
SUM[6] <= LPM_ADD_SUB:inst3.result[6]
SUM[7] <= LPM_ADD_SUB:inst3.result[7]
SUM[8] <= LPM_ADD_SUB:inst3.result[8]
SUM[9] <= LPM_ADD_SUB:inst3.result[9]
SUM[10] <= LPM_ADD_SUB:inst3.result[10]
SUM[11] <= LPM_ADD_SUB:inst3.result[11]
SUM[12] <= LPM_ADD_SUB:inst3.result[12]
SUM[13] <= LPM_ADD_SUB:inst3.result[13]
SUM[14] <= LPM_ADD_SUB:inst3.result[14]
SUM[15] <= LPM_ADD_SUB:inst3.result[15]
MULTIPLICATION_IN[0] => LPM_ADD_SUB:inst.dataa[0]
MULTIPLICATION_IN[1] => LPM_ADD_SUB:inst.dataa[1]
MULTIPLICATION_IN[2] => LPM_ADD_SUB:inst.dataa[2]
MULTIPLICATION_IN[3] => LPM_ADD_SUB:inst.dataa[3]
MULTIPLICATION_IN[4] => LPM_ADD_SUB:inst.dataa[4]
MULTIPLICATION_IN[5] => LPM_ADD_SUB:inst.dataa[5]
MULTIPLICATION_IN[6] => LPM_ADD_SUB:inst.dataa[6]
MULTIPLICATION_IN[7] => LPM_ADD_SUB:inst.dataa[7]
MULTIPLICATION_IN[8] => LPM_ADD_SUB:inst.dataa[8]
MULTIPLICATION_IN[9] => LPM_ADD_SUB:inst.dataa[9]
MULTIPLICATION_IN[10] => LPM_ADD_SUB:inst.dataa[10]
MULTIPLICATION_IN[11] => LPM_ADD_SUB:inst.dataa[11]
MULTIPLICATION_IN[12] => LPM_ADD_SUB:inst.dataa[12]
MULTIPLICATION_IN[13] => LPM_ADD_SUB:inst.dataa[13]
MULTIPLICATION_IN[14] => LPM_ADD_SUB:inst.dataa[14]
MULTIPLICATION_IN[15] => LPM_ADD_SUB:inst.dataa[15]
B_CONSTANT[0] => LPM_ADD_SUB:inst.datab[0]
B_CONSTANT[1] => LPM_ADD_SUB:inst.datab[1]
B_CONSTANT[2] => LPM_ADD_SUB:inst.datab[2]
B_CONSTANT[3] => LPM_ADD_SUB:inst.datab[3]
B_CONSTANT[4] => LPM_ADD_SUB:inst.datab[4]
B_CONSTANT[5] => LPM_ADD_SUB:inst.datab[5]
B_CONSTANT[6] => LPM_ADD_SUB:inst.datab[6]
B_CONSTANT[7] => LPM_ADD_SUB:inst.datab[7]
B_CONSTANT[8] => LPM_ADD_SUB:inst.datab[8]
B_CONSTANT[9] => LPM_ADD_SUB:inst.datab[9]
B_CONSTANT[10] => LPM_ADD_SUB:inst.datab[10]
B_CONSTANT[11] => LPM_ADD_SUB:inst.datab[11]
B_CONSTANT[12] => LPM_ADD_SUB:inst.datab[12]
B_CONSTANT[13] => LPM_ADD_SUB:inst.datab[13]
B_CONSTANT[14] => LPM_ADD_SUB:inst.datab[14]
B_CONSTANT[15] => LPM_ADD_SUB:inst.datab[15]
SUM_REG_IN[0] => LPM_ADD_SUB:inst3.datab[0]
SUM_REG_IN[1] => LPM_ADD_SUB:inst3.datab[1]
SUM_REG_IN[2] => LPM_ADD_SUB:inst3.datab[2]
SUM_REG_IN[3] => LPM_ADD_SUB:inst3.datab[3]
SUM_REG_IN[4] => LPM_ADD_SUB:inst3.datab[4]
SUM_REG_IN[5] => LPM_ADD_SUB:inst3.datab[5]
SUM_REG_IN[6] => LPM_ADD_SUB:inst3.datab[6]
SUM_REG_IN[7] => LPM_ADD_SUB:inst3.datab[7]
SUM_REG_IN[8] => LPM_ADD_SUB:inst3.datab[8]
SUM_REG_IN[9] => LPM_ADD_SUB:inst3.datab[9]
SUM_REG_IN[10] => LPM_ADD_SUB:inst3.datab[10]
SUM_REG_IN[11] => LPM_ADD_SUB:inst3.datab[11]
SUM_REG_IN[12] => LPM_ADD_SUB:inst3.datab[12]
SUM_REG_IN[13] => LPM_ADD_SUB:inst3.datab[13]
SUM_REG_IN[14] => LPM_ADD_SUB:inst3.datab[14]
SUM_REG_IN[15] => LPM_ADD_SUB:inst3.datab[15]
Y_PRIME[0] <= RESULT[0].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[1] <= RESULT[1].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[2] <= RESULT[2].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[3] <= RESULT[3].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[4] <= RESULT[4].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[5] <= RESULT[5].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[6] <= RESULT[6].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[7] <= RESULT[7].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[8] <= RESULT[8].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[9] <= RESULT[9].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[10] <= RESULT[10].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[11] <= RESULT[11].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[12] <= RESULT[12].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[13] <= RESULT[13].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[14] <= RESULT[14].DB_MAX_OUTPUT_PORT_TYPE
Y_PRIME[15] <= RESULT[15].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2|LPM_ADD_SUB:inst3
dataa[0] => add_sub_dlb:auto_generated.dataa[0]
dataa[1] => add_sub_dlb:auto_generated.dataa[1]
dataa[2] => add_sub_dlb:auto_generated.dataa[2]
dataa[3] => add_sub_dlb:auto_generated.dataa[3]
dataa[4] => add_sub_dlb:auto_generated.dataa[4]
dataa[5] => add_sub_dlb:auto_generated.dataa[5]
dataa[6] => add_sub_dlb:auto_generated.dataa[6]
dataa[7] => add_sub_dlb:auto_generated.dataa[7]
dataa[8] => add_sub_dlb:auto_generated.dataa[8]
dataa[9] => add_sub_dlb:auto_generated.dataa[9]
dataa[10] => add_sub_dlb:auto_generated.dataa[10]
dataa[11] => add_sub_dlb:auto_generated.dataa[11]
dataa[12] => add_sub_dlb:auto_generated.dataa[12]
dataa[13] => add_sub_dlb:auto_generated.dataa[13]
dataa[14] => add_sub_dlb:auto_generated.dataa[14]
dataa[15] => add_sub_dlb:auto_generated.dataa[15]
datab[0] => add_sub_dlb:auto_generated.datab[0]
datab[1] => add_sub_dlb:auto_generated.datab[1]
datab[2] => add_sub_dlb:auto_generated.datab[2]
datab[3] => add_sub_dlb:auto_generated.datab[3]
datab[4] => add_sub_dlb:auto_generated.datab[4]
datab[5] => add_sub_dlb:auto_generated.datab[5]
datab[6] => add_sub_dlb:auto_generated.datab[6]
datab[7] => add_sub_dlb:auto_generated.datab[7]
datab[8] => add_sub_dlb:auto_generated.datab[8]
datab[9] => add_sub_dlb:auto_generated.datab[9]
datab[10] => add_sub_dlb:auto_generated.datab[10]
datab[11] => add_sub_dlb:auto_generated.datab[11]
datab[12] => add_sub_dlb:auto_generated.datab[12]
datab[13] => add_sub_dlb:auto_generated.datab[13]
datab[14] => add_sub_dlb:auto_generated.datab[14]
datab[15] => add_sub_dlb:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_dlb:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dlb:auto_generated.result[0]
result[1] <= add_sub_dlb:auto_generated.result[1]
result[2] <= add_sub_dlb:auto_generated.result[2]
result[3] <= add_sub_dlb:auto_generated.result[3]
result[4] <= add_sub_dlb:auto_generated.result[4]
result[5] <= add_sub_dlb:auto_generated.result[5]
result[6] <= add_sub_dlb:auto_generated.result[6]
result[7] <= add_sub_dlb:auto_generated.result[7]
result[8] <= add_sub_dlb:auto_generated.result[8]
result[9] <= add_sub_dlb:auto_generated.result[9]
result[10] <= add_sub_dlb:auto_generated.result[10]
result[11] <= add_sub_dlb:auto_generated.result[11]
result[12] <= add_sub_dlb:auto_generated.result[12]
result[13] <= add_sub_dlb:auto_generated.result[13]
result[14] <= add_sub_dlb:auto_generated.result[14]
result[15] <= add_sub_dlb:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2|LPM_ADD_SUB:inst3|add_sub_dlb:auto_generated
add_sub => ~NO_FANOUT~
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2|LPM_ADD_SUB:inst
dataa[0] => add_sub_dlb:auto_generated.dataa[0]
dataa[1] => add_sub_dlb:auto_generated.dataa[1]
dataa[2] => add_sub_dlb:auto_generated.dataa[2]
dataa[3] => add_sub_dlb:auto_generated.dataa[3]
dataa[4] => add_sub_dlb:auto_generated.dataa[4]
dataa[5] => add_sub_dlb:auto_generated.dataa[5]
dataa[6] => add_sub_dlb:auto_generated.dataa[6]
dataa[7] => add_sub_dlb:auto_generated.dataa[7]
dataa[8] => add_sub_dlb:auto_generated.dataa[8]
dataa[9] => add_sub_dlb:auto_generated.dataa[9]
dataa[10] => add_sub_dlb:auto_generated.dataa[10]
dataa[11] => add_sub_dlb:auto_generated.dataa[11]
dataa[12] => add_sub_dlb:auto_generated.dataa[12]
dataa[13] => add_sub_dlb:auto_generated.dataa[13]
dataa[14] => add_sub_dlb:auto_generated.dataa[14]
dataa[15] => add_sub_dlb:auto_generated.dataa[15]
datab[0] => add_sub_dlb:auto_generated.datab[0]
datab[1] => add_sub_dlb:auto_generated.datab[1]
datab[2] => add_sub_dlb:auto_generated.datab[2]
datab[3] => add_sub_dlb:auto_generated.datab[3]
datab[4] => add_sub_dlb:auto_generated.datab[4]
datab[5] => add_sub_dlb:auto_generated.datab[5]
datab[6] => add_sub_dlb:auto_generated.datab[6]
datab[7] => add_sub_dlb:auto_generated.datab[7]
datab[8] => add_sub_dlb:auto_generated.datab[8]
datab[9] => add_sub_dlb:auto_generated.datab[9]
datab[10] => add_sub_dlb:auto_generated.datab[10]
datab[11] => add_sub_dlb:auto_generated.datab[11]
datab[12] => add_sub_dlb:auto_generated.datab[12]
datab[13] => add_sub_dlb:auto_generated.datab[13]
datab[14] => add_sub_dlb:auto_generated.datab[14]
datab[15] => add_sub_dlb:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_dlb:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dlb:auto_generated.result[0]
result[1] <= add_sub_dlb:auto_generated.result[1]
result[2] <= add_sub_dlb:auto_generated.result[2]
result[3] <= add_sub_dlb:auto_generated.result[3]
result[4] <= add_sub_dlb:auto_generated.result[4]
result[5] <= add_sub_dlb:auto_generated.result[5]
result[6] <= add_sub_dlb:auto_generated.result[6]
result[7] <= add_sub_dlb:auto_generated.result[7]
result[8] <= add_sub_dlb:auto_generated.result[8]
result[9] <= add_sub_dlb:auto_generated.result[9]
result[10] <= add_sub_dlb:auto_generated.result[10]
result[11] <= add_sub_dlb:auto_generated.result[11]
result[12] <= add_sub_dlb:auto_generated.result[12]
result[13] <= add_sub_dlb:auto_generated.result[13]
result[14] <= add_sub_dlb:auto_generated.result[14]
result[15] <= add_sub_dlb:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2|LPM_ADD_SUB:inst|add_sub_dlb:auto_generated
add_sub => ~NO_FANOUT~
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|LPM_CONSTANT:B_VALUE
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3
AxY[0] <= LPM_ADD_SUB:inst22.result[0]
AxY[1] <= LPM_ADD_SUB:inst22.result[1]
AxY[2] <= LPM_ADD_SUB:inst22.result[2]
AxY[3] <= LPM_ADD_SUB:inst22.result[3]
AxY[4] <= LPM_ADD_SUB:inst22.result[4]
AxY[5] <= LPM_ADD_SUB:inst22.result[5]
AxY[6] <= LPM_ADD_SUB:inst22.result[6]
AxY[7] <= LPM_ADD_SUB:inst22.result[7]
AxY[8] <= LPM_ADD_SUB:inst22.result[8]
AxY[9] <= LPM_ADD_SUB:inst22.result[9]
AxY[10] <= LPM_ADD_SUB:inst22.result[10]
AxY[11] <= LPM_ADD_SUB:inst22.result[11]
AxY[12] <= LPM_ADD_SUB:inst22.result[12]
AxY[13] <= LPM_ADD_SUB:inst22.result[13]
AxY[14] <= LPM_ADD_SUB:inst22.result[14]
AxY[15] <= LPM_ADD_SUB:inst22.result[15]
KEEPVALUE => multiply:inst.KEEPVALUE
KEEPVALUE => multiply:inst6.KEEPVALUE
KEEPVALUE => multiply:inst1.KEEPVALUE
KEEPVALUE => multiply:inst5.KEEPVALUE
KEEPVALUE => multiply:inst2.KEEPVALUE
KEEPVALUE => multiply:inst4.KEEPVALUE
KEEPVALUE => multiply:inst3.KEEPVALUE
KEEPVALUE => multiply:inst7.KEEPVALUE
SELECTBIT2MSB => multiply:inst.BITSELECTvalueA
SELECTBIT2MSB => multiply:inst6.BITSELECTvalueA
SELECTBIT2MSB => multiply:inst1.BITSELECTvalueA
SELECTBIT2MSB => multiply:inst5.BITSELECTvalueA
SELECTBIT2MSB => multiply:inst2.BITSELECTvalueA
SELECTBIT2MSB => multiply:inst4.BITSELECTvalueA
SELECTBIT2MSB => multiply:inst3.BITSELECTvalueA
SELECTBIT2MSB => multiply:inst7.BITSELECTvalueA
CLK => multiply:inst.CLK
CLK => multiply:inst6.CLK
CLK => multiply:inst1.CLK
CLK => multiply:inst5.CLK
CLK => multiply:inst2.CLK
CLK => multiply:inst4.CLK
CLK => multiply:inst3.CLK
CLK => multiply:inst7.CLK
ValueA[0] => multiply:inst.ValueAbit01[0]
ValueA[1] => multiply:inst.ValueAbit01[1]
ValueA[2] => multiply:inst1.ValueAbit01[0]
ValueA[3] => multiply:inst1.ValueAbit01[1]
ValueA[4] => multiply:inst2.ValueAbit01[0]
ValueA[5] => multiply:inst2.ValueAbit01[1]
ValueA[6] => multiply:inst3.ValueAbit01[0]
ValueA[7] => multiply:inst3.ValueAbit01[1]
ValueA[8] => multiply:inst6.ValueAbit01[0]
ValueA[9] => multiply:inst6.ValueAbit01[1]
ValueA[10] => multiply:inst5.ValueAbit01[0]
ValueA[11] => multiply:inst5.ValueAbit01[1]
ValueA[12] => multiply:inst4.ValueAbit01[0]
ValueA[13] => multiply:inst4.ValueAbit01[1]
ValueA[14] => multiply:inst7.ValueAbit01[0]
ValueA[15] => multiply:inst7.ValueAbit01[1]
ValueX[0] => multiply:inst.ValueX[0]
ValueX[0] => multiply:inst6.ValueX[0]
ValueX[0] => multiply:inst1.ValueX[0]
ValueX[0] => multiply:inst5.ValueX[0]
ValueX[0] => multiply:inst2.ValueX[0]
ValueX[0] => multiply:inst4.ValueX[0]
ValueX[0] => multiply:inst3.ValueX[0]
ValueX[0] => multiply:inst7.ValueX[0]
ValueX[1] => multiply:inst.ValueX[1]
ValueX[1] => multiply:inst6.ValueX[1]
ValueX[1] => multiply:inst1.ValueX[1]
ValueX[1] => multiply:inst5.ValueX[1]
ValueX[1] => multiply:inst2.ValueX[1]
ValueX[1] => multiply:inst4.ValueX[1]
ValueX[1] => multiply:inst3.ValueX[1]
ValueX[1] => multiply:inst7.ValueX[1]
ValueX[2] => multiply:inst.ValueX[2]
ValueX[2] => multiply:inst6.ValueX[2]
ValueX[2] => multiply:inst1.ValueX[2]
ValueX[2] => multiply:inst5.ValueX[2]
ValueX[2] => multiply:inst2.ValueX[2]
ValueX[2] => multiply:inst4.ValueX[2]
ValueX[2] => multiply:inst3.ValueX[2]
ValueX[2] => multiply:inst7.ValueX[2]
ValueX[3] => multiply:inst.ValueX[3]
ValueX[3] => multiply:inst6.ValueX[3]
ValueX[3] => multiply:inst1.ValueX[3]
ValueX[3] => multiply:inst5.ValueX[3]
ValueX[3] => multiply:inst2.ValueX[3]
ValueX[3] => multiply:inst4.ValueX[3]
ValueX[3] => multiply:inst3.ValueX[3]
ValueX[3] => multiply:inst7.ValueX[3]
ValueX[4] => multiply:inst.ValueX[4]
ValueX[4] => multiply:inst6.ValueX[4]
ValueX[4] => multiply:inst1.ValueX[4]
ValueX[4] => multiply:inst5.ValueX[4]
ValueX[4] => multiply:inst2.ValueX[4]
ValueX[4] => multiply:inst4.ValueX[4]
ValueX[4] => multiply:inst3.ValueX[4]
ValueX[4] => multiply:inst7.ValueX[4]
ValueX[5] => multiply:inst.ValueX[5]
ValueX[5] => multiply:inst6.ValueX[5]
ValueX[5] => multiply:inst1.ValueX[5]
ValueX[5] => multiply:inst5.ValueX[5]
ValueX[5] => multiply:inst2.ValueX[5]
ValueX[5] => multiply:inst4.ValueX[5]
ValueX[5] => multiply:inst3.ValueX[5]
ValueX[5] => multiply:inst7.ValueX[5]
ValueX[6] => multiply:inst.ValueX[6]
ValueX[6] => multiply:inst6.ValueX[6]
ValueX[6] => multiply:inst1.ValueX[6]
ValueX[6] => multiply:inst5.ValueX[6]
ValueX[6] => multiply:inst2.ValueX[6]
ValueX[6] => multiply:inst4.ValueX[6]
ValueX[6] => multiply:inst3.ValueX[6]
ValueX[6] => multiply:inst7.ValueX[6]
ValueX[7] => multiply:inst.ValueX[7]
ValueX[7] => multiply:inst6.ValueX[7]
ValueX[7] => multiply:inst1.ValueX[7]
ValueX[7] => multiply:inst5.ValueX[7]
ValueX[7] => multiply:inst2.ValueX[7]
ValueX[7] => multiply:inst4.ValueX[7]
ValueX[7] => multiply:inst3.ValueX[7]
ValueX[7] => multiply:inst7.ValueX[7]
ValueX[8] => multiply:inst.ValueX[8]
ValueX[8] => multiply:inst6.ValueX[8]
ValueX[8] => multiply:inst1.ValueX[8]
ValueX[8] => multiply:inst5.ValueX[8]
ValueX[8] => multiply:inst2.ValueX[8]
ValueX[8] => multiply:inst4.ValueX[8]
ValueX[8] => multiply:inst3.ValueX[8]
ValueX[8] => multiply:inst7.ValueX[8]
ValueX[9] => multiply:inst.ValueX[9]
ValueX[9] => multiply:inst6.ValueX[9]
ValueX[9] => multiply:inst1.ValueX[9]
ValueX[9] => multiply:inst5.ValueX[9]
ValueX[9] => multiply:inst2.ValueX[9]
ValueX[9] => multiply:inst4.ValueX[9]
ValueX[9] => multiply:inst3.ValueX[9]
ValueX[9] => multiply:inst7.ValueX[9]
ValueX[10] => multiply:inst.ValueX[10]
ValueX[10] => multiply:inst6.ValueX[10]
ValueX[10] => multiply:inst1.ValueX[10]
ValueX[10] => multiply:inst5.ValueX[10]
ValueX[10] => multiply:inst2.ValueX[10]
ValueX[10] => multiply:inst4.ValueX[10]
ValueX[10] => multiply:inst3.ValueX[10]
ValueX[10] => multiply:inst7.ValueX[10]
ValueX[11] => multiply:inst.ValueX[11]
ValueX[11] => multiply:inst6.ValueX[11]
ValueX[11] => multiply:inst1.ValueX[11]
ValueX[11] => multiply:inst5.ValueX[11]
ValueX[11] => multiply:inst2.ValueX[11]
ValueX[11] => multiply:inst4.ValueX[11]
ValueX[11] => multiply:inst3.ValueX[11]
ValueX[11] => multiply:inst7.ValueX[11]
ValueX[12] => multiply:inst.ValueX[12]
ValueX[12] => multiply:inst6.ValueX[12]
ValueX[12] => multiply:inst1.ValueX[12]
ValueX[12] => multiply:inst5.ValueX[12]
ValueX[12] => multiply:inst2.ValueX[12]
ValueX[12] => multiply:inst4.ValueX[12]
ValueX[12] => multiply:inst3.ValueX[12]
ValueX[12] => multiply:inst7.ValueX[12]
ValueX[13] => multiply:inst.ValueX[13]
ValueX[13] => multiply:inst6.ValueX[13]
ValueX[13] => multiply:inst1.ValueX[13]
ValueX[13] => multiply:inst5.ValueX[13]
ValueX[13] => multiply:inst2.ValueX[13]
ValueX[13] => multiply:inst4.ValueX[13]
ValueX[13] => multiply:inst3.ValueX[13]
ValueX[13] => multiply:inst7.ValueX[13]
ValueX[14] => multiply:inst.ValueX[14]
ValueX[14] => multiply:inst6.ValueX[14]
ValueX[14] => multiply:inst1.ValueX[14]
ValueX[14] => multiply:inst5.ValueX[14]
ValueX[14] => multiply:inst2.ValueX[14]
ValueX[14] => multiply:inst4.ValueX[14]
ValueX[14] => multiply:inst3.ValueX[14]
ValueX[14] => multiply:inst7.ValueX[14]
ValueX[15] => multiply:inst.ValueX[15]
ValueX[15] => multiply:inst6.ValueX[15]
ValueX[15] => multiply:inst1.ValueX[15]
ValueX[15] => multiply:inst5.ValueX[15]
ValueX[15] => multiply:inst2.ValueX[15]
ValueX[15] => multiply:inst4.ValueX[15]
ValueX[15] => multiply:inst3.ValueX[15]
ValueX[15] => multiply:inst7.ValueX[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst22
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst22|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst20
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst20|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst16
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst16|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst
ValueXA[0] <= LPM_ADD_SUB:inst.result[0]
ValueXA[1] <= LPM_ADD_SUB:inst.result[1]
ValueXA[2] <= LPM_ADD_SUB:inst.result[2]
ValueXA[3] <= LPM_ADD_SUB:inst.result[3]
ValueXA[4] <= LPM_ADD_SUB:inst.result[4]
ValueXA[5] <= LPM_ADD_SUB:inst.result[5]
ValueXA[6] <= LPM_ADD_SUB:inst.result[6]
ValueXA[7] <= LPM_ADD_SUB:inst.result[7]
ValueXA[8] <= LPM_ADD_SUB:inst.result[8]
ValueXA[9] <= LPM_ADD_SUB:inst.result[9]
ValueXA[10] <= LPM_ADD_SUB:inst.result[10]
ValueXA[11] <= LPM_ADD_SUB:inst.result[11]
ValueXA[12] <= LPM_ADD_SUB:inst.result[12]
ValueXA[13] <= LPM_ADD_SUB:inst.result[13]
ValueXA[14] <= LPM_ADD_SUB:inst.result[14]
ValueXA[15] <= LPM_ADD_SUB:inst.result[15]
KEEPVALUE => inst19.IN0
KEEPVALUE => inst16.IN0
BITSELECTvalueA => BUSMUX:inst4.sel
BITSELECTvalueA => BUSMUX:inst12.sel
BITSELECTvalueA => inst16.IN1
ValueAbit01[0] => BUSMUX:inst4.dataa[0]
ValueAbit01[1] => BUSMUX:inst4.datab[0]
ValueX[0] => BUSMUX:inst12.dataa[0]
ValueX[0] => shiftleft:inst7.valueX[0]
ValueX[1] => BUSMUX:inst12.dataa[1]
ValueX[1] => shiftleft:inst7.valueX[1]
ValueX[2] => BUSMUX:inst12.dataa[2]
ValueX[2] => shiftleft:inst7.valueX[2]
ValueX[3] => BUSMUX:inst12.dataa[3]
ValueX[3] => shiftleft:inst7.valueX[3]
ValueX[4] => BUSMUX:inst12.dataa[4]
ValueX[4] => shiftleft:inst7.valueX[4]
ValueX[5] => BUSMUX:inst12.dataa[5]
ValueX[5] => shiftleft:inst7.valueX[5]
ValueX[6] => BUSMUX:inst12.dataa[6]
ValueX[6] => shiftleft:inst7.valueX[6]
ValueX[7] => BUSMUX:inst12.dataa[7]
ValueX[7] => shiftleft:inst7.valueX[7]
ValueX[8] => BUSMUX:inst12.dataa[8]
ValueX[8] => shiftleft:inst7.valueX[8]
ValueX[9] => BUSMUX:inst12.dataa[9]
ValueX[9] => shiftleft:inst7.valueX[9]
ValueX[10] => BUSMUX:inst12.dataa[10]
ValueX[10] => shiftleft:inst7.valueX[10]
ValueX[11] => BUSMUX:inst12.dataa[11]
ValueX[11] => shiftleft:inst7.valueX[11]
ValueX[12] => BUSMUX:inst12.dataa[12]
ValueX[12] => shiftleft:inst7.valueX[12]
ValueX[13] => BUSMUX:inst12.dataa[13]
ValueX[13] => shiftleft:inst7.valueX[13]
ValueX[14] => BUSMUX:inst12.dataa[14]
ValueX[14] => shiftleft:inst7.valueX[14]
ValueX[15] => BUSMUX:inst12.dataa[15]
ValueX[15] => shiftleft:inst7.valueX[15]
CLK => LPM_SHIFTREG:inst10.clock


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|LPM_ADD_SUB:inst
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|LPM_ADD_SUB:inst|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|buffer:inst2
valueX[0] => buff.IN0
valueX[1] => buff.IN0
valueX[2] => buff.IN0
valueX[3] => buff.IN0
valueX[4] => buff.IN0
valueX[5] => buff.IN0
valueX[6] => buff.IN0
valueX[7] => buff.IN0
valueX[8] => buff.IN0
valueX[9] => buff.IN0
valueX[10] => buff.IN0
valueX[11] => buff.IN0
valueX[12] => buff.IN0
valueX[13] => buff.IN0
valueX[14] => buff.IN0
valueX[15] => buff.IN0
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
buff[0] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[1] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[2] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[3] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[4] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[5] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[6] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[7] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[8] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[9] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[10] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[11] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[12] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= buff.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|BUSMUX:inst4|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|BUSMUX:inst12|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|shiftleft:inst7
valueX[0] => shiftedX[1].DATAIN
valueX[1] => shiftedX[2].DATAIN
valueX[2] => shiftedX[3].DATAIN
valueX[3] => shiftedX[4].DATAIN
valueX[4] => shiftedX[5].DATAIN
valueX[5] => shiftedX[6].DATAIN
valueX[6] => shiftedX[7].DATAIN
valueX[7] => shiftedX[8].DATAIN
valueX[8] => shiftedX[9].DATAIN
valueX[9] => shiftedX[10].DATAIN
valueX[10] => shiftedX[11].DATAIN
valueX[11] => shiftedX[12].DATAIN
valueX[12] => shiftedX[13].DATAIN
valueX[13] => shiftedX[14].DATAIN
valueX[14] => shiftedX[15].DATAIN
valueX[15] => ~NO_FANOUT~
shiftedX[0] <= <GND>
shiftedX[1] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[2] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[3] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[4] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[5] <= valueX[4].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[6] <= valueX[5].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[7] <= valueX[6].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[8] <= valueX[7].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[9] <= valueX[8].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[10] <= valueX[9].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[11] <= valueX[10].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[12] <= valueX[11].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[13] <= valueX[12].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[14] <= valueX[13].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[15] <= valueX[14].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|BUSMUX:inst8|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|LPM_CONSTANT:inst11
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst|LPM_SHIFTREG:inst10
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|bit98:inst13
valueX[0] => buff[8].DATAIN
valueX[1] => buff[9].DATAIN
valueX[2] => buff[10].DATAIN
valueX[3] => buff[11].DATAIN
valueX[4] => buff[12].DATAIN
valueX[5] => buff[13].DATAIN
valueX[6] => buff[14].DATAIN
valueX[7] => buff[15].DATAIN
valueX[8] => ~NO_FANOUT~
valueX[9] => ~NO_FANOUT~
valueX[10] => ~NO_FANOUT~
valueX[11] => ~NO_FANOUT~
valueX[12] => ~NO_FANOUT~
valueX[13] => ~NO_FANOUT~
valueX[14] => ~NO_FANOUT~
valueX[15] => ~NO_FANOUT~
buff[0] <= <GND>
buff[1] <= <GND>
buff[2] <= <GND>
buff[3] <= <GND>
buff[4] <= <GND>
buff[5] <= <GND>
buff[6] <= <GND>
buff[7] <= <GND>
buff[8] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
buff[9] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
buff[10] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
buff[11] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE
buff[12] <= valueX[4].DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= valueX[5].DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= valueX[6].DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= valueX[7].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6
ValueXA[0] <= LPM_ADD_SUB:inst.result[0]
ValueXA[1] <= LPM_ADD_SUB:inst.result[1]
ValueXA[2] <= LPM_ADD_SUB:inst.result[2]
ValueXA[3] <= LPM_ADD_SUB:inst.result[3]
ValueXA[4] <= LPM_ADD_SUB:inst.result[4]
ValueXA[5] <= LPM_ADD_SUB:inst.result[5]
ValueXA[6] <= LPM_ADD_SUB:inst.result[6]
ValueXA[7] <= LPM_ADD_SUB:inst.result[7]
ValueXA[8] <= LPM_ADD_SUB:inst.result[8]
ValueXA[9] <= LPM_ADD_SUB:inst.result[9]
ValueXA[10] <= LPM_ADD_SUB:inst.result[10]
ValueXA[11] <= LPM_ADD_SUB:inst.result[11]
ValueXA[12] <= LPM_ADD_SUB:inst.result[12]
ValueXA[13] <= LPM_ADD_SUB:inst.result[13]
ValueXA[14] <= LPM_ADD_SUB:inst.result[14]
ValueXA[15] <= LPM_ADD_SUB:inst.result[15]
KEEPVALUE => inst19.IN0
KEEPVALUE => inst16.IN0
BITSELECTvalueA => BUSMUX:inst4.sel
BITSELECTvalueA => BUSMUX:inst12.sel
BITSELECTvalueA => inst16.IN1
ValueAbit01[0] => BUSMUX:inst4.dataa[0]
ValueAbit01[1] => BUSMUX:inst4.datab[0]
ValueX[0] => BUSMUX:inst12.dataa[0]
ValueX[0] => shiftleft:inst7.valueX[0]
ValueX[1] => BUSMUX:inst12.dataa[1]
ValueX[1] => shiftleft:inst7.valueX[1]
ValueX[2] => BUSMUX:inst12.dataa[2]
ValueX[2] => shiftleft:inst7.valueX[2]
ValueX[3] => BUSMUX:inst12.dataa[3]
ValueX[3] => shiftleft:inst7.valueX[3]
ValueX[4] => BUSMUX:inst12.dataa[4]
ValueX[4] => shiftleft:inst7.valueX[4]
ValueX[5] => BUSMUX:inst12.dataa[5]
ValueX[5] => shiftleft:inst7.valueX[5]
ValueX[6] => BUSMUX:inst12.dataa[6]
ValueX[6] => shiftleft:inst7.valueX[6]
ValueX[7] => BUSMUX:inst12.dataa[7]
ValueX[7] => shiftleft:inst7.valueX[7]
ValueX[8] => BUSMUX:inst12.dataa[8]
ValueX[8] => shiftleft:inst7.valueX[8]
ValueX[9] => BUSMUX:inst12.dataa[9]
ValueX[9] => shiftleft:inst7.valueX[9]
ValueX[10] => BUSMUX:inst12.dataa[10]
ValueX[10] => shiftleft:inst7.valueX[10]
ValueX[11] => BUSMUX:inst12.dataa[11]
ValueX[11] => shiftleft:inst7.valueX[11]
ValueX[12] => BUSMUX:inst12.dataa[12]
ValueX[12] => shiftleft:inst7.valueX[12]
ValueX[13] => BUSMUX:inst12.dataa[13]
ValueX[13] => shiftleft:inst7.valueX[13]
ValueX[14] => BUSMUX:inst12.dataa[14]
ValueX[14] => shiftleft:inst7.valueX[14]
ValueX[15] => BUSMUX:inst12.dataa[15]
ValueX[15] => shiftleft:inst7.valueX[15]
CLK => LPM_SHIFTREG:inst10.clock


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|LPM_ADD_SUB:inst
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|LPM_ADD_SUB:inst|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|buffer:inst2
valueX[0] => buff.IN0
valueX[1] => buff.IN0
valueX[2] => buff.IN0
valueX[3] => buff.IN0
valueX[4] => buff.IN0
valueX[5] => buff.IN0
valueX[6] => buff.IN0
valueX[7] => buff.IN0
valueX[8] => buff.IN0
valueX[9] => buff.IN0
valueX[10] => buff.IN0
valueX[11] => buff.IN0
valueX[12] => buff.IN0
valueX[13] => buff.IN0
valueX[14] => buff.IN0
valueX[15] => buff.IN0
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
buff[0] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[1] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[2] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[3] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[4] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[5] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[6] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[7] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[8] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[9] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[10] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[11] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[12] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= buff.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|BUSMUX:inst4|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|BUSMUX:inst12|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|shiftleft:inst7
valueX[0] => shiftedX[1].DATAIN
valueX[1] => shiftedX[2].DATAIN
valueX[2] => shiftedX[3].DATAIN
valueX[3] => shiftedX[4].DATAIN
valueX[4] => shiftedX[5].DATAIN
valueX[5] => shiftedX[6].DATAIN
valueX[6] => shiftedX[7].DATAIN
valueX[7] => shiftedX[8].DATAIN
valueX[8] => shiftedX[9].DATAIN
valueX[9] => shiftedX[10].DATAIN
valueX[10] => shiftedX[11].DATAIN
valueX[11] => shiftedX[12].DATAIN
valueX[12] => shiftedX[13].DATAIN
valueX[13] => shiftedX[14].DATAIN
valueX[14] => shiftedX[15].DATAIN
valueX[15] => ~NO_FANOUT~
shiftedX[0] <= <GND>
shiftedX[1] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[2] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[3] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[4] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[5] <= valueX[4].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[6] <= valueX[5].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[7] <= valueX[6].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[8] <= valueX[7].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[9] <= valueX[8].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[10] <= valueX[9].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[11] <= valueX[10].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[12] <= valueX[11].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[13] <= valueX[12].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[14] <= valueX[13].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[15] <= valueX[14].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|BUSMUX:inst8|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|LPM_CONSTANT:inst11
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst6|LPM_SHIFTREG:inst10
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst17
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst17|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|bit32:inst8
valueX[0] => buff[2].DATAIN
valueX[1] => buff[3].DATAIN
valueX[2] => buff[4].DATAIN
valueX[3] => buff[5].DATAIN
valueX[4] => buff[6].DATAIN
valueX[5] => buff[7].DATAIN
valueX[6] => buff[8].DATAIN
valueX[7] => buff[9].DATAIN
valueX[8] => buff[10].DATAIN
valueX[9] => buff[11].DATAIN
valueX[10] => buff[12].DATAIN
valueX[11] => buff[13].DATAIN
valueX[12] => buff[14].DATAIN
valueX[13] => buff[15].DATAIN
valueX[14] => ~NO_FANOUT~
valueX[15] => ~NO_FANOUT~
buff[0] <= <GND>
buff[1] <= <GND>
buff[2] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
buff[3] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
buff[4] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
buff[5] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE
buff[6] <= valueX[4].DB_MAX_OUTPUT_PORT_TYPE
buff[7] <= valueX[5].DB_MAX_OUTPUT_PORT_TYPE
buff[8] <= valueX[6].DB_MAX_OUTPUT_PORT_TYPE
buff[9] <= valueX[7].DB_MAX_OUTPUT_PORT_TYPE
buff[10] <= valueX[8].DB_MAX_OUTPUT_PORT_TYPE
buff[11] <= valueX[9].DB_MAX_OUTPUT_PORT_TYPE
buff[12] <= valueX[10].DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= valueX[11].DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= valueX[12].DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= valueX[13].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1
ValueXA[0] <= LPM_ADD_SUB:inst.result[0]
ValueXA[1] <= LPM_ADD_SUB:inst.result[1]
ValueXA[2] <= LPM_ADD_SUB:inst.result[2]
ValueXA[3] <= LPM_ADD_SUB:inst.result[3]
ValueXA[4] <= LPM_ADD_SUB:inst.result[4]
ValueXA[5] <= LPM_ADD_SUB:inst.result[5]
ValueXA[6] <= LPM_ADD_SUB:inst.result[6]
ValueXA[7] <= LPM_ADD_SUB:inst.result[7]
ValueXA[8] <= LPM_ADD_SUB:inst.result[8]
ValueXA[9] <= LPM_ADD_SUB:inst.result[9]
ValueXA[10] <= LPM_ADD_SUB:inst.result[10]
ValueXA[11] <= LPM_ADD_SUB:inst.result[11]
ValueXA[12] <= LPM_ADD_SUB:inst.result[12]
ValueXA[13] <= LPM_ADD_SUB:inst.result[13]
ValueXA[14] <= LPM_ADD_SUB:inst.result[14]
ValueXA[15] <= LPM_ADD_SUB:inst.result[15]
KEEPVALUE => inst19.IN0
KEEPVALUE => inst16.IN0
BITSELECTvalueA => BUSMUX:inst4.sel
BITSELECTvalueA => BUSMUX:inst12.sel
BITSELECTvalueA => inst16.IN1
ValueAbit01[0] => BUSMUX:inst4.dataa[0]
ValueAbit01[1] => BUSMUX:inst4.datab[0]
ValueX[0] => BUSMUX:inst12.dataa[0]
ValueX[0] => shiftleft:inst7.valueX[0]
ValueX[1] => BUSMUX:inst12.dataa[1]
ValueX[1] => shiftleft:inst7.valueX[1]
ValueX[2] => BUSMUX:inst12.dataa[2]
ValueX[2] => shiftleft:inst7.valueX[2]
ValueX[3] => BUSMUX:inst12.dataa[3]
ValueX[3] => shiftleft:inst7.valueX[3]
ValueX[4] => BUSMUX:inst12.dataa[4]
ValueX[4] => shiftleft:inst7.valueX[4]
ValueX[5] => BUSMUX:inst12.dataa[5]
ValueX[5] => shiftleft:inst7.valueX[5]
ValueX[6] => BUSMUX:inst12.dataa[6]
ValueX[6] => shiftleft:inst7.valueX[6]
ValueX[7] => BUSMUX:inst12.dataa[7]
ValueX[7] => shiftleft:inst7.valueX[7]
ValueX[8] => BUSMUX:inst12.dataa[8]
ValueX[8] => shiftleft:inst7.valueX[8]
ValueX[9] => BUSMUX:inst12.dataa[9]
ValueX[9] => shiftleft:inst7.valueX[9]
ValueX[10] => BUSMUX:inst12.dataa[10]
ValueX[10] => shiftleft:inst7.valueX[10]
ValueX[11] => BUSMUX:inst12.dataa[11]
ValueX[11] => shiftleft:inst7.valueX[11]
ValueX[12] => BUSMUX:inst12.dataa[12]
ValueX[12] => shiftleft:inst7.valueX[12]
ValueX[13] => BUSMUX:inst12.dataa[13]
ValueX[13] => shiftleft:inst7.valueX[13]
ValueX[14] => BUSMUX:inst12.dataa[14]
ValueX[14] => shiftleft:inst7.valueX[14]
ValueX[15] => BUSMUX:inst12.dataa[15]
ValueX[15] => shiftleft:inst7.valueX[15]
CLK => LPM_SHIFTREG:inst10.clock


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|LPM_ADD_SUB:inst
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|LPM_ADD_SUB:inst|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|buffer:inst2
valueX[0] => buff.IN0
valueX[1] => buff.IN0
valueX[2] => buff.IN0
valueX[3] => buff.IN0
valueX[4] => buff.IN0
valueX[5] => buff.IN0
valueX[6] => buff.IN0
valueX[7] => buff.IN0
valueX[8] => buff.IN0
valueX[9] => buff.IN0
valueX[10] => buff.IN0
valueX[11] => buff.IN0
valueX[12] => buff.IN0
valueX[13] => buff.IN0
valueX[14] => buff.IN0
valueX[15] => buff.IN0
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
buff[0] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[1] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[2] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[3] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[4] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[5] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[6] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[7] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[8] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[9] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[10] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[11] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[12] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= buff.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|BUSMUX:inst4|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|BUSMUX:inst12|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|shiftleft:inst7
valueX[0] => shiftedX[1].DATAIN
valueX[1] => shiftedX[2].DATAIN
valueX[2] => shiftedX[3].DATAIN
valueX[3] => shiftedX[4].DATAIN
valueX[4] => shiftedX[5].DATAIN
valueX[5] => shiftedX[6].DATAIN
valueX[6] => shiftedX[7].DATAIN
valueX[7] => shiftedX[8].DATAIN
valueX[8] => shiftedX[9].DATAIN
valueX[9] => shiftedX[10].DATAIN
valueX[10] => shiftedX[11].DATAIN
valueX[11] => shiftedX[12].DATAIN
valueX[12] => shiftedX[13].DATAIN
valueX[13] => shiftedX[14].DATAIN
valueX[14] => shiftedX[15].DATAIN
valueX[15] => ~NO_FANOUT~
shiftedX[0] <= <GND>
shiftedX[1] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[2] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[3] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[4] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[5] <= valueX[4].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[6] <= valueX[5].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[7] <= valueX[6].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[8] <= valueX[7].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[9] <= valueX[8].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[10] <= valueX[9].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[11] <= valueX[10].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[12] <= valueX[11].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[13] <= valueX[12].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[14] <= valueX[13].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[15] <= valueX[14].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|BUSMUX:inst8|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|LPM_CONSTANT:inst11
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst1|LPM_SHIFTREG:inst10
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|bit1110:inst12
valueX[0] => buff[10].DATAIN
valueX[1] => buff[11].DATAIN
valueX[2] => buff[12].DATAIN
valueX[3] => buff[13].DATAIN
valueX[4] => buff[14].DATAIN
valueX[5] => buff[15].DATAIN
valueX[6] => ~NO_FANOUT~
valueX[7] => ~NO_FANOUT~
valueX[8] => ~NO_FANOUT~
valueX[9] => ~NO_FANOUT~
valueX[10] => ~NO_FANOUT~
valueX[11] => ~NO_FANOUT~
valueX[12] => ~NO_FANOUT~
valueX[13] => ~NO_FANOUT~
valueX[14] => ~NO_FANOUT~
valueX[15] => ~NO_FANOUT~
buff[0] <= <GND>
buff[1] <= <GND>
buff[2] <= <GND>
buff[3] <= <GND>
buff[4] <= <GND>
buff[5] <= <GND>
buff[6] <= <GND>
buff[7] <= <GND>
buff[8] <= <GND>
buff[9] <= <GND>
buff[10] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
buff[11] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
buff[12] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= valueX[4].DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= valueX[5].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5
ValueXA[0] <= LPM_ADD_SUB:inst.result[0]
ValueXA[1] <= LPM_ADD_SUB:inst.result[1]
ValueXA[2] <= LPM_ADD_SUB:inst.result[2]
ValueXA[3] <= LPM_ADD_SUB:inst.result[3]
ValueXA[4] <= LPM_ADD_SUB:inst.result[4]
ValueXA[5] <= LPM_ADD_SUB:inst.result[5]
ValueXA[6] <= LPM_ADD_SUB:inst.result[6]
ValueXA[7] <= LPM_ADD_SUB:inst.result[7]
ValueXA[8] <= LPM_ADD_SUB:inst.result[8]
ValueXA[9] <= LPM_ADD_SUB:inst.result[9]
ValueXA[10] <= LPM_ADD_SUB:inst.result[10]
ValueXA[11] <= LPM_ADD_SUB:inst.result[11]
ValueXA[12] <= LPM_ADD_SUB:inst.result[12]
ValueXA[13] <= LPM_ADD_SUB:inst.result[13]
ValueXA[14] <= LPM_ADD_SUB:inst.result[14]
ValueXA[15] <= LPM_ADD_SUB:inst.result[15]
KEEPVALUE => inst19.IN0
KEEPVALUE => inst16.IN0
BITSELECTvalueA => BUSMUX:inst4.sel
BITSELECTvalueA => BUSMUX:inst12.sel
BITSELECTvalueA => inst16.IN1
ValueAbit01[0] => BUSMUX:inst4.dataa[0]
ValueAbit01[1] => BUSMUX:inst4.datab[0]
ValueX[0] => BUSMUX:inst12.dataa[0]
ValueX[0] => shiftleft:inst7.valueX[0]
ValueX[1] => BUSMUX:inst12.dataa[1]
ValueX[1] => shiftleft:inst7.valueX[1]
ValueX[2] => BUSMUX:inst12.dataa[2]
ValueX[2] => shiftleft:inst7.valueX[2]
ValueX[3] => BUSMUX:inst12.dataa[3]
ValueX[3] => shiftleft:inst7.valueX[3]
ValueX[4] => BUSMUX:inst12.dataa[4]
ValueX[4] => shiftleft:inst7.valueX[4]
ValueX[5] => BUSMUX:inst12.dataa[5]
ValueX[5] => shiftleft:inst7.valueX[5]
ValueX[6] => BUSMUX:inst12.dataa[6]
ValueX[6] => shiftleft:inst7.valueX[6]
ValueX[7] => BUSMUX:inst12.dataa[7]
ValueX[7] => shiftleft:inst7.valueX[7]
ValueX[8] => BUSMUX:inst12.dataa[8]
ValueX[8] => shiftleft:inst7.valueX[8]
ValueX[9] => BUSMUX:inst12.dataa[9]
ValueX[9] => shiftleft:inst7.valueX[9]
ValueX[10] => BUSMUX:inst12.dataa[10]
ValueX[10] => shiftleft:inst7.valueX[10]
ValueX[11] => BUSMUX:inst12.dataa[11]
ValueX[11] => shiftleft:inst7.valueX[11]
ValueX[12] => BUSMUX:inst12.dataa[12]
ValueX[12] => shiftleft:inst7.valueX[12]
ValueX[13] => BUSMUX:inst12.dataa[13]
ValueX[13] => shiftleft:inst7.valueX[13]
ValueX[14] => BUSMUX:inst12.dataa[14]
ValueX[14] => shiftleft:inst7.valueX[14]
ValueX[15] => BUSMUX:inst12.dataa[15]
ValueX[15] => shiftleft:inst7.valueX[15]
CLK => LPM_SHIFTREG:inst10.clock


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|LPM_ADD_SUB:inst
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|LPM_ADD_SUB:inst|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|buffer:inst2
valueX[0] => buff.IN0
valueX[1] => buff.IN0
valueX[2] => buff.IN0
valueX[3] => buff.IN0
valueX[4] => buff.IN0
valueX[5] => buff.IN0
valueX[6] => buff.IN0
valueX[7] => buff.IN0
valueX[8] => buff.IN0
valueX[9] => buff.IN0
valueX[10] => buff.IN0
valueX[11] => buff.IN0
valueX[12] => buff.IN0
valueX[13] => buff.IN0
valueX[14] => buff.IN0
valueX[15] => buff.IN0
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
buff[0] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[1] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[2] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[3] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[4] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[5] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[6] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[7] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[8] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[9] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[10] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[11] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[12] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= buff.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|BUSMUX:inst4|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|BUSMUX:inst12|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|shiftleft:inst7
valueX[0] => shiftedX[1].DATAIN
valueX[1] => shiftedX[2].DATAIN
valueX[2] => shiftedX[3].DATAIN
valueX[3] => shiftedX[4].DATAIN
valueX[4] => shiftedX[5].DATAIN
valueX[5] => shiftedX[6].DATAIN
valueX[6] => shiftedX[7].DATAIN
valueX[7] => shiftedX[8].DATAIN
valueX[8] => shiftedX[9].DATAIN
valueX[9] => shiftedX[10].DATAIN
valueX[10] => shiftedX[11].DATAIN
valueX[11] => shiftedX[12].DATAIN
valueX[12] => shiftedX[13].DATAIN
valueX[13] => shiftedX[14].DATAIN
valueX[14] => shiftedX[15].DATAIN
valueX[15] => ~NO_FANOUT~
shiftedX[0] <= <GND>
shiftedX[1] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[2] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[3] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[4] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[5] <= valueX[4].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[6] <= valueX[5].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[7] <= valueX[6].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[8] <= valueX[7].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[9] <= valueX[8].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[10] <= valueX[9].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[11] <= valueX[10].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[12] <= valueX[11].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[13] <= valueX[12].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[14] <= valueX[13].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[15] <= valueX[14].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|BUSMUX:inst8|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|LPM_CONSTANT:inst11
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst5|LPM_SHIFTREG:inst10
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst21
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst21|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst18
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst18|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|bit54:inst15
valueX[0] => buff[4].DATAIN
valueX[1] => buff[5].DATAIN
valueX[2] => buff[6].DATAIN
valueX[3] => buff[7].DATAIN
valueX[4] => buff[8].DATAIN
valueX[5] => buff[9].DATAIN
valueX[6] => buff[10].DATAIN
valueX[7] => buff[11].DATAIN
valueX[8] => buff[12].DATAIN
valueX[9] => buff[13].DATAIN
valueX[10] => buff[14].DATAIN
valueX[11] => buff[15].DATAIN
valueX[12] => ~NO_FANOUT~
valueX[13] => ~NO_FANOUT~
valueX[14] => ~NO_FANOUT~
valueX[15] => ~NO_FANOUT~
buff[0] <= <GND>
buff[1] <= <GND>
buff[2] <= <GND>
buff[3] <= <GND>
buff[4] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
buff[5] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
buff[6] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
buff[7] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE
buff[8] <= valueX[4].DB_MAX_OUTPUT_PORT_TYPE
buff[9] <= valueX[5].DB_MAX_OUTPUT_PORT_TYPE
buff[10] <= valueX[6].DB_MAX_OUTPUT_PORT_TYPE
buff[11] <= valueX[7].DB_MAX_OUTPUT_PORT_TYPE
buff[12] <= valueX[8].DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= valueX[9].DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= valueX[10].DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= valueX[11].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2
ValueXA[0] <= LPM_ADD_SUB:inst.result[0]
ValueXA[1] <= LPM_ADD_SUB:inst.result[1]
ValueXA[2] <= LPM_ADD_SUB:inst.result[2]
ValueXA[3] <= LPM_ADD_SUB:inst.result[3]
ValueXA[4] <= LPM_ADD_SUB:inst.result[4]
ValueXA[5] <= LPM_ADD_SUB:inst.result[5]
ValueXA[6] <= LPM_ADD_SUB:inst.result[6]
ValueXA[7] <= LPM_ADD_SUB:inst.result[7]
ValueXA[8] <= LPM_ADD_SUB:inst.result[8]
ValueXA[9] <= LPM_ADD_SUB:inst.result[9]
ValueXA[10] <= LPM_ADD_SUB:inst.result[10]
ValueXA[11] <= LPM_ADD_SUB:inst.result[11]
ValueXA[12] <= LPM_ADD_SUB:inst.result[12]
ValueXA[13] <= LPM_ADD_SUB:inst.result[13]
ValueXA[14] <= LPM_ADD_SUB:inst.result[14]
ValueXA[15] <= LPM_ADD_SUB:inst.result[15]
KEEPVALUE => inst19.IN0
KEEPVALUE => inst16.IN0
BITSELECTvalueA => BUSMUX:inst4.sel
BITSELECTvalueA => BUSMUX:inst12.sel
BITSELECTvalueA => inst16.IN1
ValueAbit01[0] => BUSMUX:inst4.dataa[0]
ValueAbit01[1] => BUSMUX:inst4.datab[0]
ValueX[0] => BUSMUX:inst12.dataa[0]
ValueX[0] => shiftleft:inst7.valueX[0]
ValueX[1] => BUSMUX:inst12.dataa[1]
ValueX[1] => shiftleft:inst7.valueX[1]
ValueX[2] => BUSMUX:inst12.dataa[2]
ValueX[2] => shiftleft:inst7.valueX[2]
ValueX[3] => BUSMUX:inst12.dataa[3]
ValueX[3] => shiftleft:inst7.valueX[3]
ValueX[4] => BUSMUX:inst12.dataa[4]
ValueX[4] => shiftleft:inst7.valueX[4]
ValueX[5] => BUSMUX:inst12.dataa[5]
ValueX[5] => shiftleft:inst7.valueX[5]
ValueX[6] => BUSMUX:inst12.dataa[6]
ValueX[6] => shiftleft:inst7.valueX[6]
ValueX[7] => BUSMUX:inst12.dataa[7]
ValueX[7] => shiftleft:inst7.valueX[7]
ValueX[8] => BUSMUX:inst12.dataa[8]
ValueX[8] => shiftleft:inst7.valueX[8]
ValueX[9] => BUSMUX:inst12.dataa[9]
ValueX[9] => shiftleft:inst7.valueX[9]
ValueX[10] => BUSMUX:inst12.dataa[10]
ValueX[10] => shiftleft:inst7.valueX[10]
ValueX[11] => BUSMUX:inst12.dataa[11]
ValueX[11] => shiftleft:inst7.valueX[11]
ValueX[12] => BUSMUX:inst12.dataa[12]
ValueX[12] => shiftleft:inst7.valueX[12]
ValueX[13] => BUSMUX:inst12.dataa[13]
ValueX[13] => shiftleft:inst7.valueX[13]
ValueX[14] => BUSMUX:inst12.dataa[14]
ValueX[14] => shiftleft:inst7.valueX[14]
ValueX[15] => BUSMUX:inst12.dataa[15]
ValueX[15] => shiftleft:inst7.valueX[15]
CLK => LPM_SHIFTREG:inst10.clock


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|LPM_ADD_SUB:inst
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|LPM_ADD_SUB:inst|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|buffer:inst2
valueX[0] => buff.IN0
valueX[1] => buff.IN0
valueX[2] => buff.IN0
valueX[3] => buff.IN0
valueX[4] => buff.IN0
valueX[5] => buff.IN0
valueX[6] => buff.IN0
valueX[7] => buff.IN0
valueX[8] => buff.IN0
valueX[9] => buff.IN0
valueX[10] => buff.IN0
valueX[11] => buff.IN0
valueX[12] => buff.IN0
valueX[13] => buff.IN0
valueX[14] => buff.IN0
valueX[15] => buff.IN0
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
buff[0] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[1] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[2] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[3] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[4] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[5] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[6] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[7] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[8] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[9] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[10] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[11] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[12] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= buff.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|BUSMUX:inst4|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|BUSMUX:inst12|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|shiftleft:inst7
valueX[0] => shiftedX[1].DATAIN
valueX[1] => shiftedX[2].DATAIN
valueX[2] => shiftedX[3].DATAIN
valueX[3] => shiftedX[4].DATAIN
valueX[4] => shiftedX[5].DATAIN
valueX[5] => shiftedX[6].DATAIN
valueX[6] => shiftedX[7].DATAIN
valueX[7] => shiftedX[8].DATAIN
valueX[8] => shiftedX[9].DATAIN
valueX[9] => shiftedX[10].DATAIN
valueX[10] => shiftedX[11].DATAIN
valueX[11] => shiftedX[12].DATAIN
valueX[12] => shiftedX[13].DATAIN
valueX[13] => shiftedX[14].DATAIN
valueX[14] => shiftedX[15].DATAIN
valueX[15] => ~NO_FANOUT~
shiftedX[0] <= <GND>
shiftedX[1] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[2] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[3] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[4] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[5] <= valueX[4].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[6] <= valueX[5].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[7] <= valueX[6].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[8] <= valueX[7].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[9] <= valueX[8].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[10] <= valueX[9].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[11] <= valueX[10].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[12] <= valueX[11].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[13] <= valueX[12].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[14] <= valueX[13].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[15] <= valueX[14].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|BUSMUX:inst8|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|LPM_CONSTANT:inst11
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst2|LPM_SHIFTREG:inst10
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|bit1312:inst11
valueX[0] => buff[12].DATAIN
valueX[1] => buff[13].DATAIN
valueX[2] => buff[14].DATAIN
valueX[3] => buff[15].DATAIN
valueX[4] => ~NO_FANOUT~
valueX[5] => ~NO_FANOUT~
valueX[6] => ~NO_FANOUT~
valueX[7] => ~NO_FANOUT~
valueX[8] => ~NO_FANOUT~
valueX[9] => ~NO_FANOUT~
valueX[10] => ~NO_FANOUT~
valueX[11] => ~NO_FANOUT~
valueX[12] => ~NO_FANOUT~
valueX[13] => ~NO_FANOUT~
valueX[14] => ~NO_FANOUT~
valueX[15] => ~NO_FANOUT~
buff[0] <= <GND>
buff[1] <= <GND>
buff[2] <= <GND>
buff[3] <= <GND>
buff[4] <= <GND>
buff[5] <= <GND>
buff[6] <= <GND>
buff[7] <= <GND>
buff[8] <= <GND>
buff[9] <= <GND>
buff[10] <= <GND>
buff[11] <= <GND>
buff[12] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4
ValueXA[0] <= LPM_ADD_SUB:inst.result[0]
ValueXA[1] <= LPM_ADD_SUB:inst.result[1]
ValueXA[2] <= LPM_ADD_SUB:inst.result[2]
ValueXA[3] <= LPM_ADD_SUB:inst.result[3]
ValueXA[4] <= LPM_ADD_SUB:inst.result[4]
ValueXA[5] <= LPM_ADD_SUB:inst.result[5]
ValueXA[6] <= LPM_ADD_SUB:inst.result[6]
ValueXA[7] <= LPM_ADD_SUB:inst.result[7]
ValueXA[8] <= LPM_ADD_SUB:inst.result[8]
ValueXA[9] <= LPM_ADD_SUB:inst.result[9]
ValueXA[10] <= LPM_ADD_SUB:inst.result[10]
ValueXA[11] <= LPM_ADD_SUB:inst.result[11]
ValueXA[12] <= LPM_ADD_SUB:inst.result[12]
ValueXA[13] <= LPM_ADD_SUB:inst.result[13]
ValueXA[14] <= LPM_ADD_SUB:inst.result[14]
ValueXA[15] <= LPM_ADD_SUB:inst.result[15]
KEEPVALUE => inst19.IN0
KEEPVALUE => inst16.IN0
BITSELECTvalueA => BUSMUX:inst4.sel
BITSELECTvalueA => BUSMUX:inst12.sel
BITSELECTvalueA => inst16.IN1
ValueAbit01[0] => BUSMUX:inst4.dataa[0]
ValueAbit01[1] => BUSMUX:inst4.datab[0]
ValueX[0] => BUSMUX:inst12.dataa[0]
ValueX[0] => shiftleft:inst7.valueX[0]
ValueX[1] => BUSMUX:inst12.dataa[1]
ValueX[1] => shiftleft:inst7.valueX[1]
ValueX[2] => BUSMUX:inst12.dataa[2]
ValueX[2] => shiftleft:inst7.valueX[2]
ValueX[3] => BUSMUX:inst12.dataa[3]
ValueX[3] => shiftleft:inst7.valueX[3]
ValueX[4] => BUSMUX:inst12.dataa[4]
ValueX[4] => shiftleft:inst7.valueX[4]
ValueX[5] => BUSMUX:inst12.dataa[5]
ValueX[5] => shiftleft:inst7.valueX[5]
ValueX[6] => BUSMUX:inst12.dataa[6]
ValueX[6] => shiftleft:inst7.valueX[6]
ValueX[7] => BUSMUX:inst12.dataa[7]
ValueX[7] => shiftleft:inst7.valueX[7]
ValueX[8] => BUSMUX:inst12.dataa[8]
ValueX[8] => shiftleft:inst7.valueX[8]
ValueX[9] => BUSMUX:inst12.dataa[9]
ValueX[9] => shiftleft:inst7.valueX[9]
ValueX[10] => BUSMUX:inst12.dataa[10]
ValueX[10] => shiftleft:inst7.valueX[10]
ValueX[11] => BUSMUX:inst12.dataa[11]
ValueX[11] => shiftleft:inst7.valueX[11]
ValueX[12] => BUSMUX:inst12.dataa[12]
ValueX[12] => shiftleft:inst7.valueX[12]
ValueX[13] => BUSMUX:inst12.dataa[13]
ValueX[13] => shiftleft:inst7.valueX[13]
ValueX[14] => BUSMUX:inst12.dataa[14]
ValueX[14] => shiftleft:inst7.valueX[14]
ValueX[15] => BUSMUX:inst12.dataa[15]
ValueX[15] => shiftleft:inst7.valueX[15]
CLK => LPM_SHIFTREG:inst10.clock


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|LPM_ADD_SUB:inst
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|LPM_ADD_SUB:inst|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|buffer:inst2
valueX[0] => buff.IN0
valueX[1] => buff.IN0
valueX[2] => buff.IN0
valueX[3] => buff.IN0
valueX[4] => buff.IN0
valueX[5] => buff.IN0
valueX[6] => buff.IN0
valueX[7] => buff.IN0
valueX[8] => buff.IN0
valueX[9] => buff.IN0
valueX[10] => buff.IN0
valueX[11] => buff.IN0
valueX[12] => buff.IN0
valueX[13] => buff.IN0
valueX[14] => buff.IN0
valueX[15] => buff.IN0
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
buff[0] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[1] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[2] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[3] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[4] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[5] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[6] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[7] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[8] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[9] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[10] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[11] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[12] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= buff.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|BUSMUX:inst4|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|BUSMUX:inst12|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|shiftleft:inst7
valueX[0] => shiftedX[1].DATAIN
valueX[1] => shiftedX[2].DATAIN
valueX[2] => shiftedX[3].DATAIN
valueX[3] => shiftedX[4].DATAIN
valueX[4] => shiftedX[5].DATAIN
valueX[5] => shiftedX[6].DATAIN
valueX[6] => shiftedX[7].DATAIN
valueX[7] => shiftedX[8].DATAIN
valueX[8] => shiftedX[9].DATAIN
valueX[9] => shiftedX[10].DATAIN
valueX[10] => shiftedX[11].DATAIN
valueX[11] => shiftedX[12].DATAIN
valueX[12] => shiftedX[13].DATAIN
valueX[13] => shiftedX[14].DATAIN
valueX[14] => shiftedX[15].DATAIN
valueX[15] => ~NO_FANOUT~
shiftedX[0] <= <GND>
shiftedX[1] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[2] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[3] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[4] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[5] <= valueX[4].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[6] <= valueX[5].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[7] <= valueX[6].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[8] <= valueX[7].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[9] <= valueX[8].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[10] <= valueX[9].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[11] <= valueX[10].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[12] <= valueX[11].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[13] <= valueX[12].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[14] <= valueX[13].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[15] <= valueX[14].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|BUSMUX:inst8|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|LPM_CONSTANT:inst11
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst4|LPM_SHIFTREG:inst10
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst19
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|LPM_ADD_SUB:inst19|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|bit76:inst14
valueX[0] => buff[6].DATAIN
valueX[1] => buff[7].DATAIN
valueX[2] => buff[8].DATAIN
valueX[3] => buff[9].DATAIN
valueX[4] => buff[10].DATAIN
valueX[5] => buff[11].DATAIN
valueX[6] => buff[12].DATAIN
valueX[7] => buff[13].DATAIN
valueX[8] => buff[14].DATAIN
valueX[9] => buff[15].DATAIN
valueX[10] => ~NO_FANOUT~
valueX[11] => ~NO_FANOUT~
valueX[12] => ~NO_FANOUT~
valueX[13] => ~NO_FANOUT~
valueX[14] => ~NO_FANOUT~
valueX[15] => ~NO_FANOUT~
buff[0] <= <GND>
buff[1] <= <GND>
buff[2] <= <GND>
buff[3] <= <GND>
buff[4] <= <GND>
buff[5] <= <GND>
buff[6] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
buff[7] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
buff[8] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
buff[9] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE
buff[10] <= valueX[4].DB_MAX_OUTPUT_PORT_TYPE
buff[11] <= valueX[5].DB_MAX_OUTPUT_PORT_TYPE
buff[12] <= valueX[6].DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= valueX[7].DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= valueX[8].DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= valueX[9].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3
ValueXA[0] <= LPM_ADD_SUB:inst.result[0]
ValueXA[1] <= LPM_ADD_SUB:inst.result[1]
ValueXA[2] <= LPM_ADD_SUB:inst.result[2]
ValueXA[3] <= LPM_ADD_SUB:inst.result[3]
ValueXA[4] <= LPM_ADD_SUB:inst.result[4]
ValueXA[5] <= LPM_ADD_SUB:inst.result[5]
ValueXA[6] <= LPM_ADD_SUB:inst.result[6]
ValueXA[7] <= LPM_ADD_SUB:inst.result[7]
ValueXA[8] <= LPM_ADD_SUB:inst.result[8]
ValueXA[9] <= LPM_ADD_SUB:inst.result[9]
ValueXA[10] <= LPM_ADD_SUB:inst.result[10]
ValueXA[11] <= LPM_ADD_SUB:inst.result[11]
ValueXA[12] <= LPM_ADD_SUB:inst.result[12]
ValueXA[13] <= LPM_ADD_SUB:inst.result[13]
ValueXA[14] <= LPM_ADD_SUB:inst.result[14]
ValueXA[15] <= LPM_ADD_SUB:inst.result[15]
KEEPVALUE => inst19.IN0
KEEPVALUE => inst16.IN0
BITSELECTvalueA => BUSMUX:inst4.sel
BITSELECTvalueA => BUSMUX:inst12.sel
BITSELECTvalueA => inst16.IN1
ValueAbit01[0] => BUSMUX:inst4.dataa[0]
ValueAbit01[1] => BUSMUX:inst4.datab[0]
ValueX[0] => BUSMUX:inst12.dataa[0]
ValueX[0] => shiftleft:inst7.valueX[0]
ValueX[1] => BUSMUX:inst12.dataa[1]
ValueX[1] => shiftleft:inst7.valueX[1]
ValueX[2] => BUSMUX:inst12.dataa[2]
ValueX[2] => shiftleft:inst7.valueX[2]
ValueX[3] => BUSMUX:inst12.dataa[3]
ValueX[3] => shiftleft:inst7.valueX[3]
ValueX[4] => BUSMUX:inst12.dataa[4]
ValueX[4] => shiftleft:inst7.valueX[4]
ValueX[5] => BUSMUX:inst12.dataa[5]
ValueX[5] => shiftleft:inst7.valueX[5]
ValueX[6] => BUSMUX:inst12.dataa[6]
ValueX[6] => shiftleft:inst7.valueX[6]
ValueX[7] => BUSMUX:inst12.dataa[7]
ValueX[7] => shiftleft:inst7.valueX[7]
ValueX[8] => BUSMUX:inst12.dataa[8]
ValueX[8] => shiftleft:inst7.valueX[8]
ValueX[9] => BUSMUX:inst12.dataa[9]
ValueX[9] => shiftleft:inst7.valueX[9]
ValueX[10] => BUSMUX:inst12.dataa[10]
ValueX[10] => shiftleft:inst7.valueX[10]
ValueX[11] => BUSMUX:inst12.dataa[11]
ValueX[11] => shiftleft:inst7.valueX[11]
ValueX[12] => BUSMUX:inst12.dataa[12]
ValueX[12] => shiftleft:inst7.valueX[12]
ValueX[13] => BUSMUX:inst12.dataa[13]
ValueX[13] => shiftleft:inst7.valueX[13]
ValueX[14] => BUSMUX:inst12.dataa[14]
ValueX[14] => shiftleft:inst7.valueX[14]
ValueX[15] => BUSMUX:inst12.dataa[15]
ValueX[15] => shiftleft:inst7.valueX[15]
CLK => LPM_SHIFTREG:inst10.clock


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|LPM_ADD_SUB:inst
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|LPM_ADD_SUB:inst|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|buffer:inst2
valueX[0] => buff.IN0
valueX[1] => buff.IN0
valueX[2] => buff.IN0
valueX[3] => buff.IN0
valueX[4] => buff.IN0
valueX[5] => buff.IN0
valueX[6] => buff.IN0
valueX[7] => buff.IN0
valueX[8] => buff.IN0
valueX[9] => buff.IN0
valueX[10] => buff.IN0
valueX[11] => buff.IN0
valueX[12] => buff.IN0
valueX[13] => buff.IN0
valueX[14] => buff.IN0
valueX[15] => buff.IN0
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
buff[0] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[1] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[2] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[3] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[4] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[5] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[6] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[7] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[8] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[9] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[10] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[11] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[12] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= buff.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|BUSMUX:inst4|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|BUSMUX:inst12|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|shiftleft:inst7
valueX[0] => shiftedX[1].DATAIN
valueX[1] => shiftedX[2].DATAIN
valueX[2] => shiftedX[3].DATAIN
valueX[3] => shiftedX[4].DATAIN
valueX[4] => shiftedX[5].DATAIN
valueX[5] => shiftedX[6].DATAIN
valueX[6] => shiftedX[7].DATAIN
valueX[7] => shiftedX[8].DATAIN
valueX[8] => shiftedX[9].DATAIN
valueX[9] => shiftedX[10].DATAIN
valueX[10] => shiftedX[11].DATAIN
valueX[11] => shiftedX[12].DATAIN
valueX[12] => shiftedX[13].DATAIN
valueX[13] => shiftedX[14].DATAIN
valueX[14] => shiftedX[15].DATAIN
valueX[15] => ~NO_FANOUT~
shiftedX[0] <= <GND>
shiftedX[1] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[2] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[3] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[4] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[5] <= valueX[4].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[6] <= valueX[5].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[7] <= valueX[6].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[8] <= valueX[7].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[9] <= valueX[8].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[10] <= valueX[9].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[11] <= valueX[10].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[12] <= valueX[11].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[13] <= valueX[12].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[14] <= valueX[13].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[15] <= valueX[14].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|BUSMUX:inst8|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|LPM_CONSTANT:inst11
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst3|LPM_SHIFTREG:inst10
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|bit1514:inst9
valueX[0] => buff[14].DATAIN
valueX[1] => buff[15].DATAIN
valueX[2] => ~NO_FANOUT~
valueX[3] => ~NO_FANOUT~
valueX[4] => ~NO_FANOUT~
valueX[5] => ~NO_FANOUT~
valueX[6] => ~NO_FANOUT~
valueX[7] => ~NO_FANOUT~
valueX[8] => ~NO_FANOUT~
valueX[9] => ~NO_FANOUT~
valueX[10] => ~NO_FANOUT~
valueX[11] => ~NO_FANOUT~
valueX[12] => ~NO_FANOUT~
valueX[13] => ~NO_FANOUT~
valueX[14] => ~NO_FANOUT~
valueX[15] => ~NO_FANOUT~
buff[0] <= <GND>
buff[1] <= <GND>
buff[2] <= <GND>
buff[3] <= <GND>
buff[4] <= <GND>
buff[5] <= <GND>
buff[6] <= <GND>
buff[7] <= <GND>
buff[8] <= <GND>
buff[9] <= <GND>
buff[10] <= <GND>
buff[11] <= <GND>
buff[12] <= <GND>
buff[13] <= <GND>
buff[14] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7
ValueXA[0] <= LPM_ADD_SUB:inst.result[0]
ValueXA[1] <= LPM_ADD_SUB:inst.result[1]
ValueXA[2] <= LPM_ADD_SUB:inst.result[2]
ValueXA[3] <= LPM_ADD_SUB:inst.result[3]
ValueXA[4] <= LPM_ADD_SUB:inst.result[4]
ValueXA[5] <= LPM_ADD_SUB:inst.result[5]
ValueXA[6] <= LPM_ADD_SUB:inst.result[6]
ValueXA[7] <= LPM_ADD_SUB:inst.result[7]
ValueXA[8] <= LPM_ADD_SUB:inst.result[8]
ValueXA[9] <= LPM_ADD_SUB:inst.result[9]
ValueXA[10] <= LPM_ADD_SUB:inst.result[10]
ValueXA[11] <= LPM_ADD_SUB:inst.result[11]
ValueXA[12] <= LPM_ADD_SUB:inst.result[12]
ValueXA[13] <= LPM_ADD_SUB:inst.result[13]
ValueXA[14] <= LPM_ADD_SUB:inst.result[14]
ValueXA[15] <= LPM_ADD_SUB:inst.result[15]
KEEPVALUE => inst19.IN0
KEEPVALUE => inst16.IN0
BITSELECTvalueA => BUSMUX:inst4.sel
BITSELECTvalueA => BUSMUX:inst12.sel
BITSELECTvalueA => inst16.IN1
ValueAbit01[0] => BUSMUX:inst4.dataa[0]
ValueAbit01[1] => BUSMUX:inst4.datab[0]
ValueX[0] => BUSMUX:inst12.dataa[0]
ValueX[0] => shiftleft:inst7.valueX[0]
ValueX[1] => BUSMUX:inst12.dataa[1]
ValueX[1] => shiftleft:inst7.valueX[1]
ValueX[2] => BUSMUX:inst12.dataa[2]
ValueX[2] => shiftleft:inst7.valueX[2]
ValueX[3] => BUSMUX:inst12.dataa[3]
ValueX[3] => shiftleft:inst7.valueX[3]
ValueX[4] => BUSMUX:inst12.dataa[4]
ValueX[4] => shiftleft:inst7.valueX[4]
ValueX[5] => BUSMUX:inst12.dataa[5]
ValueX[5] => shiftleft:inst7.valueX[5]
ValueX[6] => BUSMUX:inst12.dataa[6]
ValueX[6] => shiftleft:inst7.valueX[6]
ValueX[7] => BUSMUX:inst12.dataa[7]
ValueX[7] => shiftleft:inst7.valueX[7]
ValueX[8] => BUSMUX:inst12.dataa[8]
ValueX[8] => shiftleft:inst7.valueX[8]
ValueX[9] => BUSMUX:inst12.dataa[9]
ValueX[9] => shiftleft:inst7.valueX[9]
ValueX[10] => BUSMUX:inst12.dataa[10]
ValueX[10] => shiftleft:inst7.valueX[10]
ValueX[11] => BUSMUX:inst12.dataa[11]
ValueX[11] => shiftleft:inst7.valueX[11]
ValueX[12] => BUSMUX:inst12.dataa[12]
ValueX[12] => shiftleft:inst7.valueX[12]
ValueX[13] => BUSMUX:inst12.dataa[13]
ValueX[13] => shiftleft:inst7.valueX[13]
ValueX[14] => BUSMUX:inst12.dataa[14]
ValueX[14] => shiftleft:inst7.valueX[14]
ValueX[15] => BUSMUX:inst12.dataa[15]
ValueX[15] => shiftleft:inst7.valueX[15]
CLK => LPM_SHIFTREG:inst10.clock


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|LPM_ADD_SUB:inst
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|LPM_ADD_SUB:inst|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|buffer:inst2
valueX[0] => buff.IN0
valueX[1] => buff.IN0
valueX[2] => buff.IN0
valueX[3] => buff.IN0
valueX[4] => buff.IN0
valueX[5] => buff.IN0
valueX[6] => buff.IN0
valueX[7] => buff.IN0
valueX[8] => buff.IN0
valueX[9] => buff.IN0
valueX[10] => buff.IN0
valueX[11] => buff.IN0
valueX[12] => buff.IN0
valueX[13] => buff.IN0
valueX[14] => buff.IN0
valueX[15] => buff.IN0
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
mux => buff.IN1
buff[0] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[1] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[2] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[3] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[4] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[5] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[6] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[7] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[8] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[9] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[10] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[11] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[12] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[13] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[14] <= buff.DB_MAX_OUTPUT_PORT_TYPE
buff[15] <= buff.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|BUSMUX:inst4|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|BUSMUX:inst12|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|shiftleft:inst7
valueX[0] => shiftedX[1].DATAIN
valueX[1] => shiftedX[2].DATAIN
valueX[2] => shiftedX[3].DATAIN
valueX[3] => shiftedX[4].DATAIN
valueX[4] => shiftedX[5].DATAIN
valueX[5] => shiftedX[6].DATAIN
valueX[6] => shiftedX[7].DATAIN
valueX[7] => shiftedX[8].DATAIN
valueX[8] => shiftedX[9].DATAIN
valueX[9] => shiftedX[10].DATAIN
valueX[10] => shiftedX[11].DATAIN
valueX[11] => shiftedX[12].DATAIN
valueX[12] => shiftedX[13].DATAIN
valueX[13] => shiftedX[14].DATAIN
valueX[14] => shiftedX[15].DATAIN
valueX[15] => ~NO_FANOUT~
shiftedX[0] <= <GND>
shiftedX[1] <= valueX[0].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[2] <= valueX[1].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[3] <= valueX[2].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[4] <= valueX[3].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[5] <= valueX[4].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[6] <= valueX[5].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[7] <= valueX[6].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[8] <= valueX[7].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[9] <= valueX[8].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[10] <= valueX[9].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[11] <= valueX[10].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[12] <= valueX[11].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[13] <= valueX[12].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[14] <= valueX[13].DB_MAX_OUTPUT_PORT_TYPE
shiftedX[15] <= valueX[14].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|BUSMUX:inst8|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|LPM_CONSTANT:inst11
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|multiply16:inst3|multiply:inst7|LPM_SHIFTREG:inst10
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|LPM_CONSTANT:A_VALUE
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|BUSMUX:MUX_Y
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|BUSMUX:MUX_Y|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|BUSMUX:MUX_Y|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|LPM_COUNTER:Y_PRIME_REG
clock => cntr_inh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_inh:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_inh:auto_generated.sload
data[0] => cntr_inh:auto_generated.data[0]
data[1] => cntr_inh:auto_generated.data[1]
data[2] => cntr_inh:auto_generated.data[2]
data[3] => cntr_inh:auto_generated.data[3]
data[4] => cntr_inh:auto_generated.data[4]
data[5] => cntr_inh:auto_generated.data[5]
data[6] => cntr_inh:auto_generated.data[6]
data[7] => cntr_inh:auto_generated.data[7]
data[8] => cntr_inh:auto_generated.data[8]
data[9] => cntr_inh:auto_generated.data[9]
data[10] => cntr_inh:auto_generated.data[10]
data[11] => cntr_inh:auto_generated.data[11]
data[12] => cntr_inh:auto_generated.data[12]
data[13] => cntr_inh:auto_generated.data[13]
data[14] => cntr_inh:auto_generated.data[14]
data[15] => cntr_inh:auto_generated.data[15]
cin => ~NO_FANOUT~
q[0] <= cntr_inh:auto_generated.q[0]
q[1] <= cntr_inh:auto_generated.q[1]
q[2] <= cntr_inh:auto_generated.q[2]
q[3] <= cntr_inh:auto_generated.q[3]
q[4] <= cntr_inh:auto_generated.q[4]
q[5] <= cntr_inh:auto_generated.q[5]
q[6] <= cntr_inh:auto_generated.q[6]
q[7] <= cntr_inh:auto_generated.q[7]
q[8] <= cntr_inh:auto_generated.q[8]
q[9] <= cntr_inh:auto_generated.q[9]
q[10] <= cntr_inh:auto_generated.q[10]
q[11] <= cntr_inh:auto_generated.q[11]
q[12] <= cntr_inh:auto_generated.q[12]
q[13] <= cntr_inh:auto_generated.q[13]
q[14] <= cntr_inh:auto_generated.q[14]
q[15] <= cntr_inh:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|LPM_COUNTER:Y_PRIME_REG|cntr_inh:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[15].IN1


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|LPM_CONSTANT:S_VALUE
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|LPM_COUNTER:PREV_SUM_REG
clock => cntr_inh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_inh:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_inh:auto_generated.sload
data[0] => cntr_inh:auto_generated.data[0]
data[1] => cntr_inh:auto_generated.data[1]
data[2] => cntr_inh:auto_generated.data[2]
data[3] => cntr_inh:auto_generated.data[3]
data[4] => cntr_inh:auto_generated.data[4]
data[5] => cntr_inh:auto_generated.data[5]
data[6] => cntr_inh:auto_generated.data[6]
data[7] => cntr_inh:auto_generated.data[7]
data[8] => cntr_inh:auto_generated.data[8]
data[9] => cntr_inh:auto_generated.data[9]
data[10] => cntr_inh:auto_generated.data[10]
data[11] => cntr_inh:auto_generated.data[11]
data[12] => cntr_inh:auto_generated.data[12]
data[13] => cntr_inh:auto_generated.data[13]
data[14] => cntr_inh:auto_generated.data[14]
data[15] => cntr_inh:auto_generated.data[15]
cin => ~NO_FANOUT~
q[0] <= cntr_inh:auto_generated.q[0]
q[1] <= cntr_inh:auto_generated.q[1]
q[2] <= cntr_inh:auto_generated.q[2]
q[3] <= cntr_inh:auto_generated.q[3]
q[4] <= cntr_inh:auto_generated.q[4]
q[5] <= cntr_inh:auto_generated.q[5]
q[6] <= cntr_inh:auto_generated.q[6]
q[7] <= cntr_inh:auto_generated.q[7]
q[8] <= cntr_inh:auto_generated.q[8]
q[9] <= cntr_inh:auto_generated.q[9]
q[10] <= cntr_inh:auto_generated.q[10]
q[11] <= cntr_inh:auto_generated.q[11]
q[12] <= cntr_inh:auto_generated.q[12]
q[13] <= cntr_inh:auto_generated.q[13]
q[14] <= cntr_inh:auto_generated.q[14]
q[15] <= cntr_inh:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RND_Project_V1:inst16|LPM_COUNTER:PREV_SUM_REG|cntr_inh:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[15].IN1


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_RND_FBCV_SUPPORTED_BASE_DECODE:inst2
Fetch => MUX1_Sel.IN1
Exec1 => PC_Sload.IN1
Exec1 => PC_Cnt_En.IN1
Exec1 => MUX1_Sel.IN1
Exec1 => RAM_Wren.IN1
Exec1 => Shiftreg_En.IN1
Exec1 => Shiftreg_Load.IN1
Exec1 => MUX2_Sel.DATAIN
Exec1 => IR_En.DATAIN
Exec2 => MUX3_Sel.IN1
Exec2 => Shiftreg_En.IN1
Exec2 => Alu_Add_Sub.IN1
op[0] => STA.IN1
op[0] => SUB.IN1
op[0] => JMI.IN1
op[0] => STP.IN1
op[0] => LSL.IN1
op[0] => RND.IN1
op[0] => ADD.IN1
op[0] => LDA.IN1
op[0] => LSR.IN1
op[0] => LDI.IN1
op[0] => JEQ.IN1
op[0] => JMP.IN1
op[0] => LNK.IN1
op[0] => FBC.IN1
op[1] => SUB.IN1
op[1] => JEQ.IN1
op[1] => LSR.IN1
op[1] => LNK.IN1
op[1] => LDA.IN1
op[1] => LSL.IN1
op[1] => JMI.IN1
op[1] => RND.IN1
op[2] => JEQ.IN0
op[2] => LNK.IN0
op[2] => SUB.IN0
op[2] => LSL.IN0
op[3] => LSL.IN1
op[3] => LNK.IN1
op[3] => SUB.IN1
op[3] => JEQ.IN1
EQ => PC_Sload.IN1
EQ => PC_Cnt_En.IN1
MI => PC_Sload.IN1
MI => PC_Cnt_En.IN1
Extra <= Extra.DB_MAX_OUTPUT_PORT_TYPE
Shiftreg_En <= Shiftreg_En.DB_MAX_OUTPUT_PORT_TYPE
Shiftreg_Load <= Shiftreg_Load.DB_MAX_OUTPUT_PORT_TYPE
Alu_Add_Sub <= Alu_Add_Sub.DB_MAX_OUTPUT_PORT_TYPE
PC_Sload <= PC_Sload.DB_MAX_OUTPUT_PORT_TYPE
PC_Cnt_En <= PC_Cnt_En.DB_MAX_OUTPUT_PORT_TYPE
MUX1_Sel <= MUX1_Sel.DB_MAX_OUTPUT_PORT_TYPE
MUX2_Sel <= Exec1.DB_MAX_OUTPUT_PORT_TYPE
MUX3_Sel <= MUX3_Sel.DB_MAX_OUTPUT_PORT_TYPE
IR_En <= Exec1.DB_MAX_OUTPUT_PORT_TYPE
RAM_Wren <= RAM_Wren.DB_MAX_OUTPUT_PORT_TYPE
FBC_Check <= FBC.DB_MAX_OUTPUT_PORT_TYPE
RND_Check <= RND.DB_MAX_OUTPUT_PORT_TYPE
LNK_Check <= LNK.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|EQ:inst15
accout[0] => EQ.IN1
accout[1] => EQ.IN1
accout[2] => EQ.IN1
accout[3] => EQ.IN1
accout[4] => EQ.IN1
accout[5] => EQ.IN1
accout[6] => EQ.IN1
accout[7] => EQ.IN1
accout[8] => EQ.IN1
accout[9] => EQ.IN1
accout[10] => EQ.IN1
accout[11] => EQ.IN1
accout[12] => EQ.IN1
accout[13] => EQ.IN1
accout[14] => EQ.IN0
accout[15] => EQ.IN1
EQ <= EQ.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|LPM_SHIFTREG:ACC
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|BUSMUX:MUX3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|BUSMUX:MUX3|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|BUSMUX:MUX3|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|FORCE_BDF:inst9
FORCEOUT[0] <= BUSMUX:inst3.result[0]
FORCEOUT[1] <= BUSMUX:inst3.result[1]
FORCEOUT[2] <= BUSMUX:inst3.result[2]
FORCEOUT[3] <= BUSMUX:inst3.result[3]
FORCEOUT[4] <= BUSMUX:inst3.result[4]
FORCEOUT[5] <= BUSMUX:inst3.result[5]
FORCEOUT[6] <= BUSMUX:inst3.result[6]
FORCEOUT[7] <= BUSMUX:inst3.result[7]
FORCEOUT[8] <= BUSMUX:inst3.result[8]
FORCEOUT[9] <= BUSMUX:inst3.result[9]
FORCEOUT[10] <= BUSMUX:inst3.result[10]
FORCEOUT[11] <= BUSMUX:inst3.result[11]
FORCEOUT[12] <= BUSMUX:inst3.result[12]
FORCEOUT[13] <= BUSMUX:inst3.result[13]
FORCEOUT[14] <= BUSMUX:inst3.result[14]
FORCEOUT[15] <= BUSMUX:inst3.result[15]
EXEC1 => FORCE:inst.exec1
DATAOUT[0] => FORCE:inst.dataout[0]
DATAOUT[1] => FORCE:inst.dataout[1]
DATAOUT[2] => FORCE:inst.dataout[2]
DATAOUT[3] => FORCE:inst.dataout[3]
DATAOUT[4] => FORCE:inst.dataout[4]
DATAOUT[5] => FORCE:inst.dataout[5]
DATAOUT[6] => FORCE:inst.dataout[6]
DATAOUT[7] => FORCE:inst.dataout[7]
DATAOUT[8] => FORCE:inst.dataout[8]
DATAOUT[9] => FORCE:inst.dataout[9]
DATAOUT[10] => FORCE:inst.dataout[10]
DATAOUT[11] => FORCE:inst.dataout[11]
DATAOUT[12] => FORCE:inst.dataout[12]
DATAOUT[13] => FORCE:inst.dataout[13]
DATAOUT[14] => FORCE:inst.dataout[14]
DATAOUT[15] => FORCE:inst.dataout[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|FORCE_BDF:inst9|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|FORCE_BDF:inst9|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|FORCE_BDF:inst9|BUSMUX:inst3|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|FORCE_BDF:inst9|FORCE:inst
exec1 => mux_force.IN1
dataout[0] => ldiout[0].DATAIN
dataout[0] => nonldiout[0].DATAIN
dataout[1] => ldiout[1].DATAIN
dataout[1] => nonldiout[1].DATAIN
dataout[2] => ldiout[2].DATAIN
dataout[2] => nonldiout[2].DATAIN
dataout[3] => ldiout[3].DATAIN
dataout[3] => nonldiout[3].DATAIN
dataout[4] => ldiout[4].DATAIN
dataout[4] => nonldiout[4].DATAIN
dataout[5] => ldiout[5].DATAIN
dataout[5] => nonldiout[5].DATAIN
dataout[6] => ldiout[6].DATAIN
dataout[6] => nonldiout[6].DATAIN
dataout[7] => ldiout[7].DATAIN
dataout[7] => nonldiout[7].DATAIN
dataout[8] => ldiout[8].DATAIN
dataout[8] => nonldiout[8].DATAIN
dataout[9] => ldiout[9].DATAIN
dataout[9] => nonldiout[9].DATAIN
dataout[10] => ldiout[10].DATAIN
dataout[10] => nonldiout[10].DATAIN
dataout[11] => ldiout[11].DATAIN
dataout[11] => nonldiout[11].DATAIN
dataout[12] => nonldiout[12].DATAIN
dataout[12] => LDI.IN1
dataout[13] => nonldiout[13].DATAIN
dataout[13] => LDI.IN1
dataout[14] => nonldiout[14].DATAIN
dataout[14] => LDI.IN0
dataout[15] => LDI.IN1
dataout[15] => nonldiout[15].DATAIN
ldiout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
ldiout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
ldiout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE
ldiout[3] <= dataout[3].DB_MAX_OUTPUT_PORT_TYPE
ldiout[4] <= dataout[4].DB_MAX_OUTPUT_PORT_TYPE
ldiout[5] <= dataout[5].DB_MAX_OUTPUT_PORT_TYPE
ldiout[6] <= dataout[6].DB_MAX_OUTPUT_PORT_TYPE
ldiout[7] <= dataout[7].DB_MAX_OUTPUT_PORT_TYPE
ldiout[8] <= dataout[8].DB_MAX_OUTPUT_PORT_TYPE
ldiout[9] <= dataout[9].DB_MAX_OUTPUT_PORT_TYPE
ldiout[10] <= dataout[10].DB_MAX_OUTPUT_PORT_TYPE
ldiout[11] <= dataout[11].DB_MAX_OUTPUT_PORT_TYPE
ldiout[12] <= <GND>
ldiout[13] <= <GND>
ldiout[14] <= <GND>
ldiout[15] <= <GND>
nonldiout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[3] <= dataout[3].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[4] <= dataout[4].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[5] <= dataout[5].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[6] <= dataout[6].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[7] <= dataout[7].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[8] <= dataout[8].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[9] <= dataout[9].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[10] <= dataout[10].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[11] <= dataout[11].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[12] <= dataout[12].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[13] <= dataout[13].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[14] <= dataout[14].DB_MAX_OUTPUT_PORT_TYPE
nonldiout[15] <= dataout[15].DB_MAX_OUTPUT_PORT_TYPE
mux_force <= mux_force.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|RAM_VERSION2:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|RAM_VERSION2:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_o2u3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o2u3:auto_generated.data_a[0]
data_a[1] => altsyncram_o2u3:auto_generated.data_a[1]
data_a[2] => altsyncram_o2u3:auto_generated.data_a[2]
data_a[3] => altsyncram_o2u3:auto_generated.data_a[3]
data_a[4] => altsyncram_o2u3:auto_generated.data_a[4]
data_a[5] => altsyncram_o2u3:auto_generated.data_a[5]
data_a[6] => altsyncram_o2u3:auto_generated.data_a[6]
data_a[7] => altsyncram_o2u3:auto_generated.data_a[7]
data_a[8] => altsyncram_o2u3:auto_generated.data_a[8]
data_a[9] => altsyncram_o2u3:auto_generated.data_a[9]
data_a[10] => altsyncram_o2u3:auto_generated.data_a[10]
data_a[11] => altsyncram_o2u3:auto_generated.data_a[11]
data_a[12] => altsyncram_o2u3:auto_generated.data_a[12]
data_a[13] => altsyncram_o2u3:auto_generated.data_a[13]
data_a[14] => altsyncram_o2u3:auto_generated.data_a[14]
data_a[15] => altsyncram_o2u3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o2u3:auto_generated.address_a[0]
address_a[1] => altsyncram_o2u3:auto_generated.address_a[1]
address_a[2] => altsyncram_o2u3:auto_generated.address_a[2]
address_a[3] => altsyncram_o2u3:auto_generated.address_a[3]
address_a[4] => altsyncram_o2u3:auto_generated.address_a[4]
address_a[5] => altsyncram_o2u3:auto_generated.address_a[5]
address_a[6] => altsyncram_o2u3:auto_generated.address_a[6]
address_a[7] => altsyncram_o2u3:auto_generated.address_a[7]
address_a[8] => altsyncram_o2u3:auto_generated.address_a[8]
address_a[9] => altsyncram_o2u3:auto_generated.address_a[9]
address_a[10] => altsyncram_o2u3:auto_generated.address_a[10]
address_a[11] => altsyncram_o2u3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o2u3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o2u3:auto_generated.q_a[0]
q_a[1] <= altsyncram_o2u3:auto_generated.q_a[1]
q_a[2] <= altsyncram_o2u3:auto_generated.q_a[2]
q_a[3] <= altsyncram_o2u3:auto_generated.q_a[3]
q_a[4] <= altsyncram_o2u3:auto_generated.q_a[4]
q_a[5] <= altsyncram_o2u3:auto_generated.q_a[5]
q_a[6] <= altsyncram_o2u3:auto_generated.q_a[6]
q_a[7] <= altsyncram_o2u3:auto_generated.q_a[7]
q_a[8] <= altsyncram_o2u3:auto_generated.q_a[8]
q_a[9] <= altsyncram_o2u3:auto_generated.q_a[9]
q_a[10] <= altsyncram_o2u3:auto_generated.q_a[10]
q_a[11] <= altsyncram_o2u3:auto_generated.q_a[11]
q_a[12] <= altsyncram_o2u3:auto_generated.q_a[12]
q_a[13] <= altsyncram_o2u3:auto_generated.q_a[13]
q_a[14] <= altsyncram_o2u3:auto_generated.q_a[14]
q_a[15] <= altsyncram_o2u3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|LNK_RND_FBCV_Project_MU0_Basic_V1|BUSMUX:MUX1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]


|LNK_RND_FBCV_Project_MU0_Basic_V1|BUSMUX:MUX1|lpm_mux:$00000
data[0][0] => mux_psc:auto_generated.data[0]
data[0][1] => mux_psc:auto_generated.data[1]
data[0][2] => mux_psc:auto_generated.data[2]
data[0][3] => mux_psc:auto_generated.data[3]
data[0][4] => mux_psc:auto_generated.data[4]
data[0][5] => mux_psc:auto_generated.data[5]
data[0][6] => mux_psc:auto_generated.data[6]
data[0][7] => mux_psc:auto_generated.data[7]
data[0][8] => mux_psc:auto_generated.data[8]
data[0][9] => mux_psc:auto_generated.data[9]
data[0][10] => mux_psc:auto_generated.data[10]
data[0][11] => mux_psc:auto_generated.data[11]
data[1][0] => mux_psc:auto_generated.data[12]
data[1][1] => mux_psc:auto_generated.data[13]
data[1][2] => mux_psc:auto_generated.data[14]
data[1][3] => mux_psc:auto_generated.data[15]
data[1][4] => mux_psc:auto_generated.data[16]
data[1][5] => mux_psc:auto_generated.data[17]
data[1][6] => mux_psc:auto_generated.data[18]
data[1][7] => mux_psc:auto_generated.data[19]
data[1][8] => mux_psc:auto_generated.data[20]
data[1][9] => mux_psc:auto_generated.data[21]
data[1][10] => mux_psc:auto_generated.data[22]
data[1][11] => mux_psc:auto_generated.data[23]
sel[0] => mux_psc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_psc:auto_generated.result[0]
result[1] <= mux_psc:auto_generated.result[1]
result[2] <= mux_psc:auto_generated.result[2]
result[3] <= mux_psc:auto_generated.result[3]
result[4] <= mux_psc:auto_generated.result[4]
result[5] <= mux_psc:auto_generated.result[5]
result[6] <= mux_psc:auto_generated.result[6]
result[7] <= mux_psc:auto_generated.result[7]
result[8] <= mux_psc:auto_generated.result[8]
result[9] <= mux_psc:auto_generated.result[9]
result[10] <= mux_psc:auto_generated.result[10]
result[11] <= mux_psc:auto_generated.result[11]


|LNK_RND_FBCV_Project_MU0_Basic_V1|BUSMUX:MUX1|lpm_mux:$00000|mux_psc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[0].IN1
data[13] => result_node[1].IN1
data[14] => result_node[2].IN1
data[15] => result_node[3].IN1
data[16] => result_node[4].IN1
data[17] => result_node[5].IN1
data[18] => result_node[6].IN1
data[19] => result_node[7].IN1
data[20] => result_node[8].IN1
data[21] => result_node[9].IN1
data[22] => result_node[10].IN1
data[23] => result_node[11].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|BUSMUX:MUX2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|BUSMUX:MUX2|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|BUSMUX:MUX2|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|LPM_COUNTER:IR_REG
clock => cntr_inh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_inh:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_inh:auto_generated.sload
data[0] => cntr_inh:auto_generated.data[0]
data[1] => cntr_inh:auto_generated.data[1]
data[2] => cntr_inh:auto_generated.data[2]
data[3] => cntr_inh:auto_generated.data[3]
data[4] => cntr_inh:auto_generated.data[4]
data[5] => cntr_inh:auto_generated.data[5]
data[6] => cntr_inh:auto_generated.data[6]
data[7] => cntr_inh:auto_generated.data[7]
data[8] => cntr_inh:auto_generated.data[8]
data[9] => cntr_inh:auto_generated.data[9]
data[10] => cntr_inh:auto_generated.data[10]
data[11] => cntr_inh:auto_generated.data[11]
data[12] => cntr_inh:auto_generated.data[12]
data[13] => cntr_inh:auto_generated.data[13]
data[14] => cntr_inh:auto_generated.data[14]
data[15] => cntr_inh:auto_generated.data[15]
cin => ~NO_FANOUT~
q[0] <= cntr_inh:auto_generated.q[0]
q[1] <= cntr_inh:auto_generated.q[1]
q[2] <= cntr_inh:auto_generated.q[2]
q[3] <= cntr_inh:auto_generated.q[3]
q[4] <= cntr_inh:auto_generated.q[4]
q[5] <= cntr_inh:auto_generated.q[5]
q[6] <= cntr_inh:auto_generated.q[6]
q[7] <= cntr_inh:auto_generated.q[7]
q[8] <= cntr_inh:auto_generated.q[8]
q[9] <= cntr_inh:auto_generated.q[9]
q[10] <= cntr_inh:auto_generated.q[10]
q[11] <= cntr_inh:auto_generated.q[11]
q[12] <= cntr_inh:auto_generated.q[12]
q[13] <= cntr_inh:auto_generated.q[13]
q[14] <= cntr_inh:auto_generated.q[14]
q[15] <= cntr_inh:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|LPM_COUNTER:IR_REG|cntr_inh:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[15].IN1


|LNK_RND_FBCV_Project_MU0_Basic_V1|LPM_COUNTER:PC
clock => cntr_enh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_enh:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_enh:auto_generated.sload
data[0] => cntr_enh:auto_generated.data[0]
data[1] => cntr_enh:auto_generated.data[1]
data[2] => cntr_enh:auto_generated.data[2]
data[3] => cntr_enh:auto_generated.data[3]
data[4] => cntr_enh:auto_generated.data[4]
data[5] => cntr_enh:auto_generated.data[5]
data[6] => cntr_enh:auto_generated.data[6]
data[7] => cntr_enh:auto_generated.data[7]
data[8] => cntr_enh:auto_generated.data[8]
data[9] => cntr_enh:auto_generated.data[9]
data[10] => cntr_enh:auto_generated.data[10]
data[11] => cntr_enh:auto_generated.data[11]
cin => ~NO_FANOUT~
q[0] <= cntr_enh:auto_generated.q[0]
q[1] <= cntr_enh:auto_generated.q[1]
q[2] <= cntr_enh:auto_generated.q[2]
q[3] <= cntr_enh:auto_generated.q[3]
q[4] <= cntr_enh:auto_generated.q[4]
q[5] <= cntr_enh:auto_generated.q[5]
q[6] <= cntr_enh:auto_generated.q[6]
q[7] <= cntr_enh:auto_generated.q[7]
q[8] <= cntr_enh:auto_generated.q[8]
q[9] <= cntr_enh:auto_generated.q[9]
q[10] <= cntr_enh:auto_generated.q[10]
q[11] <= cntr_enh:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|LPM_COUNTER:PC|cntr_enh:auto_generated
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[11].IN1


|LNK_RND_FBCV_Project_MU0_Basic_V1|LPM_ADD_SUB:ALU
dataa[0] => add_sub_09b:auto_generated.dataa[0]
dataa[1] => add_sub_09b:auto_generated.dataa[1]
dataa[2] => add_sub_09b:auto_generated.dataa[2]
dataa[3] => add_sub_09b:auto_generated.dataa[3]
dataa[4] => add_sub_09b:auto_generated.dataa[4]
dataa[5] => add_sub_09b:auto_generated.dataa[5]
dataa[6] => add_sub_09b:auto_generated.dataa[6]
dataa[7] => add_sub_09b:auto_generated.dataa[7]
dataa[8] => add_sub_09b:auto_generated.dataa[8]
dataa[9] => add_sub_09b:auto_generated.dataa[9]
dataa[10] => add_sub_09b:auto_generated.dataa[10]
dataa[11] => add_sub_09b:auto_generated.dataa[11]
dataa[12] => add_sub_09b:auto_generated.dataa[12]
dataa[13] => add_sub_09b:auto_generated.dataa[13]
dataa[14] => add_sub_09b:auto_generated.dataa[14]
dataa[15] => add_sub_09b:auto_generated.dataa[15]
datab[0] => add_sub_09b:auto_generated.datab[0]
datab[1] => add_sub_09b:auto_generated.datab[1]
datab[2] => add_sub_09b:auto_generated.datab[2]
datab[3] => add_sub_09b:auto_generated.datab[3]
datab[4] => add_sub_09b:auto_generated.datab[4]
datab[5] => add_sub_09b:auto_generated.datab[5]
datab[6] => add_sub_09b:auto_generated.datab[6]
datab[7] => add_sub_09b:auto_generated.datab[7]
datab[8] => add_sub_09b:auto_generated.datab[8]
datab[9] => add_sub_09b:auto_generated.datab[9]
datab[10] => add_sub_09b:auto_generated.datab[10]
datab[11] => add_sub_09b:auto_generated.datab[11]
datab[12] => add_sub_09b:auto_generated.datab[12]
datab[13] => add_sub_09b:auto_generated.datab[13]
datab[14] => add_sub_09b:auto_generated.datab[14]
datab[15] => add_sub_09b:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_09b:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_09b:auto_generated.result[0]
result[1] <= add_sub_09b:auto_generated.result[1]
result[2] <= add_sub_09b:auto_generated.result[2]
result[3] <= add_sub_09b:auto_generated.result[3]
result[4] <= add_sub_09b:auto_generated.result[4]
result[5] <= add_sub_09b:auto_generated.result[5]
result[6] <= add_sub_09b:auto_generated.result[6]
result[7] <= add_sub_09b:auto_generated.result[7]
result[8] <= add_sub_09b:auto_generated.result[8]
result[9] <= add_sub_09b:auto_generated.result[9]
result[10] <= add_sub_09b:auto_generated.result[10]
result[11] <= add_sub_09b:auto_generated.result[11]
result[12] <= add_sub_09b:auto_generated.result[12]
result[13] <= add_sub_09b:auto_generated.result[13]
result[14] <= add_sub_09b:auto_generated.result[14]
result[15] <= add_sub_09b:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|LPM_ADD_SUB:ALU|add_sub_09b:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13
FBC_STATE <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_State
FIB_Check => FBCV_ALU_Decoder:FBCV_ALU_DECODER.Fib_Check
FETCH => FBCV_ALU_Decoder:FBCV_ALU_DECODER.Fetch
EXEC1 => FBCV_ALU_Decoder:FBCV_ALU_DECODER.Exec1
EXEC2 => FBCV_ALU_Decoder:FBCV_ALU_DECODER.Exec2
FBCV_IR_PRIME_12_INPUT[0] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[0]
FBCV_IR_PRIME_12_INPUT[1] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[1]
FBCV_IR_PRIME_12_INPUT[2] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[2]
FBCV_IR_PRIME_12_INPUT[3] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[3]
FBCV_IR_PRIME_12_INPUT[4] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[4]
FBCV_IR_PRIME_12_INPUT[5] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[5]
FBCV_IR_PRIME_12_INPUT[6] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[6]
FBCV_IR_PRIME_12_INPUT[7] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[7]
FBCV_IR_PRIME_12_INPUT[8] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[8]
FBCV_IR_PRIME_12_INPUT[9] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[9]
FBCV_IR_PRIME_12_INPUT[10] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[10]
FBCV_IR_PRIME_12_INPUT[11] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[11]
CLOCK => LPM_FF:PREV_SUM.clock
CLOCK => LPM_COUNTER:PC.clock
FBCV_DATA_B_READ[0] => BUSMUX:MUX_RS.dataa[0]
FBCV_DATA_B_READ[1] => BUSMUX:MUX_RS.dataa[1]
FBCV_DATA_B_READ[2] => BUSMUX:MUX_RS.dataa[2]
FBCV_DATA_B_READ[3] => BUSMUX:MUX_RS.dataa[3]
FBCV_DATA_B_READ[4] => BUSMUX:MUX_RS.dataa[4]
FBCV_DATA_B_READ[5] => BUSMUX:MUX_RS.dataa[5]
FBCV_DATA_B_READ[6] => BUSMUX:MUX_RS.dataa[6]
FBCV_DATA_B_READ[7] => BUSMUX:MUX_RS.dataa[7]
FBCV_DATA_B_READ[8] => BUSMUX:MUX_RS.dataa[8]
FBCV_DATA_B_READ[9] => BUSMUX:MUX_RS.dataa[9]
FBCV_DATA_B_READ[10] => BUSMUX:MUX_RS.dataa[10]
FBCV_DATA_B_READ[11] => BUSMUX:MUX_RS.dataa[11]
FBCV_DATA_B_READ[12] => BUSMUX:MUX_RS.dataa[12]
FBCV_DATA_B_READ[13] => BUSMUX:MUX_RS.dataa[13]
FBCV_DATA_B_READ[14] => BUSMUX:MUX_RS.dataa[14]
FBCV_DATA_B_READ[15] => BUSMUX:MUX_RS.dataa[15]
FBCV_REG_EN <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg_En
FBCV_WRITE_EN_A <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_RAM_A_Wren
FBCV_ADDR_A[0] <= RAM_ADDR_A[0].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_A[1] <= RAM_ADDR_A[1].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_A[2] <= RAM_ADDR_A[2].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_A[3] <= RAM_ADDR_A[3].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_A[4] <= RAM_ADDR_A[4].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_A[5] <= RAM_ADDR_A[5].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_A[6] <= RAM_ADDR_A[6].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_A[7] <= RAM_ADDR_A[7].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_A[8] <= RAM_ADDR_A[8].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_A[9] <= RAM_ADDR_A[9].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_A[10] <= RAM_ADDR_A[10].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_A[11] <= RAM_ADDR_A[11].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_B[0] <= RAM_ADDR_B[0].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_B[1] <= RAM_ADDR_B[1].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_B[2] <= RAM_ADDR_B[2].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_B[3] <= RAM_ADDR_B[3].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_B[4] <= RAM_ADDR_B[4].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_B[5] <= RAM_ADDR_B[5].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_B[6] <= RAM_ADDR_B[6].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_B[7] <= RAM_ADDR_B[7].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_B[8] <= RAM_ADDR_B[8].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_B[9] <= RAM_ADDR_B[9].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_B[10] <= RAM_ADDR_B[10].DB_MAX_OUTPUT_PORT_TYPE
FBCV_ADDR_B[11] <= RAM_ADDR_B[11].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[0] <= RAM_DATA_A[0].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[1] <= RAM_DATA_A[1].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[2] <= RAM_DATA_A[2].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[3] <= RAM_DATA_A[3].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[4] <= RAM_DATA_A[4].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[5] <= RAM_DATA_A[5].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[6] <= RAM_DATA_A[6].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[7] <= RAM_DATA_A[7].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[8] <= RAM_DATA_A[8].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[9] <= RAM_DATA_A[9].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[10] <= RAM_DATA_A[10].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[11] <= RAM_DATA_A[11].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[12] <= RAM_DATA_A[12].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[13] <= RAM_DATA_A[13].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[14] <= RAM_DATA_A[14].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_A_WRITE[15] <= RAM_DATA_A[15].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RESULT[0] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[0]
FBCV_RESULT[1] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[1]
FBCV_RESULT[2] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[2]
FBCV_RESULT[3] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[3]
FBCV_RESULT[4] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[4]
FBCV_RESULT[5] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[5]
FBCV_RESULT[6] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[6]
FBCV_RESULT[7] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[7]
FBCV_RESULT[8] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[8]
FBCV_RESULT[9] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[9]
FBCV_RESULT[10] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[10]
FBCV_RESULT[11] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[11]
FBCV_RESULT[12] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[12]
FBCV_RESULT[13] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[13]
FBCV_RESULT[14] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[14]
FBCV_RESULT[15] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|FBCV_ALU_Decoder:FBCV_ALU_DECODER
FBC_Th_Value[0] => Equal2.IN11
FBC_Th_Value[0] => Equal0.IN31
FBC_Th_Value[0] => Equal1.IN51
FBC_Th_Value[1] => Equal2.IN10
FBC_Th_Value[1] => Equal0.IN30
FBC_Th_Value[1] => Equal1.IN30
FBC_Th_Value[2] => Equal2.IN9
FBC_Th_Value[2] => Equal0.IN29
FBC_Th_Value[2] => Equal1.IN29
FBC_Th_Value[3] => Equal2.IN8
FBC_Th_Value[3] => Equal0.IN28
FBC_Th_Value[3] => Equal1.IN28
FBC_Th_Value[4] => Equal2.IN7
FBC_Th_Value[4] => Equal0.IN27
FBC_Th_Value[4] => Equal1.IN27
FBC_Th_Value[5] => Equal2.IN6
FBC_Th_Value[5] => Equal0.IN26
FBC_Th_Value[5] => Equal1.IN26
FBC_Th_Value[6] => Equal2.IN5
FBC_Th_Value[6] => Equal0.IN25
FBC_Th_Value[6] => Equal1.IN25
FBC_Th_Value[7] => Equal2.IN4
FBC_Th_Value[7] => Equal0.IN24
FBC_Th_Value[7] => Equal1.IN24
FBC_Th_Value[8] => Equal2.IN3
FBC_Th_Value[8] => Equal0.IN23
FBC_Th_Value[8] => Equal1.IN23
FBC_Th_Value[9] => Equal2.IN2
FBC_Th_Value[9] => Equal0.IN22
FBC_Th_Value[9] => Equal1.IN22
FBC_Th_Value[10] => Equal2.IN1
FBC_Th_Value[10] => Equal0.IN21
FBC_Th_Value[10] => Equal1.IN21
FBC_Th_Value[11] => Equal2.IN0
FBC_Th_Value[11] => Equal0.IN20
FBC_Th_Value[11] => Equal1.IN20
PC_Out[0] => Equal2.IN23
PC_Out[0] => Add0.IN24
PC_Out[0] => FBCV_RAM_Addr_A[0].DATAIN
PC_Out[0] => Equal3.IN30
PC_Out[0] => Equal4.IN31
PC_Out[0] => Equal5.IN51
PC_Out[1] => Add0.IN23
PC_Out[1] => Add1.IN22
PC_Out[1] => Equal4.IN30
PC_Out[1] => Equal5.IN30
PC_Out[2] => Add0.IN22
PC_Out[2] => Add1.IN21
PC_Out[2] => Equal4.IN29
PC_Out[2] => Equal5.IN29
PC_Out[3] => Add0.IN21
PC_Out[3] => Add1.IN20
PC_Out[3] => Equal4.IN28
PC_Out[3] => Equal5.IN28
PC_Out[4] => Add0.IN20
PC_Out[4] => Add1.IN19
PC_Out[4] => Equal4.IN27
PC_Out[4] => Equal5.IN27
PC_Out[5] => Add0.IN19
PC_Out[5] => Add1.IN18
PC_Out[5] => Equal4.IN26
PC_Out[5] => Equal5.IN26
PC_Out[6] => Add0.IN18
PC_Out[6] => Add1.IN17
PC_Out[6] => Equal4.IN25
PC_Out[6] => Equal5.IN25
PC_Out[7] => Add0.IN17
PC_Out[7] => Add1.IN16
PC_Out[7] => Equal4.IN24
PC_Out[7] => Equal5.IN24
PC_Out[8] => Add0.IN16
PC_Out[8] => Add1.IN15
PC_Out[8] => Equal4.IN23
PC_Out[8] => Equal5.IN23
PC_Out[9] => Add0.IN15
PC_Out[9] => Add1.IN14
PC_Out[9] => Equal4.IN22
PC_Out[9] => Equal5.IN22
PC_Out[10] => Add0.IN14
PC_Out[10] => Add1.IN13
PC_Out[10] => Equal4.IN21
PC_Out[10] => Equal5.IN21
PC_Out[11] => Add0.IN13
PC_Out[11] => Add1.IN12
PC_Out[11] => Equal4.IN20
PC_Out[11] => Equal5.IN20
N_PlusEq_Cal_Out[0] => FBCV_Temp[0].DATAA
N_PlusEq_Cal_Out[0] => FBCV_RAM_Data_A[0].DATAIN
N_PlusEq_Cal_Out[1] => FBCV_Temp[1].DATAA
N_PlusEq_Cal_Out[1] => FBCV_RAM_Data_A[1].DATAIN
N_PlusEq_Cal_Out[2] => FBCV_Temp[2].DATAA
N_PlusEq_Cal_Out[2] => FBCV_RAM_Data_A[2].DATAIN
N_PlusEq_Cal_Out[3] => FBCV_Temp[3].DATAA
N_PlusEq_Cal_Out[3] => FBCV_RAM_Data_A[3].DATAIN
N_PlusEq_Cal_Out[4] => FBCV_Temp[4].DATAA
N_PlusEq_Cal_Out[4] => FBCV_RAM_Data_A[4].DATAIN
N_PlusEq_Cal_Out[5] => FBCV_Temp[5].DATAA
N_PlusEq_Cal_Out[5] => FBCV_RAM_Data_A[5].DATAIN
N_PlusEq_Cal_Out[6] => FBCV_Temp[6].DATAA
N_PlusEq_Cal_Out[6] => FBCV_RAM_Data_A[6].DATAIN
N_PlusEq_Cal_Out[7] => FBCV_Temp[7].DATAA
N_PlusEq_Cal_Out[7] => FBCV_RAM_Data_A[7].DATAIN
N_PlusEq_Cal_Out[8] => FBCV_Temp[8].DATAA
N_PlusEq_Cal_Out[8] => FBCV_RAM_Data_A[8].DATAIN
N_PlusEq_Cal_Out[9] => FBCV_Temp[9].DATAA
N_PlusEq_Cal_Out[9] => FBCV_RAM_Data_A[9].DATAIN
N_PlusEq_Cal_Out[10] => FBCV_Temp[10].DATAA
N_PlusEq_Cal_Out[10] => FBCV_RAM_Data_A[10].DATAIN
N_PlusEq_Cal_Out[11] => FBCV_Temp[11].DATAA
N_PlusEq_Cal_Out[11] => FBCV_RAM_Data_A[11].DATAIN
N_PlusEq_Cal_Out[12] => FBCV_Temp[12].DATAA
N_PlusEq_Cal_Out[12] => FBCV_RAM_Data_A[12].DATAIN
N_PlusEq_Cal_Out[13] => FBCV_Temp[13].DATAA
N_PlusEq_Cal_Out[13] => FBCV_RAM_Data_A[13].DATAIN
N_PlusEq_Cal_Out[14] => FBCV_Temp[14].DATAA
N_PlusEq_Cal_Out[14] => FBCV_RAM_Data_A[14].DATAIN
N_PlusEq_Cal_Out[15] => FBCV_Temp[15].DATAA
N_PlusEq_Cal_Out[15] => FBCV_RAM_Data_A[15].DATAIN
Fib_Check => comb.IN1
Fib_Check => FBCV_Pc_Cnt_En.IN1
Fib_Check => FBC_State.IN1
Fetch => ~NO_FANOUT~
Exec1 => comb.IN0
Exec2 => comb.IN1
FBCV_Reg[0] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[1] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[2] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[3] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[4] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[5] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[6] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[7] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[8] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[9] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[10] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[11] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[12] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[13] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[14] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[15] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg_En <= comb.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_A_Wren <= comb.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[0] <= N_PlusEq_Cal_Out[0].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[1] <= N_PlusEq_Cal_Out[1].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[2] <= N_PlusEq_Cal_Out[2].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[3] <= N_PlusEq_Cal_Out[3].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[4] <= N_PlusEq_Cal_Out[4].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[5] <= N_PlusEq_Cal_Out[5].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[6] <= N_PlusEq_Cal_Out[6].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[7] <= N_PlusEq_Cal_Out[7].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[8] <= N_PlusEq_Cal_Out[8].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[9] <= N_PlusEq_Cal_Out[9].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[10] <= N_PlusEq_Cal_Out[10].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[11] <= N_PlusEq_Cal_Out[11].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[12] <= N_PlusEq_Cal_Out[12].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[13] <= N_PlusEq_Cal_Out[13].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[14] <= N_PlusEq_Cal_Out[14].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[15] <= N_PlusEq_Cal_Out[15].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[0] <= PC_Out[0].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Pc_Cnt_En <= FBCV_Pc_Cnt_En.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Pc_Reset <= comb.DB_MAX_OUTPUT_PORT_TYPE
MUX_LS <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
MUX_RS <= MUX_RS.DB_MAX_OUTPUT_PORT_TYPE
FBC_State <= FBC_State.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|LPM_ADD_SUB:ALU
dataa[0] => add_sub_dlb:auto_generated.dataa[0]
dataa[1] => add_sub_dlb:auto_generated.dataa[1]
dataa[2] => add_sub_dlb:auto_generated.dataa[2]
dataa[3] => add_sub_dlb:auto_generated.dataa[3]
dataa[4] => add_sub_dlb:auto_generated.dataa[4]
dataa[5] => add_sub_dlb:auto_generated.dataa[5]
dataa[6] => add_sub_dlb:auto_generated.dataa[6]
dataa[7] => add_sub_dlb:auto_generated.dataa[7]
dataa[8] => add_sub_dlb:auto_generated.dataa[8]
dataa[9] => add_sub_dlb:auto_generated.dataa[9]
dataa[10] => add_sub_dlb:auto_generated.dataa[10]
dataa[11] => add_sub_dlb:auto_generated.dataa[11]
dataa[12] => add_sub_dlb:auto_generated.dataa[12]
dataa[13] => add_sub_dlb:auto_generated.dataa[13]
dataa[14] => add_sub_dlb:auto_generated.dataa[14]
dataa[15] => add_sub_dlb:auto_generated.dataa[15]
datab[0] => add_sub_dlb:auto_generated.datab[0]
datab[1] => add_sub_dlb:auto_generated.datab[1]
datab[2] => add_sub_dlb:auto_generated.datab[2]
datab[3] => add_sub_dlb:auto_generated.datab[3]
datab[4] => add_sub_dlb:auto_generated.datab[4]
datab[5] => add_sub_dlb:auto_generated.datab[5]
datab[6] => add_sub_dlb:auto_generated.datab[6]
datab[7] => add_sub_dlb:auto_generated.datab[7]
datab[8] => add_sub_dlb:auto_generated.datab[8]
datab[9] => add_sub_dlb:auto_generated.datab[9]
datab[10] => add_sub_dlb:auto_generated.datab[10]
datab[11] => add_sub_dlb:auto_generated.datab[11]
datab[12] => add_sub_dlb:auto_generated.datab[12]
datab[13] => add_sub_dlb:auto_generated.datab[13]
datab[14] => add_sub_dlb:auto_generated.datab[14]
datab[15] => add_sub_dlb:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_dlb:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dlb:auto_generated.result[0]
result[1] <= add_sub_dlb:auto_generated.result[1]
result[2] <= add_sub_dlb:auto_generated.result[2]
result[3] <= add_sub_dlb:auto_generated.result[3]
result[4] <= add_sub_dlb:auto_generated.result[4]
result[5] <= add_sub_dlb:auto_generated.result[5]
result[6] <= add_sub_dlb:auto_generated.result[6]
result[7] <= add_sub_dlb:auto_generated.result[7]
result[8] <= add_sub_dlb:auto_generated.result[8]
result[9] <= add_sub_dlb:auto_generated.result[9]
result[10] <= add_sub_dlb:auto_generated.result[10]
result[11] <= add_sub_dlb:auto_generated.result[11]
result[12] <= add_sub_dlb:auto_generated.result[12]
result[13] <= add_sub_dlb:auto_generated.result[13]
result[14] <= add_sub_dlb:auto_generated.result[14]
result[15] <= add_sub_dlb:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|LPM_ADD_SUB:ALU|add_sub_dlb:auto_generated
add_sub => ~NO_FANOUT~
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|BUSMUX:MUX_LS
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|BUSMUX:MUX_LS|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|BUSMUX:MUX_LS|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|LPM_FF:PREV_SUM
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
data[15] => dffs[15].DATAIN
data[15] => dffs[15].ADATA
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => dffs[15].SLOAD
sload => dffs[14].SLOAD
sload => dffs[13].SLOAD
sload => dffs[12].SLOAD
sload => dffs[11].SLOAD
sload => dffs[10].SLOAD
sload => dffs[9].SLOAD
sload => dffs[8].SLOAD
sload => dffs[7].SLOAD
sload => dffs[6].SLOAD
sload => dffs[5].SLOAD
sload => dffs[4].SLOAD
sload => dffs[3].SLOAD
sload => dffs[2].SLOAD
sload => dffs[1].SLOAD
sload => dffs[0].SLOAD
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|LPM_CONSTANT:Unit
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|BUSMUX:MUX_RS
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|BUSMUX:MUX_RS|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|BUSMUX:MUX_RS|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|LPM_CONSTANT:Base
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|LPM_COUNTER:PC
clock => cntr_enh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_enh:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_enh:auto_generated.sload
data[0] => cntr_enh:auto_generated.data[0]
data[1] => cntr_enh:auto_generated.data[1]
data[2] => cntr_enh:auto_generated.data[2]
data[3] => cntr_enh:auto_generated.data[3]
data[4] => cntr_enh:auto_generated.data[4]
data[5] => cntr_enh:auto_generated.data[5]
data[6] => cntr_enh:auto_generated.data[6]
data[7] => cntr_enh:auto_generated.data[7]
data[8] => cntr_enh:auto_generated.data[8]
data[9] => cntr_enh:auto_generated.data[9]
data[10] => cntr_enh:auto_generated.data[10]
data[11] => cntr_enh:auto_generated.data[11]
cin => ~NO_FANOUT~
q[0] <= cntr_enh:auto_generated.q[0]
q[1] <= cntr_enh:auto_generated.q[1]
q[2] <= cntr_enh:auto_generated.q[2]
q[3] <= cntr_enh:auto_generated.q[3]
q[4] <= cntr_enh:auto_generated.q[4]
q[5] <= cntr_enh:auto_generated.q[5]
q[6] <= cntr_enh:auto_generated.q[6]
q[7] <= cntr_enh:auto_generated.q[7]
q[8] <= cntr_enh:auto_generated.q[8]
q[9] <= cntr_enh:auto_generated.q[9]
q[10] <= cntr_enh:auto_generated.q[10]
q[11] <= cntr_enh:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|LPM_COUNTER:PC|cntr_enh:auto_generated
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[11].IN1


|LNK_RND_FBCV_Project_MU0_Basic_V1|FBCV_Project_V1:inst13|LPM_CONSTANT:Reset
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21
PC_N_TO_FIND_OUT <= LPM_COUNTER:PC_N_TO_FIND.q[0]
CLOCK => LPM_COUNTER:PC_N_TO_FIND.clock
CLOCK => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.clock
CLOCK => LPM_COUNTER:KEEP_LAST_ADDRESS_REG.clock
CLOCK => LPM_COUNTER:N_TO_FIND_REG.clock
PC_N_TO_FIND_CNT_EN => LPM_COUNTER:PC_N_TO_FIND.cnt_en
PC_N_TO_FIND_SLOAD => LPM_COUNTER:PC_N_TO_FIND.sload
FBCV_DATA_B/LNK_DATA_B[0] <= DUAL_PORT_RAM_DATA_OUT_B[0].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[1] <= DUAL_PORT_RAM_DATA_OUT_B[1].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[2] <= DUAL_PORT_RAM_DATA_OUT_B[2].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[3] <= DUAL_PORT_RAM_DATA_OUT_B[3].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[4] <= DUAL_PORT_RAM_DATA_OUT_B[4].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[5] <= DUAL_PORT_RAM_DATA_OUT_B[5].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[6] <= DUAL_PORT_RAM_DATA_OUT_B[6].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[7] <= DUAL_PORT_RAM_DATA_OUT_B[7].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[8] <= DUAL_PORT_RAM_DATA_OUT_B[8].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[9] <= DUAL_PORT_RAM_DATA_OUT_B[9].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[10] <= DUAL_PORT_RAM_DATA_OUT_B[10].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[11] <= DUAL_PORT_RAM_DATA_OUT_B[11].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[12] <= DUAL_PORT_RAM_DATA_OUT_B[12].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[13] <= DUAL_PORT_RAM_DATA_OUT_B[13].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[14] <= DUAL_PORT_RAM_DATA_OUT_B[14].DB_MAX_OUTPUT_PORT_TYPE
FBCV_DATA_B/LNK_DATA_B[15] <= DUAL_PORT_RAM_DATA_OUT_B[15].DB_MAX_OUTPUT_PORT_TYPE
MUX_ADDR_A_B_AWREN_SELECT => BUSMUX:MUX_WREN_A.sel
MUX_ADDR_A_B_AWREN_SELECT => BUSMUX:MUX_ADDR_A.sel
MUX_ADDR_A_B_AWREN_SELECT => BUSMUX:MUX_ADDR_B.sel
FBCV_A_WREN => BUSMUX:MUX_WREN_A.dataa[0]
FBCV_ADDR_A[0] => BUSMUX:MUX_ADDR_A.dataa[0]
FBCV_ADDR_A[1] => BUSMUX:MUX_ADDR_A.dataa[1]
FBCV_ADDR_A[2] => BUSMUX:MUX_ADDR_A.dataa[2]
FBCV_ADDR_A[3] => BUSMUX:MUX_ADDR_A.dataa[3]
FBCV_ADDR_A[4] => BUSMUX:MUX_ADDR_A.dataa[4]
FBCV_ADDR_A[5] => BUSMUX:MUX_ADDR_A.dataa[5]
FBCV_ADDR_A[6] => BUSMUX:MUX_ADDR_A.dataa[6]
FBCV_ADDR_A[7] => BUSMUX:MUX_ADDR_A.dataa[7]
FBCV_ADDR_A[8] => BUSMUX:MUX_ADDR_A.dataa[8]
FBCV_ADDR_A[9] => BUSMUX:MUX_ADDR_A.dataa[9]
FBCV_ADDR_A[10] => BUSMUX:MUX_ADDR_A.dataa[10]
FBCV_ADDR_A[11] => BUSMUX:MUX_ADDR_A.dataa[11]
MUX_INITIAL_ADDR_SELECT => BUSMUX:MUX_INITIAL_ADDR.sel
LNK_IR_PRIME_12_BITS[0] => BUSMUX:MUX_INITIAL_ADDR.datab[0]
LNK_IR_PRIME_12_BITS[1] => BUSMUX:MUX_INITIAL_ADDR.datab[1]
LNK_IR_PRIME_12_BITS[2] => BUSMUX:MUX_INITIAL_ADDR.datab[2]
LNK_IR_PRIME_12_BITS[3] => BUSMUX:MUX_INITIAL_ADDR.datab[3]
LNK_IR_PRIME_12_BITS[4] => BUSMUX:MUX_INITIAL_ADDR.datab[4]
LNK_IR_PRIME_12_BITS[5] => BUSMUX:MUX_INITIAL_ADDR.datab[5]
LNK_IR_PRIME_12_BITS[6] => BUSMUX:MUX_INITIAL_ADDR.datab[6]
LNK_IR_PRIME_12_BITS[7] => BUSMUX:MUX_INITIAL_ADDR.datab[7]
LNK_IR_PRIME_12_BITS[8] => BUSMUX:MUX_INITIAL_ADDR.datab[8]
LNK_IR_PRIME_12_BITS[9] => BUSMUX:MUX_INITIAL_ADDR.datab[9]
LNK_IR_PRIME_12_BITS[10] => BUSMUX:MUX_INITIAL_ADDR.datab[10]
LNK_IR_PRIME_12_BITS[11] => BUSMUX:MUX_INITIAL_ADDR.datab[11]
FBCV_ADDR_B[0] => BUSMUX:MUX_ADDR_B.dataa[0]
FBCV_ADDR_B[1] => BUSMUX:MUX_ADDR_B.dataa[1]
FBCV_ADDR_B[2] => BUSMUX:MUX_ADDR_B.dataa[2]
FBCV_ADDR_B[3] => BUSMUX:MUX_ADDR_B.dataa[3]
FBCV_ADDR_B[4] => BUSMUX:MUX_ADDR_B.dataa[4]
FBCV_ADDR_B[5] => BUSMUX:MUX_ADDR_B.dataa[5]
FBCV_ADDR_B[6] => BUSMUX:MUX_ADDR_B.dataa[6]
FBCV_ADDR_B[7] => BUSMUX:MUX_ADDR_B.dataa[7]
FBCV_ADDR_B[8] => BUSMUX:MUX_ADDR_B.dataa[8]
FBCV_ADDR_B[9] => BUSMUX:MUX_ADDR_B.dataa[9]
FBCV_ADDR_B[10] => BUSMUX:MUX_ADDR_B.dataa[10]
FBCV_ADDR_B[11] => BUSMUX:MUX_ADDR_B.dataa[11]
FBCV_DATA_IN_A[0] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[0]
FBCV_DATA_IN_A[1] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[1]
FBCV_DATA_IN_A[2] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[2]
FBCV_DATA_IN_A[3] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[3]
FBCV_DATA_IN_A[4] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[4]
FBCV_DATA_IN_A[5] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[5]
FBCV_DATA_IN_A[6] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[6]
FBCV_DATA_IN_A[7] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[7]
FBCV_DATA_IN_A[8] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[8]
FBCV_DATA_IN_A[9] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[9]
FBCV_DATA_IN_A[10] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[10]
FBCV_DATA_IN_A[11] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[11]
FBCV_DATA_IN_A[12] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[12]
FBCV_DATA_IN_A[13] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[13]
FBCV_DATA_IN_A[14] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[14]
FBCV_DATA_IN_A[15] => LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM.data_a[15]
LAST_ADDRESS[0] <= LPM_COUNTER:KEEP_LAST_ADDRESS_REG.q[0]
LAST_ADDRESS[1] <= LPM_COUNTER:KEEP_LAST_ADDRESS_REG.q[1]
LAST_ADDRESS[2] <= LPM_COUNTER:KEEP_LAST_ADDRESS_REG.q[2]
LAST_ADDRESS[3] <= LPM_COUNTER:KEEP_LAST_ADDRESS_REG.q[3]
LAST_ADDRESS[4] <= LPM_COUNTER:KEEP_LAST_ADDRESS_REG.q[4]
LAST_ADDRESS[5] <= LPM_COUNTER:KEEP_LAST_ADDRESS_REG.q[5]
LAST_ADDRESS[6] <= LPM_COUNTER:KEEP_LAST_ADDRESS_REG.q[6]
LAST_ADDRESS[7] <= LPM_COUNTER:KEEP_LAST_ADDRESS_REG.q[7]
LAST_ADDRESS[8] <= LPM_COUNTER:KEEP_LAST_ADDRESS_REG.q[8]
LAST_ADDRESS[9] <= LPM_COUNTER:KEEP_LAST_ADDRESS_REG.q[9]
LAST_ADDRESS[10] <= LPM_COUNTER:KEEP_LAST_ADDRESS_REG.q[10]
LAST_ADDRESS[11] <= LPM_COUNTER:KEEP_LAST_ADDRESS_REG.q[11]
SLOAD_KEEP_LAST_ADDRESS_REG => LPM_COUNTER:KEEP_LAST_ADDRESS_REG.sload
LNK_DATA_A[0] <= DUAL_PORT_RAM_DATA_OUT_A[0].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[1] <= DUAL_PORT_RAM_DATA_OUT_A[1].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[2] <= DUAL_PORT_RAM_DATA_OUT_A[2].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[3] <= DUAL_PORT_RAM_DATA_OUT_A[3].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[4] <= DUAL_PORT_RAM_DATA_OUT_A[4].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[5] <= DUAL_PORT_RAM_DATA_OUT_A[5].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[6] <= DUAL_PORT_RAM_DATA_OUT_A[6].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[7] <= DUAL_PORT_RAM_DATA_OUT_A[7].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[8] <= DUAL_PORT_RAM_DATA_OUT_A[8].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[9] <= DUAL_PORT_RAM_DATA_OUT_A[9].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[10] <= DUAL_PORT_RAM_DATA_OUT_A[10].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[11] <= DUAL_PORT_RAM_DATA_OUT_A[11].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[12] <= DUAL_PORT_RAM_DATA_OUT_A[12].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[13] <= DUAL_PORT_RAM_DATA_OUT_A[13].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[14] <= DUAL_PORT_RAM_DATA_OUT_A[14].DB_MAX_OUTPUT_PORT_TYPE
LNK_DATA_A[15] <= DUAL_PORT_RAM_DATA_OUT_A[15].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[0] <= MUX_TO_FIND_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[1] <= MUX_TO_FIND_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[2] <= MUX_TO_FIND_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[3] <= MUX_TO_FIND_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[4] <= MUX_TO_FIND_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[5] <= MUX_TO_FIND_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[6] <= MUX_TO_FIND_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[7] <= MUX_TO_FIND_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[8] <= MUX_TO_FIND_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[9] <= MUX_TO_FIND_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[10] <= MUX_TO_FIND_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[11] <= MUX_TO_FIND_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[12] <= MUX_TO_FIND_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[13] <= MUX_TO_FIND_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[14] <= MUX_TO_FIND_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
N_TO_FIND[15] <= MUX_TO_FIND_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
OLDMU0_RAM_DATA_OUT[0] => BUSMUX:MUX_N_TO_FIND.dataa[0]
OLDMU0_RAM_DATA_OUT[0] => LPM_COUNTER:N_TO_FIND_REG.data[0]
OLDMU0_RAM_DATA_OUT[1] => BUSMUX:MUX_N_TO_FIND.dataa[1]
OLDMU0_RAM_DATA_OUT[1] => LPM_COUNTER:N_TO_FIND_REG.data[1]
OLDMU0_RAM_DATA_OUT[2] => BUSMUX:MUX_N_TO_FIND.dataa[2]
OLDMU0_RAM_DATA_OUT[2] => LPM_COUNTER:N_TO_FIND_REG.data[2]
OLDMU0_RAM_DATA_OUT[3] => BUSMUX:MUX_N_TO_FIND.dataa[3]
OLDMU0_RAM_DATA_OUT[3] => LPM_COUNTER:N_TO_FIND_REG.data[3]
OLDMU0_RAM_DATA_OUT[4] => BUSMUX:MUX_N_TO_FIND.dataa[4]
OLDMU0_RAM_DATA_OUT[4] => LPM_COUNTER:N_TO_FIND_REG.data[4]
OLDMU0_RAM_DATA_OUT[5] => BUSMUX:MUX_N_TO_FIND.dataa[5]
OLDMU0_RAM_DATA_OUT[5] => LPM_COUNTER:N_TO_FIND_REG.data[5]
OLDMU0_RAM_DATA_OUT[6] => BUSMUX:MUX_N_TO_FIND.dataa[6]
OLDMU0_RAM_DATA_OUT[6] => LPM_COUNTER:N_TO_FIND_REG.data[6]
OLDMU0_RAM_DATA_OUT[7] => BUSMUX:MUX_N_TO_FIND.dataa[7]
OLDMU0_RAM_DATA_OUT[7] => LPM_COUNTER:N_TO_FIND_REG.data[7]
OLDMU0_RAM_DATA_OUT[8] => BUSMUX:MUX_N_TO_FIND.dataa[8]
OLDMU0_RAM_DATA_OUT[8] => LPM_COUNTER:N_TO_FIND_REG.data[8]
OLDMU0_RAM_DATA_OUT[9] => BUSMUX:MUX_N_TO_FIND.dataa[9]
OLDMU0_RAM_DATA_OUT[9] => LPM_COUNTER:N_TO_FIND_REG.data[9]
OLDMU0_RAM_DATA_OUT[10] => BUSMUX:MUX_N_TO_FIND.dataa[10]
OLDMU0_RAM_DATA_OUT[10] => LPM_COUNTER:N_TO_FIND_REG.data[10]
OLDMU0_RAM_DATA_OUT[11] => BUSMUX:MUX_N_TO_FIND.dataa[11]
OLDMU0_RAM_DATA_OUT[11] => LPM_COUNTER:N_TO_FIND_REG.data[11]
OLDMU0_RAM_DATA_OUT[12] => BUSMUX:MUX_N_TO_FIND.dataa[12]
OLDMU0_RAM_DATA_OUT[12] => LPM_COUNTER:N_TO_FIND_REG.data[12]
OLDMU0_RAM_DATA_OUT[13] => BUSMUX:MUX_N_TO_FIND.dataa[13]
OLDMU0_RAM_DATA_OUT[13] => LPM_COUNTER:N_TO_FIND_REG.data[13]
OLDMU0_RAM_DATA_OUT[14] => BUSMUX:MUX_N_TO_FIND.dataa[14]
OLDMU0_RAM_DATA_OUT[14] => LPM_COUNTER:N_TO_FIND_REG.data[14]
OLDMU0_RAM_DATA_OUT[15] => BUSMUX:MUX_N_TO_FIND.dataa[15]
OLDMU0_RAM_DATA_OUT[15] => LPM_COUNTER:N_TO_FIND_REG.data[15]
SLOAD_N_TO_FIND_REG => LPM_COUNTER:N_TO_FIND_REG.sload


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LPM_COUNTER:PC_N_TO_FIND
clock => cntr_slh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_slh:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_slh:auto_generated.sload
data[0] => cntr_slh:auto_generated.data[0]
cin => ~NO_FANOUT~
q[0] <= cntr_slh:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LPM_COUNTER:PC_N_TO_FIND|cntr_slh:auto_generated
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[0].IN1


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LPM_CONSTANT:PC_N_TO_FIND_RESET
result[0] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_hln2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_hln2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hln2:auto_generated.data_a[0]
data_a[1] => altsyncram_hln2:auto_generated.data_a[1]
data_a[2] => altsyncram_hln2:auto_generated.data_a[2]
data_a[3] => altsyncram_hln2:auto_generated.data_a[3]
data_a[4] => altsyncram_hln2:auto_generated.data_a[4]
data_a[5] => altsyncram_hln2:auto_generated.data_a[5]
data_a[6] => altsyncram_hln2:auto_generated.data_a[6]
data_a[7] => altsyncram_hln2:auto_generated.data_a[7]
data_a[8] => altsyncram_hln2:auto_generated.data_a[8]
data_a[9] => altsyncram_hln2:auto_generated.data_a[9]
data_a[10] => altsyncram_hln2:auto_generated.data_a[10]
data_a[11] => altsyncram_hln2:auto_generated.data_a[11]
data_a[12] => altsyncram_hln2:auto_generated.data_a[12]
data_a[13] => altsyncram_hln2:auto_generated.data_a[13]
data_a[14] => altsyncram_hln2:auto_generated.data_a[14]
data_a[15] => altsyncram_hln2:auto_generated.data_a[15]
data_b[0] => altsyncram_hln2:auto_generated.data_b[0]
data_b[1] => altsyncram_hln2:auto_generated.data_b[1]
data_b[2] => altsyncram_hln2:auto_generated.data_b[2]
data_b[3] => altsyncram_hln2:auto_generated.data_b[3]
data_b[4] => altsyncram_hln2:auto_generated.data_b[4]
data_b[5] => altsyncram_hln2:auto_generated.data_b[5]
data_b[6] => altsyncram_hln2:auto_generated.data_b[6]
data_b[7] => altsyncram_hln2:auto_generated.data_b[7]
data_b[8] => altsyncram_hln2:auto_generated.data_b[8]
data_b[9] => altsyncram_hln2:auto_generated.data_b[9]
data_b[10] => altsyncram_hln2:auto_generated.data_b[10]
data_b[11] => altsyncram_hln2:auto_generated.data_b[11]
data_b[12] => altsyncram_hln2:auto_generated.data_b[12]
data_b[13] => altsyncram_hln2:auto_generated.data_b[13]
data_b[14] => altsyncram_hln2:auto_generated.data_b[14]
data_b[15] => altsyncram_hln2:auto_generated.data_b[15]
address_a[0] => altsyncram_hln2:auto_generated.address_a[0]
address_a[1] => altsyncram_hln2:auto_generated.address_a[1]
address_a[2] => altsyncram_hln2:auto_generated.address_a[2]
address_a[3] => altsyncram_hln2:auto_generated.address_a[3]
address_a[4] => altsyncram_hln2:auto_generated.address_a[4]
address_a[5] => altsyncram_hln2:auto_generated.address_a[5]
address_a[6] => altsyncram_hln2:auto_generated.address_a[6]
address_a[7] => altsyncram_hln2:auto_generated.address_a[7]
address_a[8] => altsyncram_hln2:auto_generated.address_a[8]
address_a[9] => altsyncram_hln2:auto_generated.address_a[9]
address_a[10] => altsyncram_hln2:auto_generated.address_a[10]
address_a[11] => altsyncram_hln2:auto_generated.address_a[11]
address_b[0] => altsyncram_hln2:auto_generated.address_b[0]
address_b[1] => altsyncram_hln2:auto_generated.address_b[1]
address_b[2] => altsyncram_hln2:auto_generated.address_b[2]
address_b[3] => altsyncram_hln2:auto_generated.address_b[3]
address_b[4] => altsyncram_hln2:auto_generated.address_b[4]
address_b[5] => altsyncram_hln2:auto_generated.address_b[5]
address_b[6] => altsyncram_hln2:auto_generated.address_b[6]
address_b[7] => altsyncram_hln2:auto_generated.address_b[7]
address_b[8] => altsyncram_hln2:auto_generated.address_b[8]
address_b[9] => altsyncram_hln2:auto_generated.address_b[9]
address_b[10] => altsyncram_hln2:auto_generated.address_b[10]
address_b[11] => altsyncram_hln2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hln2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hln2:auto_generated.q_a[0]
q_a[1] <= altsyncram_hln2:auto_generated.q_a[1]
q_a[2] <= altsyncram_hln2:auto_generated.q_a[2]
q_a[3] <= altsyncram_hln2:auto_generated.q_a[3]
q_a[4] <= altsyncram_hln2:auto_generated.q_a[4]
q_a[5] <= altsyncram_hln2:auto_generated.q_a[5]
q_a[6] <= altsyncram_hln2:auto_generated.q_a[6]
q_a[7] <= altsyncram_hln2:auto_generated.q_a[7]
q_a[8] <= altsyncram_hln2:auto_generated.q_a[8]
q_a[9] <= altsyncram_hln2:auto_generated.q_a[9]
q_a[10] <= altsyncram_hln2:auto_generated.q_a[10]
q_a[11] <= altsyncram_hln2:auto_generated.q_a[11]
q_a[12] <= altsyncram_hln2:auto_generated.q_a[12]
q_a[13] <= altsyncram_hln2:auto_generated.q_a[13]
q_a[14] <= altsyncram_hln2:auto_generated.q_a[14]
q_a[15] <= altsyncram_hln2:auto_generated.q_a[15]
q_b[0] <= altsyncram_hln2:auto_generated.q_b[0]
q_b[1] <= altsyncram_hln2:auto_generated.q_b[1]
q_b[2] <= altsyncram_hln2:auto_generated.q_b[2]
q_b[3] <= altsyncram_hln2:auto_generated.q_b[3]
q_b[4] <= altsyncram_hln2:auto_generated.q_b[4]
q_b[5] <= altsyncram_hln2:auto_generated.q_b[5]
q_b[6] <= altsyncram_hln2:auto_generated.q_b[6]
q_b[7] <= altsyncram_hln2:auto_generated.q_b[7]
q_b[8] <= altsyncram_hln2:auto_generated.q_b[8]
q_b[9] <= altsyncram_hln2:auto_generated.q_b[9]
q_b[10] <= altsyncram_hln2:auto_generated.q_b[10]
q_b[11] <= altsyncram_hln2:auto_generated.q_b[11]
q_b[12] <= altsyncram_hln2:auto_generated.q_b[12]
q_b[13] <= altsyncram_hln2:auto_generated.q_b[13]
q_b[14] <= altsyncram_hln2:auto_generated.q_b[14]
q_b[15] <= altsyncram_hln2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_WREN_A
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_WREN_A|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_WREN_A|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_ADDR_A
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_ADDR_A|lpm_mux:$00000
data[0][0] => mux_psc:auto_generated.data[0]
data[0][1] => mux_psc:auto_generated.data[1]
data[0][2] => mux_psc:auto_generated.data[2]
data[0][3] => mux_psc:auto_generated.data[3]
data[0][4] => mux_psc:auto_generated.data[4]
data[0][5] => mux_psc:auto_generated.data[5]
data[0][6] => mux_psc:auto_generated.data[6]
data[0][7] => mux_psc:auto_generated.data[7]
data[0][8] => mux_psc:auto_generated.data[8]
data[0][9] => mux_psc:auto_generated.data[9]
data[0][10] => mux_psc:auto_generated.data[10]
data[0][11] => mux_psc:auto_generated.data[11]
data[1][0] => mux_psc:auto_generated.data[12]
data[1][1] => mux_psc:auto_generated.data[13]
data[1][2] => mux_psc:auto_generated.data[14]
data[1][3] => mux_psc:auto_generated.data[15]
data[1][4] => mux_psc:auto_generated.data[16]
data[1][5] => mux_psc:auto_generated.data[17]
data[1][6] => mux_psc:auto_generated.data[18]
data[1][7] => mux_psc:auto_generated.data[19]
data[1][8] => mux_psc:auto_generated.data[20]
data[1][9] => mux_psc:auto_generated.data[21]
data[1][10] => mux_psc:auto_generated.data[22]
data[1][11] => mux_psc:auto_generated.data[23]
sel[0] => mux_psc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_psc:auto_generated.result[0]
result[1] <= mux_psc:auto_generated.result[1]
result[2] <= mux_psc:auto_generated.result[2]
result[3] <= mux_psc:auto_generated.result[3]
result[4] <= mux_psc:auto_generated.result[4]
result[5] <= mux_psc:auto_generated.result[5]
result[6] <= mux_psc:auto_generated.result[6]
result[7] <= mux_psc:auto_generated.result[7]
result[8] <= mux_psc:auto_generated.result[8]
result[9] <= mux_psc:auto_generated.result[9]
result[10] <= mux_psc:auto_generated.result[10]
result[11] <= mux_psc:auto_generated.result[11]


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_ADDR_A|lpm_mux:$00000|mux_psc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[0].IN1
data[13] => result_node[1].IN1
data[14] => result_node[2].IN1
data[15] => result_node[3].IN1
data[16] => result_node[4].IN1
data[17] => result_node[5].IN1
data[18] => result_node[6].IN1
data[19] => result_node[7].IN1
data[20] => result_node[8].IN1
data[21] => result_node[9].IN1
data[22] => result_node[10].IN1
data[23] => result_node[11].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_ADD_ONE:LINK_ADD_ONE
Initial_Addr_MUX_In[0] => Add0.IN24
Initial_Addr_MUX_In[0] => Not_Added[0].DATAIN
Initial_Addr_MUX_In[1] => Add0.IN23
Initial_Addr_MUX_In[1] => Not_Added[1].DATAIN
Initial_Addr_MUX_In[2] => Add0.IN22
Initial_Addr_MUX_In[2] => Not_Added[2].DATAIN
Initial_Addr_MUX_In[3] => Add0.IN21
Initial_Addr_MUX_In[3] => Not_Added[3].DATAIN
Initial_Addr_MUX_In[4] => Add0.IN20
Initial_Addr_MUX_In[4] => Not_Added[4].DATAIN
Initial_Addr_MUX_In[5] => Add0.IN19
Initial_Addr_MUX_In[5] => Not_Added[5].DATAIN
Initial_Addr_MUX_In[6] => Add0.IN18
Initial_Addr_MUX_In[6] => Not_Added[6].DATAIN
Initial_Addr_MUX_In[7] => Add0.IN17
Initial_Addr_MUX_In[7] => Not_Added[7].DATAIN
Initial_Addr_MUX_In[8] => Add0.IN16
Initial_Addr_MUX_In[8] => Not_Added[8].DATAIN
Initial_Addr_MUX_In[9] => Add0.IN15
Initial_Addr_MUX_In[9] => Not_Added[9].DATAIN
Initial_Addr_MUX_In[10] => Add0.IN14
Initial_Addr_MUX_In[10] => Not_Added[10].DATAIN
Initial_Addr_MUX_In[11] => Add0.IN13
Initial_Addr_MUX_In[11] => Not_Added[11].DATAIN
Added_One[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Added_One[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Added_One[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Added_One[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Added_One[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Added_One[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Added_One[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Added_One[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Added_One[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Added_One[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Added_One[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Added_One[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Not_Added[0] <= Initial_Addr_MUX_In[0].DB_MAX_OUTPUT_PORT_TYPE
Not_Added[1] <= Initial_Addr_MUX_In[1].DB_MAX_OUTPUT_PORT_TYPE
Not_Added[2] <= Initial_Addr_MUX_In[2].DB_MAX_OUTPUT_PORT_TYPE
Not_Added[3] <= Initial_Addr_MUX_In[3].DB_MAX_OUTPUT_PORT_TYPE
Not_Added[4] <= Initial_Addr_MUX_In[4].DB_MAX_OUTPUT_PORT_TYPE
Not_Added[5] <= Initial_Addr_MUX_In[5].DB_MAX_OUTPUT_PORT_TYPE
Not_Added[6] <= Initial_Addr_MUX_In[6].DB_MAX_OUTPUT_PORT_TYPE
Not_Added[7] <= Initial_Addr_MUX_In[7].DB_MAX_OUTPUT_PORT_TYPE
Not_Added[8] <= Initial_Addr_MUX_In[8].DB_MAX_OUTPUT_PORT_TYPE
Not_Added[9] <= Initial_Addr_MUX_In[9].DB_MAX_OUTPUT_PORT_TYPE
Not_Added[10] <= Initial_Addr_MUX_In[10].DB_MAX_OUTPUT_PORT_TYPE
Not_Added[11] <= Initial_Addr_MUX_In[11].DB_MAX_OUTPUT_PORT_TYPE


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_INITIAL_ADDR
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_INITIAL_ADDR|lpm_mux:$00000
data[0][0] => mux_psc:auto_generated.data[0]
data[0][1] => mux_psc:auto_generated.data[1]
data[0][2] => mux_psc:auto_generated.data[2]
data[0][3] => mux_psc:auto_generated.data[3]
data[0][4] => mux_psc:auto_generated.data[4]
data[0][5] => mux_psc:auto_generated.data[5]
data[0][6] => mux_psc:auto_generated.data[6]
data[0][7] => mux_psc:auto_generated.data[7]
data[0][8] => mux_psc:auto_generated.data[8]
data[0][9] => mux_psc:auto_generated.data[9]
data[0][10] => mux_psc:auto_generated.data[10]
data[0][11] => mux_psc:auto_generated.data[11]
data[1][0] => mux_psc:auto_generated.data[12]
data[1][1] => mux_psc:auto_generated.data[13]
data[1][2] => mux_psc:auto_generated.data[14]
data[1][3] => mux_psc:auto_generated.data[15]
data[1][4] => mux_psc:auto_generated.data[16]
data[1][5] => mux_psc:auto_generated.data[17]
data[1][6] => mux_psc:auto_generated.data[18]
data[1][7] => mux_psc:auto_generated.data[19]
data[1][8] => mux_psc:auto_generated.data[20]
data[1][9] => mux_psc:auto_generated.data[21]
data[1][10] => mux_psc:auto_generated.data[22]
data[1][11] => mux_psc:auto_generated.data[23]
sel[0] => mux_psc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_psc:auto_generated.result[0]
result[1] <= mux_psc:auto_generated.result[1]
result[2] <= mux_psc:auto_generated.result[2]
result[3] <= mux_psc:auto_generated.result[3]
result[4] <= mux_psc:auto_generated.result[4]
result[5] <= mux_psc:auto_generated.result[5]
result[6] <= mux_psc:auto_generated.result[6]
result[7] <= mux_psc:auto_generated.result[7]
result[8] <= mux_psc:auto_generated.result[8]
result[9] <= mux_psc:auto_generated.result[9]
result[10] <= mux_psc:auto_generated.result[10]
result[11] <= mux_psc:auto_generated.result[11]


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_INITIAL_ADDR|lpm_mux:$00000|mux_psc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[0].IN1
data[13] => result_node[1].IN1
data[14] => result_node[2].IN1
data[15] => result_node[3].IN1
data[16] => result_node[4].IN1
data[17] => result_node[5].IN1
data[18] => result_node[6].IN1
data[19] => result_node[7].IN1
data[20] => result_node[8].IN1
data[21] => result_node[9].IN1
data[22] => result_node[10].IN1
data[23] => result_node[11].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_ADDR_B
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_ADDR_B|lpm_mux:$00000
data[0][0] => mux_psc:auto_generated.data[0]
data[0][1] => mux_psc:auto_generated.data[1]
data[0][2] => mux_psc:auto_generated.data[2]
data[0][3] => mux_psc:auto_generated.data[3]
data[0][4] => mux_psc:auto_generated.data[4]
data[0][5] => mux_psc:auto_generated.data[5]
data[0][6] => mux_psc:auto_generated.data[6]
data[0][7] => mux_psc:auto_generated.data[7]
data[0][8] => mux_psc:auto_generated.data[8]
data[0][9] => mux_psc:auto_generated.data[9]
data[0][10] => mux_psc:auto_generated.data[10]
data[0][11] => mux_psc:auto_generated.data[11]
data[1][0] => mux_psc:auto_generated.data[12]
data[1][1] => mux_psc:auto_generated.data[13]
data[1][2] => mux_psc:auto_generated.data[14]
data[1][3] => mux_psc:auto_generated.data[15]
data[1][4] => mux_psc:auto_generated.data[16]
data[1][5] => mux_psc:auto_generated.data[17]
data[1][6] => mux_psc:auto_generated.data[18]
data[1][7] => mux_psc:auto_generated.data[19]
data[1][8] => mux_psc:auto_generated.data[20]
data[1][9] => mux_psc:auto_generated.data[21]
data[1][10] => mux_psc:auto_generated.data[22]
data[1][11] => mux_psc:auto_generated.data[23]
sel[0] => mux_psc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_psc:auto_generated.result[0]
result[1] <= mux_psc:auto_generated.result[1]
result[2] <= mux_psc:auto_generated.result[2]
result[3] <= mux_psc:auto_generated.result[3]
result[4] <= mux_psc:auto_generated.result[4]
result[5] <= mux_psc:auto_generated.result[5]
result[6] <= mux_psc:auto_generated.result[6]
result[7] <= mux_psc:auto_generated.result[7]
result[8] <= mux_psc:auto_generated.result[8]
result[9] <= mux_psc:auto_generated.result[9]
result[10] <= mux_psc:auto_generated.result[10]
result[11] <= mux_psc:auto_generated.result[11]


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_ADDR_B|lpm_mux:$00000|mux_psc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[0].IN1
data[13] => result_node[1].IN1
data[14] => result_node[2].IN1
data[15] => result_node[3].IN1
data[16] => result_node[4].IN1
data[17] => result_node[5].IN1
data[18] => result_node[6].IN1
data[19] => result_node[7].IN1
data[20] => result_node[8].IN1
data[21] => result_node[9].IN1
data[22] => result_node[10].IN1
data[23] => result_node[11].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LPM_CONSTANT:DATA_IN_B
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LPM_COUNTER:KEEP_LAST_ADDRESS_REG
clock => cntr_enh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_enh:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_enh:auto_generated.sload
data[0] => cntr_enh:auto_generated.data[0]
data[1] => cntr_enh:auto_generated.data[1]
data[2] => cntr_enh:auto_generated.data[2]
data[3] => cntr_enh:auto_generated.data[3]
data[4] => cntr_enh:auto_generated.data[4]
data[5] => cntr_enh:auto_generated.data[5]
data[6] => cntr_enh:auto_generated.data[6]
data[7] => cntr_enh:auto_generated.data[7]
data[8] => cntr_enh:auto_generated.data[8]
data[9] => cntr_enh:auto_generated.data[9]
data[10] => cntr_enh:auto_generated.data[10]
data[11] => cntr_enh:auto_generated.data[11]
cin => ~NO_FANOUT~
q[0] <= cntr_enh:auto_generated.q[0]
q[1] <= cntr_enh:auto_generated.q[1]
q[2] <= cntr_enh:auto_generated.q[2]
q[3] <= cntr_enh:auto_generated.q[3]
q[4] <= cntr_enh:auto_generated.q[4]
q[5] <= cntr_enh:auto_generated.q[5]
q[6] <= cntr_enh:auto_generated.q[6]
q[7] <= cntr_enh:auto_generated.q[7]
q[8] <= cntr_enh:auto_generated.q[8]
q[9] <= cntr_enh:auto_generated.q[9]
q[10] <= cntr_enh:auto_generated.q[10]
q[11] <= cntr_enh:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LPM_COUNTER:KEEP_LAST_ADDRESS_REG|cntr_enh:auto_generated
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[11].IN1


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_N_TO_FIND
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_N_TO_FIND|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|BUSMUX:MUX_N_TO_FIND|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LPM_COUNTER:N_TO_FIND_REG
clock => cntr_inh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_inh:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_inh:auto_generated.sload
data[0] => cntr_inh:auto_generated.data[0]
data[1] => cntr_inh:auto_generated.data[1]
data[2] => cntr_inh:auto_generated.data[2]
data[3] => cntr_inh:auto_generated.data[3]
data[4] => cntr_inh:auto_generated.data[4]
data[5] => cntr_inh:auto_generated.data[5]
data[6] => cntr_inh:auto_generated.data[6]
data[7] => cntr_inh:auto_generated.data[7]
data[8] => cntr_inh:auto_generated.data[8]
data[9] => cntr_inh:auto_generated.data[9]
data[10] => cntr_inh:auto_generated.data[10]
data[11] => cntr_inh:auto_generated.data[11]
data[12] => cntr_inh:auto_generated.data[12]
data[13] => cntr_inh:auto_generated.data[13]
data[14] => cntr_inh:auto_generated.data[14]
data[15] => cntr_inh:auto_generated.data[15]
cin => ~NO_FANOUT~
q[0] <= cntr_inh:auto_generated.q[0]
q[1] <= cntr_inh:auto_generated.q[1]
q[2] <= cntr_inh:auto_generated.q[2]
q[3] <= cntr_inh:auto_generated.q[3]
q[4] <= cntr_inh:auto_generated.q[4]
q[5] <= cntr_inh:auto_generated.q[5]
q[6] <= cntr_inh:auto_generated.q[6]
q[7] <= cntr_inh:auto_generated.q[7]
q[8] <= cntr_inh:auto_generated.q[8]
q[9] <= cntr_inh:auto_generated.q[9]
q[10] <= cntr_inh:auto_generated.q[10]
q[11] <= cntr_inh:auto_generated.q[11]
q[12] <= cntr_inh:auto_generated.q[12]
q[13] <= cntr_inh:auto_generated.q[13]
q[14] <= cntr_inh:auto_generated.q[14]
q[15] <= cntr_inh:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LPM_COUNTER:N_TO_FIND_REG|cntr_inh:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[15].IN1


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_Project_V1:inst8
KEEP_LAST_ADDRESS_SLOAD <= LNK_DECODER:inst.Keep_Last_Address_Sload
EXEC1 => LNK_DECODER:inst.Exec1
EXEC2 => LNK_DECODER:inst.Exec2
LNK_CHECK => LNK_DECODER:inst.LNK_Check
PC_N_TO_FIND_OUT => LNK_DECODER:inst.PC_N_To_Find_Out
LAST_ADDRESS[0] => LNK_DECODER:inst.Last_Address[0]
LAST_ADDRESS[1] => LNK_DECODER:inst.Last_Address[1]
LAST_ADDRESS[2] => LNK_DECODER:inst.Last_Address[2]
LAST_ADDRESS[3] => LNK_DECODER:inst.Last_Address[3]
LAST_ADDRESS[4] => LNK_DECODER:inst.Last_Address[4]
LAST_ADDRESS[5] => LNK_DECODER:inst.Last_Address[5]
LAST_ADDRESS[6] => LNK_DECODER:inst.Last_Address[6]
LAST_ADDRESS[7] => LNK_DECODER:inst.Last_Address[7]
LAST_ADDRESS[8] => LNK_DECODER:inst.Last_Address[8]
LAST_ADDRESS[9] => LNK_DECODER:inst.Last_Address[9]
LAST_ADDRESS[10] => LNK_DECODER:inst.Last_Address[10]
LAST_ADDRESS[11] => LNK_DECODER:inst.Last_Address[11]
LNK_DATA_A[0] => LNK_DECODER:inst.LNK_Data_A[0]
LNK_DATA_A[1] => LNK_DECODER:inst.LNK_Data_A[1]
LNK_DATA_A[2] => LNK_DECODER:inst.LNK_Data_A[2]
LNK_DATA_A[3] => LNK_DECODER:inst.LNK_Data_A[3]
LNK_DATA_A[4] => LNK_DECODER:inst.LNK_Data_A[4]
LNK_DATA_A[5] => LNK_DECODER:inst.LNK_Data_A[5]
LNK_DATA_A[6] => LNK_DECODER:inst.LNK_Data_A[6]
LNK_DATA_A[7] => LNK_DECODER:inst.LNK_Data_A[7]
LNK_DATA_A[8] => LNK_DECODER:inst.LNK_Data_A[8]
LNK_DATA_A[9] => LNK_DECODER:inst.LNK_Data_A[9]
LNK_DATA_A[10] => LNK_DECODER:inst.LNK_Data_A[10]
LNK_DATA_A[11] => LNK_DECODER:inst.LNK_Data_A[11]
LNK_DATA_A[12] => LNK_DECODER:inst.LNK_Data_A[12]
LNK_DATA_A[13] => LNK_DECODER:inst.LNK_Data_A[13]
LNK_DATA_A[14] => LNK_DECODER:inst.LNK_Data_A[14]
LNK_DATA_A[15] => LNK_DECODER:inst.LNK_Data_A[15]
LNK_DATA_B[0] => LNK_DECODER:inst.LNK_Data_B[0]
LNK_DATA_B[1] => LNK_DECODER:inst.LNK_Data_B[1]
LNK_DATA_B[2] => LNK_DECODER:inst.LNK_Data_B[2]
LNK_DATA_B[3] => LNK_DECODER:inst.LNK_Data_B[3]
LNK_DATA_B[4] => LNK_DECODER:inst.LNK_Data_B[4]
LNK_DATA_B[5] => LNK_DECODER:inst.LNK_Data_B[5]
LNK_DATA_B[6] => LNK_DECODER:inst.LNK_Data_B[6]
LNK_DATA_B[7] => LNK_DECODER:inst.LNK_Data_B[7]
LNK_DATA_B[8] => LNK_DECODER:inst.LNK_Data_B[8]
LNK_DATA_B[9] => LNK_DECODER:inst.LNK_Data_B[9]
LNK_DATA_B[10] => LNK_DECODER:inst.LNK_Data_B[10]
LNK_DATA_B[11] => LNK_DECODER:inst.LNK_Data_B[11]
N_TO_FIND_OUT[0] => LNK_DECODER:inst.N_To_Find_Out[0]
N_TO_FIND_OUT[1] => LNK_DECODER:inst.N_To_Find_Out[1]
N_TO_FIND_OUT[2] => LNK_DECODER:inst.N_To_Find_Out[2]
N_TO_FIND_OUT[3] => LNK_DECODER:inst.N_To_Find_Out[3]
N_TO_FIND_OUT[4] => LNK_DECODER:inst.N_To_Find_Out[4]
N_TO_FIND_OUT[5] => LNK_DECODER:inst.N_To_Find_Out[5]
N_TO_FIND_OUT[6] => LNK_DECODER:inst.N_To_Find_Out[6]
N_TO_FIND_OUT[7] => LNK_DECODER:inst.N_To_Find_Out[7]
N_TO_FIND_OUT[8] => LNK_DECODER:inst.N_To_Find_Out[8]
N_TO_FIND_OUT[9] => LNK_DECODER:inst.N_To_Find_Out[9]
N_TO_FIND_OUT[10] => LNK_DECODER:inst.N_To_Find_Out[10]
N_TO_FIND_OUT[11] => LNK_DECODER:inst.N_To_Find_Out[11]
N_TO_FIND_OUT[12] => LNK_DECODER:inst.N_To_Find_Out[12]
N_TO_FIND_OUT[13] => LNK_DECODER:inst.N_To_Find_Out[13]
N_TO_FIND_OUT[14] => LNK_DECODER:inst.N_To_Find_Out[14]
N_TO_FIND_OUT[15] => LNK_DECODER:inst.N_To_Find_Out[15]
MUX_ADDRESS_SEL_A_B__AWREN <= LNK_DECODER:inst.MUX_Address_Sel_A_B_AWren
MUX_INITIAL_ADDR_SELECT <= LNK_DECODER:inst.MUX_Initial_Addr_Select
PC_N_TO_FIND_CNT_EN <= LNK_DECODER:inst.PC_N_To_Find_Cnt_En
PC_N_TO_FIND_SLOAD <= LNK_DECODER:inst.PC_N_To_Find_Sload
N_TO_FIND_REG_SLOAD <= LNK_DECODER:inst.N_To_Find_Reg_Sload
LNK_RESULT_REG_EN <= LNK_DECODER:inst.LNK_Result_Reg_En
LNK_STATE <= LNK_DECODER:inst.LNK_State
LNK_ADDRESS_RESULT[0] <= LNK_DECODER:inst.LNK_Address_Result[0]
LNK_ADDRESS_RESULT[1] <= LNK_DECODER:inst.LNK_Address_Result[1]
LNK_ADDRESS_RESULT[2] <= LNK_DECODER:inst.LNK_Address_Result[2]
LNK_ADDRESS_RESULT[3] <= LNK_DECODER:inst.LNK_Address_Result[3]
LNK_ADDRESS_RESULT[4] <= LNK_DECODER:inst.LNK_Address_Result[4]
LNK_ADDRESS_RESULT[5] <= LNK_DECODER:inst.LNK_Address_Result[5]
LNK_ADDRESS_RESULT[6] <= LNK_DECODER:inst.LNK_Address_Result[6]
LNK_ADDRESS_RESULT[7] <= LNK_DECODER:inst.LNK_Address_Result[7]
LNK_ADDRESS_RESULT[8] <= LNK_DECODER:inst.LNK_Address_Result[8]
LNK_ADDRESS_RESULT[9] <= LNK_DECODER:inst.LNK_Address_Result[9]
LNK_ADDRESS_RESULT[10] <= LNK_DECODER:inst.LNK_Address_Result[10]
LNK_ADDRESS_RESULT[11] <= LNK_DECODER:inst.LNK_Address_Result[11]


|LNK_RND_FBCV_Project_MU0_Basic_V1|LNK_Project_V1:inst8|LNK_DECODER:inst
Exec1 => Keep_Last_Address_Sload.IN0
Exec1 => MUX_Initial_Addr_Select.IN0
Exec2 => comb.IN1
Exec2 => comb.IN1
Exec2 => comb.IN1
Exec2 => Keep_Last_Address_Sload.IN1
Exec2 => PC_N_To_Find_Cnt_En.IN0
LNK_Check => comb.IN1
LNK_Check => Null_Found.IN1
LNK_Check => LNK_State.IN1
LNK_Check => Keep_Last_Address_Sload.IN1
LNK_Check => MUX_Address_Sel_A_B_AWren.IN1
LNK_Check => MUX_Initial_Addr_Select.IN1
LNK_Check => PC_N_To_Find_Cnt_En.IN1
LNK_Check => N_To_Find_Reg_Sload.IN1
LNK_Data_A[0] => Equal0.IN15
LNK_Data_A[1] => Equal0.IN14
LNK_Data_A[2] => Equal0.IN13
LNK_Data_A[3] => Equal0.IN12
LNK_Data_A[4] => Equal0.IN11
LNK_Data_A[5] => Equal0.IN10
LNK_Data_A[6] => Equal0.IN9
LNK_Data_A[7] => Equal0.IN8
LNK_Data_A[8] => Equal0.IN7
LNK_Data_A[9] => Equal0.IN6
LNK_Data_A[10] => Equal0.IN5
LNK_Data_A[11] => Equal0.IN4
LNK_Data_A[12] => Equal0.IN3
LNK_Data_A[13] => Equal0.IN2
LNK_Data_A[14] => Equal0.IN1
LNK_Data_A[15] => Equal0.IN0
Last_Address[0] => LNK_Address_Result.DATAB
Last_Address[1] => LNK_Address_Result.DATAB
Last_Address[2] => LNK_Address_Result.DATAB
Last_Address[3] => LNK_Address_Result.DATAB
Last_Address[4] => LNK_Address_Result.DATAB
Last_Address[5] => LNK_Address_Result.DATAB
Last_Address[6] => LNK_Address_Result.DATAB
Last_Address[7] => LNK_Address_Result.DATAB
Last_Address[8] => LNK_Address_Result.DATAB
Last_Address[9] => LNK_Address_Result.DATAB
Last_Address[10] => LNK_Address_Result.DATAB
Last_Address[11] => LNK_Address_Result.DATAB
LNK_Data_B[0] => Equal1.IN31
LNK_Data_B[1] => Equal1.IN30
LNK_Data_B[2] => Equal1.IN29
LNK_Data_B[3] => Equal1.IN28
LNK_Data_B[4] => Equal1.IN27
LNK_Data_B[5] => Equal1.IN26
LNK_Data_B[6] => Equal1.IN25
LNK_Data_B[7] => Equal1.IN24
LNK_Data_B[8] => Equal1.IN23
LNK_Data_B[9] => Equal1.IN22
LNK_Data_B[10] => Equal1.IN21
LNK_Data_B[11] => Equal1.IN20
PC_N_To_Find_Out => PC_N_To_Find_Cnt_En.IN1
N_To_Find_Out[0] => Equal0.IN31
N_To_Find_Out[1] => Equal0.IN30
N_To_Find_Out[2] => Equal0.IN29
N_To_Find_Out[3] => Equal0.IN28
N_To_Find_Out[4] => Equal0.IN27
N_To_Find_Out[5] => Equal0.IN26
N_To_Find_Out[6] => Equal0.IN25
N_To_Find_Out[7] => Equal0.IN24
N_To_Find_Out[8] => Equal0.IN23
N_To_Find_Out[9] => Equal0.IN22
N_To_Find_Out[10] => Equal0.IN21
N_To_Find_Out[11] => Equal0.IN20
N_To_Find_Out[12] => Equal0.IN19
N_To_Find_Out[13] => Equal0.IN18
N_To_Find_Out[14] => Equal0.IN17
N_To_Find_Out[15] => Equal0.IN16
Keep_Last_Address_Sload <= Keep_Last_Address_Sload.DB_MAX_OUTPUT_PORT_TYPE
MUX_Address_Sel_A_B_AWren <= MUX_Address_Sel_A_B_AWren.DB_MAX_OUTPUT_PORT_TYPE
MUX_Initial_Addr_Select <= MUX_Initial_Addr_Select.DB_MAX_OUTPUT_PORT_TYPE
PC_N_To_Find_Cnt_En <= PC_N_To_Find_Cnt_En.DB_MAX_OUTPUT_PORT_TYPE
PC_N_To_Find_Sload <= comb.DB_MAX_OUTPUT_PORT_TYPE
N_To_Find_Reg_Sload <= N_To_Find_Reg_Sload.DB_MAX_OUTPUT_PORT_TYPE
LNK_Address_Result[0] <= LNK_Address_Result.DB_MAX_OUTPUT_PORT_TYPE
LNK_Address_Result[1] <= LNK_Address_Result.DB_MAX_OUTPUT_PORT_TYPE
LNK_Address_Result[2] <= LNK_Address_Result.DB_MAX_OUTPUT_PORT_TYPE
LNK_Address_Result[3] <= LNK_Address_Result.DB_MAX_OUTPUT_PORT_TYPE
LNK_Address_Result[4] <= LNK_Address_Result.DB_MAX_OUTPUT_PORT_TYPE
LNK_Address_Result[5] <= LNK_Address_Result.DB_MAX_OUTPUT_PORT_TYPE
LNK_Address_Result[6] <= LNK_Address_Result.DB_MAX_OUTPUT_PORT_TYPE
LNK_Address_Result[7] <= LNK_Address_Result.DB_MAX_OUTPUT_PORT_TYPE
LNK_Address_Result[8] <= LNK_Address_Result.DB_MAX_OUTPUT_PORT_TYPE
LNK_Address_Result[9] <= LNK_Address_Result.DB_MAX_OUTPUT_PORT_TYPE
LNK_Address_Result[10] <= LNK_Address_Result.DB_MAX_OUTPUT_PORT_TYPE
LNK_Address_Result[11] <= LNK_Address_Result.DB_MAX_OUTPUT_PORT_TYPE
LNK_Result_Reg_En <= comb.DB_MAX_OUTPUT_PORT_TYPE
LNK_State <= LNK_State.DB_MAX_OUTPUT_PORT_TYPE


