Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 22:36:32 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_55_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 1.109ns (32.782%)  route 2.274ns (67.218%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 6.590 - 4.000 ) 
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.172ns (routing 1.167ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.943ns (routing 1.060ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=20879, routed)       2.172     3.109    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X98Y286        FDCE                                         r  Delay1No10_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y286        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.188 r  Delay1No10_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.722     3.910    Delay1No10_instance/Q[4]
    SLICE_X104Y316       LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.033 r  Delay1No10_instance/geqOp_carry_i_14/O
                         net (fo=1, routed)           0.021     4.054    Sum10_1_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X104Y316       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.215 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.241    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X104Y317       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.256 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.282    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X104Y318       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.334 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.213     4.547    Delay1No11_instance/CO[0]
    SLICE_X103Y319       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     4.704 f  Delay1No11_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.255     4.959    Delay1No10_instance/Y_reg[23]_0[0]
    SLICE_X103Y319       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     5.048 f  Delay1No10_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.058     5.106    Delay1No10_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X103Y319       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     5.230 r  Delay1No10_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.248     5.478    Delay1No10_instance/shiftedFracY_d1_reg[45]
    SLICE_X105Y316       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     5.602 r  Delay1No10_instance/shiftedFracY_d1[32]_i_3/O
                         net (fo=6, routed)           0.288     5.890    Delay1No10_instance/shiftedFracY_d1[32]_i_3_n_0
    SLICE_X102Y316       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     6.025 r  Delay1No10_instance/shiftedFracY_d1[40]_i_1/O
                         net (fo=2, routed)           0.368     6.393    Delay1No10_instance/level4__0[6]
    SLICE_X103Y315       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.443 r  Delay1No10_instance/shiftedFracY_d1[24]_i_1/O
                         net (fo=1, routed)           0.049     6.492    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY[13]
    SLICE_X103Y315       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=20879, routed)       1.943     6.590    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X103Y315       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.402     6.991    
                         clock uncertainty           -0.035     6.956    
    SLICE_X103Y315       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.981    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.981    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                  0.489    




