[Main]
Signature=UDE_TARGINFO_2.0
Description=Board:mpc5644a_xpc564a, Book-E
Description1=MMU preinitialized, memory mapping 1:1, Booke for SRAM and Flash
Description2=PLL set for 120MHz
Description3=FLASH programming prepared but not enabled
Description4=Write Filter for BAM Module
MCUs=Controller0
Architecture=PowerPC
Vendor=Freescale
Board=XPC564A Mini Module

[Controller0]
Family=PowerPC
Type=MPC5644A
Enabled=1
IntClock=120000
MemDevs=BAMWriteFilter
ExtClock=8000

[Controller0.Core]
Protocol=PPCJTAG
Enabled=1

[Controller0.Core.LoadedAddOn]
UDEMemtool=1

[Controller0.Core.PpcJtagTargIntf]
PortType=Default
ResetWaitTime=50
MaxJtagClk=5000
DoSramInit=1
UseNexus=1
AdaptiveJtagPhaseShift=1
ConnOption=Default
ChangeJtagClk=-1
HaltAfterReset=1
SimioAddr=g_JtagSimioAccess
FreezeTimers=1
InvalidTlbOnReset=1
InvalidateCache=1
ForceCacheFlush=1
IgnoreLockedLines=0
ExecInitCmds=1
JtagTapNumber=0
JtagNumOfTaps=1
JtagNumIrBefore=0
JtagNumIrAfter=0

SimioAddr=g_JtagSimioAccess

FlushCache=0
AllowMmuSetup=1
UseExtReset=1
HandleWdtBug=0
ForceEndOfReset=0
JtagViaPod=0
AllowResetOnCheck=0
ChangeMsr=0
ChangeMsrValue=0x0
ExecOnStartCmds=0
ExecOnHaltCmds=0
EnableProgramTimeMeasurement=0
UseHwResetMode=0
TargetPort=Default
HandleNexusAccessBug=0
CommDevSel=
DoNotEnableTrapSwBrp=0
BootPasswd0=0xFEEDFACE
BootPasswd1=0xCAFEBEEF
BootPasswd2=0xFFFFFFFF
BootPasswd3=0xFFFFFFFF
BootPasswd4=0xFFFFFFFF
BootPasswd5=0xFFFFFFFF
BootPasswd6=0xFFFFFFFF
BootPasswd7=0xFFFFFFFF

[Controller0.Core.PpcJtagTargIntf.InitScript]

// select TLB 1
SETSPR 0x274 0x10000108 0xFFFFFFFF

// programm peripheral B modules
// TLB 1, entry 0
SETSPR 0x270 0x10000000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=1MB
SETSPR 0x271 0xC0000500 0xFFFFFFFF
// effective page number FFF00000, I,G
SETSPR 0x272 0xFFF0000A 0xFFFFFFFF
// real page FFF00000, UX,SX,UW,SW,UR,SR
SETSPR 0x273 0xFFF0003F 0xFFFFFFFF
// execute TLB write instruction
EXECOPCODE 0x7C0007A4

// programm internal Flash, no cache because of flash
// TLB 1, entry 1
SETSPR 0x270 0x10010000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=16MB
SETSPR 0x271 0xC0000700 0xFFFFFFFF
// effective page number 00000000
SETSPR 0x272 0x08 0xFFFFFFFF
// real page 00000000, UX,SX,UW,SW,UR,SR
SETSPR 0x273 0x3F 0xFFFFFFFF
// execute TLB write instruction
EXECOPCODE 0x7C0007A4

// programm external memory
// TLB 1, entry 2
SETSPR 0x270 0x10020000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=16MB
SETSPR 0x271 0xC0000700 0xFFFFFFFF
// effective page number 20000000
SETSPR 0x272 0x20000000 0xFFFFFFFF
// real page 20000000, UX,SX,UW,SW,UR,SR
SETSPR 0x273 0x2000003F 0xFFFFFFFF
// execute TLB write instruction
EXECOPCODE 0x7C0007A4

// programm internal SRAM
// TLB 1, entry 3
SETSPR 0x270 0x10030000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=256k
SETSPR 0x271 0xC0000400 0xFFFFFFFF
// effective page number 40000000, I
SETSPR 0x272 0x40000008 0xFFFFFFFF
// real page 0x40000028, UX,SX,UW,SW,UR,SR
SETSPR 0x273 0x4000003F 0xFFFFFFFF
// execute TLB write instruction
EXECOPCODE 0x7C0007A4

// programm peripheral A modules
// TLB 1, entry 4
SETSPR 0x270 0x10040000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=1MB
SETSPR 0x271 0xC0000500 0xFFFFFFFF
// effective page number C3F00000, I
SETSPR 0x272 0xC3F0000A 0xFFFFFFFF
// real page C3F00000, UX,SX,UW,SW,UR,SR
SETSPR 0x273 0xC3F0003F 0xFFFFFFFF
// execute TLB write instruction
EXECOPCODE 0x7C0007A4

// cache invalidate
SETSPR 0x3F3 0x00000003 0x00000003
SETSPR 0x3F3 0x00000000 0x00000003

// setup IVOPR
// points to internal memory at 0x40000000
SETSPR 0x3F 0x40000000 0xFFFFFFFF

// disable watchdog
SET SWT_SR 0x0000C520
SET SWT_SR 0x0000D928
SET SWT_MCR 0xFF00000A

// setup clock to 120MHz
SET 0xC3F80008 0xF000003C 0xF00F00FF
SET 0xC3F8000C 0x00000001 0x000000FF
WAIT 0x5
[Controller0.Core.PpcJtagTargIntf.OnStartScript]

[Controller0.Core.PpcJtagTargIntf.OnHaltScript]

[Controller0.BAMWriteFilter]
Description=BAM WriteAccess Filter
Range0Start=0xFFFFC000
Range0Size=0x4000
Enabled=1
Handler=AccessFilter
Mode=ReadOnly

[Controller0.PFLASH]
Enabled=1
EnableMemtoolByDefault=1
Driver=*Intern.XPC564A.PFLASH0.NonVle


[Controller0.Core.DebugServer.DbgFramework]
FRAMEWORK_COLOR=14804223
[Controller0.EngineA.DebugServer.DbgFramework]
FRAMEWORK_COLOR=14794944
[Controller0.NexusTrace.Core]
StandardTriggerAdr0=
StandardTriggerAdr1=
StandardTriggerAdr2=
StandardTriggerAdr3=
StandardTriggerAdr4=
StandardTriggerAdr5=
StandardTriggerAdr6=
StandardTriggerAdr7=
StandardTriggerAdr8=
StandardTriggerAdr9=
codeAdrFilterLow0=
codeAdrFilterLow1=
codeAdrFilterLow2=
codeAdrFilterLow3=
codeAdrFilterLow4=
codeAdrFilterLow5=
codeAdrFilterLow6=
codeAdrFilterLow7=
codeAdrFilterLow8=
codeAdrFilterLow9=
codeAdrFilterHigh0=
codeAdrFilterHigh1=
codeAdrFilterHigh2=
codeAdrFilterHigh3=
codeAdrFilterHigh4=
codeAdrFilterHigh5=
codeAdrFilterHigh6=
codeAdrFilterHigh7=
codeAdrFilterHigh8=
codeAdrFilterHigh9=
dataAdrFilterLow0=
dataAdrFilterLow1=
dataAdrFilterLow2=
dataAdrFilterLow3=
dataAdrFilterLow4=
dataAdrFilterLow5=
dataAdrFilterLow6=
dataAdrFilterLow7=
dataAdrFilterLow8=
dataAdrFilterLow9=
dataAdrFilterHigh0=
dataAdrFilterHigh1=
dataAdrFilterHigh2=
dataAdrFilterHigh3=
dataAdrFilterHigh4=
dataAdrFilterHigh5=
dataAdrFilterHigh6=
dataAdrFilterHigh7=
dataAdrFilterHigh8=
dataAdrFilterHigh9=
