Timing Analyzer report for fpga
Tue Mar 21 19:16:09 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ENET0_RX_CLK'
 14. Slow 1200mV 85C Model Setup: 'ENET1_RX_CLK'
 15. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'ENET0_RX_CLK'
 19. Slow 1200mV 85C Model Hold: 'ENET1_RX_CLK'
 20. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Recovery: 'ENET0_RX_CLK'
 22. Slow 1200mV 85C Model Recovery: 'ENET1_RX_CLK'
 23. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'ENET1_RX_CLK'
 25. Slow 1200mV 85C Model Removal: 'ENET0_RX_CLK'
 26. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'ENET0_RX_CLK'
 35. Slow 1200mV 0C Model Setup: 'ENET1_RX_CLK'
 36. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'ENET0_RX_CLK'
 40. Slow 1200mV 0C Model Hold: 'ENET1_RX_CLK'
 41. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Recovery: 'ENET0_RX_CLK'
 43. Slow 1200mV 0C Model Recovery: 'ENET1_RX_CLK'
 44. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Removal: 'ENET1_RX_CLK'
 46. Slow 1200mV 0C Model Removal: 'ENET0_RX_CLK'
 47. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'ENET0_RX_CLK'
 55. Fast 1200mV 0C Model Setup: 'ENET1_RX_CLK'
 56. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 58. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'ENET0_RX_CLK'
 60. Fast 1200mV 0C Model Hold: 'ENET1_RX_CLK'
 61. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 62. Fast 1200mV 0C Model Recovery: 'ENET0_RX_CLK'
 63. Fast 1200mV 0C Model Recovery: 'ENET1_RX_CLK'
 64. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Removal: 'ENET1_RX_CLK'
 66. Fast 1200mV 0C Model Removal: 'ENET0_RX_CLK'
 67. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; fpga                                                   ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.0%      ;
;     Processor 3            ;   3.6%      ;
;     Processor 4            ;   3.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------+
; SDC File List                                                                ;
+------------------------------------------+--------+--------------------------+
; SDC File Path                            ; Status ; Read at                  ;
+------------------------------------------+--------+--------------------------+
; lib/eth/syn/quartus/rgmii_phy_if.sdc     ; OK     ; Tue Mar 21 19:16:07 2023 ;
; lib/eth/syn/quartus/rgmii_io.sdc         ; OK     ; Tue Mar 21 19:16:07 2023 ;
; lib/eth/syn/quartus/mii_phy_if.sdc       ; OK     ; Tue Mar 21 19:16:07 2023 ;
; lib/eth/syn/quartus/gmii_phy_if.sdc      ; OK     ; Tue Mar 21 19:16:07 2023 ;
; lib/eth/syn/quartus/eth_mac_1g_rgmii.sdc ; OK     ; Tue Mar 21 19:16:07 2023 ;
; lib/eth/syn/quartus/eth_mac_1g_gmii.sdc  ; OK     ; Tue Mar 21 19:16:07 2023 ;
+------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------+-------------------------------------------------+
; altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[0] } ;
; altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz  ; 2.000 ; 6.000  ; 50.00      ; 2         ; 5           ; 90.0  ;        ;           ;            ; false    ; CLOCK_50 ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[1] } ;
; CLOCK_50                                    ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                               ; { CLOCK_50 }                                    ;
; ENET0_RX_CLK                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                               ; { ENET0_RX_CLK }                                ;
; ENET1_RX_CLK                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                               ; { ENET1_RX_CLK }                                ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 145.75 MHz ; 145.75 MHz      ; altpll_component|auto_generated|pll1|clk[0] ;      ;
; 185.98 MHz ; 185.98 MHz      ; ENET0_RX_CLK                                ;      ;
; 202.27 MHz ; 202.27 MHz      ; ENET1_RX_CLK                                ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                ; -4.377 ; -582.429      ;
; ENET1_RX_CLK                                ; -3.944 ; -567.649      ;
; altpll_component|auto_generated|pll1|clk[0] ; -3.119 ; -93.301       ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.010  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.316 ; 0.000         ;
; ENET0_RX_CLK                                ; 0.363 ; 0.000         ;
; ENET1_RX_CLK                                ; 0.373 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.976 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                ; -3.065 ; -13.050       ;
; ENET1_RX_CLK                                ; -2.944 ; -12.368       ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.757  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; ENET1_RX_CLK                                ; 1.101 ; 0.000         ;
; ENET0_RX_CLK                                ; 1.296 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 2.072 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                ; -3.000 ; -331.235      ;
; ENET1_RX_CLK                                ; -3.000 ; -331.235      ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.707  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.831  ; 0.000         ;
; CLOCK_50                                    ; 9.819  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.377 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.290      ;
; -4.251 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.164      ;
; -4.175 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.090      ;
; -4.162 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 5.082      ;
; -4.153 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 5.073      ;
; -4.131 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 5.059      ;
; -4.107 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.021      ;
; -4.103 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.081     ; 5.020      ;
; -4.070 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 4.985      ;
; -4.058 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 4.972      ;
; -4.052 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 4.972      ;
; -4.042 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 4.962      ;
; -4.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 4.948      ;
; -4.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 4.948      ;
; -4.032 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 4.948      ;
; -4.031 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 4.946      ;
; -4.028 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 4.948      ;
; -4.020 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 4.933      ;
; -4.019 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.940      ;
; -4.019 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.940      ;
; -4.019 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.940      ;
; -4.018 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 4.938      ;
; -4.013 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 4.926      ;
; -4.011 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 4.924      ;
; -4.003 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.063     ; 4.938      ;
; -4.002 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.081     ; 4.919      ;
; -3.998 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.929      ;
; -3.995 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.916      ;
; -3.995 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.916      ;
; -3.995 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.916      ;
; -3.988 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 4.900      ;
; -3.978 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 4.898      ;
; -3.960 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 4.873      ;
; -3.950 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 4.865      ;
; -3.948 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 4.861      ;
; -3.946 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.864      ;
; -3.946 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.864      ;
; -3.946 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.864      ;
; -3.939 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.860      ;
; -3.939 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.860      ;
; -3.934 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 4.848      ;
; -3.934 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 4.848      ;
; -3.934 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 4.848      ;
; -3.934 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 4.848      ;
; -3.934 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 4.848      ;
; -3.929 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.339      ; 5.266      ;
; -3.929 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.339      ; 5.266      ;
; -3.929 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.339      ; 5.266      ;
; -3.929 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.339      ; 5.266      ;
; -3.926 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.063     ; 4.861      ;
; -3.926 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.852      ;
; -3.926 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.852      ;
; -3.921 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[4]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.063     ; 4.856      ;
; -3.921 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.840      ;
; -3.921 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.840      ;
; -3.921 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.840      ;
; -3.921 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.840      ;
; -3.921 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.840      ;
; -3.918 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 4.831      ;
; -3.916 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.344      ; 5.258      ;
; -3.916 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.344      ; 5.258      ;
; -3.916 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.344      ; 5.258      ;
; -3.916 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.344      ; 5.258      ;
; -3.915 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 4.828      ;
; -3.905 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.300      ; 5.203      ;
; -3.905 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.300      ; 5.203      ;
; -3.905 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.300      ; 5.203      ;
; -3.905 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.300      ; 5.203      ;
; -3.903 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 4.816      ;
; -3.902 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.828      ;
; -3.902 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.828      ;
; -3.897 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.816      ;
; -3.897 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.816      ;
; -3.897 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.816      ;
; -3.897 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.816      ;
; -3.897 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.816      ;
; -3.892 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.344      ; 5.234      ;
; -3.892 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.344      ; 5.234      ;
; -3.892 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.344      ; 5.234      ;
; -3.892 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.344      ; 5.234      ;
; -3.892 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.305      ; 5.195      ;
; -3.892 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.305      ; 5.195      ;
; -3.892 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.305      ; 5.195      ;
; -3.892 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.305      ; 5.195      ;
; -3.890 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 4.803      ;
; -3.885 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 4.805      ;
; -3.885 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.806      ;
; -3.885 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.806      ;
; -3.885 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.806      ;
; -3.884 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 4.798      ;
; -3.882 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 4.802      ;
; -3.882 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 4.795      ;
; -3.877 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 4.791      ;
; -3.877 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 4.791      ;
; -3.877 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 4.791      ;
; -3.875 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.796      ;
; -3.875 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.796      ;
; -3.875 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.796      ;
; -3.873 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.792      ;
; -3.872 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.791      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.944 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; 0.302      ; 5.244      ;
; -3.937 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; 0.300      ; 5.235      ;
; -3.926 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.087     ; 4.837      ;
; -3.926 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.087     ; 4.837      ;
; -3.926 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.087     ; 4.837      ;
; -3.926 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.087     ; 4.837      ;
; -3.926 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.087     ; 4.837      ;
; -3.925 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; 0.302      ; 5.225      ;
; -3.925 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.838      ;
; -3.925 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.838      ;
; -3.925 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.838      ;
; -3.925 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.838      ;
; -3.925 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.838      ;
; -3.921 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.087     ; 4.832      ;
; -3.921 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.087     ; 4.832      ;
; -3.921 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.087     ; 4.832      ;
; -3.921 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.087     ; 4.832      ;
; -3.921 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.087     ; 4.832      ;
; -3.908 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.821      ;
; -3.908 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.821      ;
; -3.908 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.821      ;
; -3.908 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.821      ;
; -3.908 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.821      ;
; -3.884 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.797      ;
; -3.884 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.797      ;
; -3.884 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.797      ;
; -3.884 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.797      ;
; -3.884 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.797      ;
; -3.883 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.084     ; 4.797      ;
; -3.883 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.084     ; 4.797      ;
; -3.883 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.084     ; 4.797      ;
; -3.883 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.084     ; 4.797      ;
; -3.883 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.084     ; 4.797      ;
; -3.872 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.785      ;
; -3.872 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.785      ;
; -3.872 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.785      ;
; -3.872 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.785      ;
; -3.872 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.785      ;
; -3.862 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.779      ;
; -3.862 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.779      ;
; -3.862 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.779      ;
; -3.862 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.779      ;
; -3.862 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.779      ;
; -3.852 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.084     ; 4.766      ;
; -3.852 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.084     ; 4.766      ;
; -3.852 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.084     ; 4.766      ;
; -3.852 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.084     ; 4.766      ;
; -3.852 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.084     ; 4.766      ;
; -3.838 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.078     ; 4.758      ;
; -3.837 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.080     ; 4.755      ;
; -3.834 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.751      ;
; -3.834 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.751      ;
; -3.834 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.751      ;
; -3.834 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.751      ;
; -3.834 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.751      ;
; -3.830 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.079     ; 4.749      ;
; -3.829 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.078     ; 4.749      ;
; -3.823 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.749      ;
; -3.814 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.078     ; 4.734      ;
; -3.813 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.734      ;
; -3.807 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.722      ;
; -3.807 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.722      ;
; -3.807 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.722      ;
; -3.807 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.722      ;
; -3.807 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.722      ;
; -3.807 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.722      ;
; -3.806 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.723      ;
; -3.806 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.723      ;
; -3.806 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.723      ;
; -3.806 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.723      ;
; -3.806 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.723      ;
; -3.806 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.723      ;
; -3.805 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.080     ; 4.723      ;
; -3.802 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.717      ;
; -3.802 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.717      ;
; -3.802 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.717      ;
; -3.802 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.717      ;
; -3.802 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.717      ;
; -3.802 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.717      ;
; -3.802 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.717      ;
; -3.802 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.717      ;
; -3.802 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.717      ;
; -3.802 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.717      ;
; -3.802 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.717      ;
; -3.802 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.717      ;
; -3.801 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.718      ;
; -3.801 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.718      ;
; -3.801 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.718      ;
; -3.801 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.718      ;
; -3.801 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.718      ;
; -3.801 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.081     ; 4.718      ;
; -3.799 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.712      ;
; -3.799 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.712      ;
; -3.799 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.712      ;
; -3.799 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.712      ;
; -3.799 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.085     ; 4.712      ;
; -3.797 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.712      ;
; -3.797 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.712      ;
; -3.797 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.712      ;
; -3.797 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.083     ; 4.712      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.119 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg                                                             ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.233     ; 0.824      ;
; -3.111 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]                                                           ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.256     ; 0.793      ;
; -3.109 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]                                                           ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.256     ; 0.791      ;
; -3.108 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]                                                           ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.256     ; 0.790      ;
; -3.107 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.256     ; 0.789      ;
; -3.096 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg                                                             ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.222     ; 0.812      ;
; -3.096 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.245     ; 0.789      ;
; -3.095 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.245     ; 0.788      ;
; -3.073 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                                                     ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.222     ; 0.789      ;
; -3.070 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                                                     ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.220     ; 0.788      ;
; -3.067 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.213     ; 0.792      ;
; -3.065 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]                                                           ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.213     ; 0.790      ;
; -3.065 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]                                                           ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.213     ; 0.790      ;
; -3.064 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]                                                           ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.213     ; 0.789      ;
; -3.064 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.213     ; 0.789      ;
; -3.062 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.210     ; 0.790      ;
; -3.061 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.210     ; 0.789      ;
; -3.061 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.210     ; 0.789      ;
; -3.061 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.210     ; 0.789      ;
; -2.681 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 0.789      ;
; -2.681 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 0.789      ;
; -2.680 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 0.788      ;
; -2.680 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 0.788      ;
; -2.679 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 0.787      ;
; -2.672 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.820     ; 0.790      ;
; -2.671 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.819     ; 0.790      ;
; -2.670 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.819     ; 0.789      ;
; -2.670 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.819     ; 0.789      ;
; -2.669 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.819     ; 0.788      ;
; -2.668 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.819     ; 0.787      ;
; -2.664 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                                                                                    ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.791     ; 0.811      ;
; -2.662 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                                                                                    ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.788     ; 0.812      ;
; 1.139  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[0]                                                          ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.366      ; 7.225      ;
; 1.247  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.366      ; 7.117      ;
; 1.349  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.217     ; 6.472      ;
; 1.371  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.205      ; 6.872      ;
; 1.373  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.222     ; 6.443      ;
; 1.374  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.205      ; 6.869      ;
; 1.395  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.200      ; 6.843      ;
; 1.398  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.200      ; 6.840      ;
; 1.400  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.203      ; 6.841      ;
; 1.410  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.203      ; 6.831      ;
; 1.423  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.147      ; 6.762      ;
; 1.424  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.198      ; 6.812      ;
; 1.434  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.198      ; 6.802      ;
; 1.446  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.195      ; 6.787      ;
; 1.448  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[3]                                                          ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.364      ; 6.914      ;
; 1.451  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.147      ; 6.734      ;
; 1.464  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|mii_select_reg                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|tx_mii_select_sync[0]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.137     ; 6.397      ;
; 1.468  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[0]                                                          ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|s_eth_payload_axis_tready_reg                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.368      ; 6.898      ;
; 1.470  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.190      ; 6.758      ;
; 1.483  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.196     ; 6.359      ;
; 1.498  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.239     ; 6.301      ;
; 1.505  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.226      ; 6.759      ;
; 1.507  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.206      ; 6.737      ;
; 1.508  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.226      ; 6.756      ;
; 1.520  ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|hdr_sum_reg[13]                                                                              ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.364      ; 6.842      ;
; 1.528  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[7]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.205      ; 6.715      ;
; 1.531  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.201      ; 6.708      ;
; 1.534  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.224      ; 6.728      ;
; 1.539  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.232     ; 6.267      ;
; 1.544  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.224      ; 6.718      ;
; 1.551  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.209      ; 6.696      ;
; 1.553  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[2]                                                          ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.364      ; 6.809      ;
; 1.557  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.209      ; 6.690      ;
; 1.570  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.147      ; 6.615      ;
; 1.572  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.203      ; 6.669      ;
; 1.575  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.204      ; 6.667      ;
; 1.576  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|s_eth_payload_axis_tready_reg                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.368      ; 6.790      ;
; 1.580  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.216      ; 6.674      ;
; 1.581  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.204      ; 6.661      ;
; 1.587  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.205      ; 6.656      ;
; 1.590  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.154      ; 6.602      ;
; 1.592  ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|hdr_sum_reg[0]                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.364      ; 6.770      ;
; 1.592  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.202      ; 6.648      ;
; 1.594  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.163      ; 6.607      ;
; 1.596  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.198      ; 6.640      ;
; 1.600  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.154      ; 6.592      ;
; 1.603  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.307      ;
; 1.603  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[8]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.307      ;
; 1.603  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[9]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.307      ;
; 1.604  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.210      ; 6.644      ;
; 1.606  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.304      ;
; 1.606  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[8]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.304      ;
; 1.606  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[9]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.304      ;
; 1.608  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.210      ; 6.640      ;
; 1.611  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.200      ; 6.627      ;
; 1.616  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[2]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 6.292      ;
; 1.616  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[3]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 6.292      ;
; 1.616  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[1]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 6.292      ;
; 1.616  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[0]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 6.292      ;
; 1.616  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.207     ; 6.215      ;
; 1.616  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.197      ; 6.619      ;
; 1.617  ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|hdr_sum_reg[1]                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.364      ; 6.745      ;
; 1.619  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.168      ; 6.587      ;
; 1.619  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[5]                                                          ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.364      ; 6.743      ;
; 1.619  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[2]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 6.289      ;
; 1.619  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[3]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 6.289      ;
; 1.619  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[1]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 6.289      ;
; 1.619  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[0]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 6.289      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.010 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.218     ; 1.363      ;
; 0.042 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.234     ; 1.315      ;
; 0.156 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.234     ; 1.493      ;
; 0.180 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.218     ; 1.485      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.316 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 0.971      ;
; 0.337 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 0.988      ;
; 0.345 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][1]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a1~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.030      ;
; 0.370 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][7]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a7~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.042      ;
; 0.384 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a3~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.039      ;
; 0.384 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.386 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][4]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a1~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.072      ;
; 0.402 ; fpga_core:core_inst|transmitter:uart_transmitter|rightShiftReg[0]                                                                                                                 ; fpga_core:core_inst|transmitter:uart_transmitter|rightShiftReg[0]                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|transmitter:uart_transmitter|rightShiftReg[9]                                                                                                                 ; fpga_core:core_inst|transmitter:uart_transmitter|rightShiftReg[9]                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                   ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_hdr_valid_reg                                                                                                                 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_hdr_valid_reg                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                   ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                                                                                                  ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_payload_axis_tvalid_reg                                                                                                       ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_payload_axis_tvalid_reg                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[2]                                                                                                                      ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[2]                                                                                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[1]                                                                                                                      ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[1]                                                                                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[0]                                                                                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|transmitter:uart_transmitter|state                                                                                                                            ; fpga_core:core_inst|transmitter:uart_transmitter|state                                                                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[0]                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[0]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_hdr_valid_reg                                                                                                             ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_hdr_valid_reg                                                                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_payload_reg                                                                                                            ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_payload_reg                                                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_header_reg                                                                                                             ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_header_reg                                                                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                   ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[1]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[1]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[0]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[0]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[3]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[3]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[2]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[2]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[4]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[4]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[5]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[5]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[6]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[6]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[7]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[7]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; debounce_switch:debounce_switch_inst|state[15]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[15]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; debounce_switch:debounce_switch_inst|state[14]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[14]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; debounce_switch:debounce_switch_inst|state[13]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[13]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; debounce_switch:debounce_switch_inst|state[12]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[12]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; debounce_switch:debounce_switch_inst|state[11]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[11]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; debounce_switch:debounce_switch_inst|state[10]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[10]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; debounce_switch:debounce_switch_inst|state[9]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[9]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; debounce_switch:debounce_switch_inst|state[8]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[8]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; debounce_switch:debounce_switch_inst|state[7]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[7]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; debounce_switch:debounce_switch_inst|state[5]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[5]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; debounce_switch:debounce_switch_inst|state[4]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[4]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; debounce_switch:debounce_switch_inst|state[2]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[2]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; debounce_switch:debounce_switch_inst|state[17]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[17]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; debounce_switch:debounce_switch_inst|state[16]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[16]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; debounce_switch:debounce_switch_inst|state[6]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[6]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; debounce_switch:debounce_switch_inst|state[3]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[3]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; debounce_switch:debounce_switch_inst|state[1]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[1]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.363 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 1.026      ;
; 0.370 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.440      ; 1.032      ;
; 0.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.445      ; 1.050      ;
; 0.385 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.440      ; 1.047      ;
; 0.390 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.424      ; 1.036      ;
; 0.390 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.440      ; 1.052      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.424      ; 1.048      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.674      ;
; 0.409 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.066      ;
; 0.417 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.440      ; 1.079      ;
; 0.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.695      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[2]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[8]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.696      ;
; 0.443 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.445      ; 1.110      ;
; 0.459 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.724      ;
; 0.552 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.816      ;
; 0.554 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.819      ;
; 0.556 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.820      ;
; 0.577 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.842      ;
; 0.581 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.846      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.866      ;
; 0.606 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.870      ;
; 0.607 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.871      ;
; 0.608 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.873      ;
; 0.609 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.874      ;
; 0.610 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.875      ;
; 0.611 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.424      ; 1.257      ;
; 0.613 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[11]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.878      ;
; 0.618 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.077      ; 0.881      ;
; 0.622 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.468      ; 1.312      ;
; 0.624 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.890      ;
; 0.626 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.890      ;
; 0.633 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.899      ;
; 0.636 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.900      ;
; 0.637 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.901      ;
; 0.637 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.901      ;
; 0.637 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.903      ;
; 0.650 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.461      ; 1.333      ;
; 0.662 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.484      ; 1.368      ;
; 0.668 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.932      ;
; 0.670 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.484      ; 1.376      ;
; 0.680 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.945      ;
; 0.682 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.947      ;
; 0.685 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.445      ; 1.352      ;
; 0.691 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.955      ;
; 0.692 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.956      ;
; 0.694 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 1.352      ;
; 0.694 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.958      ;
; 0.695 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.445      ; 1.362      ;
; 0.699 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.963      ;
; 0.701 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 1.364      ;
; 0.705 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.440      ; 1.367      ;
; 0.705 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.424      ; 1.351      ;
; 0.708 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.440      ; 1.370      ;
; 0.710 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.367      ;
; 0.719 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.376      ;
; 0.722 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.514      ; 1.422      ;
; 0.725 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.445      ; 1.392      ;
; 0.729 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.993      ;
; 0.732 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.446      ; 1.400      ;
; 0.732 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.996      ;
; 0.740 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.397      ;
; 0.747 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.459      ; 1.428      ;
; 0.748 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.440      ; 1.410      ;
; 0.750 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 1.014      ;
; 0.761 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 1.025      ;
; 0.765 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 1.029      ;
; 0.768 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 1.035      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.440      ; 1.035      ;
; 0.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.435      ; 1.040      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.440      ; 1.064      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.435      ; 1.061      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.674      ;
; 0.413 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.435      ; 1.070      ;
; 0.416 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.429      ; 1.067      ;
; 0.424 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.434      ; 1.080      ;
; 0.425 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.429      ; 1.076      ;
; 0.427 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.440      ; 1.089      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4]            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.694      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.697      ;
; 0.434 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.440      ; 1.096      ;
; 0.439 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 1.086      ;
; 0.440 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.705      ;
; 0.446 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.711      ;
; 0.448 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.419      ; 1.089      ;
; 0.466 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 1.113      ;
; 0.482 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.747      ;
; 0.488 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.753      ;
; 0.492 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.757      ;
; 0.497 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.762      ;
; 0.498 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.763      ;
; 0.498 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.763      ;
; 0.498 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.763      ;
; 0.534 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.444      ; 1.200      ;
; 0.540 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.806      ;
; 0.541 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.807      ;
; 0.552 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.817      ;
; 0.569 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.835      ;
; 0.584 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.850      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.867      ;
; 0.605 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.869      ;
; 0.605 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.869      ;
; 0.608 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.471      ; 1.265      ;
; 0.610 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.875      ;
; 0.622 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.887      ;
; 0.650 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.444      ; 1.316      ;
; 0.652 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.455      ; 1.329      ;
; 0.656 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.461      ; 1.339      ;
; 0.660 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.450      ; 1.332      ;
; 0.664 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.454      ; 1.340      ;
; 0.668 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.450      ; 1.340      ;
; 0.671 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.936      ;
; 0.671 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.953      ;
; 0.675 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.429      ; 1.326      ;
; 0.679 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.943      ;
; 0.679 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.943      ;
; 0.679 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.943      ;
; 0.683 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.435      ; 1.340      ;
; 0.686 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.951      ;
; 0.688 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.428      ; 1.338      ;
; 0.697 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.428      ; 1.347      ;
; 0.697 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.429      ; 1.348      ;
; 0.697 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.424      ; 1.343      ;
; 0.704 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.969      ;
; 0.705 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.970      ;
; 0.705 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.970      ;
; 0.706 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.971      ;
; 0.710 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.418      ; 1.350      ;
; 0.710 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.976      ;
; 0.711 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 1.358      ;
; 0.712 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.977      ;
; 0.714 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.980      ;
; 0.716 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.982      ;
; 0.717 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.419      ; 1.358      ;
; 0.720 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.439      ; 1.381      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.976 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.137      ; 1.244      ;
; 7.008 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.153      ; 1.292      ;
; 7.103 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.153      ; 1.386      ;
; 7.132 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.137      ; 1.399      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; -3.065 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 1.000        ; 2.634      ; 6.607      ;
; -3.065 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 1.000        ; 2.634      ; 6.607      ;
; -3.065 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 1.000        ; 2.634      ; 6.607      ;
; -3.065 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 1.000        ; 2.634      ; 6.607      ;
; -0.790 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg           ; ENET0_RX_CLK                                ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 1.709      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; -2.944 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 1.000        ; 2.649      ; 6.501      ;
; -2.944 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 1.000        ; 2.649      ; 6.501      ;
; -2.944 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 1.000        ; 2.649      ; 6.501      ;
; -2.944 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 1.000        ; 2.649      ; 6.501      ;
; -0.592 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg           ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; 0.307      ; 1.897      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.757 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[17]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 4.112      ;
; 3.757 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[17][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 4.112      ;
; 3.757 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[17][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 4.112      ;
; 3.757 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[17][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 4.112      ;
; 3.757 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[17][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 4.112      ;
; 3.757 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[16]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 4.112      ;
; 3.757 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[16][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 4.112      ;
; 3.757 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[16][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 4.112      ;
; 3.757 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[16][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 4.112      ;
; 3.757 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[16][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.129     ; 4.112      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.133     ; 3.961      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.133     ; 3.961      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.133     ; 3.961      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.133     ; 3.961      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.133     ; 3.961      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.133     ; 3.961      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.133     ; 3.961      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.133     ; 3.961      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.133     ; 3.961      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.133     ; 3.961      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.133     ; 3.961      ;
; 3.904 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.133     ; 3.961      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[6]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[6][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[3]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[3][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[3][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[3][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[3][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[1][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[1][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[1][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[1][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.131     ; 3.958      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[15]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[15][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[15][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[14]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[14][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[14][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[14][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[14][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[13]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[13][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[13][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[13][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[13][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[6][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[6][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.929 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[6][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.959      ;
; 3.945 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 3.936      ;
; 3.945 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 3.936      ;
; 3.945 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 3.936      ;
; 3.945 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 3.936      ;
; 3.945 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 3.936      ;
; 3.945 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 3.936      ;
; 3.945 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 3.936      ;
; 3.945 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 3.936      ;
; 3.945 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 3.936      ;
; 3.945 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 3.936      ;
; 3.945 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 3.936      ;
; 3.945 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 3.936      ;
; 3.955 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 3.947      ;
; 3.955 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 3.947      ;
; 3.955 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 3.947      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[12][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[5]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[5][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[5][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[5][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[5][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[4]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[4][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[4][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[4][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[4][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[2]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[2][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[2][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[2][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.062 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[2][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 3.818      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[12]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[12][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[12][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[12][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[11]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[11][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[11][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[11][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[11][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[10]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[10][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[10][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[10][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[10][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
; 4.063 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[9][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.815      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; 1.101 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg           ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 0.000        ; 0.483      ; 1.770      ;
; 2.539 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 0.000        ; 3.245      ; 6.050      ;
; 2.539 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 0.000        ; 3.245      ; 6.050      ;
; 2.539 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 0.000        ; 3.245      ; 6.050      ;
; 2.539 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 0.000        ; 3.245      ; 6.050      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; 1.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg           ; ENET0_RX_CLK                                ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 1.560      ;
; 2.625 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 0.000        ; 3.229      ; 6.120      ;
; 2.625 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 0.000        ; 3.229      ; 6.120      ;
; 2.625 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 0.000        ; 3.229      ; 6.120      ;
; 2.625 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 0.000        ; 3.229      ; 6.120      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                           ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.072 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.354      ;
; 3.094 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 3.393      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[15][1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[15][0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[9]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[9][3]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[9][2]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[9][0]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[8]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[8][3]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[8][2]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[8][1]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[8][0]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[7]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[7][3]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[7][2]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[7][1]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.192 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[7][0]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.462      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[12]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[12][3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[12][2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[12][1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[12][0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[11]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[11][3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[11][2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[11][1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[11][0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[10]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[10][3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[10][2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[10][1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[10][0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[9][1]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[5]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[5][3]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[5][2]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[5][1]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[5][0]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[4]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[4][3]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[4][2]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[4][1]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[4][0]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[2][3]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[2][2]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[2][1]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[2][0]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.467      ;
; 3.193 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[0][0]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.465      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[17]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.572      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[23]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.572      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[22]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.572      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[21]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.572      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[20]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.572      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[19]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.572      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[18]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.572      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[16]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.572      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[15]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.572      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[14]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.572      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[13]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.572      ;
; 3.297 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[12]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.572      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[15]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[15][3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[15][2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[14]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[14][3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[14][2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[14][1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[14][0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[13]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[13][3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[13][2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[13][1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[13][0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[6][2]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[6][1]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.312 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[6][0]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.594      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[11]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.586      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[10]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.586      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[9]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.586      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[8]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.586      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[7]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.586      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[6]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.586      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[5]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.586      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[4]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.586      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[3]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.586      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[2]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.586      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[1]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.586      ;
; 3.328 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[0]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.586      ;
; 3.333 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[6]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.593      ;
; 3.333 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[6][3]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.593      ;
; 3.333 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.593      ;
; 3.333 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[3][3]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.593      ;
; 3.333 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[3][2]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.593      ;
; 3.333 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[3][1]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.593      ;
; 3.333 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[3][0]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.593      ;
; 3.333 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.593      ;
; 3.333 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[1][3]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.593      ;
; 3.333 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[1][2]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.593      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                 ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 160.8 MHz  ; 160.8 MHz       ; altpll_component|auto_generated|pll1|clk[0] ;      ;
; 203.09 MHz ; 203.09 MHz      ; ENET0_RX_CLK                                ;      ;
; 219.88 MHz ; 219.88 MHz      ; ENET1_RX_CLK                                ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                ; -3.924 ; -518.011      ;
; ENET1_RX_CLK                                ; -3.548 ; -498.762      ;
; altpll_component|auto_generated|pll1|clk[0] ; -2.632 ; -78.266       ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.165  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.321 ; 0.000         ;
; ENET0_RX_CLK                                ; 0.354 ; 0.000         ;
; ENET1_RX_CLK                                ; 0.354 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.887 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                ; -2.769 ; -11.680       ;
; ENET1_RX_CLK                                ; -2.690 ; -11.211       ;
; altpll_component|auto_generated|pll1|clk[0] ; 4.200  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; ENET1_RX_CLK                                ; 0.989 ; 0.000         ;
; ENET0_RX_CLK                                ; 1.190 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 1.850 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                ; -3.000 ; -330.575      ;
; ENET1_RX_CLK                                ; -3.000 ; -330.575      ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.691  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.832  ; 0.000         ;
; CLOCK_50                                    ; 9.799  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.924 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.844      ;
; -3.814 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.734      ;
; -3.774 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.697      ;
; -3.714 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.643      ;
; -3.705 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.634      ;
; -3.687 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 4.608      ;
; -3.678 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.602      ;
; -3.659 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.064     ; 4.594      ;
; -3.640 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 4.561      ;
; -3.636 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.562      ;
; -3.636 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.562      ;
; -3.636 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.562      ;
; -3.632 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.554      ;
; -3.631 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.560      ;
; -3.611 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.530      ;
; -3.594 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.523      ;
; -3.592 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.515      ;
; -3.589 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 4.510      ;
; -3.584 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 4.505      ;
; -3.581 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[4]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.054     ; 4.526      ;
; -3.578 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.507      ;
; -3.576 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.508      ;
; -3.576 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.508      ;
; -3.576 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.508      ;
; -3.572 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.501      ;
; -3.567 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.499      ;
; -3.567 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.499      ;
; -3.567 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.499      ;
; -3.561 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.490      ;
; -3.551 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.471      ;
; -3.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.069     ; 4.480      ;
; -3.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.069     ; 4.480      ;
; -3.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.473      ;
; -3.544 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.466      ;
; -3.544 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.466      ;
; -3.544 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.466      ;
; -3.544 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.466      ;
; -3.544 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.466      ;
; -3.542 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.059     ; 4.482      ;
; -3.541 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.463      ;
; -3.540 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.467      ;
; -3.540 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.467      ;
; -3.540 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.467      ;
; -3.537 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.457      ;
; -3.530 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.054     ; 4.475      ;
; -3.518 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.438      ;
; -3.513 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.312      ; 4.824      ;
; -3.513 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.312      ; 4.824      ;
; -3.513 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.312      ; 4.824      ;
; -3.513 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.312      ; 4.824      ;
; -3.511 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.431      ;
; -3.507 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.427      ;
; -3.497 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.417      ;
; -3.495 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 4.416      ;
; -3.493 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.425      ;
; -3.493 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.425      ;
; -3.493 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.425      ;
; -3.490 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.272      ; 4.761      ;
; -3.490 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.272      ; 4.761      ;
; -3.490 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.272      ; 4.761      ;
; -3.490 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.272      ; 4.761      ;
; -3.490 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.063     ; 4.426      ;
; -3.490 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.063     ; 4.426      ;
; -3.486 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.414      ;
; -3.484 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.412      ;
; -3.484 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.412      ;
; -3.484 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.412      ;
; -3.484 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.412      ;
; -3.484 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.412      ;
; -3.483 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.055     ; 4.427      ;
; -3.481 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.063     ; 4.417      ;
; -3.481 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.063     ; 4.417      ;
; -3.475 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.403      ;
; -3.475 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.403      ;
; -3.475 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.403      ;
; -3.475 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.403      ;
; -3.475 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.403      ;
; -3.459 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.387      ;
; -3.458 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.318      ; 4.775      ;
; -3.458 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.318      ; 4.775      ;
; -3.458 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.318      ; 4.775      ;
; -3.458 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.318      ; 4.775      ;
; -3.456 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 4.369      ;
; -3.456 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.388      ;
; -3.456 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.388      ;
; -3.456 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.388      ;
; -3.454 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.068     ; 4.385      ;
; -3.454 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.068     ; 4.385      ;
; -3.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.376      ;
; -3.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.318      ; 4.770      ;
; -3.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.318      ; 4.770      ;
; -3.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.318      ; 4.770      ;
; -3.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.318      ; 4.770      ;
; -3.451 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.375      ;
; -3.451 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.375      ;
; -3.451 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.375      ;
; -3.449 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.378      ;
; -3.448 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.371      ;
; -3.448 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.371      ;
; -3.448 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.371      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.548 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; 0.281      ; 4.828      ;
; -3.530 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; 0.281      ; 4.810      ;
; -3.500 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; 0.279      ; 4.778      ;
; -3.481 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.079     ; 4.401      ;
; -3.481 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.079     ; 4.401      ;
; -3.481 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.079     ; 4.401      ;
; -3.481 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.079     ; 4.401      ;
; -3.481 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.079     ; 4.401      ;
; -3.477 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.399      ;
; -3.477 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.399      ;
; -3.477 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.399      ;
; -3.477 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.399      ;
; -3.477 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.399      ;
; -3.472 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.394      ;
; -3.472 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.394      ;
; -3.472 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.394      ;
; -3.472 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.394      ;
; -3.472 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.394      ;
; -3.471 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.079     ; 4.391      ;
; -3.471 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.079     ; 4.391      ;
; -3.471 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.079     ; 4.391      ;
; -3.471 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.079     ; 4.391      ;
; -3.471 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.079     ; 4.391      ;
; -3.457 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.076     ; 4.380      ;
; -3.457 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.076     ; 4.380      ;
; -3.457 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.076     ; 4.380      ;
; -3.457 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.076     ; 4.380      ;
; -3.457 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.076     ; 4.380      ;
; -3.450 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.372      ;
; -3.450 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.372      ;
; -3.450 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.372      ;
; -3.450 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.372      ;
; -3.450 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.372      ;
; -3.441 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.064     ; 4.376      ;
; -3.429 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.351      ;
; -3.429 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.351      ;
; -3.429 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.351      ;
; -3.429 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.351      ;
; -3.429 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.351      ;
; -3.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.076     ; 4.351      ;
; -3.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.076     ; 4.351      ;
; -3.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.076     ; 4.351      ;
; -3.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.076     ; 4.351      ;
; -3.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.076     ; 4.351      ;
; -3.420 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.073     ; 4.346      ;
; -3.420 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.073     ; 4.346      ;
; -3.420 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.073     ; 4.346      ;
; -3.420 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.073     ; 4.346      ;
; -3.420 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.073     ; 4.346      ;
; -3.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.073     ; 4.333      ;
; -3.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.073     ; 4.333      ;
; -3.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.073     ; 4.333      ;
; -3.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.073     ; 4.333      ;
; -3.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.073     ; 4.333      ;
; -3.386 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.070     ; 4.315      ;
; -3.384 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.311      ;
; -3.380 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.307      ;
; -3.379 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.306      ;
; -3.379 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.306      ;
; -3.379 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.306      ;
; -3.379 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.306      ;
; -3.379 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.306      ;
; -3.379 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.306      ;
; -3.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.070     ; 4.305      ;
; -3.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.301      ;
; -3.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.301      ;
; -3.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.301      ;
; -3.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.301      ;
; -3.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.301      ;
; -3.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.301      ;
; -3.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.295      ;
; -3.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.295      ;
; -3.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.295      ;
; -3.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.295      ;
; -3.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.077     ; 4.295      ;
; -3.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.298      ;
; -3.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.298      ;
; -3.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.298      ;
; -3.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.298      ;
; -3.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.298      ;
; -3.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.298      ;
; -3.371 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.298      ;
; -3.371 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.298      ;
; -3.371 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.298      ;
; -3.371 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.298      ;
; -3.371 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.298      ;
; -3.371 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.298      ;
; -3.369 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.296      ;
; -3.369 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.296      ;
; -3.369 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.296      ;
; -3.369 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.296      ;
; -3.369 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.296      ;
; -3.369 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.072     ; 4.296      ;
; -3.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; 0.281      ; 4.648      ;
; -3.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.293      ;
; -3.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.293      ;
; -3.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.293      ;
; -3.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.293      ;
; -3.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.293      ;
; -3.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 1.000        ; -0.074     ; 4.293      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.632 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg                                                             ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 0.741      ;
; -2.626 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]                                                           ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.851     ; 0.714      ;
; -2.624 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]                                                           ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.851     ; 0.712      ;
; -2.623 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]                                                           ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.851     ; 0.711      ;
; -2.622 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.851     ; 0.710      ;
; -2.613 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg                                                             ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.821     ; 0.731      ;
; -2.611 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.839     ; 0.711      ;
; -2.609 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.839     ; 0.709      ;
; -2.592 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                                                     ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.821     ; 0.710      ;
; -2.586 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                                                     ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.815     ; 0.710      ;
; -2.582 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.808     ; 0.713      ;
; -2.580 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]                                                           ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.808     ; 0.711      ;
; -2.580 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]                                                           ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.808     ; 0.711      ;
; -2.579 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]                                                           ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.808     ; 0.710      ;
; -2.579 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.808     ; 0.710      ;
; -2.578 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.806     ; 0.711      ;
; -2.577 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.806     ; 0.710      ;
; -2.577 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.806     ; 0.710      ;
; -2.577 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.806     ; 0.710      ;
; -2.234 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.463     ; 0.710      ;
; -2.234 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.463     ; 0.710      ;
; -2.234 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.463     ; 0.710      ;
; -2.233 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.463     ; 0.709      ;
; -2.233 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.463     ; 0.709      ;
; -2.222 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.449     ; 0.712      ;
; -2.221 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.449     ; 0.711      ;
; -2.221 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.449     ; 0.711      ;
; -2.220 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.449     ; 0.710      ;
; -2.219 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.449     ; 0.709      ;
; -2.219 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.449     ; 0.709      ;
; -2.215 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                                                                                    ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.424     ; 0.730      ;
; -2.214 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                                                                                    ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.422     ; 0.731      ;
; 1.781  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.208     ; 6.041      ;
; 1.802  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.212     ; 6.016      ;
; 1.814  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[0]                                                          ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.523      ;
; 1.834  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.178      ; 6.374      ;
; 1.835  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.178      ; 6.373      ;
; 1.855  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.174      ; 6.349      ;
; 1.856  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.176      ; 6.350      ;
; 1.856  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.174      ; 6.348      ;
; 1.866  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.176      ; 6.340      ;
; 1.871  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|mii_select_reg                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|tx_mii_select_sync[0]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.128     ; 6.000      ;
; 1.872  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.168      ; 6.326      ;
; 1.877  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.172      ; 6.325      ;
; 1.887  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.172      ; 6.315      ;
; 1.893  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.164      ; 6.301      ;
; 1.913  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.187     ; 5.930      ;
; 1.935  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.402      ;
; 1.964  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.179      ; 6.245      ;
; 1.967  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.199      ; 6.262      ;
; 1.968  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.199      ; 6.261      ;
; 1.970  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.182      ; 6.242      ;
; 1.979  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.224     ; 5.827      ;
; 1.984  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.231     ; 5.815      ;
; 1.985  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.175      ; 6.220      ;
; 1.987  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[7]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.179      ; 6.222      ;
; 1.987  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.125      ; 6.168      ;
; 1.989  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.197      ; 6.238      ;
; 1.991  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.178      ; 6.217      ;
; 1.992  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.182      ; 6.220      ;
; 1.992  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.125      ; 6.163      ;
; 1.999  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.197      ; 6.228      ;
; 2.002  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.176      ; 6.204      ;
; 2.005  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.189      ; 6.214      ;
; 2.013  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.178      ; 6.195      ;
; 2.017  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.178      ; 6.191      ;
; 2.023  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.172      ; 6.179      ;
; 2.038  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.174      ; 6.166      ;
; 2.044  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.197     ; 5.789      ;
; 2.044  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.183      ; 6.169      ;
; 2.047  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.174      ; 6.157      ;
; 2.047  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.183      ; 6.166      ;
; 2.054  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[0]                                                          ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|s_eth_payload_axis_tready_reg                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.339      ; 6.284      ;
; 2.065  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 5.856      ;
; 2.065  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[8]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 5.856      ;
; 2.065  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[9]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 5.856      ;
; 2.065  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.201     ; 5.764      ;
; 2.065  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.179      ; 6.144      ;
; 2.066  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 5.855      ;
; 2.066  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[8]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 5.855      ;
; 2.066  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[9]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 5.855      ;
; 2.068  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.196     ; 5.766      ;
; 2.068  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 6.132      ;
; 2.068  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.179      ; 6.141      ;
; 2.076  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[2]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.843      ;
; 2.076  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[3]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.843      ;
; 2.076  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[1]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.843      ;
; 2.076  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[0]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.843      ;
; 2.077  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[2]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.842      ;
; 2.077  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[3]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.842      ;
; 2.077  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[1]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.842      ;
; 2.077  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[0]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.842      ;
; 2.083  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.197     ; 5.750      ;
; 2.087  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.832      ;
; 2.087  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[8]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.832      ;
; 2.087  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[9]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.832      ;
; 2.090  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[3]                                                          ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.336      ; 6.245      ;
; 2.093  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[2]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.466     ; 5.440      ;
; 2.093  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[3]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.466     ; 5.440      ;
; 2.093  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[1]                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.466     ; 5.440      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.165 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.201     ; 1.263      ;
; 0.198 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.218     ; 1.213      ;
; 0.312 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.218     ; 1.357      ;
; 0.335 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.201     ; 1.351      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.321 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.908      ;
; 0.337 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.920      ;
; 0.337 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.339 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.344 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][1]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a1~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.960      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|transmitter:uart_transmitter|rightShiftReg[0]                                                                                                                 ; fpga_core:core_inst|transmitter:uart_transmitter|rightShiftReg[0]                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|transmitter:uart_transmitter|rightShiftReg[9]                                                                                                                 ; fpga_core:core_inst|transmitter:uart_transmitter|rightShiftReg[9]                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_payload_reg                                                                                                            ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_payload_reg                                                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_header_reg                                                                                                             ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_header_reg                                                                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                   ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                   ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[1]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[1]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[0]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[0]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[3]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[3]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[2]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[2]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[4]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[4]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[5]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[5]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[6]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[6]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[7]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[7]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_hdr_valid_reg                                                                                                                 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_hdr_valid_reg                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                   ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                                                                                                  ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_payload_axis_tvalid_reg                                                                                                       ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_payload_axis_tvalid_reg                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[2]                                                                                                                      ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[2]                                                                                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[1]                                                                                                                      ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[1]                                                                                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[0]                                                                                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|transmitter:uart_transmitter|state                                                                                                                            ; fpga_core:core_inst|transmitter:uart_transmitter|state                                                                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[0]                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[0]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_hdr_valid_reg                                                                                                             ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_hdr_valid_reg                                                                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[17]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[17]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[16]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[16]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[15]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[15]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[14]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[14]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[13]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[13]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[12]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[12]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[11]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[11]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[10]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[10]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[9]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[9]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[8]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[8]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[7]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[7]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[6]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[6]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[5]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[5]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[4]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[4]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[3]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[3]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[2]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[2]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[1]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[1]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; debounce_switch:debounce_switch_inst|state[0]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[0]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.608      ;
; 0.369 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.394      ; 0.964      ;
; 0.374 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.394      ; 0.969      ;
; 0.381 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.399      ; 0.981      ;
; 0.388 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.394      ; 0.983      ;
; 0.388 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.631      ;
; 0.391 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.394      ; 0.986      ;
; 0.395 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.377      ; 0.973      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.377      ; 0.975      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[2]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[8]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.639      ;
; 0.400 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.642      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 0.991      ;
; 0.409 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.394      ; 1.004      ;
; 0.415 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.657      ;
; 0.434 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.399      ; 1.034      ;
; 0.500 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.741      ;
; 0.508 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.750      ;
; 0.526 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.768      ;
; 0.529 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.771      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.791      ;
; 0.553 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.794      ;
; 0.555 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.797      ;
; 0.557 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.798      ;
; 0.558 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.800      ;
; 0.564 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[11]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.805      ;
; 0.565 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.807      ;
; 0.567 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.807      ;
; 0.575 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.816      ;
; 0.577 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.820      ;
; 0.581 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.822      ;
; 0.582 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.823      ;
; 0.582 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.823      ;
; 0.583 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.377      ; 1.161      ;
; 0.588 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.830      ;
; 0.594 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.836      ;
; 0.603 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.420      ; 1.224      ;
; 0.614 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.855      ;
; 0.624 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.866      ;
; 0.627 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.869      ;
; 0.628 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.415      ; 1.244      ;
; 0.630 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.872      ;
; 0.632 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.873      ;
; 0.633 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.874      ;
; 0.638 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.437      ; 1.276      ;
; 0.642 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.437      ; 1.280      ;
; 0.648 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.889      ;
; 0.666 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.907      ;
; 0.667 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.908      ;
; 0.668 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 1.257      ;
; 0.668 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.399      ; 1.268      ;
; 0.673 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.399      ; 1.273      ;
; 0.675 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.394      ; 1.270      ;
; 0.680 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.394      ; 1.275      ;
; 0.682 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.468      ; 1.321      ;
; 0.683 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.925      ;
; 0.684 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.394      ; 1.279      ;
; 0.684 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.377      ; 1.262      ;
; 0.689 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 1.278      ;
; 0.693 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.936      ;
; 0.697 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 1.286      ;
; 0.702 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.399      ; 1.302      ;
; 0.705 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.399      ; 1.305      ;
; 0.708 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.949      ;
; 0.710 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.951      ;
; 0.713 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 1.302      ;
; 0.717 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.412      ; 1.330      ;
; 0.719 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.961      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.608      ;
; 0.378 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 0.971      ;
; 0.385 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 0.974      ;
; 0.388 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.629      ;
; 0.396 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4]            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 0.990      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.641      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 0.993      ;
; 0.405 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.646      ;
; 0.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.648      ;
; 0.409 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.383      ; 0.993      ;
; 0.411 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 1.000      ;
; 0.414 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.383      ; 0.998      ;
; 0.421 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 1.010      ;
; 0.422 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 1.015      ;
; 0.424 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 1.017      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.377      ; 1.009      ;
; 0.436 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.677      ;
; 0.439 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.681      ;
; 0.440 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.372      ; 1.013      ;
; 0.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.694      ;
; 0.457 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.699      ;
; 0.458 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.700      ;
; 0.458 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.700      ;
; 0.458 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.700      ;
; 0.460 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.377      ; 1.038      ;
; 0.494 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.736      ;
; 0.495 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.737      ;
; 0.502 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.743      ;
; 0.506 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.397      ; 1.104      ;
; 0.521 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.764      ;
; 0.536 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.779      ;
; 0.548 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.790      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.793      ;
; 0.553 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.794      ;
; 0.553 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.794      ;
; 0.554 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.428      ; 1.153      ;
; 0.558 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.800      ;
; 0.573 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.815      ;
; 0.612 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.869      ;
; 0.614 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.855      ;
; 0.625 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.866      ;
; 0.625 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.866      ;
; 0.626 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.408      ; 1.235      ;
; 0.626 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.867      ;
; 0.627 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.397      ; 1.225      ;
; 0.628 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.870      ;
; 0.635 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.413      ; 1.249      ;
; 0.638 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.402      ; 1.241      ;
; 0.642 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.408      ; 1.251      ;
; 0.643 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.885      ;
; 0.643 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.884      ;
; 0.643 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.884      ;
; 0.644 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.402      ; 1.247      ;
; 0.644 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.885      ;
; 0.648 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.890      ;
; 0.649 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.891      ;
; 0.651 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.894      ;
; 0.653 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.388      ; 1.242      ;
; 0.653 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.896      ;
; 0.658 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.383      ; 1.242      ;
; 0.659 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.383      ; 1.243      ;
; 0.672 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.383      ; 1.256      ;
; 0.675 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.383      ; 1.259      ;
; 0.677 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.377      ; 1.255      ;
; 0.682 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.924      ;
; 0.682 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.923      ;
; 0.683 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.377      ; 1.261      ;
; 0.684 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.926      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.887 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.110      ; 1.115      ;
; 6.916 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.125      ; 1.159      ;
; 7.033 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.125      ; 1.275      ;
; 7.051 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.110      ; 1.278      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; -2.769 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 1.000        ; 2.299      ; 5.977      ;
; -2.769 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 1.000        ; 2.299      ; 5.977      ;
; -2.769 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 1.000        ; 2.299      ; 5.977      ;
; -2.769 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 1.000        ; 2.299      ; 5.977      ;
; -0.604 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg           ; ENET0_RX_CLK                                ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 1.531      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; -2.690 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 1.000        ; 2.315      ; 5.914      ;
; -2.690 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 1.000        ; 2.315      ; 5.914      ;
; -2.690 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 1.000        ; 2.315      ; 5.914      ;
; -2.690 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 1.000        ; 2.315      ; 5.914      ;
; -0.451 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg           ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; 0.282      ; 1.732      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.200 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[17]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.679      ;
; 4.200 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[17][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.679      ;
; 4.200 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[17][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.679      ;
; 4.200 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[17][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.679      ;
; 4.200 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[17][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.679      ;
; 4.200 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[16]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.679      ;
; 4.200 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[16][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.679      ;
; 4.200 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[16][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.679      ;
; 4.200 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[16][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.679      ;
; 4.200 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[16][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.120     ; 3.679      ;
; 4.263 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 3.651      ;
; 4.263 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 3.651      ;
; 4.263 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 3.651      ;
; 4.333 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 3.543      ;
; 4.333 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 3.543      ;
; 4.333 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 3.543      ;
; 4.333 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 3.543      ;
; 4.333 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 3.543      ;
; 4.333 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 3.543      ;
; 4.333 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 3.543      ;
; 4.333 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 3.543      ;
; 4.333 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 3.543      ;
; 4.333 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 3.543      ;
; 4.333 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 3.543      ;
; 4.333 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 3.543      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[6]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[6][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[3]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[3][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[3][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[3][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[3][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[1][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[1][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[1][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[1][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.122     ; 3.540      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[15]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[15][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[15][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[14]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[14][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[14][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[14][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[14][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[13]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[13][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[13][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[13][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[13][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[6][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[6][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.357 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[6][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 3.541      ;
; 4.376 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 3.516      ;
; 4.376 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 3.516      ;
; 4.376 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 3.516      ;
; 4.376 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 3.516      ;
; 4.376 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 3.516      ;
; 4.376 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 3.516      ;
; 4.376 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 3.516      ;
; 4.376 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 3.516      ;
; 4.376 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 3.516      ;
; 4.376 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 3.516      ;
; 4.376 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 3.516      ;
; 4.376 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 3.516      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[12]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[12][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[12][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[12][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[12][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[11]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[11][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[11][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[11][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[11][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[10]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[10][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[10][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[10][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[10][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[9][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 3.411      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[5]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[5][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[5][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[5][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[5][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[4]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[4][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[4][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[4][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[4][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[2]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[2][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[2][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[2][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
; 4.478 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[2][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 3.413      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; 0.989 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg           ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 0.000        ; 0.439      ; 1.599      ;
; 2.481 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 0.000        ; 2.843      ; 5.575      ;
; 2.481 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 0.000        ; 2.843      ; 5.575      ;
; 2.481 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 0.000        ; 2.843      ; 5.575      ;
; 2.481 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 0.000        ; 2.843      ; 5.575      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; 1.190 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg           ; ENET0_RX_CLK                                ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 1.431      ;
; 2.584 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 0.000        ; 2.827      ; 5.662      ;
; 2.584 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 0.000        ; 2.827      ; 5.662      ;
; 2.584 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 0.000        ; 2.827      ; 5.662      ;
; 2.584 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 0.000        ; 2.827      ; 5.662      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.850 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.108      ;
; 2.765 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.039      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[15][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[15][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[9]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[9][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[9][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[9][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[8]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[8][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[8][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[8][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[8][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[7]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[7][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[7][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[7][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.976 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[7][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.218      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[12]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[12][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[12][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[12][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[12][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[11]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[11][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[11][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[11][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[11][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[10]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[10][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[10][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[10][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[10][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[9][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[5]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[5][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[5][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[5][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[5][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[4]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[4][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[4][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[4][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[4][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[2]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[2][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[2][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[2][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[2][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.223      ;
; 2.977 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[0][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.221      ;
; 3.025 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.295      ;
; 3.025 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.295      ;
; 3.025 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.295      ;
; 3.071 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[17]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.318      ;
; 3.071 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[23]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.318      ;
; 3.071 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[22]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.318      ;
; 3.071 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[21]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.318      ;
; 3.071 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[20]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.318      ;
; 3.071 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[19]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.318      ;
; 3.071 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[18]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.318      ;
; 3.071 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[16]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.318      ;
; 3.071 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[15]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.318      ;
; 3.071 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[14]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.318      ;
; 3.071 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[13]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.318      ;
; 3.071 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[12]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.318      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[15]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[15][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[15][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[14]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[14][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[14][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[14][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[14][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[13]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[13][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[13][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[13][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[13][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[6][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[6][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.086 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[6][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.339      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[6]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[6][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[3]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[3][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[3][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[3][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[3][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[1][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[1][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[1][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[1][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[0]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[0][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[0][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.103 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[0][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.335      ;
; 3.104 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[11]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.334      ;
; 3.104 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[10]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.334      ;
; 3.104 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[9]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.334      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                ; -1.696 ; -188.688      ;
; ENET1_RX_CLK                                ; -1.625 ; -178.867      ;
; altpll_component|auto_generated|pll1|clk[0] ; -1.296 ; -38.382       ;
; altpll_component|auto_generated|pll1|clk[1] ; 1.006  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.118 ; 0.000         ;
; ENET0_RX_CLK                                ; 0.153 ; 0.000         ;
; ENET1_RX_CLK                                ; 0.158 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.448 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                ; -1.227 ; -4.908        ;
; ENET1_RX_CLK                                ; -1.166 ; -4.664        ;
; altpll_component|auto_generated|pll1|clk[0] ; 5.699  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; ENET1_RX_CLK                                ; 0.508 ; 0.000         ;
; ENET0_RX_CLK                                ; 0.609 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.959 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ENET1_RX_CLK                                ; -3.000 ; -256.923      ;
; ENET0_RX_CLK                                ; -3.000 ; -256.755      ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.750  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.818  ; 0.000         ;
; CLOCK_50                                    ; 9.400  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -1.696 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.028     ; 2.655      ;
; -1.673 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.025     ; 2.635      ;
; -1.633 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.024     ; 2.596      ;
; -1.627 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.568      ;
; -1.624 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.028     ; 2.583      ;
; -1.612 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[4]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.024     ; 2.575      ;
; -1.590 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.028     ; 2.549      ;
; -1.551 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.492      ;
; -1.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.045     ; 2.492      ;
; -1.545 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.031     ; 2.501      ;
; -1.537 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.030     ; 2.494      ;
; -1.528 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.471      ;
; -1.523 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.045     ; 2.465      ;
; -1.518 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[8]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.028     ; 2.477      ;
; -1.515 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.463      ;
; -1.505 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.453      ;
; -1.494 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[6]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.025     ; 2.456      ;
; -1.491 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.045     ; 2.433      ;
; -1.491 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.045     ; 2.433      ;
; -1.490 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.037     ; 2.440      ;
; -1.473 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.025     ; 2.435      ;
; -1.471 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.412      ;
; -1.465 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.406      ;
; -1.456 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.404      ;
; -1.451 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.399      ;
; -1.446 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.394      ;
; -1.442 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.047     ; 2.382      ;
; -1.439 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.025     ; 2.401      ;
; -1.438 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.048     ; 2.377      ;
; -1.438 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.048     ; 2.377      ;
; -1.438 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.048     ; 2.377      ;
; -1.433 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.381      ;
; -1.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.037     ; 2.381      ;
; -1.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.378      ;
; -1.422 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.367      ;
; -1.420 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.151      ; 2.558      ;
; -1.420 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.151      ; 2.558      ;
; -1.420 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.151      ; 2.558      ;
; -1.420 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.151      ; 2.558      ;
; -1.420 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.045     ; 2.362      ;
; -1.418 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.026     ; 2.379      ;
; -1.418 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.363      ;
; -1.418 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.363      ;
; -1.418 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.363      ;
; -1.416 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.361      ;
; -1.414 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.359      ;
; -1.414 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.157      ; 2.558      ;
; -1.414 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.157      ; 2.558      ;
; -1.414 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.157      ; 2.558      ;
; -1.414 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.157      ; 2.558      ;
; -1.410 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.355      ;
; -1.410 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.355      ;
; -1.410 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.355      ;
; -1.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.135      ; 2.529      ;
; -1.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.135      ; 2.529      ;
; -1.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.135      ; 2.529      ;
; -1.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.135      ; 2.529      ;
; -1.406 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.347      ;
; -1.406 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.045     ; 2.348      ;
; -1.406 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.347      ;
; -1.406 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.347      ;
; -1.406 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.347      ;
; -1.406 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.347      ;
; -1.406 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.349      ;
; -1.406 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.347      ;
; -1.406 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.157      ; 2.550      ;
; -1.406 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.157      ; 2.550      ;
; -1.406 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.157      ; 2.550      ;
; -1.406 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.157      ; 2.550      ;
; -1.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.141      ; 2.529      ;
; -1.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.141      ; 2.529      ;
; -1.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.141      ; 2.529      ;
; -1.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.141      ; 2.529      ;
; -1.400 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.345      ;
; -1.399 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.054     ; 2.332      ;
; -1.393 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.141      ; 2.521      ;
; -1.393 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.141      ; 2.521      ;
; -1.393 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.141      ; 2.521      ;
; -1.393 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.141      ; 2.521      ;
; -1.392 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.340      ;
; -1.392 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.333      ;
; -1.382 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.329      ;
; -1.382 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.329      ;
; -1.382 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.329      ;
; -1.382 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.329      ;
; -1.382 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.329      ;
; -1.380 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.327      ;
; -1.380 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.327      ;
; -1.380 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.327      ;
; -1.378 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[2]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.030     ; 2.335      ;
; -1.377 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.321      ;
; -1.377 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.321      ;
; -1.377 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.322      ;
; -1.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.159      ; 2.522      ;
; -1.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.159      ; 2.522      ;
; -1.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.159      ; 2.522      ;
; -1.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; 0.159      ; 2.522      ;
; -1.375 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.322      ;
; -1.374 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.322      ;
; -1.374 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.321      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                   ; Launch Clock                                ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; -1.625 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.036     ; 2.576      ;
; -1.624 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.041     ; 2.570      ;
; -1.477 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.051     ; 2.413      ;
; -1.463 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.036     ; 2.414      ;
; -1.461 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                             ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.052     ; 2.396      ;
; -1.448 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; 0.134      ; 2.569      ;
; -1.444 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; 0.133      ; 2.564      ;
; -1.440 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.051     ; 2.376      ;
; -1.432 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; 0.134      ; 2.553      ;
; -1.393 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[8]                                ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.036     ; 2.344      ;
; -1.379 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[0]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 1.000        ; 1.525      ; 3.801      ;
; -1.379 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.321      ;
; -1.379 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.321      ;
; -1.379 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.321      ;
; -1.379 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.321      ;
; -1.379 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.321      ;
; -1.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.046     ; 2.317      ;
; -1.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.046     ; 2.317      ;
; -1.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.046     ; 2.317      ;
; -1.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.046     ; 2.317      ;
; -1.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.046     ; 2.317      ;
; -1.375 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.051     ; 2.311      ;
; -1.372 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.314      ;
; -1.372 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.314      ;
; -1.372 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.314      ;
; -1.372 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.314      ;
; -1.372 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.314      ;
; -1.371 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.046     ; 2.312      ;
; -1.371 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.046     ; 2.312      ;
; -1.371 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.046     ; 2.312      ;
; -1.371 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.046     ; 2.312      ;
; -1.371 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.046     ; 2.312      ;
; -1.365 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; 0.134      ; 2.486      ;
; -1.365 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                               ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.036     ; 2.316      ;
; -1.360 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.041     ; 2.306      ;
; -1.360 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.041     ; 2.306      ;
; -1.360 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.041     ; 2.306      ;
; -1.360 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.041     ; 2.306      ;
; -1.360 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.041     ; 2.306      ;
; -1.357 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.299      ;
; -1.357 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.299      ;
; -1.357 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.299      ;
; -1.357 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.299      ;
; -1.357 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.299      ;
; -1.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.296      ;
; -1.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.296      ;
; -1.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.296      ;
; -1.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.296      ;
; -1.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.296      ;
; -1.350 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.044     ; 2.293      ;
; -1.350 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.044     ; 2.293      ;
; -1.350 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.044     ; 2.293      ;
; -1.350 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.044     ; 2.293      ;
; -1.350 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.044     ; 2.293      ;
; -1.348 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.041     ; 2.294      ;
; -1.348 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.041     ; 2.294      ;
; -1.348 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.041     ; 2.294      ;
; -1.348 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.041     ; 2.294      ;
; -1.348 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.041     ; 2.294      ;
; -1.346 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.040     ; 2.293      ;
; -1.341 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; 0.154      ; 2.482      ;
; -1.339 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                               ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.036     ; 2.290      ;
; -1.337 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.041     ; 2.283      ;
; -1.335 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.040     ; 2.282      ;
; -1.333 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.044     ; 2.276      ;
; -1.333 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.044     ; 2.276      ;
; -1.333 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.044     ; 2.276      ;
; -1.333 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.044     ; 2.276      ;
; -1.333 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.044     ; 2.276      ;
; -1.328 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.040     ; 2.275      ;
; -1.328 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.039     ; 2.276      ;
; -1.316 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; 0.133      ; 2.436      ;
; -1.313 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.042     ; 2.258      ;
; -1.313 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.042     ; 2.258      ;
; -1.313 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.042     ; 2.258      ;
; -1.313 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.042     ; 2.258      ;
; -1.313 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                      ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.042     ; 2.258      ;
; -1.313 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                      ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.042     ; 2.258      ;
; -1.312 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.254      ;
; -1.312 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.254      ;
; -1.312 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.254      ;
; -1.312 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.254      ;
; -1.312 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                 ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.045     ; 2.254      ;
; -1.312 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.040     ; 2.259      ;
; -1.310 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.041     ; 2.256      ;
; -1.310 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.043     ; 2.254      ;
; -1.310 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.043     ; 2.254      ;
; -1.310 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.043     ; 2.254      ;
; -1.310 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.043     ; 2.254      ;
; -1.310 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                      ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.043     ; 2.254      ;
; -1.310 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[10]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                      ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.043     ; 2.254      ;
; -1.309 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]                                  ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.039     ; 2.257      ;
; -1.306 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.042     ; 2.251      ;
; -1.306 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.042     ; 2.251      ;
; -1.306 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.042     ; 2.251      ;
; -1.306 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.042     ; 2.251      ;
; -1.306 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                      ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.042     ; 2.251      ;
; -1.306 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                      ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.042     ; 2.251      ;
; -1.305 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.043     ; 2.249      ;
; -1.305 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                       ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; -0.043     ; 2.249      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg                                                             ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.833     ; 0.390      ;
; -1.292 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]                                                           ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.843     ; 0.376      ;
; -1.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]                                                           ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.843     ; 0.375      ;
; -1.290 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]                                                           ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.843     ; 0.374      ;
; -1.288 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.843     ; 0.372      ;
; -1.283 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg                                                             ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.825     ; 0.385      ;
; -1.283 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.836     ; 0.374      ;
; -1.282 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.836     ; 0.373      ;
; -1.274 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                                                     ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.828     ; 0.373      ;
; -1.272 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.823     ; 0.376      ;
; -1.270 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                                                     ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.825     ; 0.372      ;
; -1.270 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]                                                           ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.823     ; 0.374      ;
; -1.270 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]                                                           ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.823     ; 0.374      ;
; -1.269 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.821     ; 0.375      ;
; -1.268 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.821     ; 0.374      ;
; -1.268 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]                                                           ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.823     ; 0.372      ;
; -1.268 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.823     ; 0.372      ;
; -1.266 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.821     ; 0.372      ;
; -1.266 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.821     ; 0.372      ;
; -1.090 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.644     ; 0.373      ;
; -1.090 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.644     ; 0.373      ;
; -1.089 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.644     ; 0.372      ;
; -1.089 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.644     ; 0.372      ;
; -1.089 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]                                                            ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.644     ; 0.372      ;
; -1.085 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                                                                                    ; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.628     ; 0.384      ;
; -1.085 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.638     ; 0.374      ;
; -1.084 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.637     ; 0.374      ;
; -1.084 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                                                                                    ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 0.385      ;
; -1.083 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.637     ; 0.373      ;
; -1.083 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.637     ; 0.373      ;
; -1.083 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.637     ; 0.373      ;
; -1.082 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]                                                            ; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.637     ; 0.372      ;
; 4.348  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|mii_select_reg                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|tx_mii_select_sync[0]                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 3.545      ;
; 4.525  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 3.382      ;
; 4.543  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 3.363      ;
; 4.618  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.082      ; 3.473      ;
; 4.623  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.093      ; 3.479      ;
; 4.624  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.093      ; 3.478      ;
; 4.626  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.090      ; 3.473      ;
; 4.631  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.090      ; 3.468      ;
; 4.636  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.081      ; 3.454      ;
; 4.641  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.092      ; 3.460      ;
; 4.642  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 3.286      ;
; 4.642  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.092      ; 3.459      ;
; 4.644  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.089      ; 3.454      ;
; 4.646  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.058      ; 3.421      ;
; 4.649  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.089      ; 3.449      ;
; 4.656  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.167      ; 3.498      ;
; 4.656  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.058      ; 3.411      ;
; 4.660  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.090      ; 3.439      ;
; 4.669  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.116     ; 3.224      ;
; 4.672  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[0]                                                          ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.167      ; 3.482      ;
; 4.675  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[7]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.096      ; 3.430      ;
; 4.678  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.089      ; 3.420      ;
; 4.679  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.096      ; 3.426      ;
; 4.685  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.095     ; 3.229      ;
; 4.686  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.096      ; 3.419      ;
; 4.686  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.095     ; 3.228      ;
; 4.697  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.095      ; 3.407      ;
; 4.703  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 3.210      ;
; 4.703  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.087      ; 3.393      ;
; 4.704  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.095      ; 3.400      ;
; 4.704  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 3.209      ;
; 4.705  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 3.213      ;
; 4.705  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.093      ; 3.397      ;
; 4.710  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.090      ; 3.389      ;
; 4.718  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.092      ; 3.383      ;
; 4.720  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.087      ; 3.376      ;
; 4.721  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.086      ; 3.374      ;
; 4.723  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.092      ; 3.378      ;
; 4.724  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.058      ; 3.343      ;
; 4.726  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.111     ; 3.172      ;
; 4.728  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.072      ; 3.353      ;
; 4.728  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.089      ; 3.370      ;
; 4.735  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.103      ; 3.377      ;
; 4.736  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.091      ; 3.364      ;
; 4.738  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[0]                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.208      ;
; 4.738  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.208      ;
; 4.738  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[5]                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.208      ;
; 4.738  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.208      ;
; 4.738  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[1]                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.208      ;
; 4.738  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[7]                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.208      ;
; 4.738  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[2]                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.208      ;
; 4.738  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[4]                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.208      ;
; 4.738  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.086      ; 3.357      ;
; 4.738  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.072      ; 3.343      ;
; 4.740  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.114      ; 3.383      ;
; 4.741  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.077      ; 3.345      ;
; 4.741  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.114      ; 3.382      ;
; 4.742  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.096      ; 3.363      ;
; 4.743  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.061      ; 3.327      ;
; 4.743  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.111      ; 3.377      ;
; 4.743  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.061      ; 3.327      ;
; 4.748  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.111      ; 3.372      ;
; 4.750  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.068      ; 3.327      ;
; 4.751  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 3.156      ;
; 4.751  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.077      ; 3.335      ;
; 4.757  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[7]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.110      ; 3.362      ;
; 4.757  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.092      ; 3.344      ;
; 4.760  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.068      ; 3.317      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.006 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.119     ; 0.673      ;
; 1.018 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.135     ; 0.645      ;
; 1.076 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.135     ; 0.728      ;
; 1.095 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.119     ; 0.725      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.118 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.445      ;
; 0.133 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][1]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a1~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.481      ;
; 0.137 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.456      ;
; 0.142 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][7]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a7~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.478      ;
; 0.153 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][4]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a1~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.501      ;
; 0.166 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a3~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.173 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.175 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.178 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a3~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.501      ;
; 0.181 ; fpga_core:core_inst|transmitter:uart_transmitter|rightShiftReg[0]                                                                                                                 ; fpga_core:core_inst|transmitter:uart_transmitter|rightShiftReg[0]                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|transmitter:uart_transmitter|rightShiftReg[9]                                                                                                                 ; fpga_core:core_inst|transmitter:uart_transmitter|rightShiftReg[9]                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_hdr_valid_reg                                                                                                             ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_hdr_valid_reg                                                                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                   ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[1]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[1]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[0]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[0]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[3]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[3]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[2]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[2]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[4]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[4]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[5]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[5]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[6]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[6]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[7]                                                                                                               ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[7]                                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_hdr_valid_reg                                                                                                                 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_hdr_valid_reg                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                   ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                                                                                                  ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_payload_axis_tvalid_reg                                                                                                       ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_payload_axis_tvalid_reg                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[2]                                                                                                                      ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[2]                                                                                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[1]                                                                                                                      ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[1]                                                                                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[0]                                                                                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|transmitter:uart_transmitter|state                                                                                                                            ; fpga_core:core_inst|transmitter:uart_transmitter|state                                                                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_payload_reg                                                                                                            ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_payload_reg                                                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_header_reg                                                                                                             ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_header_reg                                                                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                   ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[0]                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[0]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[17]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[17]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[16]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[16]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[15]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[15]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[14]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[14]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[13]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[13]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[12]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[12]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[11]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[11]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[10]                                                                                                                                    ; debounce_switch:debounce_switch_inst|state[10]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[9]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[9]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[8]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[8]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[7]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[7]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[6]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[6]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[5]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[5]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; debounce_switch:debounce_switch_inst|state[4]                                                                                                                                     ; debounce_switch:debounce_switch_inst|state[4]                                                                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.153 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.227      ; 0.484      ;
; 0.158 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.234      ; 0.497      ;
; 0.160 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.490      ;
; 0.166 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.496      ;
; 0.169 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.498      ;
; 0.171 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.213      ; 0.488      ;
; 0.173 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.213      ; 0.490      ;
; 0.175 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.230      ; 0.509      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.187 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.234      ; 0.525      ;
; 0.188 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[2]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[8]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.319      ;
; 0.210 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.334      ;
; 0.248 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.373      ;
; 0.253 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.376      ;
; 0.260 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.385      ;
; 0.262 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.213      ; 0.579      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.390      ;
; 0.266 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.389      ;
; 0.267 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[11]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.390      ;
; 0.267 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.392      ;
; 0.269 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.393      ;
; 0.269 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.393      ;
; 0.272 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.249      ; 0.625      ;
; 0.272 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.397      ;
; 0.274 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.399      ;
; 0.274 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.397      ;
; 0.279 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.404      ;
; 0.280 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.262      ; 0.646      ;
; 0.284 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.242      ; 0.630      ;
; 0.286 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.262      ; 0.652      ;
; 0.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.419      ;
; 0.298 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.628      ;
; 0.304 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.231      ; 0.639      ;
; 0.305 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.429      ;
; 0.310 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.234      ; 0.648      ;
; 0.310 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.434      ;
; 0.310 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.434      ;
; 0.311 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.434      ;
; 0.314 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.643      ;
; 0.315 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.234      ; 0.653      ;
; 0.317 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.230      ; 0.651      ;
; 0.317 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.441      ;
; 0.318 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.235      ; 0.657      ;
; 0.318 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.441      ;
; 0.319 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.230      ; 0.653      ;
; 0.319 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.443      ;
; 0.324 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.653      ;
; 0.325 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.244      ; 0.653      ;
; 0.326 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.213      ; 0.643      ;
; 0.329 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.234      ; 0.667      ;
; 0.333 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.662      ;
; 0.333 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.457      ;
; 0.334 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.242      ; 0.680      ;
; 0.335 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.458      ;
; 0.339 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.230      ; 0.673      ;
; 0.342 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.467      ;
; 0.344 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.470      ;
; 0.345 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.468      ;
; 0.345 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.468      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.158 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.229      ; 0.491      ;
; 0.163 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.229      ; 0.496      ;
; 0.172 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.229      ; 0.505      ;
; 0.174 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.220      ; 0.498      ;
; 0.176 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.229      ; 0.509      ;
; 0.178 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.224      ; 0.506      ;
; 0.178 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.224      ; 0.506      ;
; 0.178 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.220      ; 0.502      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.223      ; 0.513      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4]            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                            ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.215      ; 0.511      ;
; 0.195 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.318      ;
; 0.197 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.321      ;
; 0.203 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.209      ; 0.516      ;
; 0.204 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.328      ;
; 0.204 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.215      ; 0.523      ;
; 0.223 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.347      ;
; 0.224 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.230      ; 0.558      ;
; 0.225 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.349      ;
; 0.225 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.350      ;
; 0.225 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.350      ;
; 0.225 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.350      ;
; 0.225 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.350      ;
; 0.227 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.351      ;
; 0.250 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.376      ;
; 0.253 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.377      ;
; 0.256 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.381      ;
; 0.260 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.225      ; 0.569      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.388      ;
; 0.266 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.390      ;
; 0.266 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.390      ;
; 0.267 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                                                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.392      ;
; 0.269 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.394      ;
; 0.285 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.230      ; 0.619      ;
; 0.285 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.245      ; 0.634      ;
; 0.286 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.241      ; 0.631      ;
; 0.289 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.224      ; 0.617      ;
; 0.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.236      ; 0.631      ;
; 0.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.236      ; 0.631      ;
; 0.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.241      ; 0.638      ;
; 0.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.219      ; 0.619      ;
; 0.307 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.048      ; 0.439      ;
; 0.308 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.432      ;
; 0.309 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.220      ; 0.633      ;
; 0.310 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.434      ;
; 0.310 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.434      ;
; 0.311 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.228      ; 0.643      ;
; 0.311 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.435      ;
; 0.313 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.437      ;
; 0.314 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.215      ; 0.633      ;
; 0.318 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.219      ; 0.641      ;
; 0.319 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.220      ; 0.643      ;
; 0.321 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.209      ; 0.634      ;
; 0.321 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.214      ; 0.639      ;
; 0.323 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.447      ;
; 0.325 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.214      ; 0.643      ;
; 0.325 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.449      ;
; 0.325 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.449      ;
; 0.326 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.451      ;
; 0.326 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.450      ;
; 0.327 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.224      ; 0.655      ;
; 0.327 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.452      ;
; 0.329 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.454      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.448 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.065      ; 0.590      ;
; 6.454 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.080      ; 0.611      ;
; 6.502 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.080      ; 0.658      ;
; 6.524 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.065      ; 0.665      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; -1.227 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 1.000        ; 1.508      ; 3.632      ;
; -1.227 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 1.000        ; 1.508      ; 3.632      ;
; -1.227 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 1.000        ; 1.508      ; 3.632      ;
; -1.227 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 1.000        ; 1.508      ; 3.632      ;
; 0.089  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg           ; ENET0_RX_CLK                                ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 0.856      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; -1.166 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 1.000        ; 1.523      ; 3.586      ;
; -1.166 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 1.000        ; 1.523      ; 3.586      ;
; -1.166 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 1.000        ; 1.523      ; 3.586      ;
; -1.166 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 1.000        ; 1.523      ; 3.586      ;
; 0.170  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg           ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 1.000        ; 0.142      ; 0.959      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 5.699 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[17]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.199      ;
; 5.699 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[17][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.199      ;
; 5.699 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[17][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.199      ;
; 5.699 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[17][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.199      ;
; 5.699 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[17][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.199      ;
; 5.699 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[16]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.199      ;
; 5.699 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[16][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.199      ;
; 5.699 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[16][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.199      ;
; 5.699 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[16][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.199      ;
; 5.699 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[16][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.199      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[6]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[6][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[3]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[3][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[3][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[3][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[3][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[1][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[1][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[1][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[1][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.780 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.116      ;
; 5.783 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.111      ;
; 5.783 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.111      ;
; 5.783 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.111      ;
; 5.783 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.111      ;
; 5.783 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.111      ;
; 5.783 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.111      ;
; 5.783 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.111      ;
; 5.783 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.111      ;
; 5.783 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.111      ;
; 5.783 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.111      ;
; 5.783 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.111      ;
; 5.783 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 2.111      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[15]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[15][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[15][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[14]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[14][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[14][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[14][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[14][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[13]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[13][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[13][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[13][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[13][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[6][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[6][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.799 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[6][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.117      ;
; 5.813 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.094      ;
; 5.813 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.094      ;
; 5.813 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.094      ;
; 5.813 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.094      ;
; 5.813 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.094      ;
; 5.813 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.094      ;
; 5.813 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.094      ;
; 5.813 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.094      ;
; 5.813 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.094      ;
; 5.813 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.094      ;
; 5.813 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.094      ;
; 5.813 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.094      ;
; 5.846 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 2.087      ;
; 5.846 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 2.087      ;
; 5.846 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 2.087      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[12]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[12][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[12][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[12][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[12][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[11]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[11][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[11][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[11][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[11][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[10]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[10][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[10][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[10][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[10][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[9][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 2.032      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[5]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[5][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[5][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[5][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[5][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[4]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[4][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[4][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[4][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[4][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[2]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[2][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[2][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[2][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
; 5.875 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[2][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 2.034      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; 0.508 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg           ; ENET1_RX_CLK                                ; ENET1_RX_CLK ; 0.000        ; 0.232      ; 0.824      ;
; 1.013 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 0.000        ; 1.841      ; 3.018      ;
; 1.013 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 0.000        ; 1.841      ; 3.018      ;
; 1.013 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 0.000        ; 1.841      ; 3.018      ;
; 1.013 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK ; 0.000        ; 1.841      ; 3.018      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+
; 0.609 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg           ; ENET0_RX_CLK                                ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.732      ;
; 1.046 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 0.000        ; 1.826      ; 3.036      ;
; 1.046 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 0.000        ; 1.826      ; 3.036      ;
; 1.046 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 0.000        ; 1.826      ; 3.036      ;
; 1.046 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK ; 0.000        ; 1.826      ; 3.036      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.959 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.102      ;
; 1.498 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.645      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[15][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[15][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[9]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[9][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[9][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[9][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[8]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[8][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[8][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[8][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[8][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[7]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[7][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[7][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[7][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.577 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[7][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.689      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[12]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[12][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[12][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[12][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[12][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[11]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[11][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[11][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[11][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[11][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[10]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[10][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[10][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[10][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[10][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[9][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[5]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[5][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[5][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[5][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[5][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[4]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[4][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[4][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[4][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[4][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[2]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[2][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[2][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[2][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[2][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.694      ;
; 1.578 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[0][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.692      ;
; 1.614 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[17]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.728      ;
; 1.614 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[23]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.728      ;
; 1.614 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[22]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.728      ;
; 1.614 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[21]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.728      ;
; 1.614 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[20]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.728      ;
; 1.614 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[19]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.728      ;
; 1.614 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[18]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.728      ;
; 1.614 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[16]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.728      ;
; 1.614 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[15]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.728      ;
; 1.614 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[14]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.728      ;
; 1.614 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[13]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.728      ;
; 1.614 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[12]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.728      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[15]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[15][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[15][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[14]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[14][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[14][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[14][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[14][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[13]                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[13][3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[13][2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[13][1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[13][0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[6][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[6][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.635 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[6][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.758      ;
; 1.647 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.789      ;
; 1.647 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.789      ;
; 1.647 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.789      ;
; 1.651 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[11]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.752      ;
; 1.651 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[10]                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.752      ;
; 1.651 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[9]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.752      ;
; 1.651 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[8]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.752      ;
; 1.651 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[7]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.752      ;
; 1.651 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[6]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.752      ;
; 1.651 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[5]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.752      ;
; 1.651 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[4]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.752      ;
; 1.651 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[3]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.752      ;
; 1.651 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[2]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.752      ;
; 1.651 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[1]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.752      ;
; 1.651 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|cnt_reg[0]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.752      ;
; 1.656 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[6]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.759      ;
; 1.656 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[6][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.759      ;
; 1.656 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|state[3]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.759      ;
; 1.656 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[3][3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.759      ;
; 1.656 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[3][2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.759      ;
; 1.656 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[3][1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.759      ;
; 1.656 ; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                      ; debounce_switch:debounce_switch_inst|debounce_reg[3][0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.759      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+----------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -4.377    ; 0.118 ; -3.065   ; 0.508   ; -3.000              ;
;  CLOCK_50                                    ; N/A       ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  ENET0_RX_CLK                                ; -4.377    ; 0.153 ; -3.065   ; 0.609   ; -3.000              ;
;  ENET1_RX_CLK                                ; -3.944    ; 0.158 ; -2.944   ; 0.508   ; -3.000              ;
;  altpll_component|auto_generated|pll1|clk[0] ; -3.119    ; 0.118 ; 3.757    ; 0.959   ; 3.691               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.010     ; 6.448 ; N/A      ; N/A     ; 3.818               ;
; Design-wide TNS                              ; -1243.379 ; 0.0   ; -25.418  ; 0.0     ; -662.47             ;
;  CLOCK_50                                    ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ENET0_RX_CLK                                ; -582.429  ; 0.000 ; -13.050  ; 0.000   ; -331.235            ;
;  ENET1_RX_CLK                                ; -567.649  ; 0.000 ; -12.368  ; 0.000   ; -331.235            ;
;  altpll_component|auto_generated|pll1|clk[0] ; -93.301   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------+-----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 66440    ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK                                ; 16       ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                ; ENET0_RX_CLK                                ; 9865     ; 5        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK                                ; 16       ; 0        ; 0        ; 0        ;
; ENET1_RX_CLK                                ; ENET1_RX_CLK                                ; 9858     ; 5        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 66440    ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; ENET1_RX_CLK                                ; altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK                                ; 16       ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                ; ENET0_RX_CLK                                ; 9865     ; 5        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK                                ; 16       ; 0        ; 0        ; 0        ;
; ENET1_RX_CLK                                ; ENET1_RX_CLK                                ; 9858     ; 5        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 119      ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK                                ; 4        ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                ; ENET0_RX_CLK                                ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK                                ; 4        ; 0        ; 0        ; 0        ;
; ENET1_RX_CLK                                ; ENET1_RX_CLK                                ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 119      ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK                                ; 4        ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                ; ENET0_RX_CLK                                ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; ENET1_RX_CLK                                ; 4        ; 0        ; 0        ; 0        ;
; ENET1_RX_CLK                                ; ENET1_RX_CLK                                ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 29    ; 29   ;
; Unconstrained Input Port Paths  ; 39    ; 39   ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 39    ; 39   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                ;
+---------------------------------------------+---------------------------------------------+-----------+-------------+
; Target                                      ; Clock                                       ; Type      ; Status      ;
+---------------------------------------------+---------------------------------------------+-----------+-------------+
; CLOCK_50                                    ; CLOCK_50                                    ; Base      ; Constrained ;
; ENET0_RX_CLK                                ; ENET0_RX_CLK                                ; Base      ; Constrained ;
; ENET1_RX_CLK                                ; ENET1_RX_CLK                                ; Base      ; Constrained ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------+---------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ENET0_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; ENET0_GTX_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RST_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_GTX_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RST_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ENET0_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; ENET0_GTX_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RST_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_GTX_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_RST_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Tue Mar 21 19:16:06 2023
Info: Command: quartus_sta fpga -c fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'lib/eth/syn/quartus/rgmii_phy_if.sdc'
Info (332104): Reading SDC File: 'lib/eth/syn/quartus/rgmii_io.sdc'
Info (332104): Reading SDC File: 'lib/eth/syn/quartus/mii_phy_if.sdc'
Info (332104): Reading SDC File: 'lib/eth/syn/quartus/gmii_phy_if.sdc'
Info (332104): Reading SDC File: 'lib/eth/syn/quartus/eth_mac_1g_rgmii.sdc'
Info (332104): Reading SDC File: 'lib/eth/syn/quartus/eth_mac_1g_gmii.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[0]} {altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -phase 90.00 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[1]} {altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ENET0_RX_CLK ENET0_RX_CLK
    Info (332105): create_clock -period 1.000 -name ENET1_RX_CLK ENET1_RX_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.377            -582.429 ENET0_RX_CLK 
    Info (332119):    -3.944            -567.649 ENET1_RX_CLK 
    Info (332119):    -3.119             -93.301 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.010               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.316               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.363               0.000 ENET0_RX_CLK 
    Info (332119):     0.373               0.000 ENET1_RX_CLK 
    Info (332119):     6.976               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -3.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.065             -13.050 ENET0_RX_CLK 
    Info (332119):    -2.944             -12.368 ENET1_RX_CLK 
    Info (332119):     3.757               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.101               0.000 ENET1_RX_CLK 
    Info (332119):     1.296               0.000 ENET0_RX_CLK 
    Info (332119):     2.072               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -331.235 ENET0_RX_CLK 
    Info (332119):    -3.000            -331.235 ENET1_RX_CLK 
    Info (332119):     3.707               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.831               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.819               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.924
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.924            -518.011 ENET0_RX_CLK 
    Info (332119):    -3.548            -498.762 ENET1_RX_CLK 
    Info (332119):    -2.632             -78.266 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.165               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354               0.000 ENET0_RX_CLK 
    Info (332119):     0.354               0.000 ENET1_RX_CLK 
    Info (332119):     6.887               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -2.769
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.769             -11.680 ENET0_RX_CLK 
    Info (332119):    -2.690             -11.211 ENET1_RX_CLK 
    Info (332119):     4.200               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.989
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.989               0.000 ENET1_RX_CLK 
    Info (332119):     1.190               0.000 ENET0_RX_CLK 
    Info (332119):     1.850               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -330.575 ENET0_RX_CLK 
    Info (332119):    -3.000            -330.575 ENET1_RX_CLK 
    Info (332119):     3.691               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.832               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.799               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.696            -188.688 ENET0_RX_CLK 
    Info (332119):    -1.625            -178.867 ENET1_RX_CLK 
    Info (332119):    -1.296             -38.382 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.006               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.118
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.118               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.153               0.000 ENET0_RX_CLK 
    Info (332119):     0.158               0.000 ENET1_RX_CLK 
    Info (332119):     6.448               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -1.227
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.227              -4.908 ENET0_RX_CLK 
    Info (332119):    -1.166              -4.664 ENET1_RX_CLK 
    Info (332119):     5.699               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.508
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.508               0.000 ENET1_RX_CLK 
    Info (332119):     0.609               0.000 ENET0_RX_CLK 
    Info (332119):     0.959               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -256.923 ENET1_RX_CLK 
    Info (332119):    -3.000            -256.755 ENET0_RX_CLK 
    Info (332119):     3.750               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.818               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.400               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Tue Mar 21 19:16:09 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


