#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed May  6 19:53:32 2020
# Process ID: 27232
# Current directory: B:/Projects/Vivado/project_lab_2/tmp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25008 B:\Projects\Vivado\project_lab_2\tmp\project_lab_2.xpr
# Log file: B:/Projects/Vivado/project_lab_2/tmp/vivado.log
# Journal file: B:/Projects/Vivado/project_lab_2/tmp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado_2019.2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 915.633 ; gain = 241.871
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
[Wed May  6 19:54:27 2020] Launched synth_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Wed May  6 19:58:18 2020] Launched synth_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/synth_2/runme.log
add_files -fileset constrs_1 -norecurse B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc
export_ip_user_files -of_objects  [get_files B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc
set_property target_constrs_file B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc [current_fileset -constrset]
reset_run synth_2
launch_runs synth_2 -jobs 4
[Wed May  6 19:59:30 2020] Launched synth_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Wed May  6 20:03:09 2020] Launched synth_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1421.375 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'E3' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'J15' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:12]
CRITICAL WARNING: [Common 17-69] Command failed: 'L16' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: 'M13' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:14]
CRITICAL WARNING: [Common 17-69] Command failed: 'R15' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: 'R17' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:16]
CRITICAL WARNING: [Common 17-69] Command failed: 'R13' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: 'T8' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:20]
CRITICAL WARNING: [Common 17-69] Command failed: 'K15' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:31]
CRITICAL WARNING: [Common 17-69] Command failed: 'J13' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:32]
CRITICAL WARNING: [Common 17-69] Command failed: 'N14' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:33]
CRITICAL WARNING: [Common 17-69] Command failed: 'T15' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:39]
CRITICAL WARNING: [Common 17-69] Command failed: 'T10' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:56]
CRITICAL WARNING: [Common 17-69] Command failed: 'R10' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:57]
CRITICAL WARNING: [Common 17-69] Command failed: 'K16' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:58]
CRITICAL WARNING: [Common 17-69] Command failed: 'K13' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:59]
CRITICAL WARNING: [Common 17-69] Command failed: 'P15' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:60]
CRITICAL WARNING: [Common 17-69] Command failed: 'T11' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:61]
CRITICAL WARNING: [Common 17-69] Command failed: 'T9' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:66]
CRITICAL WARNING: [Common 17-69] Command failed: 'J14' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:67]
CRITICAL WARNING: [Common 17-69] Command failed: 'P14' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:68]
CRITICAL WARNING: [Common 17-69] Command failed: 'T14' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:69]
CRITICAL WARNING: [Common 17-69] Command failed: 'U13' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:71]
CRITICAL WARNING: [Common 17-69] Command failed: 'M17' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc:78]
Finished Parsing XDC File [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1516.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1549.227 ; gain = 405.340
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:\Projects\Vivado\project_lab_2\rtl\mainframe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:\Projects\Vivado\project_lab_2\rtl\hub.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property part xc7a35tcsg324-1 [current_project]
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
WARNING: [Project 1-591] Current part 'xc7a35tcsg324-1' is different from part 'xc7a35tcpg236-1' stored in the checkpoint.  Please run report_drc, report_timing and report_power.
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.246 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2135.246 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
[Wed May  6 20:20:24 2020] Launched synth_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.168 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2491.168 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
[Wed May  6 20:27:59 2020] Launched synth_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2491.168 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_checkpoint synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.168 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 2491.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'B:/Projects/Vivado/project_lab_2/tmp/synth.dcp' has been generated.
B:/Projects/Vivado/project_lab_2/tmp/synth.dcp
reset_run synth_2
launch_runs synth_2 -jobs 4
[Wed May  6 20:48:08 2020] Launched synth_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.168 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.srcs/constr_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2539.191 ; gain = 48.023
launch_runs impl_2 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.762 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2559.902 ; gain = 17.141
[Wed May  6 20:50:20 2020] Launched impl_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Wed May  6 21:16:48 2020] Launched synth_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Wed May  6 21:23:15 2020] Launched synth_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Wed May  6 21:24:42 2020] Launched synth_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/synth_2/runme.log
close_design
reset_run synth_2
launch_runs synth_2 -jobs 4
[Wed May  6 22:16:03 2020] Launched synth_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Wed May  6 22:17:00 2020] Launched impl_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/impl_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  6 22:19:07 2020...
