# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc /root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234/dAlu.v --assert -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --trace -O1 --top-module dAlu +define+TOP_TYPE=VdAlu +define+PRINTF_COND=!dAlu.reset +define+STOP_COND=!dAlu.reset -CFLAGS -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VdAlu -DVL_USER_FINISH -include VdAlu.h -Mdir /root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234 --exe /root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234/dAlu-harness.cpp"
T      5731   609178  1529917297 "/root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234/VdAlu.cpp"
T      3749   609177  1529917297 "/root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234/VdAlu.h"
T      2181   609180  1529917297 "/root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234/VdAlu.mk"
T       569   609174  1529917297 "/root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234/VdAlu__Syms.cpp"
T       949   609173  1529917297 "/root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234/VdAlu__Syms.h"
T      3294   609176  1529917297 "/root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234/VdAlu__Trace.cpp"
T     12448   609175  1529917297 "/root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234/VdAlu__Trace__Slow.cpp"
T       816   609181  1529917297 "/root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234/VdAlu__ver.d"
T         0        0  1529917297 "/root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234/VdAlu__verFiles.dat"
T      1139   609179  1529917297 "/root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234/VdAlu_classes.mk"
S      6180   609157  1529917296 "/root/ChiselProject/code/test_run_dir/riscv.dAluTest1728764234/dAlu.v"
S   3870008   292400  1433741523 "/usr/bin/verilator_bin"
