
---------- Begin Simulation Statistics ----------
final_tick                               1796966083500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 855330                       # Simulator instruction rate (inst/s)
host_mem_usage                                 781788                       # Number of bytes of host memory used
host_op_rate                                  1405854                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1169.14                       # Real time elapsed on the host
host_tick_rate                             1536998906                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1643638891                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.796966                       # Number of seconds simulated
sim_ticks                                1796966083500                       # Number of ticks simulated
system.cpu.Branches                         122179366                       # Number of branches fetched
system.cpu.committedInsts                  1000000000                       # Number of instructions committed
system.cpu.committedOps                    1643638891                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       3593932167                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 3593932167                       # Number of busy cycles
system.cpu.num_cc_register_reads            684621252                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           687456199                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     87458671                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               35060409                       # Number of float alu accesses
system.cpu.num_fp_insts                      35060409                       # number of float instructions
system.cpu.num_fp_register_reads             21112342                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            18918847                       # number of times the floating registers were written
system.cpu.num_func_calls                    24231703                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1637124457                       # Number of integer alu accesses
system.cpu.num_int_insts                   1637124457                       # number of integer instructions
system.cpu.num_int_register_reads          3440778420                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1420044349                       # number of times the integer registers were written
system.cpu.num_load_insts                   304806432                       # Number of load instructions
system.cpu.num_mem_refs                     419545875                       # number of memory refs
system.cpu.num_store_insts                  114739443                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               3657676      0.22%      0.22% # Class of executed instruction
system.cpu.op_class::IntAlu                1197733977     72.87%     73.09% # Class of executed instruction
system.cpu.op_class::IntMult                  6029836      0.37%     73.46% # Class of executed instruction
system.cpu.op_class::IntDiv                  14114102      0.86%     74.32% # Class of executed instruction
system.cpu.op_class::FloatAdd                  479888      0.03%     74.35% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::SimdAdd                    14086      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::SimdAlu                   759035      0.05%     74.40% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1404      0.00%     74.40% # Class of executed instruction
system.cpu.op_class::SimdCvt                    28746      0.00%     74.40% # Class of executed instruction
system.cpu.op_class::SimdMisc                  295714      0.02%     74.41% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.41% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.41% # Class of executed instruction
system.cpu.op_class::SimdShift                   6350      0.00%     74.42% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.42% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     74.42% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.42% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              300272      0.02%     74.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                1654      0.00%     74.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              508757      0.03%     74.46% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 812      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             164625      0.01%     74.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                178      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::MemRead                288552905     17.56%     92.03% # Class of executed instruction
system.cpu.op_class::MemWrite                98971802      6.02%     98.05% # Class of executed instruction
system.cpu.op_class::FloatMemRead            16253527      0.99%     99.04% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           15767641      0.96%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1643643019                       # Class of executed instruction
system.cpu.workload.numSyscalls                   171                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        105003                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3912378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          197                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7825780                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            197                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    419400071                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        419400071                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    419400212                       # number of overall hits
system.cpu.dcache.overall_hits::total       419400212                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3253720                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3253720                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3253855                       # number of overall misses
system.cpu.dcache.overall_misses::total       3253855                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46925283500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46925283500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46925283500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46925283500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    422653791                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    422653791                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    422654067                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    422654067                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007698                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007698                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007699                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14422.041079                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14422.041079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14421.442719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14421.442719                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2918708                       # number of writebacks
system.cpu.dcache.writebacks::total           2918708                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      3253720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3253720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3253855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3253855                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  43671563500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43671563500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  43679070500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43679070500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007698                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007698                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007699                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007699                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13422.041079                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13422.041079                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13423.791318                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13423.791318                       # average overall mshr miss latency
system.cpu.dcache.replacements                3253343                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    304268042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       304268042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2087189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2087189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  27770157000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27770157000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    306355231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    306355231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006813                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006813                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13305.051435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13305.051435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2087189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2087189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  25682968000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25682968000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12305.051435                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12305.051435                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    115132029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      115132029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1166531                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1166531                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19155126500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19155126500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    116298560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    116298560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16420.589337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16420.589337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1166531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1166531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17988595500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17988595500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15420.589337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15420.589337                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.979883                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           422654067                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3253855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.893332                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.979883                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         848561989                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        848561989                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   306355589                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   116302435                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        362269                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        114098                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1323335567                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1323335567                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1323335567                       # number of overall hits
system.cpu.icache.overall_hits::total      1323335567                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       659547                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         659547                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       659547                       # number of overall misses
system.cpu.icache.overall_misses::total        659547                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8879129000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8879129000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8879129000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8879129000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1323995114                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1323995114                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1323995114                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1323995114                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000498                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000498                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000498                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000498                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13462.465905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13462.465905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13462.465905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13462.465905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       659035                       # number of writebacks
system.cpu.icache.writebacks::total            659035                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       659547                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       659547                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       659547                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       659547                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8219582000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8219582000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8219582000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8219582000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000498                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000498                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000498                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000498                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12462.465905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12462.465905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12462.465905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12462.465905                       # average overall mshr miss latency
system.cpu.icache.replacements                 659035                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1323335567                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1323335567                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       659547                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        659547                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8879129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8879129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1323995114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1323995114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000498                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000498                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13462.465905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13462.465905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       659547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       659547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8219582000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8219582000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000498                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000498                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12462.465905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12462.465905                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.944750                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1323995114                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            659547                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2007.431031                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.944750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999892                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999892                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2648649775                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2648649775                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1323995204                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           449                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1796966083500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               655192                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              3189323                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3844515                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              655192                       # number of overall hits
system.l2.overall_hits::.cpu.data             3189323                       # number of overall hits
system.l2.overall_hits::total                 3844515                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              64532                       # number of demand (read+write) misses
system.l2.demand_misses::total                  68887                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4355                       # number of overall misses
system.l2.overall_misses::.cpu.data             64532                       # number of overall misses
system.l2.overall_misses::total                 68887                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    345358500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5057660000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5403018500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    345358500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5057660000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5403018500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           659547                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          3253855                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3913402                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          659547                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         3253855                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3913402                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006603                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.019832                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017603                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006603                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.019832                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017603                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79301.607348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78374.449885                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78433.064294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79301.607348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78374.449885                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78433.064294                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31400                       # number of writebacks
system.l2.writebacks::total                     31400                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          4355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         64532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             68887                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        64532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            68887                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    301808500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4412340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4714148500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    301808500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4412340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4714148500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.019832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017603                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.019832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017603                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68374.449885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68433.064294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68374.449885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68433.064294                       # average overall mshr miss latency
system.l2.replacements                          36313                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2918708                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2918708                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2918708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2918708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       659035                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           659035                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       659035                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       659035                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           1107654                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1107654                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4600162500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4600162500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1166531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1166531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.050472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.050472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78131.740748                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78131.740748                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4011392500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4011392500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.050472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.050472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68131.740748                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68131.740748                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         655192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             655192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    345358500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    345358500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       659547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         659547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79301.607348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79301.607348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    301808500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    301808500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69301.607348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       2081669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2081669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    457497500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    457497500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      2087324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2087324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80901.414677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80901.414677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5655                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5655                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    400947500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    400947500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70901.414677                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70901.414677                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32494.859606                       # Cycle average of tags in use
system.l2.tags.total_refs                     7825779                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     69081                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    113.284101                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     112.137781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2161.659928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30221.061897                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.065969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.922274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991664                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32746                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62675313                       # Number of tag accesses
system.l2.tags.data_accesses                 62675313                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     64517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.713974842500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1813                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1813                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              629979                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29617                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       68887                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31400                       # Number of write requests accepted
system.mem_ctrls.readBursts                     68887                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31400                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 68887                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31400                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.987865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.389038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    607.946172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1811     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1813                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.311087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.284390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.950353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              614     33.87%     33.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      1.65%     35.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1161     64.04%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.39%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1813                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4408768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2009600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1794808194500                       # Total gap between requests
system.mem_ctrls.avgGap                   17896718.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       278720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4129088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2008640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 155105.876821631158                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2297810.758875126950                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1117795.165108356858                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         4355                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        64532                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31400                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    123832000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1778401750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 42901674837250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28434.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27558.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1366295376.98                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       278720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4130048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4408768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       278720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       278720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2009600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2009600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         4355                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        64532                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          68887                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31400                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31400                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       155106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2298345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2453451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       155106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       155106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1118329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1118329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1118329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       155106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2298345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         3571780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                68872                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31385                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4238                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1995                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1911                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1919                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2066                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1902                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               610883750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             344360000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1902233750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8869.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27619.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               52529                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14789                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           47.12                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32939                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   194.797899                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   126.458480                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.272048                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15645     47.50%     47.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11477     34.84%     82.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1490      4.52%     86.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          819      2.49%     89.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          934      2.84%     92.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          503      1.53%     93.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          253      0.77%     94.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          220      0.67%     95.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1598      4.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32939                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4407808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2008640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.452917                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.117795                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       121815540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        64746495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      254141160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      85921200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 141850921680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  33527312790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 661801449600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  837706308465                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.178141                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1720209468250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  60004620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16751995250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       113368920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        60257010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      237604920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      77908500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 141850921680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  32846122890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 662375083200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  837561267120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.097427                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1721708743750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  60004620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15252719750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10010                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31400                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4716                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58877                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58877                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10010                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       173890                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       173890                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 173890                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6418368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6418368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6418368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             68887                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   68887    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               68887                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           231048000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          366110000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           2746871                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2950108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       659035                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          339548                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1166531                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1166531                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        659547                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2087324                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1978129                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9761053                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              11739182                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     84389248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    395044032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              479433280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           36313                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2009600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3949715                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000050                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007080                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3949517     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    198      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3949715                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1796966083500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7490633000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         989320500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4880782500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
