# easy-riscv-pipeline
This project is a 32-bit RISC-V model developed on Quartus II 9.0. It implements a simple 5-stage pipeline functionality.
