Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Mon Feb 27 10:36:15 2017
| Host              : THTBa running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file main_clock_utilization_routed.rpt
| Design            : main
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0
9. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    5 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------------+------------------------+--------------+-------+
|       |                             |                        |   Num Loads  |       |
+-------+-----------------------------+------------------------+------+-------+-------+
| Index | BUFG Cell                   | Net Name               | BELs | Sites | Fixed |
+-------+-----------------------------+------------------------+------+-------+-------+
|     1 | clk0_BUFG_inst              | clk0_BUFG              |   32 |     7 |    no |
|     2 | PC_changed_mem_BUFG_inst    | PC_changed_mem_BUFG    |   33 |     9 |    no |
|     3 | e3_IBUF_BUFG_inst           | e3_IBUF_BUFG           |   49 |    13 |    no |
|     4 | ALU_result_To_Rt0_BUFG_inst | ALU_result_To_Rt0_BUFG |  213 |    72 |    no |
|     5 | clk_BUFG_inst               | clk_BUFG               | 2127 |   860 |    no |
+-------+-----------------------------+------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+------------------------+--------------------+--------------+-------+
|       |                        |                    |   Num Loads  |       |
+-------+------------------------+--------------------+------+-------+-------+
| Index | Local Clk Src          | Net Name           | BELs | Sites | Fixed |
+-------+------------------------+--------------------+------+-------+-------+
|     1 | dis/df0/clk_divide_reg | dis/df0/clk_divide |    3 |     1 |    no |
|     2 | d1/low_reg             | d1/_clk            |    5 |     1 |    no |
+-------+------------------------+--------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |  134 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1631 | 15200 |  512 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X1Y8 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 134 |     0 |        0 | clk_BUFG       |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |     Clock Net Name     |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------+
| BUFG        | BUFHCE_X1Y12 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   32 |     0 |        0 | ALU_result_To_Rt0_BUFG |
| BUFG        | BUFHCE_X1Y23 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   32 |     0 |        0 | clk0_BUFG              |
| BUFG        | BUFHCE_X1Y22 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   33 |     0 |        0 | PC_changed_mem_BUFG    |
| BUFG        | BUFHCE_X1Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   49 |     0 |        0 | e3_IBUF_BUFG           |
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 1481 |   512 |        0 | clk_BUFG               |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells ALU_result_To_Rt0_BUFG_inst]
set_property LOC BUFGCTRL_X0Y2 [get_cells PC_changed_mem_BUFG_inst]
set_property LOC BUFGCTRL_X0Y3 [get_cells clk0_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_BUFG_inst]
set_property LOC BUFGCTRL_X0Y16 [get_cells e3_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports e3]

# Clock net "ALU_result_To_Rt0_BUFG" driven by instance "ALU_result_To_Rt0_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_ALU_result_To_Rt0_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_ALU_result_To_Rt0_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ALU_result_To_Rt0_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_ALU_result_To_Rt0_BUFG}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "PC_changed_mem_BUFG" driven by instance "PC_changed_mem_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_PC_changed_mem_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_PC_changed_mem_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PC_changed_mem_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_PC_changed_mem_BUFG}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk0_BUFG" driven by instance "clk0_BUFG_inst" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_clk0_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk0_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk0_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk0_BUFG}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk_BUFG" driven by instance "clk_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "d1/_clk" driven by instance "d1/low_reg" located at site "SLICE_X79Y79"
#startgroup
create_pblock {CLKAG_d1/_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_d1/_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="d1/_clk"}]]]
resize_pblock [get_pblocks {CLKAG_d1/_clk}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dis/df0/clk_divide" driven by instance "dis/df0/clk_divide_reg" located at site "SLICE_X89Y68"
#startgroup
create_pblock {CLKAG_dis/df0/clk_divide}
add_cells_to_pblock [get_pblocks  {CLKAG_dis/df0/clk_divide}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dis/df0/clk_divide"}]]]
resize_pblock [get_pblocks {CLKAG_dis/df0/clk_divide}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "e3_IBUF_BUFG" driven by instance "e3_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_e3_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_e3_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="e3_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_e3_IBUF_BUFG}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
