INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dandaman/lab1ex1/lab1ex1.srcs/sources_1/imports/Downloads/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dandaman/lab1ex1/lab1ex1.srcs/sources_1/imports/Downloads/traffic_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dandaman/lab1ex1/lab1ex1.srcs/sources_1/imports/Downloads/traffic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dandaman/lab1ex1/lab1ex1.srcs/sources_1/imports/Downloads/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
WARNING: [VRFC 10-8884] decimal constant 20000000000 should be smaller than 2147483648; using -1474836480 instead [/home/dandaman/lab1ex1/lab1ex1.srcs/sources_1/imports/Downloads/traffic_tb.v:59]
WARNING: [VRFC 10-8884] decimal constant 30000000000 should be smaller than 2147483648; using -64771072 instead [/home/dandaman/lab1ex1/lab1ex1.srcs/sources_1/imports/Downloads/traffic_tb.v:112]
WARNING: [VRFC 10-8884] decimal constant 20000000000 should be smaller than 2147483648; using -1474836480 instead [/home/dandaman/lab1ex1/lab1ex1.srcs/sources_1/imports/Downloads/traffic_tb.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dandaman/lab1ex1/lab1ex1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
