# 64-bit Carry Lookahead Adder (CLA) â€“ RTL to GDSII (Sky130)

This project implements a **64-bit Carry Lookahead Adder (CLA)** starting from **Verilog RTL**, followed by:

* **Logic Synthesis** (Yosys)
* **Static Timing Analysis (OpenSTA)**
* **Place & Route** (OpenROAD)
* **Physical Verification**
* **GDSII Generation** using the **Sky130 PDK**

It demonstrates a complete open-source **ASIC implementation flow**.

---

## ğŸ“‚ Project Structure

```
.
â”œâ”€â”€ verilog/            # Verilog RTL source files
â”œâ”€â”€ sdc/                # Timing constraint files
â”œâ”€â”€ flow/               # OpenROAD results, logs, DEF, GDS, etc.
â”œâ”€â”€ cla_full.png        # Final layout image
â”œâ”€â”€ openroad_scripts/   # OpenROAD custom scripts
â”œâ”€â”€ openroad_gui.tcl    # GUI config script
â””â”€â”€ README.md
```

---

## ğŸ§© 1. RTL Design

The CLA is built hierarchically:

* `adder4.v`
* `adder8.v`
* `adder16.v`
* `adder32.v`
* `adder64.v` (top module)
* `cla64_synth.v` (post-synthesis netlist)

Each sub-adder uses propagate-generate logic for faster carry generation.

---

## âš™ï¸ 2. Synthesis (Yosys)

Yosys was used with the Sky130 HD standard cell library:

```
read_verilog adder64.v
synth -top adder64
dfflibmap -liberty sky130_fd_sc_hd.lib
abc -liberty sky130_fd_sc_hd.lib
write_verilog cla64_synth.v
```

---

## ğŸ•’ 3. Timing Constraints (SDC)

Example used:

```
create_clock -name clk -period 40
set_input_delay  3 -clock clk [get_ports {A[*] B[*] Cin}]
set_output_delay 2 -clock clk [get_ports {Sum[*] Cout}]
set_load 0.05 [get_ports {Cout}]
```

---

## ğŸ› ï¸ 4. OpenROAD Flow

OpenROAD was used for:

* Floorplan
* Placement
* CTS (Clock Tree Synthesis)
* Routing
* STA
* DRC Cleaning
* GDSII Export

Flow command:

```
make PLATFORM=sky130hd DESIGN_CONFIG=designs/sky130hd/CLA64/config.mk
```

---

## ğŸ“ 5. Final Layout (GDS)

A full-chip layout was completed successfully with:

* **No DRC violations**
* **Clean routing**
* **Clock tree inserted**
* **All pins placed**

### ğŸ”½ Final Layout Image

*(Add your PNG after upload)*

```
images/cla_full.png
```

---

## ğŸ“Š 6. Reports

Generated by OpenROAD:

* Timing reports (setup & hold)
* Routing congestion maps
* Placement reports
* Clock tree reports
* Final SPEF
* Final DEF/GDS

Stored inside:

```
flow/reports/
flow/results/
```

---

## ğŸ Conclusion

This project demonstrates a full **RTLâ€“GDSII ASIC flow** using only **open-source tools**, proving that complex designs such as a 64-bit CLA can be implemented without commercial EDA tools.

---

## ğŸ“œ Tools Used

| Tool              | Purpose                     |
| ----------------- | --------------------------- |
| **Yosys**         | Logic synthesis             |
| **OpenSTA**       | Static timing analysis      |
| **OpenROAD**      | Floorplan â†’ PnR â†’ GDS       |
| **Sky130 PDK**    | Standard cells & tech files |
| **Magic/KLayout** | Layout visualization        |

---

## âœ¨ Author

**Rohit Kumar Maurya**
M.Tech (VLSI Design) â€“ RTL-to-GDS enthusiast

