// Seed: 3999106188
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wor  id_2
);
  wire id_4;
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_4(
      id_1, 1
  );
  wire id_5, id_6;
  tri id_7 = id_3;
  wire id_8, id_9, id_10;
  wire id_11;
  assign id_3 = -1'd0;
  wire id_12;
  module_0 modCall_1 (id_11);
  wire id_13, id_14, id_15;
  wire id_16 = id_13;
endmodule
