{
	"author": [
		"Alexander Matveev",
		"Nir Shavit"
	],
	"booktitle": "Proceedings of the 20th International Conference on Architectural Support for Programming Languages and Operating Systems",
	"booktitleshort": "ASPLOS",
	"crossref": "conf/asplos/2015",
	"dblpkey": "conf/asplos/MatveevS15",
	"doi": "10.1145/2694344.2694393",
	"ee": "http://doi.acm.org/10.1145/2694344.2694393",
	"pages": "59-71",
	"publisher": "ACM",
	"stemmed": [
		"reduc",
		"hardwar",
		"n",
		"orec",
		"a",
		"safe",
		"and",
		"scalabl",
		"hybrid",
		"transact",
		"memori"
	],
	"tag": [
		"hardware",
		"hybrid",
		"memory management",
		"scalability",
		"transaction"
	],
	"title": "Reduced Hardware NOrec: A Safe and Scalable Hybrid Transactional Memory",
	"type": "inproceedings",
	"venue": "ASPLOS",
	"year": 2015
}