INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/SOURCE_FILES/brent_kung_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Brent_Kung_Adder
INFO: [VRFC 10-311] analyzing module parallel_prefix_tree_first_half
INFO: [VRFC 10-311] analyzing module parallel_prefix_tree_second_half
INFO: [VRFC 10-311] analyzing module group_q_generation
INFO: [VRFC 10-311] analyzing module cin_generation_logic
INFO: [VRFC 10-311] analyzing module prefix_logic
INFO: [VRFC 10-311] analyzing module FA_CLA_prefix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/SOURCE_FILES/brent_kung_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder_tb
