#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Jul  6 12:06:32 2015
# Process ID: 957
# Log file: /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.runs/impl_2/design_1_wrapper.vdi
# Journal file: /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1651.902 ; gain = 498.516 ; free physical = 8194 ; free virtual = 17039
WARNING: [Vivado 12-2489] -input_jitter contains time 0.206180 which will be rounded to 0.206 to ensure it is an integer multiple of 1 picosecond [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_ila_0_1/ila_v5_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_ila_0_1/ila_v5_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc:68]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_design_1_clk_wiz_0_0'. [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc:68]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc:68]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_clocks clk_out2_design_1_clk_wiz_0_0]'. [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc:68]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_design_1_clk_wiz_0_0'. [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc:69]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc:69]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-from [get_clocks clk_out2_design_1_clk_wiz_0_0]'. [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc:69]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 101 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 88 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1676.902 ; gain = 818.004 ; free physical = 8185 ; free virtual = 17016
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -218 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1683.930 ; gain = 7.020 ; free physical = 8181 ; free virtual = 17012

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/hls_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkToAXI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "f83f1247".
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1683.934 ; gain = 0.000 ; free physical = 8182 ; free virtual = 16998
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1543a770d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1683.934 ; gain = 0.004 ; free physical = 8182 ; free virtual = 16998
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 212ebeee

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1683.934 ; gain = 0.004 ; free physical = 8181 ; free virtual = 16997

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 31 inverter(s) to 31 load pin(s).
INFO: [Opt 31-10] Eliminated 810 cells.
Phase 3 Constant Propagation | Checksum: 109d85f96

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1683.934 ; gain = 0.004 ; free physical = 8179 ; free virtual = 16995

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 3551 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 921 unconnected cells.
Phase 4 Sweep | Checksum: 1b4e382a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1683.934 ; gain = 0.004 ; free physical = 8178 ; free virtual = 16995
Ending Logic Optimization Task | Checksum: 1b4e382a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1683.934 ; gain = 0.004 ; free physical = 8178 ; free virtual = 16995
Implement Debug Cores | Checksum: 129f24f69
Logic Optimization | Checksum: 11a765304

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 17672ba40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1747.938 ; gain = 0.000 ; free physical = 8139 ; free virtual = 16951
Ending Power Optimization Task | Checksum: 17672ba40

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1747.938 ; gain = 64.004 ; free physical = 8139 ; free virtual = 16951
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1747.938 ; gain = 71.035 ; free physical = 8139 ; free virtual = 16951
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1763.938 ; gain = 0.000 ; free physical = 8138 ; free virtual = 16951
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.runs/impl_2/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -218 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 8bf42647

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1763.945 ; gain = 0.000 ; free physical = 8135 ; free virtual = 16948

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1763.945 ; gain = 0.000 ; free physical = 8135 ; free virtual = 16948
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1763.945 ; gain = 0.000 ; free physical = 8135 ; free virtual = 16947

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: c050c861

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1763.945 ; gain = 0.000 ; free physical = 8135 ; free virtual = 16947
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: c050c861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.996 ; gain = 120.051 ; free physical = 8131 ; free virtual = 16944

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: c050c861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.996 ; gain = 120.051 ; free physical = 8131 ; free virtual = 16944

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 8d1aad80

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.996 ; gain = 120.051 ; free physical = 8131 ; free virtual = 16944
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eb6833fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.996 ; gain = 120.051 ; free physical = 8131 ; free virtual = 16944

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1138a5e1e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.996 ; gain = 120.051 ; free physical = 8131 ; free virtual = 16943
Phase 2.1.2.1 Place Init Design | Checksum: 1d5ece614

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1883.996 ; gain = 120.051 ; free physical = 8130 ; free virtual = 16943
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1d5ece614

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1883.996 ; gain = 120.051 ; free physical = 8130 ; free virtual = 16943

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1d5ece614

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1883.996 ; gain = 120.051 ; free physical = 8130 ; free virtual = 16943
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1d5ece614

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1883.996 ; gain = 120.051 ; free physical = 8130 ; free virtual = 16943
Phase 2.1 Placer Initialization Core | Checksum: 1d5ece614

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1883.996 ; gain = 120.051 ; free physical = 8130 ; free virtual = 16943
Phase 2 Placer Initialization | Checksum: 1d5ece614

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1883.996 ; gain = 120.051 ; free physical = 8130 ; free virtual = 16943

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 125d5ffad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8070 ; free virtual = 16929

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 125d5ffad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8070 ; free virtual = 16929

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 98e8a27d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8062 ; free virtual = 16921

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 150adc407

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8062 ; free virtual = 16921

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 150adc407

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8062 ; free virtual = 16921

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: b5c5f377

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8062 ; free virtual = 16921

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 8e887e23

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8062 ; free virtual = 16921

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909
Phase 4.6 Small Shape Detail Placement | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909
Phase 4 Detail Placement | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 247d15d8e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 247d15d8e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.566. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909
Phase 5.2.2 Post Placement Optimization | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909
Phase 5.2 Post Commit Optimization | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909
Phase 5.5 Placer Reporting | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 266f2c2eb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 266f2c2eb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909
Ending Placer Task | Checksum: 17a96677a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.012 ; gain = 152.066 ; free physical = 8050 ; free virtual = 16909
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1916.012 ; gain = 152.070 ; free physical = 8050 ; free virtual = 16909
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1916.012 ; gain = 0.000 ; free physical = 8041 ; free virtual = 16909
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1916.012 ; gain = 0.000 ; free physical = 8047 ; free virtual = 16908
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1916.012 ; gain = 0.000 ; free physical = 8047 ; free virtual = 16908
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1916.012 ; gain = 0.000 ; free physical = 8046 ; free virtual = 16907
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -218 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Jul  6 12:09:14 2015
# Process ID: 2878
# Log file: /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.runs/impl_2/design_1_wrapper.vdi
# Journal file: /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1651.910 ; gain = 498.516 ; free physical = 8184 ; free virtual = 17015
WARNING: [Vivado 12-2489] -input_jitter contains time 0.206180 which will be rounded to 0.206 to ensure it is an integer multiple of 1 picosecond [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_ila_0_1/ila_v5_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_ila_0_1/ila_v5_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc:230]
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 101 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 88 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1676.910 ; gain = 818.004 ; free physical = 8175 ; free virtual = 16992
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -218 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1683.938 ; gain = 7.020 ; free physical = 8171 ; free virtual = 16987

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/hls_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkToAXI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "f83f1247".
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1683.941 ; gain = 0.000 ; free physical = 8169 ; free virtual = 16972
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1543a770d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1683.941 ; gain = 0.004 ; free physical = 8169 ; free virtual = 16972
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 212ebeee

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1683.941 ; gain = 0.004 ; free physical = 8169 ; free virtual = 16971

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 31 inverter(s) to 31 load pin(s).
INFO: [Opt 31-10] Eliminated 810 cells.
Phase 3 Constant Propagation | Checksum: 109d85f96

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1683.941 ; gain = 0.004 ; free physical = 8165 ; free virtual = 16968

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 3551 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 921 unconnected cells.
Phase 4 Sweep | Checksum: 1b4e382a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1683.941 ; gain = 0.004 ; free physical = 8152 ; free virtual = 16969
Ending Logic Optimization Task | Checksum: 1b4e382a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1683.941 ; gain = 0.004 ; free physical = 8152 ; free virtual = 16969
Implement Debug Cores | Checksum: 129f24f69
Logic Optimization | Checksum: 11a765304

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 17672ba40

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1747.945 ; gain = 0.000 ; free physical = 8096 ; free virtual = 16929
Ending Power Optimization Task | Checksum: 17672ba40

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1747.945 ; gain = 64.004 ; free physical = 8096 ; free virtual = 16929
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1747.945 ; gain = 71.035 ; free physical = 8096 ; free virtual = 16929
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1763.945 ; gain = 0.000 ; free physical = 8094 ; free virtual = 16929
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.runs/impl_2/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -218 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 8bf42647

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1763.953 ; gain = 0.000 ; free physical = 8057 ; free virtual = 16925

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1763.953 ; gain = 0.000 ; free physical = 8057 ; free virtual = 16925
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1763.953 ; gain = 0.000 ; free physical = 8057 ; free virtual = 16925

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: c050c861

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1763.953 ; gain = 0.000 ; free physical = 8057 ; free virtual = 16925
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: c050c861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.004 ; gain = 120.051 ; free physical = 8053 ; free virtual = 16922

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: c050c861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.004 ; gain = 120.051 ; free physical = 8053 ; free virtual = 16922

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 8d1aad80

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.004 ; gain = 120.051 ; free physical = 8053 ; free virtual = 16922
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eb6833fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.004 ; gain = 120.051 ; free physical = 8053 ; free virtual = 16922

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1138a5e1e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1884.004 ; gain = 120.051 ; free physical = 8049 ; free virtual = 16918
Phase 2.1.2.1 Place Init Design | Checksum: 1d5ece614

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1884.004 ; gain = 120.051 ; free physical = 8048 ; free virtual = 16917
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1d5ece614

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1884.004 ; gain = 120.051 ; free physical = 8048 ; free virtual = 16917

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1d5ece614

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1884.004 ; gain = 120.051 ; free physical = 8048 ; free virtual = 16917
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1d5ece614

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1884.004 ; gain = 120.051 ; free physical = 8048 ; free virtual = 16917
Phase 2.1 Placer Initialization Core | Checksum: 1d5ece614

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1884.004 ; gain = 120.051 ; free physical = 8048 ; free virtual = 16917
Phase 2 Placer Initialization | Checksum: 1d5ece614

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1884.004 ; gain = 120.051 ; free physical = 8048 ; free virtual = 16917

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 125d5ffad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8035 ; free virtual = 16904

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 125d5ffad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8035 ; free virtual = 16904

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 98e8a27d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8095 ; free virtual = 16896

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 150adc407

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8095 ; free virtual = 16896

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 150adc407

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8095 ; free virtual = 16896

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: b5c5f377

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8095 ; free virtual = 16896

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 8e887e23

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8095 ; free virtual = 16896

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883
Phase 4.6 Small Shape Detail Placement | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883
Phase 4 Detail Placement | Checksum: 1ac38e520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 247d15d8e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 247d15d8e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.566. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883
Phase 5.2.2 Post Placement Optimization | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883
Phase 5.2 Post Commit Optimization | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883
Phase 5.5 Placer Reporting | Checksum: 23a332400

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 266f2c2eb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 266f2c2eb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883
Ending Placer Task | Checksum: 17a96677a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.020 ; gain = 152.066 ; free physical = 8082 ; free virtual = 16883
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1916.020 ; gain = 152.070 ; free physical = 8082 ; free virtual = 16883
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1916.020 ; gain = 0.000 ; free physical = 8073 ; free virtual = 16883
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1916.020 ; gain = 0.000 ; free physical = 8081 ; free virtual = 16882
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1916.020 ; gain = 0.000 ; free physical = 8078 ; free virtual = 16880
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1916.020 ; gain = 0.000 ; free physical = 8078 ; free virtual = 16880
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -218 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c9cdf4af

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1990.062 ; gain = 74.043 ; free physical = 7925 ; free virtual = 16727

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c9cdf4af

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1990.062 ; gain = 74.043 ; free physical = 7924 ; free virtual = 16726

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c9cdf4af

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2003.051 ; gain = 87.031 ; free physical = 7892 ; free virtual = 16693
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c49270a0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7874 ; free virtual = 16676
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.7    | TNS=0      | WHS=-0.166 | THS=-62.1  |

Phase 2 Router Initialization | Checksum: 233bd4550

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7874 ; free virtual = 16676

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12ecb0870

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7874 ; free virtual = 16676

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 645
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16713f338

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7874 ; free virtual = 16676
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.29   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c7ba709c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16651

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 13c681513

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16651
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.29   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e22bad13

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16651
Phase 4 Rip-up And Reroute | Checksum: 1e22bad13

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16651

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 232b631e9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16651
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.37   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 232b631e9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16651

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 232b631e9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16651

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 16c7c69e7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16651
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.37   | TNS=0      | WHS=0.03   | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1ec3a3da8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16651

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.627503 %
  Global Horizontal Routing Utilization  = 0.837125 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1896fd4d1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16651

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1896fd4d1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16651

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 13f50d983

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16650

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.37   | TNS=0      | WHS=0.03   | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 13f50d983

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16650
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16650
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 2020.910 ; gain = 104.891 ; free physical = 7849 ; free virtual = 16650
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2029.902 ; gain = 0.000 ; free physical = 7837 ; free virtual = 16650
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_backup/CameraLinkTest.runs/impl_2/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Jul  6 12:10:51 2015...
