{"vcs1":{"timestamp_begin":1750906708.684254959, "rt":0.31, "ut":0.21, "st":0.06}}
{"vcselab":{"timestamp_begin":1750906709.071916139, "rt":0.20, "ut":0.11, "st":0.07}}
{"link":{"timestamp_begin":1750906709.329566070, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750906708.364038432}
{"VCS_COMP_START_TIME": 1750906708.364038432}
{"VCS_COMP_END_TIME": 1750906709.680821380}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2521186}}
{"stitch_vcselab": {"peak_mem": 2521226}}
