// Seed: 2917906164
module module_0 (
    input  tri0 id_0,
    output wire id_1,
    output wor  id_2
);
  assign id_2 = 1'd0;
  assign module_1.id_4 = 0;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd34
) (
    output wand id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    output uwire id_5,
    input tri0 id_6,
    input wor id_7,
    output supply1 id_8,
    inout tri1 id_9,
    output tri id_10,
    input tri id_11,
    output wire _id_12,
    output tri id_13
);
  logic [-1 : id_12] id_15 = id_15;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_13
  );
endmodule
