Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/gpgpu-sim_git-commit-a5339f56558d282e0ff48181156f07c28d32c1b6_modified_0.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/bfs-rodinia-3.1/__data_graph1MW_6_txt/QV100-PTX-1B_INSN
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/bfs-rodinia-3.1/__data_graph1MW_6_txt/QV100-PTX-1B_INSN
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/ee695paa/github/gpu-app-collection/src/..//bin/9.1/release/bfs-rodinia-3.1 ./data/graph1MW_6.txt


        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-a5339f56558d282e0ff48181156f07c28d32c1b6_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Fr2c2f13c9e651a088ca48d94c6578c489  /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/bfs-rodinia-3.1
Extracting PTX file and ptxas options    1: bfs-rodinia-3.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: bfs-rodinia-3.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: bfs-rodinia-3.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: bfs-rodinia-3.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: bfs-rodinia-3.5.sm_62.ptx -arch=sm_62
equency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                1000000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/bfs-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/bfs-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/bfs-rodinia-3.1
Running md5sum using "md5sum /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/bfs-rodinia-3.1 "
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/bfs-rodinia-3.1
Extracting specific PTX file named bfs-rodinia-3.1.sm_30.ptx 
Extracting specific PTX file named bfs-rodinia-3.2.sm_35.ptx 
Extracting specific PTX file named bfs-rodinia-3.3.sm_50.ptx 
Extracting specific PTX file named bfs-rodinia-3.4.sm_60.ptx 
Extracting specific PTX file named bfs-rodinia-3.5.sm_62.ptx 
Extracting specific PTX file nameExtracting PTX file and ptxas options    6: bfs-rodinia-3.6.sm_70.ptx -arch=sm_70
d bfs-rodinia-3.6.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x400e90, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Parsing bfs-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Parsing bfs-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Parsing bfs-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Parsing bfs-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Parsing bfs-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at bfs-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:112 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:113 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:114 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at bfs-rodinia-3.1.sm_30.ptx:115 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from bfs-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from bfs-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from bfs-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from bfs-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from bfs-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=16, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=20, lmem=0, smem=0, cmem=404
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x400dc0, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe48 (bfs-rodinia-3.6.sm_70.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (bfs-rodinia-3.6.sm_70.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe78 (bfs-rodinia-3.6.sm_70.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (bfs-rodinia-3.6.sm_70.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xec0 (bfs-rodinia-3.6.sm_70.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (bfs-rodinia-3.6.sm_70.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xf40 (bfs-rodinia-3.6.sm_70.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf98 (bfs-rodinia-3.6.sm_70.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xfb8 (bfs-rodinia-3.6.sm_70.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (bfs-rodinia-3.6.sm_70.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 10872
gpu_sim_insn = 19006348
gpu_ipc =    1748.1924
gpu_tot_sim_cycle = 10872
gpu_tot_sim_insn = 19006348
gpu_tot_ipc =    1748.1924
gpu_tot_issued_cta = 1954
gpu_occupancy = 93.4651% 
gpu_tot_occupancy = 93.4651% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.8756
partiton_level_parallism_total  =       2.8756
partiton_level_parallism_util =      10.0592
partiton_level_parallism_util_total  =      10.0592
L2_BW  =     104.1673 GB/Sec
L2_BW_total  =     104.1673 GB/Sec
gpu_total_sim_rate=246835

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 424, Miss = 412, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 402, Miss = 402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31274
	L1D_total_cache_misses = 31262
	L1D_total_cache_miss_rate = 0.9996
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.073
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7

Total_core_cache_fail_stats:
ctas_completed 1954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
162, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 140, 
gpgpu_n_tot_thrd_icount = 20008896
gpgpu_n_tot_w_icount = 625278
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31257
gpgpu_n_mem_write_global = 7
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1000017
gpgpu_n_store_insn = 7
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7003136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:639825	W0_Idle:5006	W0_Scoreboard:452343	W1:82	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:625196
single_issue_nums: WS0:156384	WS1:156302	WS2:156296	WS3:156296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 250056 {8:31257,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 280 {40:7,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1250280 {40:31257,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 56 {8:7,}
maxmflatency = 430 
max_icnt2mem_latency = 41 
maxmrqlatency = 84 
max_icnt2sh_latency = 8 
averagemflatency = 331 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:6749 	4905 	4503 	5978 	7989 	1088 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12 	31252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	30977 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30935 	325 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0        29         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      8155      8391      8546      8510      9364      9314     10224     10150      5783      5782      5928      5930      6750      6710      7550      7581 
dram[1]:      8110      8384      8569      8537      9376      9298     10215     10174      5782      5795      5908      5890      6706      6691      7525      7589 
dram[2]:      8182      8293      8534      8516      9391      9339     10183     10191      5783      5782      5928      5930      6746      6678      7573      7553 
dram[3]:      8308      8316      8568      8532      9361      9308     10159     10211      5782      5795      5908      5890      6710      6655      7585      7510 
dram[4]:      8100      8180      8473      8556      9364      9419     10182     10227      5783      5782      5928      5930      6770      6767      7586      7616 
dram[5]:      8292      8363      8490      8544      9344      9396     10178     10215      5782      5795      5908      5890      6765      6775      7545      7588 
dram[6]:      8272      8293      8471      8517      9348      9302     10143     10045      5783      5782      5928      5930      6771      6783      7581      7602 
dram[7]:      8297      8328      8483      8534      9376      9271     10151     10159      5782      5795      5908      5890      6737      6782      7565      7581 
dram[8]:      8064      8190      8488      8554      9360      9330     10118     10130      5784      5782      5907      5908      6770      6757      7565      7590 
dram[9]:      8100      8379      8514      8582      9376      9320     10114     10153      5783      5782      5910      5911      6775      6777      7569      7562 
dram[10]:      8139      8284      8509      8528      9334      9328     10095     10137      5784      5782      5907      5908      6783      6757      7588      7600 
dram[11]:      8107      8317      8489      8565      9312      9314     10069     10166      5783      5782      5910      5911      6774      6778      7562      7564 
dram[12]:      8268      8104      8504      8552      9303      9343     10207     10185      5784      5782      5907      5908      6759      6787      7578      7553 
dram[13]:      8147      8300      8513      8538      9267      9332     10182     10167      5783      5782      5910      5911      6705      6770      7545      7532 
dram[14]:      6153      8106      8502      8510      9355      9348     10211     10166      5784      5782      5907      5908      6766      6767      7593      7596 
dram[15]:      8296      8399      8502      8544      9376      9341     10192     10135      5783      5782      5910      5911      6702      6762      7592      7558 
dram[16]:      8070      8292      8493      8506      9311      9258     10118     10151      5783      5782      5928      5930      6761      6757      7560      7570 
dram[17]:      8104      8313      8501      8550      9274      9302     10099     10181      5782      5795      5911      5924      6733      6757      7537      7546 
dram[18]:      8261      8400      8497      8512      9279      9330     10114     10167      5783      5782      5928      5930      6746      6770      7572      7570 
dram[19]:      8284      8415      8521      8518      9259      9310     10090     10187      5782      5795      5911      5924      6762      6742      7537      7541 
dram[20]:      8260      8289      8529      8489      9345      9335     10214     10046      5783      5782      5928      5930      6763      6781      7596      7570 
dram[21]:      8280      8320      8532      8521      9364      9320     10181     10081      5782      5795      5911      5924      6727      6775      7580      7588 
dram[22]:      8138      8292      8483      8509      9376      9335     10198     10150      5783      5782      5928      5930      6755      6779      7570      7568 
dram[23]:      8168      8332      8528      8508      9326      9327     10218     10119      5782      5795      5911      5924      6726      6778      7549      7565 
dram[24]:      8257      8288      8494      8498      9250      9371     10141     10119      5783      5782      5928      5930      6718      6787      7557      7600 
dram[25]:      8280      8325      8516      8506      9266      9349     10150     10090      5782      5795      5911      5924      6751      6734      7533      7590 
dram[26]:      8044      8288      8542      8534      9399      9377     10151     10142      5783      5782      5928      5930      6791      6774      7561      7573 
dram[27]:      8092      8311      8533      8522      9372      9364     10185     10154      5782      5795      5911      5924      6782      6777      7538      7580 
dram[28]:      8123      8174      8485      8533      9371      9368     10054     10154      5783      5782      5928      5930      6733      6762      7560      7550 
dram[29]:      8092      8184      8532      8538      9341      9351     10066     10137      5782      5795      5911      5924      6757      6730      7537      7536 
dram[30]:      8146      8087      8526      8516      9299      9348     10103     10174      5783      5782      5928      5930      6725      6775      7568      7557 
dram[31]:      8186      8104      8570      8536      9271      9302     10095     10183      5782      5795      5911      5924      6751      6735      7540      7533 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 50.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 21.666666 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 48.000000 48.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 56.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 31252/515 = 60.683495
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        50        48        56        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        56        48        56        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        56        48        56        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        56        48        48        56        65        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[14]:        65        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        56        48        48        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        48        48        56        56        64        64        64        64        64        64 
total dram reads = 31252
bank skew: 65/48 = 1.35
chip skew: 984/976 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        324       326       322       320       322       319       348       325       353       342       348       344       324       326       329       327
dram[1]:        323       327       321       318       324       322       338       315       350       361       349       341       324       323       326       333
dram[2]:        317       326       320       321       327       319       314       323       353       342       350       345       324       325       321       319
dram[3]:        317       323       321       320       318       314       319       336       350       361       350       342       320       322       329       320
dram[4]:        329       321       323       323       324       332       335       334       357       342       350       344       326       328       345       351
dram[5]:        321       320       319       314       319       324       332       334       350       361       346       339       328       334       325       335
dram[6]:        322       326       318       319       320       319       327       317       353       342       353       347       335       333       340       343
dram[7]:        318       327       322       326       326       316       319       324       350       361       347       343       323       333       328       325
dram[8]:        326       331       320       324       327       329       319       332       344       350       330       336       331       335       326       327
dram[9]:        325       330       318       324       325       321       316       347       346       349       331       332       337       344       327       331
dram[10]:        328       326       326       323       320       329       319       322       344       350       331       337       337       332       333       337
dram[11]:        325       327       318       323       315       324       322       336       346       349       331       332       340       344       330       339
dram[12]:        322       323       317       318       323       321       340       331       344       350       365       341       335       352       345       336
dram[13]:        320       323       316       316       317       319       325       323       346       349       335       334       325       339       330       332
dram[14]:        319       322       329       322       324       327       332       330       344       350       332       339       330       339       346       342
dram[15]:        323       332       320       321       327       320       325       320       346       349       335       334       328       336       337       342
dram[16]:        321       322       322       327       325       322       317       322       353       342       339       340       338       330       332       349
dram[17]:        320       322       325       329       324       335       314       334       350       358       334       338       332       331       328       337
dram[18]:        325       347       325       324       321       325       319       330       353       342       345       346       338       339       342       344
dram[19]:        319       348       326       327       320       324       320       326       350       361       335       338       345       331       328       327
dram[20]:        331       335       322       317       313       321       320       315       353       342       337       340       337       340       335       329
dram[21]:        321       325       322       319       315       316       315       323       350       358       334       341       329       336       324       330
dram[22]:        332       319       322       323       325       324       320       327       353       342       337       340       335       342       328       342
dram[23]:        317       319       324       316       316       323       334       316       350       358       335       341       337       338       324       341
dram[24]:        323       324       315       317       318       323       330       332       353       342       340       343       333       344       332       344
dram[25]:        316       319       321       325       319       318       331       323       350       358       337       340       338       334       331       338
dram[26]:        326       329       323       322       318       320       336       333       353       342       341       347       341       336       327       335
dram[27]:        318       322       324       317       316       317       324       334       350       358       341       342       335       336       327       327
dram[28]:        329       335       323       323       317       323       320       321       353       342       340       343       334       337       328       336
dram[29]:        321       329       326       328       319       321       316       322       350       358       338       340       339       332       326       329
dram[30]:        324       329       324       325       318       322       322       322       353       342       341       342       335       345       337       335
dram[31]:        327       324       331       334       316       324       324       341       350       358       337       338       337       335       327       329
maximum mf latency per bank:
dram[0]:        354       364       355       350       371       339       379       346       372       364       399       399       366       362       364       354
dram[1]:        359       351       368       365       356       349       366       329       369       392       396       412       348       345       357       366
dram[2]:        332       351       348       390       373       348       326       353       372       364       399       399       354       345       339       333
dram[3]:        334       353       361       357       348       338       332       371       369       392       396       412       347       343       348       338
dram[4]:        360       369       374       368       367       378       347       371       372       364       399       399       355       368       369       378
dram[5]:        333       350       340       334       335       356       350       362       369       392       396       412       363       379       355       372
dram[6]:        343       352       340       355       366       346       341       341       372       364       399       399       374       369       373       380
dram[7]:        365       372       353       377       364       346       335       355       369       392       396       412       348       372       357       351
dram[8]:        353       362       359       381       353       389       348       375       370       392       378       391       360       377       342       348
dram[9]:        355       367       354       375       357       350       337       376       386       381       392       378       388       393       361       377
dram[10]:        374       365       370       352       364       365       334       341       370       392       378       391       378       374       360       367
dram[11]:        363       368       375       355       334       377       348       355       386       381       392       378       391       397       352       373
dram[12]:        355       360       345       360       350       358       377       341       370       392       388       391       382       401       375       382
dram[13]:        350       358       339       344       334       353       356       341       386       381       392       378       359       375       352       386
dram[14]:        344       353       362       361       367       381       359       367       370       392       378       391       362       369       375       372
dram[15]:        364       368       364       369       374       355       353       333       386       381       392       378       361       364       375       382
dram[16]:        344       339       352       379       353       382       329       343       372       364       391       392       370       365       363       385
dram[17]:        351       359       350       381       363       430       330       367       369       397       396       393       370       371       358       383
dram[18]:        359       389       406       401       341       355       332       352       372       364       391       392       376       372       367       382
dram[19]:        339       422       377       407       347       363       334       343       369       397       396       393       379       368       358       367
dram[20]:        355       364       363       336       331       339       340       325       372       364       391       392       372       378       372       363
dram[21]:        338       350       366       393       332       336       327       338       369       397       396       393       359       375       344       362
dram[22]:        375       342       346       378       357       366       333       347       372       364       391       392       368       382       347       370
dram[23]:        337       338       362       334       335       379       365       338       369       397       396       393       370       377       349       380
dram[24]:        344       346       342       336       347       358       346       374       372       364       391       392       379       384       359       386
dram[25]:        337       350       340       368       338       356       368       353       369       397       396       393       384       380       361       392
dram[26]:        358       355       369       386       355       353       353       392       372       364       391       392       387       374       355       366
dram[27]:        330       346       358       374       335       338       345       375       369       397       396       393       367       367       359       349
dram[28]:        384       389       392       353       359       371       342       332       372       364       391       392       386       375       352       365
dram[29]:        373       394       386       381       346       371       336       334       369       397       396       393       392       375       361       347
dram[30]:        356       359       353       374       346       353       342       345       372       364       391       392       379       399       377       354
dram[31]:        352       345       373       375       339       366       353       371       369       397       396       393       388       380       368       357
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7179 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1694 dram_eff=0.5762
bk0: 64a 8107i bk1: 64a 8091i bk2: 64a 8111i bk3: 64a 8112i bk4: 64a 8111i bk5: 64a 8095i bk6: 48a 8104i bk7: 48a 8108i bk8: 56a 8097i bk9: 56a 8098i bk10: 64a 8108i bk11: 64a 8091i bk12: 64a 8109i bk13: 64a 8077i bk14: 64a 8100i bk15: 64a 8092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.625206
Bank_Level_Parallism_Col = 1.616722
Bank_Level_Parallism_Ready = 1.115779
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.616722 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 238 
Wasted_Row = 0 
Idle = 6949 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 184 
rwq = 0 
CCDLc_limit_alone = 184 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7179 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120544 
Issued_on_Two_Bus_Simul_Util = 0.000980 
issued_two_Eff = 0.008130 
queue_avg = 0.838785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.838785
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7181 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1654 dram_eff=0.5901
bk0: 64a 8109i bk1: 64a 8107i bk2: 64a 8110i bk3: 64a 8110i bk4: 64a 8101i bk5: 64a 8086i bk6: 48a 8110i bk7: 48a 8116i bk8: 56a 8098i bk9: 56a 8091i bk10: 64a 8090i bk11: 64a 8069i bk12: 64a 8097i bk13: 64a 8104i bk14: 64a 8098i bk15: 64a 8090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606109
Bank_Level_Parallism_Col = 1.599677
Bank_Level_Parallism_Ready = 1.186475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.599677 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 268 
Wasted_Row = 0 
Idle = 6919 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 215 
rwq = 0 
CCDLc_limit_alone = 215 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7181 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120299 
Issued_on_Two_Bus_Simul_Util = 0.001225 
issued_two_Eff = 0.010183 
queue_avg = 0.773000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.773
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7178 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1765 dram_eff=0.553
bk0: 64a 8106i bk1: 64a 8097i bk2: 64a 8110i bk3: 64a 8090i bk4: 64a 8102i bk5: 64a 8103i bk6: 48a 8117i bk7: 48a 8112i bk8: 56a 8097i bk9: 56a 8098i bk10: 64a 8104i bk11: 64a 8096i bk12: 64a 8108i bk13: 64a 8094i bk14: 64a 8100i bk15: 64a 8099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539858
Bank_Level_Parallism_Col = 1.531324
Bank_Level_Parallism_Ready = 1.104508
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531324 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 291 
Wasted_Row = 0 
Idle = 6896 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 231 
rwq = 0 
CCDLc_limit_alone = 231 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7178 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120666 
Issued_on_Two_Bus_Simul_Util = 0.000858 
issued_two_Eff = 0.007107 
queue_avg = 0.739434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.739434
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7180 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1796 dram_eff=0.5434
bk0: 64a 8114i bk1: 64a 8102i bk2: 64a 8117i bk3: 64a 8109i bk4: 64a 8105i bk5: 64a 8104i bk6: 48a 8116i bk7: 48a 8113i bk8: 56a 8098i bk9: 56a 8091i bk10: 64a 8088i bk11: 64a 8064i bk12: 64a 8080i bk13: 64a 8098i bk14: 64a 8097i bk15: 64a 8090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564605
Bank_Level_Parallism_Col = 1.558176
Bank_Level_Parallism_Ready = 1.173156
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558176 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 301 
Wasted_Row = 0 
Idle = 6886 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 231 
rwq = 0 
CCDLc_limit_alone = 231 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7180 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120421 
Issued_on_Two_Bus_Simul_Util = 0.001103 
issued_two_Eff = 0.009156 
queue_avg = 0.755482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.755482
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7178 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1767 dram_eff=0.5523
bk0: 64a 8098i bk1: 64a 8106i bk2: 64a 8096i bk3: 64a 8098i bk4: 64a 8107i bk5: 64a 8104i bk6: 48a 8111i bk7: 48a 8104i bk8: 56a 8097i bk9: 56a 8098i bk10: 64a 8091i bk11: 64a 8093i bk12: 64a 8100i bk13: 64a 8100i bk14: 64a 8093i bk15: 64a 8091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617004
Bank_Level_Parallism_Col = 1.607811
Bank_Level_Parallism_Ready = 1.073771
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.607811 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 259 
Wasted_Row = 0 
Idle = 6928 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7178 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120666 
Issued_on_Two_Bus_Simul_Util = 0.000858 
issued_two_Eff = 0.007107 
queue_avg = 0.973539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.973539
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7178 n_act=16 n_pre=0 n_ref_event=0 n_req=978 n_rd=978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1198
n_activity=1747 dram_eff=0.5598
bk0: 64a 8097i bk1: 64a 8097i bk2: 64a 8105i bk3: 64a 8111i bk4: 64a 8107i bk5: 64a 8103i bk6: 50a 8118i bk7: 48a 8107i bk8: 56a 8098i bk9: 56a 8091i bk10: 64a 8095i bk11: 64a 8072i bk12: 64a 8107i bk13: 64a 8099i bk14: 64a 8098i bk15: 64a 8093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983640
Row_Buffer_Locality_read = 0.983640
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592949
Bank_Level_Parallism_Col = 1.586484
Bank_Level_Parallism_Ready = 1.138037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.586484 

BW Util details:
bwutil = 0.119809 
total_CMD = 8163 
util_bw = 978 
Wasted_Col = 270 
Wasted_Row = 0 
Idle = 6915 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7178 
Read = 978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 978 
total_req = 978 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 978 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119809 
Either_Row_CoL_Bus_Util = 0.120666 
Issued_on_Two_Bus_Simul_Util = 0.001103 
issued_two_Eff = 0.009137 
queue_avg = 0.771285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.771285
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7173 n_act=16 n_pre=0 n_ref_event=0 n_req=984 n_rd=984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1205
n_activity=1718 dram_eff=0.5728
bk0: 64a 8103i bk1: 64a 8092i bk2: 64a 8106i bk3: 64a 8096i bk4: 64a 8111i bk5: 64a 8106i bk6: 56a 8097i bk7: 48a 8109i bk8: 56a 8097i bk9: 56a 8098i bk10: 64a 8094i bk11: 64a 8093i bk12: 64a 8096i bk13: 64a 8102i bk14: 64a 8098i bk15: 64a 8077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.983740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.594466
Bank_Level_Parallism_Col = 1.582409
Bank_Level_Parallism_Ready = 1.112805
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.582409 

BW Util details:
bwutil = 0.120544 
total_CMD = 8163 
util_bw = 984 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 6898 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7173 
Read = 984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 984 
total_req = 984 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 984 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.120544 
Either_Row_CoL_Bus_Util = 0.121279 
Issued_on_Two_Bus_Simul_Util = 0.001225 
issued_two_Eff = 0.010101 
queue_avg = 0.988730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.98873
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7171 n_act=16 n_pre=0 n_ref_event=0 n_req=984 n_rd=984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1205
n_activity=1828 dram_eff=0.5383
bk0: 64a 8120i bk1: 64a 8104i bk2: 64a 8111i bk3: 64a 8110i bk4: 64a 8105i bk5: 64a 8098i bk6: 56a 8109i bk7: 48a 8106i bk8: 56a 8098i bk9: 56a 8091i bk10: 64a 8101i bk11: 64a 8066i bk12: 64a 8109i bk13: 64a 8103i bk14: 64a 8092i bk15: 64a 8087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.983740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.583067
Bank_Level_Parallism_Col = 1.577849
Bank_Level_Parallism_Ready = 1.178862
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.577849 

BW Util details:
bwutil = 0.120544 
total_CMD = 8163 
util_bw = 984 
Wasted_Col = 268 
Wasted_Row = 0 
Idle = 6911 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7171 
Read = 984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 984 
total_req = 984 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 984 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.120544 
Either_Row_CoL_Bus_Util = 0.121524 
Issued_on_Two_Bus_Simul_Util = 0.000980 
issued_two_Eff = 0.008065 
queue_avg = 0.776308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.776308
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7182 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1608 dram_eff=0.607
bk0: 64a 8115i bk1: 64a 8099i bk2: 64a 8093i bk3: 64a 8092i bk4: 64a 8094i bk5: 64a 8072i bk6: 56a 8108i bk7: 48a 8096i bk8: 48a 8102i bk9: 56a 8093i bk10: 64a 8102i bk11: 64a 8079i bk12: 64a 8108i bk13: 64a 8091i bk14: 64a 8095i bk15: 64a 8091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.657789
Bank_Level_Parallism_Col = 1.646440
Bank_Level_Parallism_Ready = 1.171107
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.646440 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 6924 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 221 
rwq = 0 
CCDLc_limit_alone = 221 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7182 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120176 
Issued_on_Two_Bus_Simul_Util = 0.001348 
issued_two_Eff = 0.011213 
queue_avg = 0.760627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.760627
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7178 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1714 dram_eff=0.5694
bk0: 64a 8119i bk1: 64a 8105i bk2: 64a 8104i bk3: 64a 8111i bk4: 64a 8106i bk5: 64a 8095i bk6: 56a 8108i bk7: 48a 8107i bk8: 48a 8101i bk9: 56a 8093i bk10: 64a 8091i bk11: 64a 8078i bk12: 64a 8102i bk13: 64a 8104i bk14: 64a 8092i bk15: 64a 8091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564082
Bank_Level_Parallism_Col = 1.554054
Bank_Level_Parallism_Ready = 1.127049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554054 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 6899 

BW Util Bottlenecks: 
RCDc_limit = 98 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7178 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120666 
Issued_on_Two_Bus_Simul_Util = 0.000858 
issued_two_Eff = 0.007107 
queue_avg = 0.808036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.808036
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7179 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1723 dram_eff=0.5665
bk0: 64a 8103i bk1: 64a 8094i bk2: 64a 8110i bk3: 64a 8103i bk4: 64a 8109i bk5: 64a 8077i bk6: 56a 8108i bk7: 48a 8111i bk8: 48a 8102i bk9: 56a 8093i bk10: 64a 8107i bk11: 64a 8087i bk12: 64a 8103i bk13: 64a 8093i bk14: 64a 8096i bk15: 64a 8096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.619512
Bank_Level_Parallism_Col = 1.610612
Bank_Level_Parallism_Ready = 1.138320
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.610612 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 254 
Wasted_Row = 0 
Idle = 6933 

BW Util Bottlenecks: 
RCDc_limit = 89 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 210 
rwq = 0 
CCDLc_limit_alone = 210 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7179 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120544 
Issued_on_Two_Bus_Simul_Util = 0.000980 
issued_two_Eff = 0.008130 
queue_avg = 0.710278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.710278
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7180 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1688 dram_eff=0.5782
bk0: 64a 8108i bk1: 64a 8105i bk2: 64a 8110i bk3: 64a 8107i bk4: 64a 8109i bk5: 64a 8094i bk6: 56a 8103i bk7: 48a 8103i bk8: 48a 8101i bk9: 56a 8093i bk10: 64a 8094i bk11: 64a 8077i bk12: 64a 8099i bk13: 64a 8098i bk14: 64a 8099i bk15: 64a 8091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581746
Bank_Level_Parallism_Col = 1.567675
Bank_Level_Parallism_Ready = 1.130123
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567675 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 6903 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7180 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120421 
Issued_on_Two_Bus_Simul_Util = 0.001103 
issued_two_Eff = 0.009156 
queue_avg = 0.719221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.719221
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7174 n_act=18 n_pre=2 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1197
n_activity=1750 dram_eff=0.5583
bk0: 64a 8111i bk1: 64a 8091i bk2: 64a 8108i bk3: 64a 8107i bk4: 64a 8093i bk5: 64a 8101i bk6: 56a 8100i bk7: 48a 8096i bk8: 48a 8102i bk9: 56a 8093i bk10: 65a 8017i bk11: 64a 8079i bk12: 64a 8102i bk13: 64a 8088i bk14: 64a 8089i bk15: 64a 8093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981576
Row_Buffer_Locality_read = 0.981576
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.690647
Bank_Level_Parallism_Col = 1.684426
Bank_Level_Parallism_Ready = 1.162743
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684426 

BW Util details:
bwutil = 0.119686 
total_CMD = 8163 
util_bw = 977 
Wasted_Col = 252 
Wasted_Row = 22 
Idle = 6912 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 184 
rwq = 0 
CCDLc_limit_alone = 184 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7174 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 977 
Row_Bus_Util =  0.002450 
CoL_Bus_Util = 0.119686 
Either_Row_CoL_Bus_Util = 0.121156 
Issued_on_Two_Bus_Simul_Util = 0.000980 
issued_two_Eff = 0.008089 
queue_avg = 1.248561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.24856
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7180 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1697 dram_eff=0.5751
bk0: 64a 8099i bk1: 64a 8093i bk2: 64a 8109i bk3: 64a 8106i bk4: 64a 8102i bk5: 64a 8095i bk6: 56a 8106i bk7: 48a 8100i bk8: 48a 8101i bk9: 56a 8093i bk10: 64a 8092i bk11: 64a 8087i bk12: 64a 8086i bk13: 64a 8096i bk14: 64a 8090i bk15: 64a 8086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648910
Bank_Level_Parallism_Col = 1.638057
Bank_Level_Parallism_Ready = 1.198771
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.638057 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 6924 

BW Util Bottlenecks: 
RCDc_limit = 89 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7180 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120421 
Issued_on_Two_Bus_Simul_Util = 0.001103 
issued_two_Eff = 0.009156 
queue_avg = 0.795908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.795908
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7176 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1197
n_activity=1762 dram_eff=0.5545
bk0: 65a 8080i bk1: 64a 8096i bk2: 64a 8101i bk3: 64a 8099i bk4: 64a 8110i bk5: 64a 8094i bk6: 56a 8104i bk7: 48a 8110i bk8: 48a 8102i bk9: 56a 8093i bk10: 64a 8106i bk11: 64a 8093i bk12: 64a 8107i bk13: 64a 8085i bk14: 64a 8088i bk15: 64a 8091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.591516
Bank_Level_Parallism_Col = 1.585191
Bank_Level_Parallism_Ready = 1.149437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585191 

BW Util details:
bwutil = 0.119686 
total_CMD = 8163 
util_bw = 977 
Wasted_Col = 284 
Wasted_Row = 12 
Idle = 6890 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 214 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7176 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.002205 
CoL_Bus_Util = 0.119686 
Either_Row_CoL_Bus_Util = 0.120911 
Issued_on_Two_Bus_Simul_Util = 0.000980 
issued_two_Eff = 0.008105 
queue_avg = 0.890481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.890481
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7180 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1743 dram_eff=0.56
bk0: 64a 8114i bk1: 64a 8092i bk2: 64a 8120i bk3: 64a 8108i bk4: 64a 8104i bk5: 64a 8108i bk6: 56a 8105i bk7: 48a 8102i bk8: 48a 8101i bk9: 56a 8093i bk10: 64a 8091i bk11: 64a 8083i bk12: 64a 8101i bk13: 64a 8100i bk14: 64a 8091i bk15: 64a 8083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.645695
Bank_Level_Parallism_Col = 1.635910
Bank_Level_Parallism_Ready = 1.167008
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.635910 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 232 
Wasted_Row = 0 
Idle = 6955 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 193 
rwq = 0 
CCDLc_limit_alone = 193 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7180 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120421 
Issued_on_Two_Bus_Simul_Util = 0.001103 
issued_two_Eff = 0.009156 
queue_avg = 0.746294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.746294
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7180 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1710 dram_eff=0.5708
bk0: 64a 8099i bk1: 64a 8090i bk2: 64a 8105i bk3: 64a 8083i bk4: 64a 8108i bk5: 64a 8074i bk6: 48a 8113i bk7: 48a 8114i bk8: 56a 8095i bk9: 56a 8098i bk10: 64a 8101i bk11: 64a 8090i bk12: 64a 8100i bk13: 64a 8093i bk14: 64a 8094i bk15: 64a 8083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665852
Bank_Level_Parallism_Col = 1.656301
Bank_Level_Parallism_Ready = 1.184426
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.656301 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 251 
Wasted_Row = 0 
Idle = 6936 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 181 
rwq = 0 
CCDLc_limit_alone = 181 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7180 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120421 
Issued_on_Two_Bus_Simul_Util = 0.001103 
issued_two_Eff = 0.009156 
queue_avg = 0.760260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.76026
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7178 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1744 dram_eff=0.5596
bk0: 64a 8109i bk1: 64a 8093i bk2: 64a 8116i bk3: 64a 8106i bk4: 64a 8111i bk5: 64a 8081i bk6: 48a 8118i bk7: 48a 8109i bk8: 56a 8097i bk9: 56a 8093i bk10: 64a 8091i bk11: 64a 8080i bk12: 64a 8099i bk13: 64a 8101i bk14: 64a 8095i bk15: 64a 8094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573913
Bank_Level_Parallism_Col = 1.569952
Bank_Level_Parallism_Ready = 1.176229
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.569952 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 289 
Wasted_Row = 0 
Idle = 6898 

BW Util Bottlenecks: 
RCDc_limit = 97 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 225 
rwq = 0 
CCDLc_limit_alone = 225 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7178 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120666 
Issued_on_Two_Bus_Simul_Util = 0.000858 
issued_two_Eff = 0.007107 
queue_avg = 0.842460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.84246
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7180 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1667 dram_eff=0.5855
bk0: 64a 8113i bk1: 64a 8098i bk2: 64a 8108i bk3: 64a 8105i bk4: 64a 8094i bk5: 64a 8088i bk6: 48a 8113i bk7: 48a 8096i bk8: 56a 8095i bk9: 56a 8098i bk10: 64a 8096i bk11: 64a 8094i bk12: 64a 8106i bk13: 64a 8101i bk14: 64a 8093i bk15: 64a 8078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698816
Bank_Level_Parallism_Col = 1.687341
Bank_Level_Parallism_Ready = 1.152664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.687341 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 206 
Wasted_Row = 0 
Idle = 6981 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7180 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120421 
Issued_on_Two_Bus_Simul_Util = 0.001103 
issued_two_Eff = 0.009156 
queue_avg = 0.776798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.776798
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7179 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1737 dram_eff=0.5619
bk0: 64a 8105i bk1: 64a 8088i bk2: 64a 8111i bk3: 64a 8074i bk4: 64a 8106i bk5: 64a 8105i bk6: 48a 8114i bk7: 48a 8113i bk8: 56a 8097i bk9: 56a 8093i bk10: 64a 8092i bk11: 64a 8084i bk12: 64a 8099i bk13: 64a 8093i bk14: 64a 8096i bk15: 64a 8091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.658197
Bank_Level_Parallism_Col = 1.651029
Bank_Level_Parallism_Ready = 1.192623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.651029 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 244 
Wasted_Row = 0 
Idle = 6943 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7179 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120544 
Issued_on_Two_Bus_Simul_Util = 0.000980 
issued_two_Eff = 0.008130 
queue_avg = 0.846380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.84638
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7179 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1834 dram_eff=0.5322
bk0: 64a 8104i bk1: 64a 8090i bk2: 64a 8092i bk3: 64a 8103i bk4: 64a 8120i bk5: 64a 8097i bk6: 48a 8111i bk7: 48a 8110i bk8: 56a 8095i bk9: 56a 8098i bk10: 64a 8104i bk11: 64a 8096i bk12: 64a 8099i bk13: 64a 8092i bk14: 64a 8089i bk15: 64a 8093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573913
Bank_Level_Parallism_Col = 1.564286
Bank_Level_Parallism_Ready = 1.117828
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564286 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 289 
Wasted_Row = 0 
Idle = 6898 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 222 
rwq = 0 
CCDLc_limit_alone = 222 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7179 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120544 
Issued_on_Two_Bus_Simul_Util = 0.000980 
issued_two_Eff = 0.008130 
queue_avg = 0.815019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.815019
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7180 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1891 dram_eff=0.5161
bk0: 64a 8090i bk1: 64a 8086i bk2: 64a 8096i bk3: 64a 8069i bk4: 64a 8114i bk5: 64a 8107i bk6: 48a 8111i bk7: 48a 8106i bk8: 56a 8097i bk9: 56a 8093i bk10: 64a 8097i bk11: 64a 8077i bk12: 64a 8106i bk13: 64a 8098i bk14: 64a 8108i bk15: 64a 8108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.583856
Bank_Level_Parallism_Col = 1.577498
Bank_Level_Parallism_Ready = 1.154713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.577498 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 6887 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 228 
rwq = 0 
CCDLc_limit_alone = 228 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7180 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120421 
Issued_on_Two_Bus_Simul_Util = 0.001103 
issued_two_Eff = 0.009156 
queue_avg = 0.691657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.691657
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7180 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1707 dram_eff=0.5718
bk0: 64a 8090i bk1: 64a 8090i bk2: 64a 8098i bk3: 64a 8102i bk4: 64a 8099i bk5: 64a 8095i bk6: 48a 8109i bk7: 48a 8102i bk8: 56a 8095i bk9: 56a 8098i bk10: 64a 8103i bk11: 64a 8096i bk12: 64a 8111i bk13: 64a 8104i bk14: 64a 8096i bk15: 64a 8083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.627324
Bank_Level_Parallism_Col = 1.616883
Bank_Level_Parallism_Ready = 1.119877
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.616883 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 261 
Wasted_Row = 0 
Idle = 6926 

BW Util Bottlenecks: 
RCDc_limit = 90 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7180 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120421 
Issued_on_Two_Bus_Simul_Util = 0.001103 
issued_two_Eff = 0.009156 
queue_avg = 0.880436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.880436
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7179 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1724 dram_eff=0.5661
bk0: 64a 8105i bk1: 64a 8096i bk2: 64a 8102i bk3: 64a 8101i bk4: 64a 8102i bk5: 64a 8106i bk6: 48a 8111i bk7: 48a 8111i bk8: 56a 8097i bk9: 56a 8093i bk10: 64a 8097i bk11: 64a 8074i bk12: 64a 8099i bk13: 64a 8098i bk14: 64a 8103i bk15: 64a 8084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584980
Bank_Level_Parallism_Col = 1.578237
Bank_Level_Parallism_Ready = 1.148566
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.578237 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 289 
Wasted_Row = 0 
Idle = 6898 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 231 
rwq = 0 
CCDLc_limit_alone = 231 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7179 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120544 
Issued_on_Two_Bus_Simul_Util = 0.000980 
issued_two_Eff = 0.008130 
queue_avg = 0.888889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.888889
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7178 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1824 dram_eff=0.5351
bk0: 64a 8107i bk1: 64a 8100i bk2: 64a 8116i bk3: 64a 8100i bk4: 64a 8113i bk5: 64a 8099i bk6: 48a 8097i bk7: 48a 8082i bk8: 56a 8095i bk9: 56a 8098i bk10: 64a 8104i bk11: 64a 8089i bk12: 64a 8097i bk13: 64a 8104i bk14: 64a 8091i bk15: 64a 8093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.622565
Bank_Level_Parallism_Col = 1.614192
Bank_Level_Parallism_Ready = 1.164959
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.614192 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 256 
Wasted_Row = 0 
Idle = 6931 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7178 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120666 
Issued_on_Two_Bus_Simul_Util = 0.000858 
issued_two_Eff = 0.007107 
queue_avg = 0.827637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.827637
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7181 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1697 dram_eff=0.5751
bk0: 64a 8111i bk1: 64a 8099i bk2: 64a 8112i bk3: 64a 8079i bk4: 64a 8106i bk5: 64a 8111i bk6: 48a 8107i bk7: 48a 8105i bk8: 56a 8097i bk9: 56a 8093i bk10: 64a 8095i bk11: 64a 8079i bk12: 64a 8091i bk13: 64a 8097i bk14: 64a 8091i bk15: 64a 8096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.631579
Bank_Level_Parallism_Col = 1.625203
Bank_Level_Parallism_Ready = 1.189549
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625203 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 259 
Wasted_Row = 0 
Idle = 6928 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7181 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120299 
Issued_on_Two_Bus_Simul_Util = 0.001225 
issued_two_Eff = 0.010183 
queue_avg = 0.715301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.715301
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7177 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1738 dram_eff=0.5616
bk0: 64a 8103i bk1: 64a 8093i bk2: 64a 8099i bk3: 64a 8080i bk4: 64a 8117i bk5: 64a 8104i bk6: 48a 8110i bk7: 48a 8102i bk8: 56a 8095i bk9: 56a 8098i bk10: 64a 8097i bk11: 64a 8084i bk12: 64a 8104i bk13: 64a 8099i bk14: 64a 8102i bk15: 64a 8093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.612229
Bank_Level_Parallism_Col = 1.603880
Bank_Level_Parallism_Ready = 1.111680
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603880 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 267 
Wasted_Row = 0 
Idle = 6920 

BW Util Bottlenecks: 
RCDc_limit = 97 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 214 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7177 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120789 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.006085 
queue_avg = 0.866471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.866471
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7179 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1749 dram_eff=0.558
bk0: 64a 8098i bk1: 64a 8092i bk2: 64a 8095i bk3: 64a 8072i bk4: 64a 8119i bk5: 64a 8104i bk6: 48a 8109i bk7: 48a 8100i bk8: 56a 8097i bk9: 56a 8093i bk10: 64a 8088i bk11: 64a 8072i bk12: 64a 8106i bk13: 64a 8097i bk14: 64a 8094i bk15: 64a 8095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665045
Bank_Level_Parallism_Col = 1.660147
Bank_Level_Parallism_Ready = 1.145492
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.660147 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 257 
Wasted_Row = 0 
Idle = 6930 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 198 
rwq = 0 
CCDLc_limit_alone = 198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7179 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120544 
Issued_on_Two_Bus_Simul_Util = 0.000980 
issued_two_Eff = 0.008130 
queue_avg = 0.806321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.806321
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7178 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1778 dram_eff=0.5489
bk0: 64a 8118i bk1: 64a 8094i bk2: 64a 8095i bk3: 64a 8095i bk4: 64a 8101i bk5: 64a 8097i bk6: 48a 8112i bk7: 48a 8108i bk8: 56a 8095i bk9: 56a 8098i bk10: 64a 8091i bk11: 64a 8090i bk12: 64a 8100i bk13: 64a 8099i bk14: 64a 8097i bk15: 64a 8085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638662
Bank_Level_Parallism_Col = 1.628174
Bank_Level_Parallism_Ready = 1.158811
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.628174 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 250 
Wasted_Row = 0 
Idle = 6937 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7178 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120666 
Issued_on_Two_Bus_Simul_Util = 0.000858 
issued_two_Eff = 0.007107 
queue_avg = 0.801421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.801421
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7178 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1725 dram_eff=0.5658
bk0: 64a 8124i bk1: 64a 8109i bk2: 64a 8086i bk3: 64a 8067i bk4: 64a 8099i bk5: 64a 8111i bk6: 48a 8113i bk7: 48a 8105i bk8: 56a 8097i bk9: 56a 8093i bk10: 64a 8099i bk11: 64a 8084i bk12: 64a 8101i bk13: 64a 8098i bk14: 64a 8097i bk15: 64a 8090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.608800
Bank_Level_Parallism_Col = 1.604670
Bank_Level_Parallism_Ready = 1.203893
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.604670 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 274 
Wasted_Row = 0 
Idle = 6913 

BW Util Bottlenecks: 
RCDc_limit = 100 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 211 
rwq = 0 
CCDLc_limit_alone = 211 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7178 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120666 
Issued_on_Two_Bus_Simul_Util = 0.000858 
issued_two_Eff = 0.007107 
queue_avg = 0.767242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.767242
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7179 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1648 dram_eff=0.5922
bk0: 64a 8110i bk1: 64a 8105i bk2: 64a 8100i bk3: 64a 8094i bk4: 64a 8098i bk5: 64a 8092i bk6: 48a 8110i bk7: 48a 8104i bk8: 56a 8095i bk9: 56a 8098i bk10: 64a 8103i bk11: 64a 8091i bk12: 64a 8101i bk13: 64a 8110i bk14: 64a 8093i bk15: 64a 8089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.622657
Bank_Level_Parallism_Col = 1.612930
Bank_Level_Parallism_Ready = 1.147541
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.612930 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 251 
Wasted_Row = 0 
Idle = 6936 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7179 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120544 
Issued_on_Two_Bus_Simul_Util = 0.000980 
issued_two_Eff = 0.008130 
queue_avg = 0.868308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.868308
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8163 n_nop=7180 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1196
n_activity=1709 dram_eff=0.5711
bk0: 64a 8108i bk1: 64a 8106i bk2: 64a 8101i bk3: 64a 8095i bk4: 64a 8105i bk5: 64a 8108i bk6: 48a 8128i bk7: 48a 8094i bk8: 56a 8097i bk9: 56a 8093i bk10: 64a 8100i bk11: 64a 8082i bk12: 64a 8106i bk13: 64a 8105i bk14: 64a 8095i bk15: 64a 8098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.570400
Bank_Level_Parallism_Col = 1.563855
Bank_Level_Parallism_Ready = 1.156762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563855 

BW Util details:
bwutil = 0.119564 
total_CMD = 8163 
util_bw = 976 
Wasted_Col = 274 
Wasted_Row = 0 
Idle = 6913 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8163 
n_nop = 7180 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.119564 
Either_Row_CoL_Bus_Util = 0.120421 
Issued_on_Two_Bus_Simul_Util = 0.001103 
issued_two_Eff = 0.009156 
queue_avg = 0.764792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.764792

========= L2 cache stats =========
L2_cache_bank[0]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 490, Miss = 490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 498, Miss = 497, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 498, Miss = 497, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 489, Miss = 488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 491, Miss = 488, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31264
L2_total_cache_misses = 31253
L2_total_cache_miss_rate = 0.9996
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31257
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=31264
icnt_total_pkts_simt_to_mem=31264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31264
Req_Network_cycles = 10872
Req_Network_injected_packets_per_cycle =       2.8756 
Req_Network_conflicts_per_cycle =       0.7154
Req_Network_conflicts_per_cycle_util =       2.5026
Req_Bank_Level_Parallism =      10.0592
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0242
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0449

Reply_Network_injected_packets_num = 31264
Reply_Network_cycles = 10872
Reply_Network_injected_packets_per_cycle =        2.8756
Reply_Network_conflicts_per_cycle =        0.3009
Reply_Network_conflicts_per_cycle_util =       1.0907
Reply_Bank_Level_Parallism =      10.4248
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0058
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0359
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 17 sec (77 sec)
gpgpu_simulation_rate = 246835 (inst/sec)
gpgpu_simulation_rate = 141 (cycle/sec)
gpgpu_silicon_slowdown = 8028368x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1018 (bfs-rodinia-3.6.sm_70.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (bfs-rodinia-3.6.sm_70.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1048 (bfs-rodinia-3.6.sm_70.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (bfs-rodinia-3.6.sm_70.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 9541
gpu_sim_insn = 17005406
gpu_ipc =    1782.3505
gpu_tot_sim_cycle = 20413
gpu_tot_sim_insn = 36011754
gpu_tot_ipc =    1764.1577
gpu_tot_issued_cta = 3908
gpu_occupancy = 91.0069% 
gpu_tot_occupancy = 92.3613% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.2766
partiton_level_parallism_total  =       3.0630
partiton_level_parallism_util =       9.2738
partiton_level_parallism_util_total  =       9.6506
L2_BW  =     118.6914 GB/Sec
L2_BW_total  =     110.9559 GB/Sec
gpu_total_sim_rate=251830

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 812, Miss = 799, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 816, Miss = 816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 816, Miss = 816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 754, Miss = 754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 736, Miss = 736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 832, Miss = 832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 802, Miss = 802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 756, Miss = 755, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 816, Miss = 816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 832, Miss = 832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 816, Miss = 816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 816, Miss = 816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 832, Miss = 832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 820, Miss = 819, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 816, Miss = 816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 736, Miss = 736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 62536
	L1D_total_cache_misses = 62521
	L1D_total_cache_miss_rate = 0.9998
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19

Total_core_cache_fail_stats:
ctas_completed 3908, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
270, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 199, 188, 188, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 248, 
gpgpu_n_tot_thrd_icount = 38015328
gpgpu_n_tot_w_icount = 1187979
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62507
gpgpu_n_mem_write_global = 19
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2000017
gpgpu_n_store_insn = 19
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12005376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1063503	W0_Idle:9496	W0_Scoreboard:865294	W1:115	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1187864
single_issue_nums: WS0:297076	WS1:296983	WS2:296960	WS3:296960	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 500056 {8:62507,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 760 {40:19,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2500280 {40:62507,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 152 {8:19,}
maxmflatency = 437 
max_icnt2mem_latency = 41 
maxmrqlatency = 84 
max_icnt2sh_latency = 8 
averagemflatency = 330 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:15418 	10242 	8874 	9961 	13231 	4682 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32 	62494 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	62059 	467 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	61971 	551 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        48        56        35        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8155      8391      8546      8510      9364      9314     10224     10150      5783      5782      5928      5930      6750      6710      7550      7581 
dram[1]:      8110      8384      8569      8537      9376      9298     10215     10174      5782      5795      5908      5890      6706      6691      7525      7589 
dram[2]:      8182      8293      8534      8516      9391      9339     10183     10191      5783      5782      5928      5930      6746      6678      7573      7553 
dram[3]:      8308      8316      8568      8532      9361      9308     10159     10211      5782      5795      5908      5890      6710      6655      7585      7510 
dram[4]:      8100      8180      8473      8556      9364      9419     10182     10227      5783      5782      5928      5930      6770      6767      7586      7616 
dram[5]:      8292      8363      8490      8544      9344      9396     10178     10215      5782      5795      5908      5890      6765      6775      7545      7588 
dram[6]:      8272      8293      8471      8517      9348      9302     10143     10045      5783      5782      5928      5930      6771      6783      7581      7602 
dram[7]:      8297      8328      8483      8534      9376      9271     10151     10159      5782      5795      5908      5890      6737      6782      7565      7581 
dram[8]:      8064      8190      8488      8554      9360      9330     10118     10130      5784      5782      5907      5908      6770      6757      7565      7590 
dram[9]:      8100      8379      8514      8582      9376      9320     10114     10153      5783      5782      5910      5911      6775      6777      7569      7562 
dram[10]:      8139      8284      8509      8528      9334      9328     10095     10137      5784      5782      5907      5908      6783      6757      7588      7600 
dram[11]:      8107      8317      8489      8565      9312      9314     10069     10166      5783      5782      5910      5911      6774      6778      7562      7564 
dram[12]:      8268      8104      8504      8552      9303      9343     10207     10185      5784      5782      5907      5908      6759      6787      7578      7553 
dram[13]:      8147      8300      8513      8538      9267      9332     10182     10167      5783      5782      5910      5911      6705      6770      7545      7532 
dram[14]:      6153      8106      8502      8510      9355      9348     10211     10166      5784      5782      5907      5908      6766      6767      7593      7596 
dram[15]:      8296      8399      8502      8544      9376      9341     10192     10135      5783      5782      5910      5911      6702      6762      7592      7558 
dram[16]:      8070      8292      8493      8506      9311      9258     10118     10151      5783      5782      5928      5930      6761      6757      7560      7570 
dram[17]:      8104      8313      8501      8550      9274      9302     10099     10181      5782      5795      5911      5924      6733      6757      7537      7546 
dram[18]:      8261      8400      8497      8512      9279      9330     10114     10167      5783      5782      5928      5930      6746      6770      7572      7570 
dram[19]:      8284      8415      8521      8518      9259      9310     10090     10187      5782      5795      5911      5924      6762      6742      7537      7541 
dram[20]:      8260      8289      8529      8489      9345      9335     10214     10046      5783      5782      5928      5930      6763      6781      7596      7570 
dram[21]:      8280      8320      8532      8521      9364      9320     10181     10081      5782      5795      5911      5924      6727      6775      7580      7588 
dram[22]:      8138      8292      8483      8509      9376      9335     10198     10150      5783      5782      5928      5930      6755      6779      7570      7568 
dram[23]:      8168      8332      8528      8508      9326      9327     10218     10119      5782      5795      5911      5924      6726      6778      7549      7565 
dram[24]:      8257      8288      8494      8498      9250      9371     10141     10119      5783      5782      5928      5930      6718      6787      7557      7600 
dram[25]:      8280      8325      8516      8506      9266      9349     10150     10090      5782      5795      5911      5924      6751      6734      7533      7590 
dram[26]:      8044      8288      8542      8534      9399      9377     10151     10142      5783      5782      5928      5930      6791      6774      7561      7573 
dram[27]:      8092      8311      8533      8522      9372      9364     10185     10154      5782      5795      5911      5924      6782      6777      7538      7580 
dram[28]:      8123      8174      8485      8533      9371      9368     10054     10154      5783      5782      5928      5930      6733      6762      7560      7550 
dram[29]:      8092      8184      8532      8538      9341      9351     10066     10137      5782      5795      5911      5924      6757      6730      7537      7536 
dram[30]:      8146      8087      8526      8516      9299      9348     10103     10174      5783      5782      5928      5930      6725      6775      7568      7557 
dram[31]:      8186      8104      8570      8536      9271      9302     10095     10183      5782      5795      5911      5924      6751      6735      7540      7533 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 32.250000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 62.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 62494/1027 = 60.851021
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       124        96        88       120       120       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128        82        88       120       120       128       128       128       128       128       128 
dram[6]:       128       128       128       128       128       128        90        88       120       120       128       128       128       128       128       128 
dram[7]:       128       128       128       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[8]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[9]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[10]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[11]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[12]:       128       128       128       128       128       128        96        88       112       120       129       128       128       128       128       128 
dram[13]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[14]:       129       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[15]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[16]:       128       128       128       128       128       128        88        88       120       120       128       128       128       124       128       128 
dram[17]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[18]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[19]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[20]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[21]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[22]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[23]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[24]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[25]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[26]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[27]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[28]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[29]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[30]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[31]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
total dram reads = 62494
bank skew: 129/82 = 1.57
chip skew: 1960/1946 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        329       331       319       322       319       322       334       326       352       364       338       335       321       325       326       326
dram[1]:        328       326       320       318       324       327       327       329       352       370       340       335       326       325       323       335
dram[2]:        319       322       320       319       322       319       319       332       350       373       337       335       323       327       324       326
dram[3]:        322       326       318       318       318       314       323       335       350       370       342       334       325       326       326       324
dram[4]:        323       322       322       325       322       327       334       329       354       369       336       337       324       325       333       336
dram[5]:        335       326       322       315       318       322       336       329       357       355       337       331       325       330       331       332
dram[6]:        323       325       316       318       318       318       328       322       350       349       340       335       328       331       343       336
dram[7]:        330       327       326       321       326       324       321       328       361       357       337       339       324       330       323       331
dram[8]:        323       331       318       320       323       323       320       332       350       355       325       328       324       325       322       330
dram[9]:        321       329       317       321       320       320       321       343       352       358       327       326       330       331       325       332
dram[10]:        325       324       322       325       323       324       326       327       348       357       332       331       331       326       327       331
dram[11]:        323       334       318       320       322       320       321       339       357       351       332       331       333       332       325       335
dram[12]:        327       322       318       320       319       320       334       336       347       357       342       338       328       338       335       337
dram[13]:        319       327       317       316       316       318       324       324       348       356       329       331       329       333       327       329
dram[14]:        322       320       323       320       326       327       339       326       346       356       326       332       324       332       333       332
dram[15]:        327       327       318       320       323       319       323       322       350       352       328       329       327       332       329       334
dram[16]:        331       325       319       323       328       320       320       323       351       365       330       335       334       339       325       334
dram[17]:        323       326       320       322       321       327       318       334       357       366       325       331       329       328       324       332
dram[18]:        324       340       321       320       316       321       322       328       351       354       334       336       333       333       331       337
dram[19]:        320       334       321       322       319       321       320       324       355       365       329       332       332       332       328       332
dram[20]:        327       327       319       316       314       322       322       321       349       370       330       333       334       333       329       335
dram[21]:        319       330       319       317       314       316       322       326       357       363       328       334       328       332       325       326
dram[22]:        325       333       319       322       321       320       321       326       350       366       331       332       330       333       328       333
dram[23]:        321       325       320       315       315       320       329       322       359       366       331       335       340       334       320       331
dram[24]:        320       321       316       320       318       321       327       332       351       357       328       334       326       335       326       334
dram[25]:        318       323       319       325       319       319       331       332       350       363       332       334       333       329       329       338
dram[26]:        322       324       319       319       320       322       332       329       351       368       333       337       335       333       333       332
dram[27]:        319       322       321       319       316       319       326       329       357       364       329       334       330       330       323       324
dram[28]:        324       328       319       319       318       324       323       331       349       362       334       334       331       333       334       333
dram[29]:        321       329       323       325       319       320       319       324       357       366       329       335       330       331       332       333
dram[30]:        325       323       319       321       320       322       326       326       349       357       338       336       335       338       338       330
dram[31]:        321       325       323       325       318       320       324       336       350       363       329       333       328       331       325       328
maximum mf latency per bank:
dram[0]:        370       386       355       357       371       344       379       358       384       424       415       399       366       374       364       373
dram[1]:        359       358       368       365       362       349       366       373       380       405       401       412       378       384       357       380
dram[2]:        341       351       351       390       373       378       351       368       382       437       406       399       355       402       359       376
dram[3]:        366       362       361       357       348       343       341       371       372       408       398       412       396       393       379       368
dram[4]:        360       369       374       368       367       378       349       371       376       427       399       399       357       380       369       378
dram[5]:        379       363       349       340       347       358       365       362       382       392       400       412       368       382       382       374
dram[6]:        345       352       343       355       366       346       352       345       372       381       399       399       374       400       389       380
dram[7]:        365       372       354       377       367       369       346       356       394       392       408       412       377       381       357       377
dram[8]:        353       362       359       381       361       389       348       375       374       392       378       391       360       377       344       388
dram[9]:        355       367       354       375       357       360       359       376       386       392       402       378       388       393       361       377
dram[10]:        374       365       370       360       364       365       348       350       374       401       409       391       378       374       373       370
dram[11]:        363       368       375       355       368       377       351       366       391       381       401       378       391       397       352       373
dram[12]:        355       360       347       360       350       359       377       364       370       394       388       391       382       401       375       382
dram[13]:        350       358       347       344       343       353       379       360       386       386       392       378       372       387       360       386
dram[14]:        344       353       362       361       367       381       369       367       370       392       378       391       362       377       375       372
dram[15]:        364       368       364       369       374       362       353       350       386       382       392       378       385       385       375       382
dram[16]:        360       359       352       379       388       382       353       353       372       413       391       392       384       387       363       385
dram[17]:        351       366       351       381       363       430       364       373       387       401       396       393       370       394       358       383
dram[18]:        359       389       406       401       348       355       350       352       376       393       391       392       376       383       367       383
dram[19]:        347       422       377       407       363       363       348       360       377       398       396       393       379       370       370       392
dram[20]:        355       364       363       340       345       358       358       350       374       425       391       392       389       389       372       370
dram[21]:        346       356       366       393       344       342       369       377       391       399       396       393       370       397       368       362
dram[22]:        375       383       346       378       357       366       349       355       374       416       391       392       368       382       372       370
dram[23]:        352       374       362       341       347       379       365       361       387       401       396       393       409       392       349       380
dram[24]:        344       346       350       358       347       368       348       374       372       398       391       392       379       384       359       386
dram[25]:        347       350       346       368       367       372       368       366       369       400       396       393       407       399       361       394
dram[26]:        358       355       369       386       374       375       353       392       375       420       391       392       402       407       374       366
dram[27]:        342       346       358       374       349       366       354       375       382       400       396       393       375       387       359       349
dram[28]:        384       389       392       353       359       371       348       375       372       405       391       392       386       408       373       378
dram[29]:        373       394       386       381       354       371       351       364       381       399       396       393       392       391       378       366
dram[30]:        362       359       353       374       346       353       365       356       372       401       391       392       388       400       377       354
dram[31]:        352       351       373       375       342       366       353       371       378       397       396       393       388       385       368       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13343 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1279
n_activity=3720 dram_eff=0.5269
bk0: 128a 15193i bk1: 128a 15181i bk2: 128a 15209i bk3: 128a 15205i bk4: 128a 15213i bk5: 128a 15185i bk6: 96a 15221i bk7: 88a 15216i bk8: 120a 15186i bk9: 120a 15174i bk10: 128a 15200i bk11: 128a 15174i bk12: 128a 15207i bk13: 128a 15173i bk14: 128a 15181i bk15: 128a 15173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.531367
Bank_Level_Parallism_Col = 1.493637
Bank_Level_Parallism_Ready = 1.107653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493637 

BW Util details:
bwutil = 0.127879 
total_CMD = 15327 
util_bw = 1960 
Wasted_Col = 646 
Wasted_Row = 72 
Idle = 12649 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13343 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127879 
Either_Row_CoL_Bus_Util = 0.129445 
Issued_on_Two_Bus_Simul_Util = 0.001566 
issued_two_Eff = 0.012097 
queue_avg = 0.894369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.894369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13349 n_act=32 n_pre=16 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1276
n_activity=3700 dram_eff=0.5286
bk0: 128a 15195i bk1: 128a 15188i bk2: 128a 15204i bk3: 128a 15206i bk4: 128a 15190i bk5: 124a 15182i bk6: 96a 15221i bk7: 88a 15220i bk8: 120a 15182i bk9: 120a 15171i bk10: 128a 15178i bk11: 128a 15149i bk12: 128a 15196i bk13: 128a 15208i bk14: 128a 15196i bk15: 128a 15165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983640
Row_Buffer_Locality_read = 0.983640
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520397
Bank_Level_Parallism_Col = 1.491803
Bank_Level_Parallism_Ready = 1.136503
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491803 

BW Util details:
bwutil = 0.127618 
total_CMD = 15327 
util_bw = 1956 
Wasted_Col = 680 
Wasted_Row = 85 
Idle = 12606 

BW Util Bottlenecks: 
RCDc_limit = 212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 544 
rwq = 0 
CCDLc_limit_alone = 544 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13349 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1956 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127618 
Either_Row_CoL_Bus_Util = 0.129053 
Issued_on_Two_Bus_Simul_Util = 0.001696 
issued_two_Eff = 0.013145 
queue_avg = 0.963594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.963594
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13338 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1279
n_activity=3896 dram_eff=0.5031
bk0: 128a 15193i bk1: 128a 15181i bk2: 128a 15204i bk3: 128a 15178i bk4: 128a 15202i bk5: 128a 15200i bk6: 96a 15223i bk7: 88a 15218i bk8: 120a 15189i bk9: 120a 15179i bk10: 128a 15199i bk11: 128a 15183i bk12: 128a 15210i bk13: 128a 15197i bk14: 128a 15195i bk15: 128a 15184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.465679
Bank_Level_Parallism_Col = 1.447637
Bank_Level_Parallism_Ready = 1.111735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.447637 

BW Util details:
bwutil = 0.127879 
total_CMD = 15327 
util_bw = 1960 
Wasted_Col = 699 
Wasted_Row = 109 
Idle = 12559 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13338 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127879 
Either_Row_CoL_Bus_Util = 0.129771 
Issued_on_Two_Bus_Simul_Util = 0.001240 
issued_two_Eff = 0.009553 
queue_avg = 0.897501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.897501
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13339 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1279
n_activity=3819 dram_eff=0.5132
bk0: 128a 15205i bk1: 128a 15188i bk2: 128a 15221i bk3: 128a 15206i bk4: 128a 15209i bk5: 128a 15204i bk6: 96a 15218i bk7: 88a 15213i bk8: 120a 15176i bk9: 120a 15167i bk10: 128a 15181i bk11: 128a 15153i bk12: 128a 15172i bk13: 128a 15191i bk14: 128a 15189i bk15: 128a 15187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.536048
Bank_Level_Parallism_Col = 1.500966
Bank_Level_Parallism_Ready = 1.122449
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500966 

BW Util details:
bwutil = 0.127879 
total_CMD = 15327 
util_bw = 1960 
Wasted_Col = 640 
Wasted_Row = 77 
Idle = 12650 

BW Util Bottlenecks: 
RCDc_limit = 225 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13339 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127879 
Either_Row_CoL_Bus_Util = 0.129706 
Issued_on_Two_Bus_Simul_Util = 0.001305 
issued_two_Eff = 0.010060 
queue_avg = 0.784433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.784433
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13349 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3804 dram_eff=0.5131
bk0: 128a 15201i bk1: 128a 15202i bk2: 128a 15203i bk3: 128a 15187i bk4: 128a 15206i bk5: 128a 15197i bk6: 88a 15222i bk7: 88a 15214i bk8: 120a 15193i bk9: 120a 15186i bk10: 128a 15182i bk11: 128a 15176i bk12: 128a 15194i bk13: 128a 15196i bk14: 128a 15177i bk15: 128a 15183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498341
Bank_Level_Parallism_Col = 1.460221
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460221 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 685 
Wasted_Row = 76 
Idle = 12614 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13349 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129053 
Issued_on_Two_Bus_Simul_Util = 0.001435 
issued_two_Eff = 0.011122 
queue_avg = 0.971945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.971945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13355 n_act=32 n_pre=16 n_ref_event=0 n_req=1946 n_rd=1946 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.127
n_activity=3795 dram_eff=0.5128
bk0: 128a 15172i bk1: 128a 15173i bk2: 128a 15213i bk3: 128a 15209i bk4: 128a 15203i bk5: 128a 15187i bk6: 82a 15232i bk7: 88a 15218i bk8: 120a 15174i bk9: 120a 15170i bk10: 128a 15185i bk11: 128a 15157i bk12: 128a 15220i bk13: 128a 15206i bk14: 128a 15194i bk15: 128a 15164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983556
Row_Buffer_Locality_read = 0.983556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.551646
Bank_Level_Parallism_Col = 1.509735
Bank_Level_Parallism_Ready = 1.119733
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509735 

BW Util details:
bwutil = 0.126965 
total_CMD = 15327 
util_bw = 1946 
Wasted_Col = 632 
Wasted_Row = 65 
Idle = 12684 

BW Util Bottlenecks: 
RCDc_limit = 212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13355 
Read = 1946 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1946 
total_req = 1946 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1946 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.126965 
Either_Row_CoL_Bus_Util = 0.128662 
Issued_on_Two_Bus_Simul_Util = 0.001435 
issued_two_Eff = 0.011156 
queue_avg = 0.964833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.964833
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13348 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1275
n_activity=3789 dram_eff=0.5157
bk0: 128a 15190i bk1: 128a 15171i bk2: 128a 15220i bk3: 128a 15198i bk4: 128a 15200i bk5: 128a 15194i bk6: 90a 15209i bk7: 88a 15214i bk8: 120a 15166i bk9: 120a 15154i bk10: 128a 15179i bk11: 128a 15180i bk12: 128a 15182i bk13: 128a 15196i bk14: 128a 15187i bk15: 128a 15155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.544784
Bank_Level_Parallism_Col = 1.506084
Bank_Level_Parallism_Ready = 1.129990
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506084 

BW Util details:
bwutil = 0.127487 
total_CMD = 15327 
util_bw = 1954 
Wasted_Col = 686 
Wasted_Row = 73 
Idle = 12614 

BW Util Bottlenecks: 
RCDc_limit = 221 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 548 
rwq = 0 
CCDLc_limit_alone = 548 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13348 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127487 
Either_Row_CoL_Bus_Util = 0.129119 
Issued_on_Two_Bus_Simul_Util = 0.001501 
issued_two_Eff = 0.011622 
queue_avg = 0.972793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.972793
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13344 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1279
n_activity=3846 dram_eff=0.5096
bk0: 128a 15196i bk1: 128a 15182i bk2: 128a 15200i bk3: 128a 15208i bk4: 128a 15200i bk5: 128a 15189i bk6: 96a 15222i bk7: 88a 15218i bk8: 120a 15177i bk9: 120a 15166i bk10: 128a 15214i bk11: 128a 15149i bk12: 128a 15205i bk13: 128a 15188i bk14: 128a 15196i bk15: 128a 15177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506422
Bank_Level_Parallism_Col = 1.453558
Bank_Level_Parallism_Ready = 1.132653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453558 

BW Util details:
bwutil = 0.127879 
total_CMD = 15327 
util_bw = 1960 
Wasted_Col = 720 
Wasted_Row = 45 
Idle = 12602 

BW Util Bottlenecks: 
RCDc_limit = 210 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13344 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127879 
Either_Row_CoL_Bus_Util = 0.129380 
Issued_on_Two_Bus_Simul_Util = 0.001631 
issued_two_Eff = 0.012607 
queue_avg = 1.104587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=1.10459
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13349 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3688 dram_eff=0.5293
bk0: 128a 15207i bk1: 128a 15177i bk2: 128a 15198i bk3: 128a 15191i bk4: 128a 15191i bk5: 128a 15169i bk6: 96a 15232i bk7: 88a 15207i bk8: 112a 15174i bk9: 120a 15153i bk10: 128a 15191i bk11: 128a 15164i bk12: 128a 15216i bk13: 128a 15194i bk14: 128a 15201i bk15: 128a 15178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.543997
Bank_Level_Parallism_Col = 1.514518
Bank_Level_Parallism_Ready = 1.140369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514518 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 640 
Wasted_Row = 90 
Idle = 12645 

BW Util Bottlenecks: 
RCDc_limit = 193 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13349 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129053 
Issued_on_Two_Bus_Simul_Util = 0.001435 
issued_two_Eff = 0.011122 
queue_avg = 0.798852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.798852
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13346 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3777 dram_eff=0.5168
bk0: 128a 15209i bk1: 128a 15185i bk2: 128a 15202i bk3: 128a 15206i bk4: 128a 15213i bk5: 128a 15187i bk6: 96a 15226i bk7: 88a 15216i bk8: 112a 15182i bk9: 120a 15164i bk10: 128a 15194i bk11: 128a 15180i bk12: 128a 15202i bk13: 128a 15214i bk14: 128a 15185i bk15: 128a 15177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495376
Bank_Level_Parallism_Col = 1.458301
Bank_Level_Parallism_Ready = 1.105021
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458301 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 675 
Wasted_Row = 76 
Idle = 12624 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13346 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129249 
Issued_on_Two_Bus_Simul_Util = 0.001240 
issued_two_Eff = 0.009591 
queue_avg = 0.923534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.923534
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13348 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3697 dram_eff=0.528
bk0: 128a 15194i bk1: 128a 15175i bk2: 128a 15212i bk3: 128a 15191i bk4: 128a 15203i bk5: 128a 15163i bk6: 96a 15217i bk7: 88a 15221i bk8: 112a 15185i bk9: 120a 15154i bk10: 128a 15185i bk11: 128a 15180i bk12: 128a 15211i bk13: 128a 15189i bk14: 128a 15185i bk15: 128a 15175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.569103
Bank_Level_Parallism_Col = 1.530676
Bank_Level_Parallism_Ready = 1.129098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530676 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 618 
Wasted_Row = 71 
Idle = 12686 

BW Util Bottlenecks: 
RCDc_limit = 191 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13348 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129119 
Issued_on_Two_Bus_Simul_Util = 0.001370 
issued_two_Eff = 0.010611 
queue_avg = 0.848176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.848176
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13346 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3697 dram_eff=0.528
bk0: 128a 15197i bk1: 128a 15182i bk2: 128a 15204i bk3: 128a 15193i bk4: 128a 15204i bk5: 128a 15198i bk6: 96a 15224i bk7: 88a 15214i bk8: 112a 15181i bk9: 120a 15165i bk10: 128a 15179i bk11: 128a 15157i bk12: 128a 15204i bk13: 128a 15165i bk14: 128a 15197i bk15: 128a 15184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492064
Bank_Level_Parallism_Col = 1.459439
Bank_Level_Parallism_Ready = 1.117316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459439 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 735 
Wasted_Row = 85 
Idle = 12555 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13346 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129249 
Issued_on_Two_Bus_Simul_Util = 0.001240 
issued_two_Eff = 0.009591 
queue_avg = 0.965681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.965681
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13344 n_act=34 n_pre=18 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3742 dram_eff=0.5219
bk0: 128a 15193i bk1: 128a 15170i bk2: 128a 15200i bk3: 128a 15196i bk4: 128a 15184i bk5: 128a 15192i bk6: 96a 15217i bk7: 88a 15202i bk8: 112a 15176i bk9: 120a 15150i bk10: 129a 15125i bk11: 128a 15162i bk12: 128a 15199i bk13: 128a 15164i bk14: 128a 15174i bk15: 128a 15182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982591
Row_Buffer_Locality_read = 0.982591
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597547
Bank_Level_Parallism_Col = 1.563834
Bank_Level_Parallism_Ready = 1.143369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563834 

BW Util details:
bwutil = 0.127422 
total_CMD = 15327 
util_bw = 1953 
Wasted_Col = 640 
Wasted_Row = 98 
Idle = 12636 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13344 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1953 
Row_Bus_Util =  0.003393 
CoL_Bus_Util = 0.127422 
Either_Row_CoL_Bus_Util = 0.129380 
Issued_on_Two_Bus_Simul_Util = 0.001435 
issued_two_Eff = 0.011094 
queue_avg = 1.161545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.16155
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13348 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3726 dram_eff=0.5239
bk0: 128a 15187i bk1: 128a 15174i bk2: 128a 15203i bk3: 128a 15215i bk4: 128a 15206i bk5: 128a 15193i bk6: 96a 15218i bk7: 88a 15223i bk8: 112a 15183i bk9: 120a 15163i bk10: 128a 15182i bk11: 128a 15173i bk12: 128a 15169i bk13: 128a 15182i bk14: 128a 15173i bk15: 128a 15182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563746
Bank_Level_Parallism_Col = 1.524050
Bank_Level_Parallism_Ready = 1.133709
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524050 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 634 
Wasted_Row = 73 
Idle = 12668 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13348 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129119 
Issued_on_Two_Bus_Simul_Util = 0.001370 
issued_two_Eff = 0.010611 
queue_avg = 0.870620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.87062
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13348 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3845 dram_eff=0.5079
bk0: 129a 15162i bk1: 128a 15182i bk2: 128a 15199i bk3: 128a 15192i bk4: 128a 15208i bk5: 128a 15183i bk6: 96a 15195i bk7: 88a 15222i bk8: 112a 15176i bk9: 120a 15166i bk10: 128a 15211i bk11: 128a 15185i bk12: 128a 15220i bk13: 128a 15177i bk14: 128a 15175i bk15: 128a 15179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489064
Bank_Level_Parallism_Col = 1.457324
Bank_Level_Parallism_Ready = 1.116231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457324 

BW Util details:
bwutil = 0.127422 
total_CMD = 15327 
util_bw = 1953 
Wasted_Col = 742 
Wasted_Row = 94 
Idle = 12538 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 576 
rwq = 0 
CCDLc_limit_alone = 576 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13348 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.003262 
CoL_Bus_Util = 0.127422 
Either_Row_CoL_Bus_Util = 0.129119 
Issued_on_Two_Bus_Simul_Util = 0.001566 
issued_two_Eff = 0.012127 
queue_avg = 0.970640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.97064
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13348 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3654 dram_eff=0.5342
bk0: 128a 15192i bk1: 128a 15166i bk2: 128a 15227i bk3: 128a 15208i bk4: 128a 15201i bk5: 128a 15198i bk6: 96a 15221i bk7: 88a 15216i bk8: 112a 15180i bk9: 120a 15162i bk10: 128a 15197i bk11: 128a 15178i bk12: 128a 15200i bk13: 128a 15188i bk14: 128a 15175i bk15: 128a 15148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.586088
Bank_Level_Parallism_Col = 1.547439
Bank_Level_Parallism_Ready = 1.148566
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547439 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 579 
Wasted_Row = 71 
Idle = 12725 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13348 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129119 
Issued_on_Two_Bus_Simul_Util = 0.001370 
issued_two_Eff = 0.010611 
queue_avg = 0.775038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.775038
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13353 n_act=32 n_pre=16 n_ref_event=0 n_req=1948 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1271
n_activity=3690 dram_eff=0.5279
bk0: 128a 15176i bk1: 128a 15174i bk2: 128a 15203i bk3: 128a 15180i bk4: 128a 15204i bk5: 128a 15159i bk6: 88a 15237i bk7: 88a 15230i bk8: 120a 15173i bk9: 120a 15174i bk10: 128a 15205i bk11: 128a 15174i bk12: 128a 15191i bk13: 124a 15183i bk14: 128a 15180i bk15: 128a 15162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983573
Row_Buffer_Locality_read = 0.983573
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582039
Bank_Level_Parallism_Col = 1.558452
Bank_Level_Parallism_Ready = 1.139117
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558452 

BW Util details:
bwutil = 0.127096 
total_CMD = 15327 
util_bw = 1948 
Wasted_Col = 596 
Wasted_Row = 95 
Idle = 12688 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13353 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1948 
total_req = 1948 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1948 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127096 
Either_Row_CoL_Bus_Util = 0.128792 
Issued_on_Two_Bus_Simul_Util = 0.001435 
issued_two_Eff = 0.011145 
queue_avg = 0.936517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.936517
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13341 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3784 dram_eff=0.5159
bk0: 128a 15189i bk1: 128a 15176i bk2: 128a 15223i bk3: 128a 15204i bk4: 128a 15210i bk5: 128a 15168i bk6: 88a 15228i bk7: 88a 15218i bk8: 120a 15175i bk9: 120a 15170i bk10: 128a 15205i bk11: 128a 15170i bk12: 128a 15188i bk13: 128a 15189i bk14: 128a 15187i bk15: 128a 15180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.483748
Bank_Level_Parallism_Ready = 1.141906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483748 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 679 
Wasted_Row = 105 
Idle = 12591 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13341 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129575 
Issued_on_Two_Bus_Simul_Util = 0.000913 
issued_two_Eff = 0.007049 
queue_avg = 0.936843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.936843
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13347 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3773 dram_eff=0.5174
bk0: 128a 15217i bk1: 128a 15190i bk2: 128a 15204i bk3: 128a 15195i bk4: 128a 15204i bk5: 128a 15182i bk6: 88a 15235i bk7: 88a 15197i bk8: 120a 15173i bk9: 120a 15175i bk10: 128a 15199i bk11: 128a 15188i bk12: 128a 15201i bk13: 128a 15199i bk14: 128a 15187i bk15: 128a 15174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.530120
Bank_Level_Parallism_Col = 1.502351
Bank_Level_Parallism_Ready = 1.122439
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.502351 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 611 
Wasted_Row = 93 
Idle = 12671 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13347 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129184 
Issued_on_Two_Bus_Simul_Util = 0.001305 
issued_two_Eff = 0.010101 
queue_avg = 0.839890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.83989
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13346 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3776 dram_eff=0.5169
bk0: 128a 15195i bk1: 128a 15172i bk2: 128a 15205i bk3: 128a 15163i bk4: 128a 15204i bk5: 128a 15195i bk6: 88a 15231i bk7: 88a 15233i bk8: 120a 15175i bk9: 120a 15170i bk10: 128a 15184i bk11: 128a 15172i bk12: 128a 15199i bk13: 128a 15171i bk14: 128a 15183i bk15: 128a 15170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558218
Bank_Level_Parallism_Col = 1.520278
Bank_Level_Parallism_Ready = 1.147029
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520278 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 650 
Wasted_Row = 69 
Idle = 12656 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13346 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129249 
Issued_on_Two_Bus_Simul_Util = 0.001240 
issued_two_Eff = 0.009591 
queue_avg = 0.897175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897175
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13346 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3886 dram_eff=0.5023
bk0: 128a 15190i bk1: 128a 15171i bk2: 128a 15193i bk3: 128a 15200i bk4: 128a 15220i bk5: 128a 15185i bk6: 88a 15230i bk7: 88a 15218i bk8: 120a 15178i bk9: 120a 15173i bk10: 128a 15197i bk11: 128a 15186i bk12: 128a 15197i bk13: 128a 15167i bk14: 128a 15182i bk15: 128a 15182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493106
Bank_Level_Parallism_Col = 1.468455
Bank_Level_Parallism_Ready = 1.112193
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.468455 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 708 
Wasted_Row = 96 
Idle = 12571 

BW Util Bottlenecks: 
RCDc_limit = 219 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13346 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129249 
Issued_on_Two_Bus_Simul_Util = 0.001240 
issued_two_Eff = 0.009591 
queue_avg = 0.967769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.967769
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13348 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3882 dram_eff=0.5028
bk0: 128a 15190i bk1: 128a 15170i bk2: 128a 15197i bk3: 128a 15167i bk4: 128a 15218i bk5: 128a 15195i bk6: 88a 15217i bk7: 88a 15197i bk8: 120a 15174i bk9: 120a 15170i bk10: 128a 15190i bk11: 128a 15161i bk12: 128a 15207i bk13: 128a 15189i bk14: 128a 15196i bk15: 128a 15195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.531169
Bank_Level_Parallism_Col = 1.496000
Bank_Level_Parallism_Ready = 1.131660
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.496000 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 685 
Wasted_Row = 74 
Idle = 12616 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13348 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129119 
Issued_on_Two_Bus_Simul_Util = 0.001370 
issued_two_Eff = 0.010611 
queue_avg = 0.830691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.830691
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13346 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3784 dram_eff=0.5159
bk0: 128a 15188i bk1: 128a 15169i bk2: 128a 15195i bk3: 128a 15184i bk4: 128a 15196i bk5: 128a 15182i bk6: 88a 15221i bk7: 88a 15203i bk8: 120a 15172i bk9: 120a 15175i bk10: 128a 15195i bk11: 128a 15201i bk12: 128a 15217i bk13: 128a 15195i bk14: 128a 15174i bk15: 128a 15161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.544981
Bank_Level_Parallism_Col = 1.517388
Bank_Level_Parallism_Ready = 1.128586
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517388 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 648 
Wasted_Row = 90 
Idle = 12637 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 528 
rwq = 0 
CCDLc_limit_alone = 528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13346 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129249 
Issued_on_Two_Bus_Simul_Util = 0.001240 
issued_two_Eff = 0.009591 
queue_avg = 0.990213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.990213
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13347 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3778 dram_eff=0.5167
bk0: 128a 15202i bk1: 128a 15180i bk2: 128a 15209i bk3: 128a 15198i bk4: 128a 15206i bk5: 128a 15204i bk6: 88a 15218i bk7: 88a 15216i bk8: 120a 15174i bk9: 120a 15169i bk10: 128a 15192i bk11: 128a 15163i bk12: 128a 15199i bk13: 128a 15185i bk14: 128a 15201i bk15: 128a 15179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503309
Bank_Level_Parallism_Col = 1.475917
Bank_Level_Parallism_Ready = 1.116803
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475917 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 679 
Wasted_Row = 89 
Idle = 12607 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 516 
rwq = 0 
CCDLc_limit_alone = 516 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13347 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129184 
Issued_on_Two_Bus_Simul_Util = 0.001305 
issued_two_Eff = 0.010101 
queue_avg = 0.935278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.935278
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13348 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3977 dram_eff=0.4908
bk0: 128a 15194i bk1: 128a 15187i bk2: 128a 15215i bk3: 128a 15182i bk4: 128a 15219i bk5: 128a 15178i bk6: 88a 15219i bk7: 88a 15188i bk8: 120a 15167i bk9: 120a 15175i bk10: 128a 15209i bk11: 128a 15187i bk12: 128a 15198i bk13: 128a 15213i bk14: 128a 15188i bk15: 128a 15182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514466
Bank_Level_Parallism_Col = 1.484592
Bank_Level_Parallism_Ready = 1.132172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484592 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 656 
Wasted_Row = 88 
Idle = 12631 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13348 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129119 
Issued_on_Two_Bus_Simul_Util = 0.001370 
issued_two_Eff = 0.010611 
queue_avg = 0.788935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.788935
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13351 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3847 dram_eff=0.5074
bk0: 128a 15200i bk1: 128a 15176i bk2: 128a 15207i bk3: 128a 15173i bk4: 128a 15206i bk5: 128a 15181i bk6: 88a 15215i bk7: 88a 15216i bk8: 120a 15182i bk9: 120a 15171i bk10: 128a 15191i bk11: 128a 15172i bk12: 128a 15197i bk13: 128a 15204i bk14: 128a 15187i bk15: 128a 15190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.535248
Bank_Level_Parallism_Col = 1.506775
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506775 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 643 
Wasted_Row = 86 
Idle = 12646 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13351 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.128923 
Issued_on_Two_Bus_Simul_Util = 0.001566 
issued_two_Eff = 0.012146 
queue_avg = 0.874796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.874796
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13346 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3812 dram_eff=0.5121
bk0: 128a 15187i bk1: 128a 15173i bk2: 128a 15213i bk3: 128a 15190i bk4: 128a 15223i bk5: 128a 15190i bk6: 88a 15229i bk7: 88a 15216i bk8: 120a 15166i bk9: 120a 15179i bk10: 128a 15193i bk11: 128a 15178i bk12: 128a 15202i bk13: 128a 15186i bk14: 128a 15190i bk15: 128a 15175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.519673
Bank_Level_Parallism_Col = 1.492664
Bank_Level_Parallism_Ready = 1.114242
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.492664 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 652 
Wasted_Row = 90 
Idle = 12633 

BW Util Bottlenecks: 
RCDc_limit = 223 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13346 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129249 
Issued_on_Two_Bus_Simul_Util = 0.001240 
issued_two_Eff = 0.009591 
queue_avg = 0.995107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.995107
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13350 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3790 dram_eff=0.515
bk0: 128a 15187i bk1: 128a 15175i bk2: 128a 15200i bk3: 128a 15176i bk4: 128a 15219i bk5: 128a 15186i bk6: 88a 15221i bk7: 88a 15220i bk8: 120a 15176i bk9: 120a 15168i bk10: 128a 15182i bk11: 128a 15164i bk12: 128a 15200i bk13: 128a 15187i bk14: 128a 15183i bk15: 128a 15176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580266
Bank_Level_Parallism_Col = 1.540900
Bank_Level_Parallism_Ready = 1.115266
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540900 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 616 
Wasted_Row = 67 
Idle = 12692 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13350 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.128988 
Issued_on_Two_Bus_Simul_Util = 0.001501 
issued_two_Eff = 0.011634 
queue_avg = 0.851765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.851765
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13343 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3752 dram_eff=0.5203
bk0: 128a 15206i bk1: 128a 15178i bk2: 128a 15199i bk3: 128a 15202i bk4: 128a 15207i bk5: 128a 15188i bk6: 88a 15236i bk7: 88a 15209i bk8: 120a 15173i bk9: 120a 15173i bk10: 128a 15174i bk11: 128a 15180i bk12: 128a 15197i bk13: 128a 15188i bk14: 128a 15187i bk15: 128a 15165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.559591
Bank_Level_Parallism_Col = 1.532074
Bank_Level_Parallism_Ready = 1.137807
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532074 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 603 
Wasted_Row = 88 
Idle = 12684 

BW Util Bottlenecks: 
RCDc_limit = 219 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13343 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129445 
Issued_on_Two_Bus_Simul_Util = 0.001044 
issued_two_Eff = 0.008065 
queue_avg = 0.921642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.921642
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13349 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3739 dram_eff=0.5221
bk0: 128a 15212i bk1: 128a 15179i bk2: 128a 15181i bk3: 128a 15165i bk4: 128a 15199i bk5: 128a 15200i bk6: 88a 15218i bk7: 88a 15214i bk8: 120a 15175i bk9: 120a 15169i bk10: 128a 15190i bk11: 128a 15168i bk12: 128a 15208i bk13: 128a 15182i bk14: 128a 15191i bk15: 128a 15158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564843
Bank_Level_Parallism_Col = 1.524141
Bank_Level_Parallism_Ready = 1.157787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524141 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 650 
Wasted_Row = 66 
Idle = 12659 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13349 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.129053 
Issued_on_Two_Bus_Simul_Util = 0.001435 
issued_two_Eff = 0.011122 
queue_avg = 0.915443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.915443
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13350 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3595 dram_eff=0.543
bk0: 128a 15188i bk1: 128a 15177i bk2: 128a 15216i bk3: 128a 15191i bk4: 128a 15199i bk5: 128a 15181i bk6: 88a 15225i bk7: 88a 15211i bk8: 120a 15173i bk9: 120a 15178i bk10: 128a 15193i bk11: 128a 15181i bk12: 128a 15202i bk13: 128a 15209i bk14: 128a 15174i bk15: 128a 15167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.583622
Bank_Level_Parallism_Col = 1.543435
Bank_Level_Parallism_Ready = 1.131148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.543435 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 580 
Wasted_Row = 69 
Idle = 12726 

BW Util Bottlenecks: 
RCDc_limit = 187 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13350 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.128988 
Issued_on_Two_Bus_Simul_Util = 0.001501 
issued_two_Eff = 0.011634 
queue_avg = 0.959614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.959614
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15327 n_nop=13350 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1274
n_activity=3804 dram_eff=0.5131
bk0: 128a 15204i bk1: 128a 15183i bk2: 128a 15207i bk3: 128a 15192i bk4: 128a 15195i bk5: 128a 15197i bk6: 88a 15235i bk7: 88a 15195i bk8: 120a 15174i bk9: 120a 15167i bk10: 128a 15193i bk11: 128a 15168i bk12: 128a 15201i bk13: 128a 15203i bk14: 128a 15192i bk15: 128a 15188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511456
Bank_Level_Parallism_Col = 1.475191
Bank_Level_Parallism_Ready = 1.123463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475191 

BW Util details:
bwutil = 0.127357 
total_CMD = 15327 
util_bw = 1952 
Wasted_Col = 681 
Wasted_Row = 73 
Idle = 12621 

BW Util Bottlenecks: 
RCDc_limit = 186 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15327 
n_nop = 13350 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.127357 
Either_Row_CoL_Bus_Util = 0.128988 
Issued_on_Two_Bus_Simul_Util = 0.001501 
issued_two_Eff = 0.011634 
queue_avg = 0.834214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.834214

========= L2 cache stats =========
L2_cache_bank[0]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 985, Miss = 984, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 978, Miss = 972, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 978, Miss = 977, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 978, Miss = 976, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 970, Miss = 970, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 981, Miss = 976, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 978, Miss = 978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 979, Miss = 977, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 979, Miss = 977, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 979, Miss = 972, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 977, Miss = 976, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 977, Miss = 976, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 979, Miss = 976, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 62526
L2_total_cache_misses = 62495
L2_total_cache_miss_rate = 0.9995
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62507
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=62526
icnt_total_pkts_simt_to_mem=62526
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62526
Req_Network_cycles = 20413
Req_Network_injected_packets_per_cycle =       3.0630 
Req_Network_conflicts_per_cycle =       0.6634
Req_Network_conflicts_per_cycle_util =       2.0901
Req_Bank_Level_Parallism =       9.6506
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0218
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0479

Reply_Network_injected_packets_num = 62526
Reply_Network_cycles = 20413
Reply_Network_injected_packets_per_cycle =        3.0630
Reply_Network_conflicts_per_cycle =        0.3062
Reply_Network_conflicts_per_cycle_util =       1.0143
Reply_Bank_Level_Parallism =      10.1470
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0058
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0383
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 23 sec (143 sec)
gpgpu_simulation_rate = 251830 (inst/sec)
gpgpu_simulation_rate = 142 (cycle/sec)
gpgpu_silicon_slowdown = 7971830x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 15646
gpu_sim_insn = 19006833
gpu_ipc =    1214.8046
gpu_tot_sim_cycle = 36059
gpu_tot_sim_insn = 55018587
gpu_tot_ipc =    1525.7935
gpu_tot_issued_cta = 5862
gpu_occupancy = 92.8837% 
gpu_tot_occupancy = 92.5327% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0032
partiton_level_parallism_total  =       2.6032
partiton_level_parallism_util =      18.4800
partiton_level_parallism_util_total  =      11.4823
L2_BW  =      72.5638 GB/Sec
L2_BW_total  =      94.2975 GB/Sec
gpu_total_sim_rate=250084

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1196, Miss = 1183, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1275, Miss = 1234, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1216, Miss = 1216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1154, Miss = 1154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1190, Miss = 1161, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1120, Miss = 1120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1136, Miss = 1136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1216, Miss = 1216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1136, Miss = 1136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1202, Miss = 1202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1140, Miss = 1139, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1216, Miss = 1216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1170, Miss = 1170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1216, Miss = 1216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1216, Miss = 1216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1204, Miss = 1203, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1222, Miss = 1193, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1136, Miss = 1136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1136, Miss = 1136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1216, Miss = 1216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1120, Miss = 1120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 93969
	L1D_total_cache_misses = 93855
	L1D_total_cache_miss_rate = 0.9988
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.081
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 70314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70

Total_core_cache_fail_stats:
ctas_completed 5862, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
390, 308, 308, 308, 308, 308, 308, 308, 308, 308, 308, 308, 308, 319, 308, 308, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 368, 
gpgpu_n_tot_thrd_icount = 58040608
gpgpu_n_tot_w_icount = 1813769
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 93798
gpgpu_n_mem_write_global = 70
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3000149
gpgpu_n_store_insn = 70
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 19008512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1717595	W0_Idle:44178	W0_Scoreboard:1077590	W1:709	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1813060
single_issue_nums: WS0:453732	WS1:453525	WS2:453256	WS3:453256	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 750384 {8:93798,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2800 {40:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3751920 {40:93798,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 560 {8:70,}
maxmflatency = 437 
max_icnt2mem_latency = 41 
maxmrqlatency = 84 
max_icnt2sh_latency = 8 
averagemflatency = 282 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:15437 	10245 	8874 	9961 	13231 	4682 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31352 	62516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	93101 	767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	93177 	687 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8155      8391      8546      8510      9364      9314     10224     10150      5783      5782      5928      5930      6750      6710      7550      7581 
dram[1]:      8110      8384      8569      8537      9376      9298     10215     10174      5782      5795      5908      5890      6706      6691      7525      7589 
dram[2]:      8182      8293      8534      8516      9391      9339     10183     10191      5783      5782      9510      5930      6746      6678      7573      7553 
dram[3]:      8308      8316      8568      8532      9361      9308     10159     10211      5782      5795      5908      5890      6710      6655      7585      7510 
dram[4]:      8100      8180      8473      8556      9364      9419     10182     10227      5783      5782      5928      5930      6770      6767      7586      7616 
dram[5]:      8292      8363      8490      8544      9344      9396     10178     10215      5782      5795      5908      5890      6765      6775      7545      7588 
dram[6]:      8272      8293      8471      8517      9348      9302     10143     10045      5783      5782      5928      5930      6771      6783      7581      7602 
dram[7]:      8297      8328      8483      8534      9376      9271     10151     10159      5782      5795      5908      5890      6737      6782      7565      7581 
dram[8]:      8064      8190      8488      8554      9360      9330     10118     10130      5784      5782      5907      5908      6770      6757      7565      7590 
dram[9]:      8100      8379      8514      8582      9376      9320     10114     10153      5783      5782      5910      5911      6775      6777      7569      7562 
dram[10]:      8139      8284      8509      8528      9334      9328     10095     10137      5784      5782      5907      5908      6783      6757      7588      7600 
dram[11]:      8107      8317      8489      8565      9312      9314     10069     10166      5783      5782      5910      5911      6774      6778      7562      7564 
dram[12]:      8268      8104      8504      8552      9303      9343     10207     10185      5784      5782      5907      5908      6759      6787      7578      7553 
dram[13]:      8147      8300      8513      8538      9267      9332     10182     10167      5783      5782      5910      5911      6705      6770      7545      7532 
dram[14]:      6153      8106      8502      8510      9355      9348     10211     10166      5784      5782      5907      5908      6766      6767      7593      7596 
dram[15]:      8296      8399      8502      8544      9376      9341     10192     10135      5783      5782      6677      5911      6702      6762      7592      7558 
dram[16]:      8070      8292      8493      8506      9311      9258     10118     10151      5783      5782      5928      5930      6761      6757      7560      7570 
dram[17]:      8104      8313      8501      8550      9274      9302     10099     10181      5782      5795      5911      5924      6733      6757      7537      7546 
dram[18]:      8261      8400      8497      8512      9279      9330     10114     10167      5783      5782      5928      5930      6746      6770      7572      7570 
dram[19]:      8284      8415      8521      8518      9259      9310     10090     10187      5782      5795      5911      5924      6762      6742      7537      7541 
dram[20]:      8260      8289      8529      8489      9345      9335     10214     10046      5783      5782      5928      5930      6763      6781      7596      7570 
dram[21]:      8280      8320      8532      8521      9364      9320     10181     10081      5782      5795      5911      5924      6727      6775      7580      7588 
dram[22]:      8138      8292      8483      8509      9376      9335     10198     10150      5783      5782      5928      5930      6755      6779      7570      7568 
dram[23]:      8168      8332      8528      8508      9326      9327     10218     10119      5782      5795      5911      5924      6726      6778      7549      7565 
dram[24]:      8257      8288      8494      8498      9250      9371     10141     10119      5783      5782      5928      5930      6718      6787      7557      7600 
dram[25]:      8280      8325      8516      8506      9266      9349     10150     10090      5782      5795      5911      5924      6751      6734      7533      7590 
dram[26]:      8044      8288      8542      8534      9399      9377     10151     10142      5783      5782      5928      5930      6791      6774      7561      7573 
dram[27]:      8092      8311      8533      8522      9372      9364     10185     10154      5782      5795      5911      5924      6782      6777      7538      7580 
dram[28]:      8123      8174      8485      8533      9371      9368     10054     10154      5783      5782      5928      5930      6733      6798      7642      7550 
dram[29]:      8092      8184      8532      8538      9341      9351     10066     10137      5782      5795      5911      5924      6757      6730      7537      7536 
dram[30]:      8146      8087      8526      8516      9299      9348     10103     10174      5783      5782      5928      5930      6725      6775      7568      7557 
dram[31]:      8186      8104      8570      8536      9271      9302     10095     10183      5782      5795      5911      5924      6751      6735      7540      7533 
average row accesses per activate:
dram[0]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.666666 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 43.333332 64.000000 43.000000 64.000000 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 37.666668 60.000000 21.833334 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 62.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 62516/1046 = 59.766731
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       129       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       124        96        88       120       120       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128        96        88       120       120       129       128       128       128       129       128 
dram[3]:       128       128       128       128       128       128        96        88       120       120       129       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128        83        88       120       120       128       128       128       128       128       128 
dram[6]:       128       128       128       128       128       128        90        88       120       120       128       128       128       128       128       128 
dram[7]:       128       128       128       128       128       128        96        88       120       120       128       130       128       129       128       128 
dram[8]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[9]:       128       128       128       128       128       128        96        88       112       121       128       128       128       128       130       128 
dram[10]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[11]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[12]:       128       128       128       128       128       128        96        88       113       120       131       128       128       128       128       128 
dram[13]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[14]:       129       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[15]:       128       128       128       128       128       128        96        88       112       120       129       128       128       128       128       128 
dram[16]:       128       128       128       128       128       128        88        88       120       120       128       128       128       124       128       128 
dram[17]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[18]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[19]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[20]:       128       128       128       128       128       128        89        88       120       120       128       128       128       128       128       129 
dram[21]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[22]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       129 
dram[23]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[24]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[25]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[26]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[27]:       128       128       128       129       128       128        88        88       120       120       128       128       128       128       128       128 
dram[28]:       128       128       128       128       128       128        88        88       120       120       128       128       128       129       129       128 
dram[29]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[30]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[31]:       128       128       129       128       128       128        88        88       120       120       128       128       128       128       128       128 
total dram reads = 62516
bank skew: 131/83 = 1.58
chip skew: 1963/1947 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        424       426       413       416       413       418       427       428       442       452       433       429       415       419       420       420
dram[1]:        422       420       414       412       418       427       421       431       440       458       434       428       420       419       417       429
dram[2]:        413       416       413       412       417       413       413       434       438       461       430       429       417       420       418       420
dram[3]:        416       420       413       413       412       408       417       437       438       458       435       428       419       420       421       418
dram[4]:        417       416       416       418       416       422       438       432       444       456       430       431       418       419       427       430
dram[5]:        429       420       417       409       412       416       455       432       445       443       431       425       419       424       425       425
dram[6]:        417       419       410       412       413       412       445       424       438       437       434       428       422       425       437       430
dram[7]:        425       421       420       415       420       418       430       430       449       445       431       432       417       423       417       425
dram[8]:        417       427       412       414       417       417       430       435       430       443       418       422       418       419       416       424
dram[9]:        415       424       411       415       415       414       430       445       433       445       421       420       424       426       417       426
dram[10]:        419       418       416       419       416       419       436       430       428       445       426       426       424       420       422       425
dram[11]:        416       427       412       414       416       414       431       442       437       439       426       425       426       427       419       429
dram[12]:        422       416       412       413       413       414       443       439       427       445       435       434       422       432       429       431
dram[13]:        413       422       411       410       410       414       434       426       431       443       424       425       423       427       421       423
dram[14]:        417       414       417       413       419       424       448       429       426       444       420       426       420       425       428       426
dram[15]:        424       420       412       413       419       413       432       424       431       443       423       423       421       426       423       428
dram[16]:        425       419       413       417       422       414       422       426       439       453       424       429       428       441       419       429
dram[17]:        417       420       414       416       416       422       421       436       445       456       419       426       423       422       418       428
dram[18]:        417       434       416       415       411       415       424       430       439       442       428       438       427       427       425       431
dram[19]:        414       427       415       415       413       415       422       426       443       461       423       426       426       426       422       425
dram[20]:        421       422       413       410       410       416       423       424       437       458       424       427       428       426       422       428
dram[21]:        413       426       413       410       408       410       424       429       445       451       422       428       422       426       419       420
dram[22]:        419       427       413       416       416       414       424       428       438       453       424       426       424       427       422       426
dram[23]:        416       419       414       408       409       414       431       424       447       454       426       429       434       428       414       426
dram[24]:        414       415       411       414       412       415       430       436       438       445       422       428       420       429       421       428
dram[25]:        412       417       414       419       412       413       434       435       438       452       426       428       427       423       423       432
dram[26]:        416       419       414       413       414       416       441       432       440       456       427       431       429       427       427       426
dram[27]:        412       416       415       413       410       413       428       433       446       452       423       428       424       426       417       419
dram[28]:        418       421       414       413       412       418       425       433       437       450       430       428       425       427       429       427
dram[29]:        415       423       417       419       413       414       422       426       446       455       423       429       424       427       426       427
dram[30]:        420       416       413       415       414       416       428       429       437       445       432       430       429       433       432       424
dram[31]:        415       419       417       420       412       414       427       438       438       450       423       430       422       425       419       422
maximum mf latency per bank:
dram[0]:        370       386       355       357       371       344       379       358       384       424       415       399       366       374       364       373
dram[1]:        359       358       368       365       362       349       366       373       380       405       401       412       378       384       357       380
dram[2]:        341       351       351       390       373       378       351       368       382       437       406       399       355       402       359       376
dram[3]:        366       362       361       357       348       343       341       371       372       408       398       412       396       393       379       368
dram[4]:        360       369       374       368       367       378       349       371       376       427       399       399       357       380       369       378
dram[5]:        379       363       349       340       347       358       365       362       382       392       400       412       368       382       382       374
dram[6]:        345       352       343       355       366       346       352       345       372       381       399       399       374       400       389       380
dram[7]:        365       372       354       377       367       369       346       356       394       392       408       412       377       381       357       377
dram[8]:        353       362       359       381       361       389       348       375       374       392       378       391       360       377       344       388
dram[9]:        355       367       354       375       357       360       359       376       386       392       402       378       388       393       361       377
dram[10]:        374       365       370       360       364       365       348       350       374       401       409       391       378       374       373       370
dram[11]:        363       368       375       355       368       377       351       366       391       381       401       378       391       397       352       373
dram[12]:        355       360       347       360       350       359       377       364       370       394       388       391       382       401       375       382
dram[13]:        350       358       347       344       343       353       379       360       386       386       392       378       372       387       360       386
dram[14]:        344       353       362       361       367       381       369       367       370       392       378       391       362       377       375       372
dram[15]:        364       368       364       369       374       362       353       350       386       382       392       378       385       385       375       382
dram[16]:        360       359       352       379       388       382       353       353       372       413       391       392       384       387       363       385
dram[17]:        351       366       351       381       363       430       364       373       387       401       396       393       370       394       358       383
dram[18]:        359       389       406       401       348       355       350       352       376       393       391       392       376       383       367       383
dram[19]:        347       422       377       407       363       363       348       360       377       398       396       393       379       370       370       392
dram[20]:        355       364       363       340       345       358       358       350       374       425       391       392       389       389       372       370
dram[21]:        346       356       366       393       344       342       369       377       391       399       396       393       370       397       368       362
dram[22]:        375       383       346       378       357       366       349       355       374       416       391       392       368       382       372       370
dram[23]:        352       374       362       341       347       379       365       361       387       401       396       393       409       392       349       380
dram[24]:        344       346       350       358       347       368       348       374       372       398       391       392       379       384       359       386
dram[25]:        347       350       346       368       367       372       368       366       369       400       396       393       407       399       361       394
dram[26]:        358       355       369       386       374       375       353       392       375       420       391       392       402       407       374       366
dram[27]:        342       346       358       374       349       366       354       375       382       400       396       393       375       387       359       349
dram[28]:        384       389       392       353       359       371       348       375       372       405       391       392       386       408       373       378
dram[29]:        373       394       386       381       354       371       351       364       381       399       396       393       392       391       378       366
dram[30]:        362       359       353       374       346       353       365       356       372       401       391       392       388       400       377       354
dram[31]:        352       351       373       375       342       366       353       371       378       397       396       393       388       385       368       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25088 n_act=33 n_pre=17 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07243
n_activity=3772 dram_eff=0.5199
bk0: 128a 26941i bk1: 128a 26929i bk2: 129a 26933i bk3: 128a 26953i bk4: 128a 26961i bk5: 128a 26933i bk6: 96a 26969i bk7: 88a 26964i bk8: 120a 26934i bk9: 120a 26922i bk10: 128a 26948i bk11: 128a 26922i bk12: 128a 26955i bk13: 128a 26921i bk14: 128a 26929i bk15: 128a 26921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983172
Row_Buffer_Locality_read = 0.983172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526452
Bank_Level_Parallism_Col = 1.491363
Bank_Level_Parallism_Ready = 1.107598
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491363 

BW Util details:
bwutil = 0.072428 
total_CMD = 27075 
util_bw = 1961 
Wasted_Col = 658 
Wasted_Row = 84 
Idle = 24372 

BW Util Bottlenecks: 
RCDc_limit = 210 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25088 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1961 
Row_Bus_Util =  0.001847 
CoL_Bus_Util = 0.072428 
Either_Row_CoL_Bus_Util = 0.073389 
Issued_on_Two_Bus_Simul_Util = 0.000886 
issued_two_Eff = 0.012079 
queue_avg = 0.506297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.506297
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25097 n_act=32 n_pre=16 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07224
n_activity=3700 dram_eff=0.5286
bk0: 128a 26943i bk1: 128a 26936i bk2: 128a 26952i bk3: 128a 26954i bk4: 128a 26938i bk5: 124a 26930i bk6: 96a 26969i bk7: 88a 26968i bk8: 120a 26930i bk9: 120a 26919i bk10: 128a 26926i bk11: 128a 26897i bk12: 128a 26944i bk13: 128a 26956i bk14: 128a 26944i bk15: 128a 26913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983640
Row_Buffer_Locality_read = 0.983640
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520397
Bank_Level_Parallism_Col = 1.491803
Bank_Level_Parallism_Ready = 1.136503
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491803 

BW Util details:
bwutil = 0.072244 
total_CMD = 27075 
util_bw = 1956 
Wasted_Col = 680 
Wasted_Row = 85 
Idle = 24354 

BW Util Bottlenecks: 
RCDc_limit = 212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 544 
rwq = 0 
CCDLc_limit_alone = 544 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25097 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1956 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072244 
Either_Row_CoL_Bus_Util = 0.073056 
Issued_on_Two_Bus_Simul_Util = 0.000960 
issued_two_Eff = 0.013145 
queue_avg = 0.545485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.545485
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25080 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07247
n_activity=4000 dram_eff=0.4905
bk0: 128a 26941i bk1: 128a 26929i bk2: 128a 26952i bk3: 128a 26926i bk4: 128a 26950i bk5: 128a 26948i bk6: 96a 26971i bk7: 88a 26966i bk8: 120a 26937i bk9: 120a 26927i bk10: 129a 26923i bk11: 128a 26931i bk12: 128a 26958i bk13: 128a 26945i bk14: 129a 26919i bk15: 128a 26932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457417
Bank_Level_Parallism_Col = 1.443612
Bank_Level_Parallism_Ready = 1.111621
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443612 

BW Util details:
bwutil = 0.072465 
total_CMD = 27075 
util_bw = 1962 
Wasted_Col = 723 
Wasted_Row = 133 
Idle = 24257 

BW Util Bottlenecks: 
RCDc_limit = 252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25080 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.001921 
CoL_Bus_Util = 0.072465 
Either_Row_CoL_Bus_Util = 0.073684 
Issued_on_Two_Bus_Simul_Util = 0.000702 
issued_two_Eff = 0.009524 
queue_avg = 0.508070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.50807
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25084 n_act=33 n_pre=17 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07243
n_activity=3871 dram_eff=0.5066
bk0: 128a 26953i bk1: 128a 26936i bk2: 128a 26969i bk3: 128a 26954i bk4: 128a 26957i bk5: 128a 26952i bk6: 96a 26966i bk7: 88a 26961i bk8: 120a 26924i bk9: 120a 26915i bk10: 129a 26905i bk11: 128a 26901i bk12: 128a 26920i bk13: 128a 26939i bk14: 128a 26937i bk15: 128a 26935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983172
Row_Buffer_Locality_read = 0.983172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.531088
Bank_Level_Parallism_Col = 1.498654
Bank_Level_Parallism_Ready = 1.122387
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498654 

BW Util details:
bwutil = 0.072428 
total_CMD = 27075 
util_bw = 1961 
Wasted_Col = 652 
Wasted_Row = 89 
Idle = 24373 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25084 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1961 
Row_Bus_Util =  0.001847 
CoL_Bus_Util = 0.072428 
Either_Row_CoL_Bus_Util = 0.073536 
Issued_on_Two_Bus_Simul_Util = 0.000739 
issued_two_Eff = 0.010045 
queue_avg = 0.444063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.444063
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25097 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3804 dram_eff=0.5131
bk0: 128a 26949i bk1: 128a 26950i bk2: 128a 26951i bk3: 128a 26935i bk4: 128a 26954i bk5: 128a 26945i bk6: 88a 26970i bk7: 88a 26962i bk8: 120a 26941i bk9: 120a 26934i bk10: 128a 26930i bk11: 128a 26924i bk12: 128a 26942i bk13: 128a 26944i bk14: 128a 26925i bk15: 128a 26931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498341
Bank_Level_Parallism_Col = 1.460221
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460221 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 685 
Wasted_Row = 76 
Idle = 24362 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25097 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073056 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.011122 
queue_avg = 0.550212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.550212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25100 n_act=33 n_pre=17 n_ref_event=0 n_req=1947 n_rd=1947 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07191
n_activity=3847 dram_eff=0.5061
bk0: 128a 26920i bk1: 128a 26921i bk2: 128a 26961i bk3: 128a 26957i bk4: 128a 26951i bk5: 128a 26935i bk6: 83a 26956i bk7: 88a 26966i bk8: 120a 26922i bk9: 120a 26918i bk10: 128a 26933i bk11: 128a 26905i bk12: 128a 26968i bk13: 128a 26954i bk14: 128a 26942i bk15: 128a 26912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983051
Row_Buffer_Locality_read = 0.983051
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.546477
Bank_Level_Parallism_Col = 1.507364
Bank_Level_Parallism_Ready = 1.119671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507364 

BW Util details:
bwutil = 0.071911 
total_CMD = 27075 
util_bw = 1947 
Wasted_Col = 644 
Wasted_Row = 77 
Idle = 24407 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25100 
Read = 1947 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1947 
total_req = 1947 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1947 
Row_Bus_Util =  0.001847 
CoL_Bus_Util = 0.071911 
Either_Row_CoL_Bus_Util = 0.072946 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.011139 
queue_avg = 0.546187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.546187
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25096 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07217
n_activity=3789 dram_eff=0.5157
bk0: 128a 26938i bk1: 128a 26919i bk2: 128a 26968i bk3: 128a 26946i bk4: 128a 26948i bk5: 128a 26942i bk6: 90a 26957i bk7: 88a 26962i bk8: 120a 26914i bk9: 120a 26902i bk10: 128a 26927i bk11: 128a 26928i bk12: 128a 26930i bk13: 128a 26944i bk14: 128a 26935i bk15: 128a 26903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.544784
Bank_Level_Parallism_Col = 1.506084
Bank_Level_Parallism_Ready = 1.129990
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506084 

BW Util details:
bwutil = 0.072170 
total_CMD = 27075 
util_bw = 1954 
Wasted_Col = 686 
Wasted_Row = 73 
Idle = 24362 

BW Util Bottlenecks: 
RCDc_limit = 221 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 548 
rwq = 0 
CCDLc_limit_alone = 548 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25096 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072170 
Either_Row_CoL_Bus_Util = 0.073093 
Issued_on_Two_Bus_Simul_Util = 0.000849 
issued_two_Eff = 0.011622 
queue_avg = 0.550692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.550692
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25085 n_act=34 n_pre=18 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0725
n_activity=3963 dram_eff=0.4953
bk0: 128a 26944i bk1: 128a 26930i bk2: 128a 26948i bk3: 128a 26956i bk4: 128a 26948i bk5: 128a 26937i bk6: 96a 26970i bk7: 88a 26966i bk8: 120a 26925i bk9: 120a 26914i bk10: 128a 26962i bk11: 130a 26873i bk12: 128a 26953i bk13: 129a 26912i bk14: 128a 26944i bk15: 128a 26925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982680
Row_Buffer_Locality_read = 0.982680
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497118
Bank_Level_Parallism_Col = 1.449351
Bank_Level_Parallism_Ready = 1.132450
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.449351 

BW Util details:
bwutil = 0.072502 
total_CMD = 27075 
util_bw = 1963 
Wasted_Col = 744 
Wasted_Row = 69 
Idle = 24299 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25085 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1963 
Row_Bus_Util =  0.001921 
CoL_Bus_Util = 0.072502 
Either_Row_CoL_Bus_Util = 0.073500 
Issued_on_Two_Bus_Simul_Util = 0.000923 
issued_two_Eff = 0.012563 
queue_avg = 0.625300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.6253
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25097 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3688 dram_eff=0.5293
bk0: 128a 26955i bk1: 128a 26925i bk2: 128a 26946i bk3: 128a 26939i bk4: 128a 26939i bk5: 128a 26917i bk6: 96a 26980i bk7: 88a 26955i bk8: 112a 26922i bk9: 120a 26901i bk10: 128a 26939i bk11: 128a 26912i bk12: 128a 26964i bk13: 128a 26942i bk14: 128a 26949i bk15: 128a 26926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.543997
Bank_Level_Parallism_Col = 1.514518
Bank_Level_Parallism_Ready = 1.140369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514518 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 640 
Wasted_Row = 90 
Idle = 24393 

BW Util Bottlenecks: 
RCDc_limit = 193 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25097 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073056 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.011122 
queue_avg = 0.452225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.452225
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25087 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07221
n_activity=3894 dram_eff=0.5021
bk0: 128a 26957i bk1: 128a 26933i bk2: 128a 26950i bk3: 128a 26954i bk4: 128a 26961i bk5: 128a 26935i bk6: 96a 26974i bk7: 88a 26964i bk8: 112a 26930i bk9: 121a 26888i bk10: 128a 26942i bk11: 128a 26928i bk12: 128a 26950i bk13: 128a 26962i bk14: 130a 26909i bk15: 128a 26925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486202
Bank_Level_Parallism_Col = 1.453960
Bank_Level_Parallism_Ready = 1.104859
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453960 

BW Util details:
bwutil = 0.072207 
total_CMD = 27075 
util_bw = 1955 
Wasted_Col = 699 
Wasted_Row = 100 
Idle = 24321 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25087 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001921 
CoL_Bus_Util = 0.072207 
Either_Row_CoL_Bus_Util = 0.073426 
Issued_on_Two_Bus_Simul_Util = 0.000702 
issued_two_Eff = 0.009557 
queue_avg = 0.522807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.522807
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25096 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3697 dram_eff=0.528
bk0: 128a 26942i bk1: 128a 26923i bk2: 128a 26960i bk3: 128a 26939i bk4: 128a 26951i bk5: 128a 26911i bk6: 96a 26965i bk7: 88a 26969i bk8: 112a 26933i bk9: 120a 26902i bk10: 128a 26933i bk11: 128a 26928i bk12: 128a 26959i bk13: 128a 26937i bk14: 128a 26933i bk15: 128a 26923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.569103
Bank_Level_Parallism_Col = 1.530676
Bank_Level_Parallism_Ready = 1.129098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530676 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 618 
Wasted_Row = 71 
Idle = 24434 

BW Util Bottlenecks: 
RCDc_limit = 191 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25096 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073093 
Issued_on_Two_Bus_Simul_Util = 0.000776 
issued_two_Eff = 0.010611 
queue_avg = 0.480148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.480148
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25094 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3697 dram_eff=0.528
bk0: 128a 26945i bk1: 128a 26930i bk2: 128a 26952i bk3: 128a 26941i bk4: 128a 26952i bk5: 128a 26946i bk6: 96a 26972i bk7: 88a 26962i bk8: 112a 26929i bk9: 120a 26913i bk10: 128a 26927i bk11: 128a 26905i bk12: 128a 26952i bk13: 128a 26913i bk14: 128a 26945i bk15: 128a 26932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492064
Bank_Level_Parallism_Col = 1.459439
Bank_Level_Parallism_Ready = 1.117316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459439 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 735 
Wasted_Row = 85 
Idle = 24303 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25094 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073167 
Issued_on_Two_Bus_Simul_Util = 0.000702 
issued_two_Eff = 0.009591 
queue_avg = 0.546667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.546667
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25083 n_act=37 n_pre=21 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07224
n_activity=3898 dram_eff=0.5018
bk0: 128a 26941i bk1: 128a 26918i bk2: 128a 26948i bk3: 128a 26944i bk4: 128a 26932i bk5: 128a 26940i bk6: 96a 26965i bk7: 88a 26950i bk8: 113a 26900i bk9: 120a 26898i bk10: 131a 26825i bk11: 128a 26910i bk12: 128a 26947i bk13: 128a 26912i bk14: 128a 26922i bk15: 128a 26930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981084
Row_Buffer_Locality_read = 0.981084
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581345
Bank_Level_Parallism_Col = 1.556066
Bank_Level_Parallism_Ready = 1.143149
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556066 

BW Util details:
bwutil = 0.072244 
total_CMD = 27075 
util_bw = 1956 
Wasted_Col = 676 
Wasted_Row = 134 
Idle = 24309 

BW Util Bottlenecks: 
RCDc_limit = 265 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25083 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1956 
Row_Bus_Util =  0.002142 
CoL_Bus_Util = 0.072244 
Either_Row_CoL_Bus_Util = 0.073573 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.011044 
queue_avg = 0.657544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.657544
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25096 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3726 dram_eff=0.5239
bk0: 128a 26935i bk1: 128a 26922i bk2: 128a 26951i bk3: 128a 26963i bk4: 128a 26954i bk5: 128a 26941i bk6: 96a 26966i bk7: 88a 26971i bk8: 112a 26931i bk9: 120a 26911i bk10: 128a 26930i bk11: 128a 26921i bk12: 128a 26917i bk13: 128a 26930i bk14: 128a 26921i bk15: 128a 26930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563746
Bank_Level_Parallism_Col = 1.524050
Bank_Level_Parallism_Ready = 1.133709
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524050 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 634 
Wasted_Row = 73 
Idle = 24416 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25096 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073093 
Issued_on_Two_Bus_Simul_Util = 0.000776 
issued_two_Eff = 0.010611 
queue_avg = 0.492853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.492853
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25096 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07213
n_activity=3845 dram_eff=0.5079
bk0: 129a 26910i bk1: 128a 26930i bk2: 128a 26947i bk3: 128a 26940i bk4: 128a 26956i bk5: 128a 26931i bk6: 96a 26943i bk7: 88a 26970i bk8: 112a 26924i bk9: 120a 26914i bk10: 128a 26959i bk11: 128a 26933i bk12: 128a 26968i bk13: 128a 26925i bk14: 128a 26923i bk15: 128a 26927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489064
Bank_Level_Parallism_Col = 1.457324
Bank_Level_Parallism_Ready = 1.116231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457324 

BW Util details:
bwutil = 0.072133 
total_CMD = 27075 
util_bw = 1953 
Wasted_Col = 742 
Wasted_Row = 94 
Idle = 24286 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 576 
rwq = 0 
CCDLc_limit_alone = 576 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25096 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001847 
CoL_Bus_Util = 0.072133 
Either_Row_CoL_Bus_Util = 0.073093 
Issued_on_Two_Bus_Simul_Util = 0.000886 
issued_two_Eff = 0.012127 
queue_avg = 0.549474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.549474
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25093 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07213
n_activity=3706 dram_eff=0.527
bk0: 128a 26940i bk1: 128a 26914i bk2: 128a 26975i bk3: 128a 26956i bk4: 128a 26949i bk5: 128a 26946i bk6: 96a 26969i bk7: 88a 26964i bk8: 112a 26928i bk9: 120a 26910i bk10: 129a 26921i bk11: 128a 26926i bk12: 128a 26948i bk13: 128a 26936i bk14: 128a 26923i bk15: 128a 26896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580510
Bank_Level_Parallism_Col = 1.544844
Bank_Level_Parallism_Ready = 1.148489
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544844 

BW Util details:
bwutil = 0.072133 
total_CMD = 27075 
util_bw = 1953 
Wasted_Col = 591 
Wasted_Row = 83 
Idle = 24448 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25093 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001847 
CoL_Bus_Util = 0.072133 
Either_Row_CoL_Bus_Util = 0.073204 
Issued_on_Two_Bus_Simul_Util = 0.000776 
issued_two_Eff = 0.010595 
queue_avg = 0.438744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.438744
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25101 n_act=32 n_pre=16 n_ref_event=0 n_req=1948 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07195
n_activity=3690 dram_eff=0.5279
bk0: 128a 26924i bk1: 128a 26922i bk2: 128a 26951i bk3: 128a 26928i bk4: 128a 26952i bk5: 128a 26907i bk6: 88a 26985i bk7: 88a 26978i bk8: 120a 26921i bk9: 120a 26922i bk10: 128a 26953i bk11: 128a 26922i bk12: 128a 26939i bk13: 124a 26931i bk14: 128a 26928i bk15: 128a 26910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983573
Row_Buffer_Locality_read = 0.983573
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582039
Bank_Level_Parallism_Col = 1.558452
Bank_Level_Parallism_Ready = 1.139117
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558452 

BW Util details:
bwutil = 0.071948 
total_CMD = 27075 
util_bw = 1948 
Wasted_Col = 596 
Wasted_Row = 95 
Idle = 24436 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25101 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1948 
total_req = 1948 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1948 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.071948 
Either_Row_CoL_Bus_Util = 0.072909 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.011145 
queue_avg = 0.530157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.530157
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25089 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3784 dram_eff=0.5159
bk0: 128a 26937i bk1: 128a 26924i bk2: 128a 26971i bk3: 128a 26952i bk4: 128a 26958i bk5: 128a 26916i bk6: 88a 26976i bk7: 88a 26966i bk8: 120a 26923i bk9: 120a 26918i bk10: 128a 26953i bk11: 128a 26918i bk12: 128a 26936i bk13: 128a 26937i bk14: 128a 26935i bk15: 128a 26928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.483748
Bank_Level_Parallism_Ready = 1.141906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483748 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 679 
Wasted_Row = 105 
Idle = 24339 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25089 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073352 
Issued_on_Two_Bus_Simul_Util = 0.000517 
issued_two_Eff = 0.007049 
queue_avg = 0.530342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.530342
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25095 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3773 dram_eff=0.5174
bk0: 128a 26965i bk1: 128a 26938i bk2: 128a 26952i bk3: 128a 26943i bk4: 128a 26952i bk5: 128a 26930i bk6: 88a 26983i bk7: 88a 26945i bk8: 120a 26921i bk9: 120a 26923i bk10: 128a 26947i bk11: 128a 26936i bk12: 128a 26949i bk13: 128a 26947i bk14: 128a 26935i bk15: 128a 26922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.530120
Bank_Level_Parallism_Col = 1.502351
Bank_Level_Parallism_Ready = 1.122439
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.502351 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 611 
Wasted_Row = 93 
Idle = 24419 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25095 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073130 
Issued_on_Two_Bus_Simul_Util = 0.000739 
issued_two_Eff = 0.010101 
queue_avg = 0.475457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.475457
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25094 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3776 dram_eff=0.5169
bk0: 128a 26943i bk1: 128a 26920i bk2: 128a 26953i bk3: 128a 26911i bk4: 128a 26952i bk5: 128a 26943i bk6: 88a 26979i bk7: 88a 26981i bk8: 120a 26923i bk9: 120a 26918i bk10: 128a 26932i bk11: 128a 26920i bk12: 128a 26947i bk13: 128a 26919i bk14: 128a 26931i bk15: 128a 26918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558218
Bank_Level_Parallism_Col = 1.520278
Bank_Level_Parallism_Ready = 1.147029
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520278 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 650 
Wasted_Row = 69 
Idle = 24404 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25094 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073167 
Issued_on_Two_Bus_Simul_Util = 0.000702 
issued_two_Eff = 0.009591 
queue_avg = 0.507886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.507886
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25090 n_act=33 n_pre=17 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07217
n_activity=3951 dram_eff=0.4946
bk0: 128a 26938i bk1: 128a 26919i bk2: 128a 26941i bk3: 128a 26948i bk4: 128a 26968i bk5: 128a 26933i bk6: 89a 26978i bk7: 88a 26966i bk8: 120a 26926i bk9: 120a 26921i bk10: 128a 26945i bk11: 128a 26934i bk12: 128a 26945i bk13: 128a 26915i bk14: 128a 26930i bk15: 129a 26906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983112
Row_Buffer_Locality_read = 0.983112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488497
Bank_Level_Parallism_Col = 1.466165
Bank_Level_Parallism_Ready = 1.112078
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466165 

BW Util details:
bwutil = 0.072170 
total_CMD = 27075 
util_bw = 1954 
Wasted_Col = 720 
Wasted_Row = 108 
Idle = 24293 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25090 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1954 
Row_Bus_Util =  0.001847 
CoL_Bus_Util = 0.072170 
Either_Row_CoL_Bus_Util = 0.073315 
Issued_on_Two_Bus_Simul_Util = 0.000702 
issued_two_Eff = 0.009572 
queue_avg = 0.547849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.547849
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25096 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3882 dram_eff=0.5028
bk0: 128a 26938i bk1: 128a 26918i bk2: 128a 26945i bk3: 128a 26915i bk4: 128a 26966i bk5: 128a 26943i bk6: 88a 26965i bk7: 88a 26945i bk8: 120a 26922i bk9: 120a 26918i bk10: 128a 26938i bk11: 128a 26909i bk12: 128a 26955i bk13: 128a 26937i bk14: 128a 26944i bk15: 128a 26943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.531169
Bank_Level_Parallism_Col = 1.496000
Bank_Level_Parallism_Ready = 1.131660
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.496000 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 685 
Wasted_Row = 74 
Idle = 24364 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25096 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073093 
Issued_on_Two_Bus_Simul_Util = 0.000776 
issued_two_Eff = 0.010611 
queue_avg = 0.470249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.470249
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25091 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07213
n_activity=3836 dram_eff=0.5091
bk0: 128a 26936i bk1: 128a 26917i bk2: 128a 26943i bk3: 128a 26932i bk4: 128a 26944i bk5: 128a 26930i bk6: 88a 26969i bk7: 88a 26951i bk8: 120a 26920i bk9: 120a 26923i bk10: 128a 26943i bk11: 128a 26949i bk12: 128a 26965i bk13: 128a 26943i bk14: 128a 26922i bk15: 129a 26885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539963
Bank_Level_Parallism_Col = 1.515000
Bank_Level_Parallism_Ready = 1.128520
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515000 

BW Util details:
bwutil = 0.072133 
total_CMD = 27075 
util_bw = 1953 
Wasted_Col = 660 
Wasted_Row = 102 
Idle = 24360 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 528 
rwq = 0 
CCDLc_limit_alone = 528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25091 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001847 
CoL_Bus_Util = 0.072133 
Either_Row_CoL_Bus_Util = 0.073278 
Issued_on_Two_Bus_Simul_Util = 0.000702 
issued_two_Eff = 0.009577 
queue_avg = 0.560554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.560554
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25095 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3778 dram_eff=0.5167
bk0: 128a 26950i bk1: 128a 26928i bk2: 128a 26957i bk3: 128a 26946i bk4: 128a 26954i bk5: 128a 26952i bk6: 88a 26966i bk7: 88a 26964i bk8: 120a 26922i bk9: 120a 26917i bk10: 128a 26940i bk11: 128a 26911i bk12: 128a 26947i bk13: 128a 26933i bk14: 128a 26949i bk15: 128a 26927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503309
Bank_Level_Parallism_Col = 1.475917
Bank_Level_Parallism_Ready = 1.116803
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475917 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 679 
Wasted_Row = 89 
Idle = 24355 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 516 
rwq = 0 
CCDLc_limit_alone = 516 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25095 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073130 
Issued_on_Two_Bus_Simul_Util = 0.000739 
issued_two_Eff = 0.010101 
queue_avg = 0.529455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.529455
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25096 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3977 dram_eff=0.4908
bk0: 128a 26942i bk1: 128a 26935i bk2: 128a 26963i bk3: 128a 26930i bk4: 128a 26967i bk5: 128a 26926i bk6: 88a 26967i bk7: 88a 26936i bk8: 120a 26915i bk9: 120a 26923i bk10: 128a 26957i bk11: 128a 26935i bk12: 128a 26946i bk13: 128a 26961i bk14: 128a 26936i bk15: 128a 26930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514466
Bank_Level_Parallism_Col = 1.484592
Bank_Level_Parallism_Ready = 1.132172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484592 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 656 
Wasted_Row = 88 
Idle = 24379 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25096 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073093 
Issued_on_Two_Bus_Simul_Util = 0.000776 
issued_two_Eff = 0.010611 
queue_avg = 0.446611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.446611
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25099 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3847 dram_eff=0.5074
bk0: 128a 26948i bk1: 128a 26924i bk2: 128a 26955i bk3: 128a 26921i bk4: 128a 26954i bk5: 128a 26929i bk6: 88a 26963i bk7: 88a 26964i bk8: 120a 26930i bk9: 120a 26919i bk10: 128a 26939i bk11: 128a 26920i bk12: 128a 26945i bk13: 128a 26952i bk14: 128a 26935i bk15: 128a 26938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.535248
Bank_Level_Parallism_Col = 1.506775
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506775 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 643 
Wasted_Row = 86 
Idle = 24394 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25099 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.072982 
Issued_on_Two_Bus_Simul_Util = 0.000886 
issued_two_Eff = 0.012146 
queue_avg = 0.495217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.495217
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25094 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3812 dram_eff=0.5121
bk0: 128a 26935i bk1: 128a 26921i bk2: 128a 26961i bk3: 128a 26938i bk4: 128a 26971i bk5: 128a 26938i bk6: 88a 26977i bk7: 88a 26964i bk8: 120a 26914i bk9: 120a 26927i bk10: 128a 26941i bk11: 128a 26926i bk12: 128a 26950i bk13: 128a 26934i bk14: 128a 26938i bk15: 128a 26923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.519673
Bank_Level_Parallism_Col = 1.492664
Bank_Level_Parallism_Ready = 1.114242
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.492664 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 652 
Wasted_Row = 90 
Idle = 24381 

BW Util Bottlenecks: 
RCDc_limit = 223 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25094 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073167 
Issued_on_Two_Bus_Simul_Util = 0.000702 
issued_two_Eff = 0.009591 
queue_avg = 0.563324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.563324
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25095 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07213
n_activity=3842 dram_eff=0.5083
bk0: 128a 26935i bk1: 128a 26923i bk2: 128a 26948i bk3: 129a 26900i bk4: 128a 26967i bk5: 128a 26934i bk6: 88a 26969i bk7: 88a 26968i bk8: 120a 26924i bk9: 120a 26916i bk10: 128a 26930i bk11: 128a 26912i bk12: 128a 26948i bk13: 128a 26935i bk14: 128a 26931i bk15: 128a 26924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.574812
Bank_Level_Parallism_Col = 1.538372
Bank_Level_Parallism_Ready = 1.115207
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538372 

BW Util details:
bwutil = 0.072133 
total_CMD = 27075 
util_bw = 1953 
Wasted_Col = 628 
Wasted_Row = 79 
Idle = 24415 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25095 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001847 
CoL_Bus_Util = 0.072133 
Either_Row_CoL_Bus_Util = 0.073130 
Issued_on_Two_Bus_Simul_Util = 0.000849 
issued_two_Eff = 0.011616 
queue_avg = 0.482179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.482179
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25085 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07217
n_activity=3856 dram_eff=0.5067
bk0: 128a 26954i bk1: 128a 26926i bk2: 128a 26947i bk3: 128a 26950i bk4: 128a 26955i bk5: 128a 26936i bk6: 88a 26984i bk7: 88a 26957i bk8: 120a 26921i bk9: 120a 26921i bk10: 128a 26922i bk11: 128a 26928i bk12: 128a 26945i bk13: 129a 26912i bk14: 129a 26911i bk15: 128a 26913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549202
Bank_Level_Parallism_Col = 1.527096
Bank_Level_Parallism_Ready = 1.137666
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527096 

BW Util details:
bwutil = 0.072170 
total_CMD = 27075 
util_bw = 1954 
Wasted_Col = 627 
Wasted_Row = 112 
Idle = 24382 

BW Util Bottlenecks: 
RCDc_limit = 243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25085 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001921 
CoL_Bus_Util = 0.072170 
Either_Row_CoL_Bus_Util = 0.073500 
Issued_on_Two_Bus_Simul_Util = 0.000591 
issued_two_Eff = 0.008040 
queue_avg = 0.521736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.521736
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25097 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3739 dram_eff=0.5221
bk0: 128a 26960i bk1: 128a 26927i bk2: 128a 26929i bk3: 128a 26913i bk4: 128a 26947i bk5: 128a 26948i bk6: 88a 26966i bk7: 88a 26962i bk8: 120a 26923i bk9: 120a 26917i bk10: 128a 26938i bk11: 128a 26916i bk12: 128a 26956i bk13: 128a 26930i bk14: 128a 26939i bk15: 128a 26906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564843
Bank_Level_Parallism_Col = 1.524141
Bank_Level_Parallism_Ready = 1.157787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524141 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 650 
Wasted_Row = 66 
Idle = 24407 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25097 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073056 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.011122 
queue_avg = 0.518227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.518227
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25098 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0721
n_activity=3595 dram_eff=0.543
bk0: 128a 26936i bk1: 128a 26925i bk2: 128a 26964i bk3: 128a 26939i bk4: 128a 26947i bk5: 128a 26929i bk6: 88a 26973i bk7: 88a 26959i bk8: 120a 26921i bk9: 120a 26926i bk10: 128a 26941i bk11: 128a 26929i bk12: 128a 26950i bk13: 128a 26957i bk14: 128a 26922i bk15: 128a 26915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.583622
Bank_Level_Parallism_Col = 1.543435
Bank_Level_Parallism_Ready = 1.131148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.543435 

BW Util details:
bwutil = 0.072096 
total_CMD = 27075 
util_bw = 1952 
Wasted_Col = 580 
Wasted_Row = 69 
Idle = 24474 

BW Util Bottlenecks: 
RCDc_limit = 187 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25098 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001773 
CoL_Bus_Util = 0.072096 
Either_Row_CoL_Bus_Util = 0.073019 
Issued_on_Two_Bus_Simul_Util = 0.000849 
issued_two_Eff = 0.011634 
queue_avg = 0.543232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.543232
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27075 n_nop=25095 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07213
n_activity=3856 dram_eff=0.5065
bk0: 128a 26952i bk1: 128a 26931i bk2: 129a 26931i bk3: 128a 26940i bk4: 128a 26943i bk5: 128a 26945i bk6: 88a 26983i bk7: 88a 26943i bk8: 120a 26922i bk9: 120a 26915i bk10: 128a 26941i bk11: 128a 26916i bk12: 128a 26949i bk13: 128a 26951i bk14: 128a 26940i bk15: 128a 26936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506774
Bank_Level_Parallism_Col = 1.473024
Bank_Level_Parallism_Ready = 1.123400
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473024 

BW Util details:
bwutil = 0.072133 
total_CMD = 27075 
util_bw = 1953 
Wasted_Col = 693 
Wasted_Row = 85 
Idle = 24344 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27075 
n_nop = 25095 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001847 
CoL_Bus_Util = 0.072133 
Either_Row_CoL_Bus_Util = 0.073130 
Issued_on_Two_Bus_Simul_Util = 0.000849 
issued_two_Eff = 0.011616 
queue_avg = 0.472244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.472244

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1466, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1475, Miss = 984, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1468, Miss = 972, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1472, Miss = 984, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1475, Miss = 986, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1472, Miss = 984, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1467, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1467, Miss = 976, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1461, Miss = 970, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1473, Miss = 977, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1472, Miss = 976, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1476, Miss = 979, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1472, Miss = 984, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1473, Miss = 976, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1456, Miss = 976, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1474, Miss = 977, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1458, Miss = 978, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1474, Miss = 976, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1456, Miss = 976, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1472, Miss = 976, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1456, Miss = 976, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1479, Miss = 979, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1457, Miss = 977, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1474, Miss = 976, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1457, Miss = 976, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1479, Miss = 977, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1457, Miss = 976, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1475, Miss = 976, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1460, Miss = 977, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1470, Miss = 972, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1466, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1466, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1470, Miss = 976, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1470, Miss = 976, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1466, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1472, Miss = 976, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1468, Miss = 978, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1465, Miss = 976, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1467, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 93868
L2_total_cache_misses = 62517
L2_total_cache_miss_rate = 0.6660
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46872
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=93868
icnt_total_pkts_simt_to_mem=93868
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 93868
Req_Network_cycles = 36059
Req_Network_injected_packets_per_cycle =       2.6032 
Req_Network_conflicts_per_cycle =       0.6427
Req_Network_conflicts_per_cycle_util =       2.8349
Req_Bank_Level_Parallism =      11.4823
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0221
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0407

Reply_Network_injected_packets_num = 93868
Reply_Network_cycles = 36059
Reply_Network_injected_packets_per_cycle =        2.6032
Reply_Network_conflicts_per_cycle =        0.2008
Reply_Network_conflicts_per_cycle_util =       0.9212
Reply_Bank_Level_Parallism =      11.9455
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0041
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0325
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 40 sec (220 sec)
gpgpu_simulation_rate = 250084 (inst/sec)
gpgpu_simulation_rate = 163 (cycle/sec)
gpgpu_silicon_slowdown = 6944785x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 8818
gpu_sim_insn = 17005616
gpu_ipc =    1928.5117
gpu_tot_sim_cycle = 44877
gpu_tot_sim_insn = 72024203
gpu_tot_ipc =    1604.9246
gpu_tot_issued_cta = 7816
gpu_occupancy = 91.3268% 
gpu_tot_occupancy = 92.2890% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.5539
partiton_level_parallism_total  =       2.7900
partiton_level_parallism_util =      11.0306
partiton_level_parallism_util_total  =      11.3658
L2_BW  =     128.7353 GB/Sec
L2_BW_total  =     101.0643 GB/Sec
gpu_total_sim_rate=258151

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1580, Miss = 1567, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1604, Miss = 1603, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1675, Miss = 1634, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1616, Miss = 1616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1570, Miss = 1570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1578, Miss = 1548, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1520, Miss = 1520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1604, Miss = 1603, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1590, Miss = 1589, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1586, Miss = 1586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1536, Miss = 1532, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1574, Miss = 1573, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1604, Miss = 1603, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1636, Miss = 1635, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1592, Miss = 1590, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1594, Miss = 1564, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1592, Miss = 1590, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1520, Miss = 1520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1504, Miss = 1504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 125307
	L1D_total_cache_misses = 125171
	L1D_total_cache_miss_rate = 0.9989
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158

Total_core_cache_fail_stats:
ctas_completed 7816, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
498, 416, 416, 416, 416, 416, 416, 416, 416, 416, 416, 416, 416, 427, 416, 416, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 476, 
gpgpu_n_tot_thrd_icount = 76053728
gpgpu_n_tot_w_icount = 2376679
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125048
gpgpu_n_mem_write_global = 158
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4000149
gpgpu_n_store_insn = 166
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24010752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2154569	W0_Idle:48991	W0_Scoreboard:1251565	W1:929	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2375728
single_issue_nums: WS0:594523	WS1:594239	WS2:593964	WS3:593953	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1000384 {8:125048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6320 {40:158,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5001920 {40:125048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1264 {8:158,}
maxmflatency = 437 
max_icnt2mem_latency = 41 
maxmrqlatency = 84 
max_icnt2sh_latency = 8 
averagemflatency = 261 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:15437 	10245 	8874 	9961 	13231 	4682 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62690 	62516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	124334 	872 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	124453 	749 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8155      8391      8546      8510      9364      9314     10224     10150      5783      5782      5928      5930      6750      6710      7550      7581 
dram[1]:      8110      8384      8569      8537      9376      9298     10215     10174      5782      5795      5908      5890      6706      6691      7525      7589 
dram[2]:      8182      8293      8534      8516      9391      9339     10183     10191      5783      5782      9510      5930      6746      6678      7573      7553 
dram[3]:      8308      8316      8568      8532      9361      9308     10159     10211      5782      5795      5908      5890      6710      6655      7585      7510 
dram[4]:      8100      8180      8473      8556      9364      9419     10182     10227      5783      5782      5928      5930      6770      6767      7586      7616 
dram[5]:      8292      8363      8490      8544      9344      9396     10178     10215      5782      5795      5908      5890      6765      6775      7545      7588 
dram[6]:      8272      8293      8471      8517      9348      9302     10143     10045      5783      5782      5928      5930      6771      6783      7581      7602 
dram[7]:      8297      8328      8483      8534      9376      9271     10151     10159      5782      5795      5908      5890      6737      6782      7565      7581 
dram[8]:      8064      8190      8488      8554      9360      9330     10118     10130      5784      5782      5907      5908      6770      6757      7565      7590 
dram[9]:      8100      8379      8514      8582      9376      9320     10114     10153      5783      5782      5910      5911      6775      6777      7569      7562 
dram[10]:      8139      8284      8509      8528      9334      9328     10095     10137      5784      5782      5907      5908      6783      6757      7588      7600 
dram[11]:      8107      8317      8489      8565      9312      9314     10069     10166      5783      5782      5910      5911      6774      6778      7562      7564 
dram[12]:      8268      8104      8504      8552      9303      9343     10207     10185      5784      5782      5907      5908      6759      6787      7578      7553 
dram[13]:      8147      8300      8513      8538      9267      9332     10182     10167      5783      5782      5910      5911      6705      6770      7545      7532 
dram[14]:      6153      8106      8502      8510      9355      9348     10211     10166      5784      5782      5907      5908      6766      6767      7593      7596 
dram[15]:      8296      8399      8502      8544      9376      9341     10192     10135      5783      5782      6677      5911      6702      6762      7592      7558 
dram[16]:      8070      8292      8493      8506      9311      9258     10118     10151      5783      5782      5928      5930      6761      6757      7560      7570 
dram[17]:      8104      8313      8501      8550      9274      9302     10099     10181      5782      5795      5911      5924      6733      6757      7537      7546 
dram[18]:      8261      8400      8497      8512      9279      9330     10114     10167      5783      5782      5928      5930      6746      6770      7572      7570 
dram[19]:      8284      8415      8521      8518      9259      9310     10090     10187      5782      5795      5911      5924      6762      6742      7537      7541 
dram[20]:      8260      8289      8529      8489      9345      9335     10214     10046      5783      5782      5928      5930      6763      6781      7596      7570 
dram[21]:      8280      8320      8532      8521      9364      9320     10181     10081      5782      5795      5911      5924      6727      6775      7580      7588 
dram[22]:      8138      8292      8483      8509      9376      9335     10198     10150      5783      5782      5928      5930      6755      6779      7570      7568 
dram[23]:      8168      8332      8528      8508      9326      9327     10218     10119      5782      5795      5911      5924      6726      6778      7549      7565 
dram[24]:      8257      8288      8494      8498      9250      9371     10141     10119      5783      5782      5928      5930      6718      6787      7557      7600 
dram[25]:      8280      8325      8516      8506      9266      9349     10150     10090      5782      5795      5911      5924      6751      6734      7533      7590 
dram[26]:      8044      8288      8542      8534      9399      9377     10151     10142      5783      5782      5928      5930      6791      6774      7561      7573 
dram[27]:      8092      8311      8533      8522      9372      9364     10185     10154      5782      5795      5911      5924      6782      6777      7538      7580 
dram[28]:      8123      8174      8485      8533      9371      9368     10054     10154      5783      5782      5928      5930      6733      6798      7642      7550 
dram[29]:      8092      8184      8532      8538      9341      9351     10066     10137      5782      5795      5911      5924      6757      6730      7537      7536 
dram[30]:      8146      8087      8526      8516      9299      9348     10103     10174      5783      5782      5928      5930      6725      6775      7568      7557 
dram[31]:      8186      8104      8570      8536      9271      9302     10095     10183      5782      5795      5911      5924      6751      6735      7540      7533 
average row accesses per activate:
dram[0]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.666666 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 45.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 43.333332 64.000000 43.000000 64.000000 64.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 37.666668 60.000000 21.833334 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 62.000000 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[31]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 62516/1046 = 59.766731
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       129       128       128       128        96        88       120       120       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       124        96        88       120       120       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128        96        88       120       120       129       128       128       128       129       128 
dram[3]:       128       128       128       128       128       128        96        88       120       120       129       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128        83        88       120       120       128       128       128       128       128       128 
dram[6]:       128       128       128       128       128       128        90        88       120       120       128       128       128       128       128       128 
dram[7]:       128       128       128       128       128       128        96        88       120       120       128       130       128       129       128       128 
dram[8]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[9]:       128       128       128       128       128       128        96        88       112       121       128       128       128       128       130       128 
dram[10]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[11]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[12]:       128       128       128       128       128       128        96        88       113       120       131       128       128       128       128       128 
dram[13]:       128       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[14]:       129       128       128       128       128       128        96        88       112       120       128       128       128       128       128       128 
dram[15]:       128       128       128       128       128       128        96        88       112       120       129       128       128       128       128       128 
dram[16]:       128       128       128       128       128       128        88        88       120       120       128       128       128       124       128       128 
dram[17]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[18]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[19]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[20]:       128       128       128       128       128       128        89        88       120       120       128       128       128       128       128       129 
dram[21]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[22]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       129 
dram[23]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[24]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[25]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[26]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[27]:       128       128       128       129       128       128        88        88       120       120       128       128       128       128       128       128 
dram[28]:       128       128       128       128       128       128        88        88       120       120       128       128       128       129       129       128 
dram[29]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[30]:       128       128       128       128       128       128        88        88       120       120       128       128       128       128       128       128 
dram[31]:       128       128       129       128       128       128        88        88       120       120       128       128       128       128       128       128 
total dram reads = 62516
bank skew: 131/83 = 1.58
chip skew: 1963/1947 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        518       520       507       510       507       513       521       513       542       552       527       523       509       513       514       515
dram[1]:        515       514       508       505       512       526       515       517       541       559       527       522       513       512       511       523
dram[2]:        507       510       507       506       512       506       507       520       539       561       526       522       511       514       512       514
dram[3]:        510       514       507       507       507       502       511       523       539       558       528       522       513       513       514       512
dram[4]:        510       509       510       512       509       517       525       517       545       557       524       525       511       513       520       523
dram[5]:        523       514       543       502       506       510       530       518       546       543       524       519       513       517       519       519
dram[6]:        511       512       504       505       506       505       516       510       539       537       528       522       516       519       531       523
dram[7]:        521       514       515       509       513       513       509       516       550       545       525       524       511       517       510       518
dram[8]:        511       522       506       508       511       511       509       520       537       543       512       516       512       512       511       518
dram[9]:        508       519       504       509       509       508       508       531       540       546       515       513       518       519       510       520
dram[10]:        513       512       510       512       511       514       514       515       535       545       520       520       518       514       516       519
dram[11]:        510       521       505       508       509       507       509       527       545       539       520       519       520       520       513       523
dram[12]:        515       510       505       507       507       507       522       525       534       545       528       529       516       525       523       524
dram[13]:        507       515       505       504       504       509       512       512       538       543       521       518       516       521       514       517
dram[14]:        510       508       511       507       513       520       527       514       534       544       514       520       514       519       523       520
dram[15]:        519       514       506       507       512       506       511       510       538       545       519       517       515       520       517       522
dram[16]:        519       513       507       512       516       508       508       511       540       555       518       523       522       541       512       522
dram[17]:        511       513       508       509       509       515       506       522       546       557       513       520       517       516       512       523
dram[18]:        511       528       510       509       504       509       509       515       539       542       521       531       520       521       518       527
dram[19]:        508       521       510       509       507       509       507       512       544       561       517       520       520       520       516       520
dram[20]:        515       515       506       504       505       510       510       509       537       558       518       521       522       520       516       524
dram[21]:        507       521       507       504       502       504       509       515       546       551       515       522       516       520       513       514
dram[22]:        512       520       507       510       509       507       509       513       538       553       518       520       518       521       515       521
dram[23]:        511       513       507       502       503       508       516       509       550       554       519       523       528       521       508       521
dram[24]:        508       509       504       507       506       509       516       521       539       545       516       522       513       523       517       522
dram[25]:        506       512       508       513       506       506       519       521       540       553       520       522       521       516       517       526
dram[26]:        509       513       510       507       508       510       527       518       542       556       521       526       522       521       520       520
dram[27]:        506       510       509       507       504       507       513       518       546       552       517       522       518       519       511       513
dram[28]:        512       515       507       507       505       511       510       518       537       550       523       522       519       522       524       521
dram[29]:        509       517       511       514       507       508       507       511       546       555       517       523       518       522       520       521
dram[30]:        513       510       506       509       507       510       514       515       538       545       526       524       522       526       526       517
dram[31]:        509       512       511       514       505       508       512       524       538       550       517       525       516       519       513       516
maximum mf latency per bank:
dram[0]:        370       386       355       357       371       344       379       358       384       424       415       399       366       374       364       373
dram[1]:        359       358       368       365       362       349       366       373       380       405       401       412       378       384       357       380
dram[2]:        341       351       351       390       373       378       351       368       382       437       406       399       355       402       359       376
dram[3]:        366       362       361       357       348       343       341       371       372       408       398       412       396       393       379       368
dram[4]:        360       369       374       368       367       378       349       371       376       427       399       399       357       380       369       378
dram[5]:        379       363       349       340       347       358       365       362       382       392       400       412       368       382       382       374
dram[6]:        345       352       343       355       366       346       352       345       372       381       399       399       374       400       389       380
dram[7]:        365       372       354       377       367       369       346       356       394       392       408       412       377       381       357       377
dram[8]:        353       362       359       381       361       389       348       375       374       392       378       391       360       377       344       388
dram[9]:        355       367       354       375       357       360       359       376       386       392       402       378       388       393       361       377
dram[10]:        374       365       370       360       364       365       348       350       374       401       409       391       378       374       373       370
dram[11]:        363       368       375       355       368       377       351       366       391       381       401       378       391       397       352       373
dram[12]:        355       360       347       360       350       359       377       364       370       394       388       391       382       401       375       382
dram[13]:        350       358       347       344       343       353       379       360       386       386       392       378       372       387       360       386
dram[14]:        344       353       362       361       367       381       369       367       370       392       378       391       362       377       375       372
dram[15]:        364       368       364       369       374       362       353       350       386       382       392       378       385       385       375       382
dram[16]:        360       359       352       379       388       382       353       353       372       413       391       392       384       387       363       385
dram[17]:        351       366       351       381       363       430       364       373       387       401       396       393       370       394       358       383
dram[18]:        359       389       406       401       348       355       350       352       376       393       391       392       376       383       367       383
dram[19]:        347       422       377       407       363       363       348       360       377       398       396       393       379       370       370       392
dram[20]:        355       364       363       340       345       358       358       350       374       425       391       392       389       389       372       370
dram[21]:        346       356       366       393       344       342       369       377       391       399       396       393       370       397       368       362
dram[22]:        375       383       346       378       357       366       349       355       374       416       391       392       368       382       372       370
dram[23]:        352       374       362       341       347       379       365       361       387       401       396       393       409       392       349       380
dram[24]:        344       346       350       358       347       368       348       374       372       398       391       392       379       384       359       386
dram[25]:        347       350       346       368       367       372       368       366       369       400       396       393       407       399       361       394
dram[26]:        358       355       369       386       374       375       353       392       375       420       391       392       402       407       374       366
dram[27]:        342       346       358       374       349       366       354       375       382       400       396       393       375       387       359       349
dram[28]:        384       389       392       353       359       371       348       375       372       405       391       392       386       408       373       378
dram[29]:        373       394       386       381       354       371       351       364       381       399       396       393       392       391       378       366
dram[30]:        362       359       353       374       346       353       365       356       372       401       391       392       388       400       377       354
dram[31]:        352       351       373       375       342       366       353       371       378       397       396       393       388       385       368       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31709 n_act=33 n_pre=17 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0582
n_activity=3772 dram_eff=0.5199
bk0: 128a 33562i bk1: 128a 33550i bk2: 129a 33554i bk3: 128a 33574i bk4: 128a 33582i bk5: 128a 33554i bk6: 96a 33590i bk7: 88a 33585i bk8: 120a 33555i bk9: 120a 33543i bk10: 128a 33569i bk11: 128a 33543i bk12: 128a 33576i bk13: 128a 33542i bk14: 128a 33550i bk15: 128a 33542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983172
Row_Buffer_Locality_read = 0.983172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526452
Bank_Level_Parallism_Col = 1.491363
Bank_Level_Parallism_Ready = 1.107598
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491363 

BW Util details:
bwutil = 0.058197 
total_CMD = 33696 
util_bw = 1961 
Wasted_Col = 658 
Wasted_Row = 84 
Idle = 30993 

BW Util Bottlenecks: 
RCDc_limit = 210 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31709 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1961 
Row_Bus_Util =  0.001484 
CoL_Bus_Util = 0.058197 
Either_Row_CoL_Bus_Util = 0.058968 
Issued_on_Two_Bus_Simul_Util = 0.000712 
issued_two_Eff = 0.012079 
queue_avg = 0.406814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.406814
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31718 n_act=32 n_pre=16 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05805
n_activity=3700 dram_eff=0.5286
bk0: 128a 33564i bk1: 128a 33557i bk2: 128a 33573i bk3: 128a 33575i bk4: 128a 33559i bk5: 124a 33551i bk6: 96a 33590i bk7: 88a 33589i bk8: 120a 33551i bk9: 120a 33540i bk10: 128a 33547i bk11: 128a 33518i bk12: 128a 33565i bk13: 128a 33577i bk14: 128a 33565i bk15: 128a 33534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983640
Row_Buffer_Locality_read = 0.983640
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520397
Bank_Level_Parallism_Col = 1.491803
Bank_Level_Parallism_Ready = 1.136503
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491803 

BW Util details:
bwutil = 0.058048 
total_CMD = 33696 
util_bw = 1956 
Wasted_Col = 680 
Wasted_Row = 85 
Idle = 30975 

BW Util Bottlenecks: 
RCDc_limit = 212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 544 
rwq = 0 
CCDLc_limit_alone = 544 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31718 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1956 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.058048 
Either_Row_CoL_Bus_Util = 0.058701 
Issued_on_Two_Bus_Simul_Util = 0.000772 
issued_two_Eff = 0.013145 
queue_avg = 0.438301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.438301
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31701 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05823
n_activity=4000 dram_eff=0.4905
bk0: 128a 33562i bk1: 128a 33550i bk2: 128a 33573i bk3: 128a 33547i bk4: 128a 33571i bk5: 128a 33569i bk6: 96a 33592i bk7: 88a 33587i bk8: 120a 33558i bk9: 120a 33548i bk10: 129a 33544i bk11: 128a 33552i bk12: 128a 33579i bk13: 128a 33566i bk14: 129a 33540i bk15: 128a 33553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457417
Bank_Level_Parallism_Col = 1.443612
Bank_Level_Parallism_Ready = 1.111621
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443612 

BW Util details:
bwutil = 0.058226 
total_CMD = 33696 
util_bw = 1962 
Wasted_Col = 723 
Wasted_Row = 133 
Idle = 30878 

BW Util Bottlenecks: 
RCDc_limit = 252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31701 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.001543 
CoL_Bus_Util = 0.058226 
Either_Row_CoL_Bus_Util = 0.059206 
Issued_on_Two_Bus_Simul_Util = 0.000564 
issued_two_Eff = 0.009524 
queue_avg = 0.408238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.408238
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31705 n_act=33 n_pre=17 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0582
n_activity=3871 dram_eff=0.5066
bk0: 128a 33574i bk1: 128a 33557i bk2: 128a 33590i bk3: 128a 33575i bk4: 128a 33578i bk5: 128a 33573i bk6: 96a 33587i bk7: 88a 33582i bk8: 120a 33545i bk9: 120a 33536i bk10: 129a 33526i bk11: 128a 33522i bk12: 128a 33541i bk13: 128a 33560i bk14: 128a 33558i bk15: 128a 33556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983172
Row_Buffer_Locality_read = 0.983172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.531088
Bank_Level_Parallism_Col = 1.498654
Bank_Level_Parallism_Ready = 1.122387
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498654 

BW Util details:
bwutil = 0.058197 
total_CMD = 33696 
util_bw = 1961 
Wasted_Col = 652 
Wasted_Row = 89 
Idle = 30994 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31705 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1961 
Row_Bus_Util =  0.001484 
CoL_Bus_Util = 0.058197 
Either_Row_CoL_Bus_Util = 0.059087 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.010045 
queue_avg = 0.356808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.356808
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31718 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3804 dram_eff=0.5131
bk0: 128a 33570i bk1: 128a 33571i bk2: 128a 33572i bk3: 128a 33556i bk4: 128a 33575i bk5: 128a 33566i bk6: 88a 33591i bk7: 88a 33583i bk8: 120a 33562i bk9: 120a 33555i bk10: 128a 33551i bk11: 128a 33545i bk12: 128a 33563i bk13: 128a 33565i bk14: 128a 33546i bk15: 128a 33552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498341
Bank_Level_Parallism_Col = 1.460221
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460221 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 685 
Wasted_Row = 76 
Idle = 30983 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31718 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058701 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.011122 
queue_avg = 0.442100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.4421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31721 n_act=33 n_pre=17 n_ref_event=0 n_req=1947 n_rd=1947 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05778
n_activity=3847 dram_eff=0.5061
bk0: 128a 33541i bk1: 128a 33542i bk2: 128a 33582i bk3: 128a 33578i bk4: 128a 33572i bk5: 128a 33556i bk6: 83a 33577i bk7: 88a 33587i bk8: 120a 33543i bk9: 120a 33539i bk10: 128a 33554i bk11: 128a 33526i bk12: 128a 33589i bk13: 128a 33575i bk14: 128a 33563i bk15: 128a 33533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983051
Row_Buffer_Locality_read = 0.983051
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.546477
Bank_Level_Parallism_Col = 1.507364
Bank_Level_Parallism_Ready = 1.119671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507364 

BW Util details:
bwutil = 0.057781 
total_CMD = 33696 
util_bw = 1947 
Wasted_Col = 644 
Wasted_Row = 77 
Idle = 31028 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31721 
Read = 1947 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1947 
total_req = 1947 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1947 
Row_Bus_Util =  0.001484 
CoL_Bus_Util = 0.057781 
Either_Row_CoL_Bus_Util = 0.058612 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.011139 
queue_avg = 0.438865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.438865
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31717 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05799
n_activity=3789 dram_eff=0.5157
bk0: 128a 33559i bk1: 128a 33540i bk2: 128a 33589i bk3: 128a 33567i bk4: 128a 33569i bk5: 128a 33563i bk6: 90a 33578i bk7: 88a 33583i bk8: 120a 33535i bk9: 120a 33523i bk10: 128a 33548i bk11: 128a 33549i bk12: 128a 33551i bk13: 128a 33565i bk14: 128a 33556i bk15: 128a 33524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.544784
Bank_Level_Parallism_Col = 1.506084
Bank_Level_Parallism_Ready = 1.129990
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506084 

BW Util details:
bwutil = 0.057989 
total_CMD = 33696 
util_bw = 1954 
Wasted_Col = 686 
Wasted_Row = 73 
Idle = 30983 

BW Util Bottlenecks: 
RCDc_limit = 221 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 548 
rwq = 0 
CCDLc_limit_alone = 548 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31717 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057989 
Either_Row_CoL_Bus_Util = 0.058731 
Issued_on_Two_Bus_Simul_Util = 0.000683 
issued_two_Eff = 0.011622 
queue_avg = 0.442486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.442486
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31706 n_act=34 n_pre=18 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05826
n_activity=3963 dram_eff=0.4953
bk0: 128a 33565i bk1: 128a 33551i bk2: 128a 33569i bk3: 128a 33577i bk4: 128a 33569i bk5: 128a 33558i bk6: 96a 33591i bk7: 88a 33587i bk8: 120a 33546i bk9: 120a 33535i bk10: 128a 33583i bk11: 130a 33494i bk12: 128a 33574i bk13: 129a 33533i bk14: 128a 33565i bk15: 128a 33546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982680
Row_Buffer_Locality_read = 0.982680
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497118
Bank_Level_Parallism_Col = 1.449351
Bank_Level_Parallism_Ready = 1.132450
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.449351 

BW Util details:
bwutil = 0.058256 
total_CMD = 33696 
util_bw = 1963 
Wasted_Col = 744 
Wasted_Row = 69 
Idle = 30920 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31706 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1963 
Row_Bus_Util =  0.001543 
CoL_Bus_Util = 0.058256 
Either_Row_CoL_Bus_Util = 0.059057 
Issued_on_Two_Bus_Simul_Util = 0.000742 
issued_two_Eff = 0.012563 
queue_avg = 0.502434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.502434
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31718 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3688 dram_eff=0.5293
bk0: 128a 33576i bk1: 128a 33546i bk2: 128a 33567i bk3: 128a 33560i bk4: 128a 33560i bk5: 128a 33538i bk6: 96a 33601i bk7: 88a 33576i bk8: 112a 33543i bk9: 120a 33522i bk10: 128a 33560i bk11: 128a 33533i bk12: 128a 33585i bk13: 128a 33563i bk14: 128a 33570i bk15: 128a 33547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.543997
Bank_Level_Parallism_Col = 1.514518
Bank_Level_Parallism_Ready = 1.140369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514518 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 640 
Wasted_Row = 90 
Idle = 31014 

BW Util Bottlenecks: 
RCDc_limit = 193 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31718 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058701 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.011122 
queue_avg = 0.363367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.363367
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31708 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05802
n_activity=3894 dram_eff=0.5021
bk0: 128a 33578i bk1: 128a 33554i bk2: 128a 33571i bk3: 128a 33575i bk4: 128a 33582i bk5: 128a 33556i bk6: 96a 33595i bk7: 88a 33585i bk8: 112a 33551i bk9: 121a 33509i bk10: 128a 33563i bk11: 128a 33549i bk12: 128a 33571i bk13: 128a 33583i bk14: 130a 33530i bk15: 128a 33546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486202
Bank_Level_Parallism_Col = 1.453960
Bank_Level_Parallism_Ready = 1.104859
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453960 

BW Util details:
bwutil = 0.058019 
total_CMD = 33696 
util_bw = 1955 
Wasted_Col = 699 
Wasted_Row = 100 
Idle = 30942 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31708 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001543 
CoL_Bus_Util = 0.058019 
Either_Row_CoL_Bus_Util = 0.058998 
Issued_on_Two_Bus_Simul_Util = 0.000564 
issued_two_Eff = 0.009557 
queue_avg = 0.420080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.42008
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31717 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3697 dram_eff=0.528
bk0: 128a 33563i bk1: 128a 33544i bk2: 128a 33581i bk3: 128a 33560i bk4: 128a 33572i bk5: 128a 33532i bk6: 96a 33586i bk7: 88a 33590i bk8: 112a 33554i bk9: 120a 33523i bk10: 128a 33554i bk11: 128a 33549i bk12: 128a 33580i bk13: 128a 33558i bk14: 128a 33554i bk15: 128a 33544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.569103
Bank_Level_Parallism_Col = 1.530676
Bank_Level_Parallism_Ready = 1.129098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530676 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 618 
Wasted_Row = 71 
Idle = 31055 

BW Util Bottlenecks: 
RCDc_limit = 191 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31717 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058731 
Issued_on_Two_Bus_Simul_Util = 0.000623 
issued_two_Eff = 0.010611 
queue_avg = 0.385802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.385802
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31715 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3697 dram_eff=0.528
bk0: 128a 33566i bk1: 128a 33551i bk2: 128a 33573i bk3: 128a 33562i bk4: 128a 33573i bk5: 128a 33567i bk6: 96a 33593i bk7: 88a 33583i bk8: 112a 33550i bk9: 120a 33534i bk10: 128a 33548i bk11: 128a 33526i bk12: 128a 33573i bk13: 128a 33534i bk14: 128a 33566i bk15: 128a 33553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492064
Bank_Level_Parallism_Col = 1.459439
Bank_Level_Parallism_Ready = 1.117316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459439 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 735 
Wasted_Row = 85 
Idle = 30924 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31715 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058790 
Issued_on_Two_Bus_Simul_Util = 0.000564 
issued_two_Eff = 0.009591 
queue_avg = 0.439251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.439251
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31704 n_act=37 n_pre=21 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05805
n_activity=3898 dram_eff=0.5018
bk0: 128a 33562i bk1: 128a 33539i bk2: 128a 33569i bk3: 128a 33565i bk4: 128a 33553i bk5: 128a 33561i bk6: 96a 33586i bk7: 88a 33571i bk8: 113a 33521i bk9: 120a 33519i bk10: 131a 33446i bk11: 128a 33531i bk12: 128a 33568i bk13: 128a 33533i bk14: 128a 33543i bk15: 128a 33551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981084
Row_Buffer_Locality_read = 0.981084
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581345
Bank_Level_Parallism_Col = 1.556066
Bank_Level_Parallism_Ready = 1.143149
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556066 

BW Util details:
bwutil = 0.058048 
total_CMD = 33696 
util_bw = 1956 
Wasted_Col = 676 
Wasted_Row = 134 
Idle = 30930 

BW Util Bottlenecks: 
RCDc_limit = 265 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31704 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1956 
Row_Bus_Util =  0.001721 
CoL_Bus_Util = 0.058048 
Either_Row_CoL_Bus_Util = 0.059117 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.011044 
queue_avg = 0.528342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.528342
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31717 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3726 dram_eff=0.5239
bk0: 128a 33556i bk1: 128a 33543i bk2: 128a 33572i bk3: 128a 33584i bk4: 128a 33575i bk5: 128a 33562i bk6: 96a 33587i bk7: 88a 33592i bk8: 112a 33552i bk9: 120a 33532i bk10: 128a 33551i bk11: 128a 33542i bk12: 128a 33538i bk13: 128a 33551i bk14: 128a 33542i bk15: 128a 33551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563746
Bank_Level_Parallism_Col = 1.524050
Bank_Level_Parallism_Ready = 1.133709
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524050 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 634 
Wasted_Row = 73 
Idle = 31037 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31717 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058731 
Issued_on_Two_Bus_Simul_Util = 0.000623 
issued_two_Eff = 0.010611 
queue_avg = 0.396011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.396011
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31717 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05796
n_activity=3845 dram_eff=0.5079
bk0: 129a 33531i bk1: 128a 33551i bk2: 128a 33568i bk3: 128a 33561i bk4: 128a 33577i bk5: 128a 33552i bk6: 96a 33564i bk7: 88a 33591i bk8: 112a 33545i bk9: 120a 33535i bk10: 128a 33580i bk11: 128a 33554i bk12: 128a 33589i bk13: 128a 33546i bk14: 128a 33544i bk15: 128a 33548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489064
Bank_Level_Parallism_Col = 1.457324
Bank_Level_Parallism_Ready = 1.116231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457324 

BW Util details:
bwutil = 0.057959 
total_CMD = 33696 
util_bw = 1953 
Wasted_Col = 742 
Wasted_Row = 94 
Idle = 30907 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 576 
rwq = 0 
CCDLc_limit_alone = 576 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31717 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001484 
CoL_Bus_Util = 0.057959 
Either_Row_CoL_Bus_Util = 0.058731 
Issued_on_Two_Bus_Simul_Util = 0.000712 
issued_two_Eff = 0.012127 
queue_avg = 0.441506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.441506
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31714 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05796
n_activity=3706 dram_eff=0.527
bk0: 128a 33561i bk1: 128a 33535i bk2: 128a 33596i bk3: 128a 33577i bk4: 128a 33570i bk5: 128a 33567i bk6: 96a 33590i bk7: 88a 33585i bk8: 112a 33549i bk9: 120a 33531i bk10: 129a 33542i bk11: 128a 33547i bk12: 128a 33569i bk13: 128a 33557i bk14: 128a 33544i bk15: 128a 33517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580510
Bank_Level_Parallism_Col = 1.544844
Bank_Level_Parallism_Ready = 1.148489
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544844 

BW Util details:
bwutil = 0.057959 
total_CMD = 33696 
util_bw = 1953 
Wasted_Col = 591 
Wasted_Row = 83 
Idle = 31069 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31714 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001484 
CoL_Bus_Util = 0.057959 
Either_Row_CoL_Bus_Util = 0.058820 
Issued_on_Two_Bus_Simul_Util = 0.000623 
issued_two_Eff = 0.010595 
queue_avg = 0.352534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.352534
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31722 n_act=32 n_pre=16 n_ref_event=0 n_req=1948 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05781
n_activity=3690 dram_eff=0.5279
bk0: 128a 33545i bk1: 128a 33543i bk2: 128a 33572i bk3: 128a 33549i bk4: 128a 33573i bk5: 128a 33528i bk6: 88a 33606i bk7: 88a 33599i bk8: 120a 33542i bk9: 120a 33543i bk10: 128a 33574i bk11: 128a 33543i bk12: 128a 33560i bk13: 124a 33552i bk14: 128a 33549i bk15: 128a 33531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983573
Row_Buffer_Locality_read = 0.983573
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582039
Bank_Level_Parallism_Col = 1.558452
Bank_Level_Parallism_Ready = 1.139117
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558452 

BW Util details:
bwutil = 0.057811 
total_CMD = 33696 
util_bw = 1948 
Wasted_Col = 596 
Wasted_Row = 95 
Idle = 31057 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31722 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1948 
total_req = 1948 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1948 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057811 
Either_Row_CoL_Bus_Util = 0.058583 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.011145 
queue_avg = 0.425985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.425985
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31710 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3784 dram_eff=0.5159
bk0: 128a 33558i bk1: 128a 33545i bk2: 128a 33592i bk3: 128a 33573i bk4: 128a 33579i bk5: 128a 33537i bk6: 88a 33597i bk7: 88a 33587i bk8: 120a 33544i bk9: 120a 33539i bk10: 128a 33574i bk11: 128a 33539i bk12: 128a 33557i bk13: 128a 33558i bk14: 128a 33556i bk15: 128a 33549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.483748
Bank_Level_Parallism_Ready = 1.141906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483748 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 679 
Wasted_Row = 105 
Idle = 30960 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31710 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058939 
Issued_on_Two_Bus_Simul_Util = 0.000415 
issued_two_Eff = 0.007049 
queue_avg = 0.426134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.426134
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31716 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3773 dram_eff=0.5174
bk0: 128a 33586i bk1: 128a 33559i bk2: 128a 33573i bk3: 128a 33564i bk4: 128a 33573i bk5: 128a 33551i bk6: 88a 33604i bk7: 88a 33566i bk8: 120a 33542i bk9: 120a 33544i bk10: 128a 33568i bk11: 128a 33557i bk12: 128a 33570i bk13: 128a 33568i bk14: 128a 33556i bk15: 128a 33543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.530120
Bank_Level_Parallism_Col = 1.502351
Bank_Level_Parallism_Ready = 1.122439
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.502351 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 611 
Wasted_Row = 93 
Idle = 31040 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31716 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058761 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.010101 
queue_avg = 0.382033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.382033
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31715 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3776 dram_eff=0.5169
bk0: 128a 33564i bk1: 128a 33541i bk2: 128a 33574i bk3: 128a 33532i bk4: 128a 33573i bk5: 128a 33564i bk6: 88a 33600i bk7: 88a 33602i bk8: 120a 33544i bk9: 120a 33539i bk10: 128a 33553i bk11: 128a 33541i bk12: 128a 33568i bk13: 128a 33540i bk14: 128a 33552i bk15: 128a 33539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558218
Bank_Level_Parallism_Col = 1.520278
Bank_Level_Parallism_Ready = 1.147029
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520278 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 650 
Wasted_Row = 69 
Idle = 31025 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31715 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058790 
Issued_on_Two_Bus_Simul_Util = 0.000564 
issued_two_Eff = 0.009591 
queue_avg = 0.408090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.40809
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31711 n_act=33 n_pre=17 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05799
n_activity=3951 dram_eff=0.4946
bk0: 128a 33559i bk1: 128a 33540i bk2: 128a 33562i bk3: 128a 33569i bk4: 128a 33589i bk5: 128a 33554i bk6: 89a 33599i bk7: 88a 33587i bk8: 120a 33547i bk9: 120a 33542i bk10: 128a 33566i bk11: 128a 33555i bk12: 128a 33566i bk13: 128a 33536i bk14: 128a 33551i bk15: 129a 33527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983112
Row_Buffer_Locality_read = 0.983112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488497
Bank_Level_Parallism_Col = 1.466165
Bank_Level_Parallism_Ready = 1.112078
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466165 

BW Util details:
bwutil = 0.057989 
total_CMD = 33696 
util_bw = 1954 
Wasted_Col = 720 
Wasted_Row = 108 
Idle = 30914 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31711 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1954 
Row_Bus_Util =  0.001484 
CoL_Bus_Util = 0.057989 
Either_Row_CoL_Bus_Util = 0.058909 
Issued_on_Two_Bus_Simul_Util = 0.000564 
issued_two_Eff = 0.009572 
queue_avg = 0.440201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.440201
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31717 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3882 dram_eff=0.5028
bk0: 128a 33559i bk1: 128a 33539i bk2: 128a 33566i bk3: 128a 33536i bk4: 128a 33587i bk5: 128a 33564i bk6: 88a 33586i bk7: 88a 33566i bk8: 120a 33543i bk9: 120a 33539i bk10: 128a 33559i bk11: 128a 33530i bk12: 128a 33576i bk13: 128a 33558i bk14: 128a 33565i bk15: 128a 33564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.531169
Bank_Level_Parallism_Col = 1.496000
Bank_Level_Parallism_Ready = 1.131660
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.496000 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 685 
Wasted_Row = 74 
Idle = 30985 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31717 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058731 
Issued_on_Two_Bus_Simul_Util = 0.000623 
issued_two_Eff = 0.010611 
queue_avg = 0.377849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.377849
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31712 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05796
n_activity=3836 dram_eff=0.5091
bk0: 128a 33557i bk1: 128a 33538i bk2: 128a 33564i bk3: 128a 33553i bk4: 128a 33565i bk5: 128a 33551i bk6: 88a 33590i bk7: 88a 33572i bk8: 120a 33541i bk9: 120a 33544i bk10: 128a 33564i bk11: 128a 33570i bk12: 128a 33586i bk13: 128a 33564i bk14: 128a 33543i bk15: 129a 33506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539963
Bank_Level_Parallism_Col = 1.515000
Bank_Level_Parallism_Ready = 1.128520
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515000 

BW Util details:
bwutil = 0.057959 
total_CMD = 33696 
util_bw = 1953 
Wasted_Col = 660 
Wasted_Row = 102 
Idle = 30981 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 528 
rwq = 0 
CCDLc_limit_alone = 528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31712 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001484 
CoL_Bus_Util = 0.057959 
Either_Row_CoL_Bus_Util = 0.058879 
Issued_on_Two_Bus_Simul_Util = 0.000564 
issued_two_Eff = 0.009577 
queue_avg = 0.450410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.45041
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31716 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3778 dram_eff=0.5167
bk0: 128a 33571i bk1: 128a 33549i bk2: 128a 33578i bk3: 128a 33567i bk4: 128a 33575i bk5: 128a 33573i bk6: 88a 33587i bk7: 88a 33585i bk8: 120a 33543i bk9: 120a 33538i bk10: 128a 33561i bk11: 128a 33532i bk12: 128a 33568i bk13: 128a 33554i bk14: 128a 33570i bk15: 128a 33548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503309
Bank_Level_Parallism_Col = 1.475917
Bank_Level_Parallism_Ready = 1.116803
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475917 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 679 
Wasted_Row = 89 
Idle = 30976 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 516 
rwq = 0 
CCDLc_limit_alone = 516 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31716 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058761 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.010101 
queue_avg = 0.425421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.425421
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31717 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3977 dram_eff=0.4908
bk0: 128a 33563i bk1: 128a 33556i bk2: 128a 33584i bk3: 128a 33551i bk4: 128a 33588i bk5: 128a 33547i bk6: 88a 33588i bk7: 88a 33557i bk8: 120a 33536i bk9: 120a 33544i bk10: 128a 33578i bk11: 128a 33556i bk12: 128a 33567i bk13: 128a 33582i bk14: 128a 33557i bk15: 128a 33551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514466
Bank_Level_Parallism_Col = 1.484592
Bank_Level_Parallism_Ready = 1.132172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484592 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 656 
Wasted_Row = 88 
Idle = 31000 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31717 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058731 
Issued_on_Two_Bus_Simul_Util = 0.000623 
issued_two_Eff = 0.010611 
queue_avg = 0.358856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.358856
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31720 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3847 dram_eff=0.5074
bk0: 128a 33569i bk1: 128a 33545i bk2: 128a 33576i bk3: 128a 33542i bk4: 128a 33575i bk5: 128a 33550i bk6: 88a 33584i bk7: 88a 33585i bk8: 120a 33551i bk9: 120a 33540i bk10: 128a 33560i bk11: 128a 33541i bk12: 128a 33566i bk13: 128a 33573i bk14: 128a 33556i bk15: 128a 33559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.535248
Bank_Level_Parallism_Col = 1.506775
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506775 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 643 
Wasted_Row = 86 
Idle = 31015 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31720 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058642 
Issued_on_Two_Bus_Simul_Util = 0.000712 
issued_two_Eff = 0.012146 
queue_avg = 0.397911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.397911
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31715 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3812 dram_eff=0.5121
bk0: 128a 33556i bk1: 128a 33542i bk2: 128a 33582i bk3: 128a 33559i bk4: 128a 33592i bk5: 128a 33559i bk6: 88a 33598i bk7: 88a 33585i bk8: 120a 33535i bk9: 120a 33548i bk10: 128a 33562i bk11: 128a 33547i bk12: 128a 33571i bk13: 128a 33555i bk14: 128a 33559i bk15: 128a 33544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.519673
Bank_Level_Parallism_Col = 1.492664
Bank_Level_Parallism_Ready = 1.114242
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.492664 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 652 
Wasted_Row = 90 
Idle = 31002 

BW Util Bottlenecks: 
RCDc_limit = 223 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31715 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058790 
Issued_on_Two_Bus_Simul_Util = 0.000564 
issued_two_Eff = 0.009591 
queue_avg = 0.452635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.452635
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31716 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05796
n_activity=3842 dram_eff=0.5083
bk0: 128a 33556i bk1: 128a 33544i bk2: 128a 33569i bk3: 129a 33521i bk4: 128a 33588i bk5: 128a 33555i bk6: 88a 33590i bk7: 88a 33589i bk8: 120a 33545i bk9: 120a 33537i bk10: 128a 33551i bk11: 128a 33533i bk12: 128a 33569i bk13: 128a 33556i bk14: 128a 33552i bk15: 128a 33545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.574812
Bank_Level_Parallism_Col = 1.538372
Bank_Level_Parallism_Ready = 1.115207
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538372 

BW Util details:
bwutil = 0.057959 
total_CMD = 33696 
util_bw = 1953 
Wasted_Col = 628 
Wasted_Row = 79 
Idle = 31036 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31716 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001484 
CoL_Bus_Util = 0.057959 
Either_Row_CoL_Bus_Util = 0.058761 
Issued_on_Two_Bus_Simul_Util = 0.000683 
issued_two_Eff = 0.011616 
queue_avg = 0.387435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.387435
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31706 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05799
n_activity=3856 dram_eff=0.5067
bk0: 128a 33575i bk1: 128a 33547i bk2: 128a 33568i bk3: 128a 33571i bk4: 128a 33576i bk5: 128a 33557i bk6: 88a 33605i bk7: 88a 33578i bk8: 120a 33542i bk9: 120a 33542i bk10: 128a 33543i bk11: 128a 33549i bk12: 128a 33566i bk13: 129a 33533i bk14: 129a 33532i bk15: 128a 33534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549202
Bank_Level_Parallism_Col = 1.527096
Bank_Level_Parallism_Ready = 1.137666
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527096 

BW Util details:
bwutil = 0.057989 
total_CMD = 33696 
util_bw = 1954 
Wasted_Col = 627 
Wasted_Row = 112 
Idle = 31003 

BW Util Bottlenecks: 
RCDc_limit = 243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31706 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001543 
CoL_Bus_Util = 0.057989 
Either_Row_CoL_Bus_Util = 0.059057 
Issued_on_Two_Bus_Simul_Util = 0.000475 
issued_two_Eff = 0.008040 
queue_avg = 0.419219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.419219
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31718 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3739 dram_eff=0.5221
bk0: 128a 33581i bk1: 128a 33548i bk2: 128a 33550i bk3: 128a 33534i bk4: 128a 33568i bk5: 128a 33569i bk6: 88a 33587i bk7: 88a 33583i bk8: 120a 33544i bk9: 120a 33538i bk10: 128a 33559i bk11: 128a 33537i bk12: 128a 33577i bk13: 128a 33551i bk14: 128a 33560i bk15: 128a 33527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564843
Bank_Level_Parallism_Col = 1.524141
Bank_Level_Parallism_Ready = 1.157787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524141 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 650 
Wasted_Row = 66 
Idle = 31028 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31718 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058701 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.011122 
queue_avg = 0.416400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.4164
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31719 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05793
n_activity=3595 dram_eff=0.543
bk0: 128a 33557i bk1: 128a 33546i bk2: 128a 33585i bk3: 128a 33560i bk4: 128a 33568i bk5: 128a 33550i bk6: 88a 33594i bk7: 88a 33580i bk8: 120a 33542i bk9: 120a 33547i bk10: 128a 33562i bk11: 128a 33550i bk12: 128a 33571i bk13: 128a 33578i bk14: 128a 33543i bk15: 128a 33536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.583622
Bank_Level_Parallism_Col = 1.543435
Bank_Level_Parallism_Ready = 1.131148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.543435 

BW Util details:
bwutil = 0.057930 
total_CMD = 33696 
util_bw = 1952 
Wasted_Col = 580 
Wasted_Row = 69 
Idle = 31095 

BW Util Bottlenecks: 
RCDc_limit = 187 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31719 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.057930 
Either_Row_CoL_Bus_Util = 0.058672 
Issued_on_Two_Bus_Simul_Util = 0.000683 
issued_two_Eff = 0.011634 
queue_avg = 0.436491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.436491
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33696 n_nop=31716 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05796
n_activity=3856 dram_eff=0.5065
bk0: 128a 33573i bk1: 128a 33552i bk2: 129a 33552i bk3: 128a 33561i bk4: 128a 33564i bk5: 128a 33566i bk6: 88a 33604i bk7: 88a 33564i bk8: 120a 33543i bk9: 120a 33536i bk10: 128a 33562i bk11: 128a 33537i bk12: 128a 33570i bk13: 128a 33572i bk14: 128a 33561i bk15: 128a 33557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506774
Bank_Level_Parallism_Col = 1.473024
Bank_Level_Parallism_Ready = 1.123400
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473024 

BW Util details:
bwutil = 0.057959 
total_CMD = 33696 
util_bw = 1953 
Wasted_Col = 693 
Wasted_Row = 85 
Idle = 30965 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33696 
n_nop = 31716 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001484 
CoL_Bus_Util = 0.057959 
Either_Row_CoL_Bus_Util = 0.058761 
Issued_on_Two_Bus_Simul_Util = 0.000683 
issued_two_Eff = 0.011616 
queue_avg = 0.379452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.379452

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1956, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1972, Miss = 984, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1957, Miss = 972, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1968, Miss = 984, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1975, Miss = 986, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1968, Miss = 984, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1956, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1957, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1941, Miss = 970, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1984, Miss = 977, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1956, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1958, Miss = 979, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1970, Miss = 984, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1956, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1961, Miss = 979, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1957, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1962, Miss = 977, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1956, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1959, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1960, Miss = 972, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1956, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1958, Miss = 976, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1959, Miss = 976, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1956, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1955, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1962, Miss = 976, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1958, Miss = 978, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1955, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1953, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1954, Miss = 976, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1956, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 125206
L2_total_cache_misses = 62517
L2_total_cache_miss_rate = 0.4993
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46872
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 157
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=125206
icnt_total_pkts_simt_to_mem=125206
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 125206
Req_Network_cycles = 44877
Req_Network_injected_packets_per_cycle =       2.7900 
Req_Network_conflicts_per_cycle =       0.6658
Req_Network_conflicts_per_cycle_util =       2.7124
Req_Bank_Level_Parallism =      11.3658
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0221
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0436

Reply_Network_injected_packets_num = 125206
Reply_Network_cycles = 44877
Reply_Network_injected_packets_per_cycle =        2.7900
Reply_Network_conflicts_per_cycle =        0.1747
Reply_Network_conflicts_per_cycle_util =       0.7326
Reply_Bank_Level_Parallism =      11.7015
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0037
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0349
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 39 sec (279 sec)
gpgpu_simulation_rate = 258151 (inst/sec)
gpgpu_simulation_rate = 160 (cycle/sec)
gpgpu_silicon_slowdown = 7075000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 14548
gpu_sim_insn = 19009600
gpu_ipc =    1306.6813
gpu_tot_sim_cycle = 59425
gpu_tot_sim_insn = 91033803
gpu_tot_ipc =    1531.9108
gpu_tot_issued_cta = 9770
gpu_occupancy = 82.8216% 
gpu_tot_occupancy = 90.1607% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1854
partiton_level_parallism_total  =       2.6420
partiton_level_parallism_util =      10.1901
partiton_level_parallism_util_total  =      11.1063
L2_BW  =      79.1634 GB/Sec
L2_BW_total  =      95.7027 GB/Sec
gpu_total_sim_rate=254284

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1964, Miss = 1951, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2008, Miss = 1986, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2044, Miss = 2021, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1944, Miss = 1922, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2059, Miss = 2018, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1956, Miss = 1955, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2000, Miss = 2000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2019, Miss = 1993, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1953, Miss = 1936, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1972, Miss = 1971, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1968, Miss = 1945, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1970, Miss = 1970, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2009, Miss = 1953, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2030, Miss = 1978, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1940, Miss = 1939, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1998, Miss = 1948, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2019, Miss = 1993, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2031, Miss = 2007, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1990, Miss = 1989, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1978, Miss = 1957, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1920, Miss = 1916, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1958, Miss = 1957, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1988, Miss = 1987, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 2000, Miss = 2000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 2036, Miss = 2035, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1992, Miss = 1990, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 2039, Miss = 1976, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1964, Miss = 1941, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1940, Miss = 1939, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1976, Miss = 1974, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 2006, Miss = 1977, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 2000, Miss = 2000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1940, Miss = 1939, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 2028, Miss = 1996, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1922, Miss = 1922, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 2013, Miss = 1980, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1976, Miss = 1955, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1988, Miss = 1951, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1976, Miss = 1955, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1888, Miss = 1888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1972, Miss = 1971, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 157598
	L1D_total_cache_misses = 156905
	L1D_total_cache_miss_rate = 0.9956
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.083
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 117203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 157150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448

Total_core_cache_fail_stats:
ctas_completed 9770, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
618, 536, 536, 536, 536, 536, 536, 536, 536, 536, 536, 536, 536, 547, 536, 536, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 596, 
gpgpu_n_tot_thrd_icount = 96167104
gpgpu_n_tot_w_icount = 3005222
gpgpu_n_stall_shd_mem = 5
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156551
gpgpu_n_mem_write_global = 448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5000915
gpgpu_n_store_insn = 458
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31013888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2807190	W0_Idle:194038	W0_Scoreboard:1516486	W1:4089	W2:209	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3000924
single_issue_nums: WS0:752467	WS1:751133	WS2:750842	WS3:750780	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1252408 {8:156551,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17920 {40:448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6262040 {40:156551,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3584 {8:448,}
maxmflatency = 437 
max_icnt2mem_latency = 41 
maxmrqlatency = 84 
max_icnt2sh_latency = 8 
averagemflatency = 244 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:15539 	10258 	8874 	9961 	13231 	4682 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	94368 	62631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	155831 	1168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	156152 	843 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8155      8391      8546      8510      9364      9314     10224     10150      5783      5782      5928      5930      6750      6710      7550      7581 
dram[1]:      8110      8384      8569      8537      9376      9298     10215     10174      5782      5795      5908      5890      6706      6691      7525      7589 
dram[2]:      8182      8293      8534      8516      9391      9339     10183     10191      5783      5782      9510      5930      6746      6678      7573      7553 
dram[3]:      8308      8316      8568      8532      9361      9308     10159     10211      5782      5795      5908      5890      6710      6655      7585      7510 
dram[4]:      8100      8180      8473      8556      9364      9419     10182     10227      5783      5782      5928      5930      6770      6767      7586      7616 
dram[5]:      8292      8363      8490      8544      9344      9396     10178     10215      5782      5795      5908      5890      6765      6775      7545      7588 
dram[6]:      8272      8293      8471      8517      9348      9302     10143     10045      5783      5782      5928      5930      6771      6783      7581      7602 
dram[7]:      8297      8328      8483      8534      9376      9271     10151     10159      5782      5795      5908      5890      6737      6782      7565      7581 
dram[8]:      8064      8190      8488      8554      9360      9330     10118     10130      5784      5782      5907      5908      6770      6757      7565      7590 
dram[9]:      8100      8379      8514      8582      9376      9320     10114     10153      5783      5782      5910      5911      6775      6777      7569      7562 
dram[10]:      8139      8284      8509      8528      9334      9328     10095     10137      5784      6572      5907      5908      6783      6757      7588      7600 
dram[11]:      8107      8317      8489      8565      9312      9314     10069     10166      5783      6792      5910      5911      6774      6778      7562      7564 
dram[12]:      8268      8104      8504      8552      9303      9343     10207     10185      5784      5782      5907      5908      6759      6787      7578      7553 
dram[13]:      8147      8300      8513      8538      9267      9332     10182     10167      5784      5782      5910      5911      6705      6770      7545      7532 
dram[14]:      6153      8106      8502      8510      9355      9348     10211     10166      5784      5782      5907      5908      6766      7693      7593      7596 
dram[15]:      8296      8399      8502      8544      9376      9341     10192     10135      5783      5782      6677      5911      6702      6762      7592      7558 
dram[16]:      8070      8292      8493      8506      9311      9258     10118     10151      5783      5782      5928      5930      6761      6757      7560      7570 
dram[17]:      8104      8313      8501      8550      9274      9302     10099     10181      5782      5795      5911      5924      6733      6757      7537      7546 
dram[18]:      8261      8400      8497      8512      9279      9330     10114     10167      5783      5782      5928      5930      6746      6770      7572      7570 
dram[19]:      8284      8415      8521      8518      9259      9310     10090     10187      5782      5795      5911      5924      6762      6742      7537      7541 
dram[20]:      8260      8289      8529      8489      9345      9335     10214     10046      6613      5782      5928      5930      6763      6781      7596      7570 
dram[21]:      8280      8320      8532      8521      9364      9320     10181     10081      5782      5795      5911      5924      6727      6775      7580      7588 
dram[22]:      8138      8292      8483      8509      9376      9335     10198     10150      5783      5782      5928      5930      6755      6779      7570      7568 
dram[23]:      8168      8332      8528      8508      9326      9327     10218     10119      5782      5795      5911      5924      6726      6778      7549      7565 
dram[24]:      8257      8288      8494      8498      9250      9371     10141     10119      5783      5782      5928      5930      6718      6787      7557      7600 
dram[25]:      8280      8325      8516      8506      9266      9349     10150     10090      5782      5795      5911      5924      6751      6734      7533      7590 
dram[26]:      8044      8288      8542      8534      9399      9377     10151     10142      5783      5782      5928      5930      6791      6774      7561      7573 
dram[27]:      8092      8311      8533      8522      9372      9364     10185     10154      5782      5795      5911      5924      6782      6777      7538      7580 
dram[28]:      8123      8174      8485      8533      9371      9368     10054     10154      5783      6478      5928      5930      6733      6798      7642      7550 
dram[29]:      8092      8184      8532      8538      9341      9351     10066     10137      5782      5795      5911      5924      6757      6730      7537      7536 
dram[30]:      8146      8087      8526      8516      9299      9348     10103     10174      5783      5782      5928      5930      6725      6775      7568      7557 
dram[31]:      8186      8104      8570      8536      9271      9302     10095     10183      5782      5795      5911      5924      6751      6735      7540      7533 
average row accesses per activate:
dram[0]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 32.666668 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.333332 32.500000 64.000000 64.000000 43.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.666668 44.000000 60.000000 40.333332 43.333332 64.000000 43.000000 64.000000 43.000000 43.000000 
dram[4]: 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 27.666666 30.000000 60.000000 60.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 
dram[6]: 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 45.000000 44.000000 40.333332 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[7]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.333332 43.666668 64.000000 43.000000 64.000000 43.000000 
dram[8]: 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 48.500000 29.666666 56.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 22.500000 56.000000 30.500000 64.000000 43.000000 43.000000 64.000000 43.666668 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 43.000000 64.000000 64.000000 64.000000 43.000000 43.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 29.666666 28.500000 60.000000 16.625000 43.000000 64.000000 43.000000 64.000000 43.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 30.000000 37.666668 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 48.000000 44.500000 56.000000 60.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 43.000000 43.000000 43.000000 43.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 44.000000 44.500000 60.000000 60.000000 64.000000 43.000000 43.000000 41.666668 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 43.000000 43.333332 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 43.000000 43.000000 43.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 40.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 40.666668 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[25]: 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 43.000000 43.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 44.000000 44.000000 60.000000 40.333332 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 30.000000 44.000000 60.000000 40.666668 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 40.333332 40.333332 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 
dram[31]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 
average row locality = 62631/1141 = 54.891323
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       129       128       128       128        96        88       120       120       128       128       128       128       129       128 
dram[1]:       128       128       128       128       128       124        98        88       121       120       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128        96        88       120       120       130       130       128       128       129       128 
dram[3]:       128       128       128       128       128       128        98        88       120       121       130       128       129       128       129       129 
dram[4]:       128       129       128       129       128       128        88        88       121       120       128       128       128       128       128       128 
dram[5]:       128       128       128       129       129       128        83        90       120       120       128       128       129       128       128       129 
dram[6]:       128       128       129       128       128       129        90        88       121       120       129       128       128       128       128       129 
dram[7]:       129       128       128       128       128       128        96        88       120       120       130       131       128       129       128       129 
dram[8]:       128       128       128       129       128       129        97        89       112       121       128       128       128       128       128       128 
dram[9]:       128       128       128       128       128       128        96        90       112       122       128       129       129       128       131       128 
dram[10]:       128       128       128       128       128       128        96        88       112       121       128       128       129       128       128       128 
dram[11]:       128       128       129       128       128       128        96        88       112       121       129       128       128       128       129       129 
dram[12]:       128       128       128       128       128       128        96        89       114       120       133       129       128       129       128       129 
dram[13]:       128       128       128       128       128       128        96        90       113       120       128       129       128       128       128       128 
dram[14]:       129       128       128       129       128       128        96        89       112       120       128       128       128       129       128       128 
dram[15]:       128       128       128       128       128       128        96        88       112       120       129       129       129       129       128       128 
dram[16]:       128       128       128       128       128       129        88        89       120       120       128       129       129       125       128       128 
dram[17]:       128       128       128       128       128       128        88        88       120       120       128       129       128       128       128       128 
dram[18]:       128       128       128       128       128       128        88        88       121       120       128       128       128       129       130       128 
dram[19]:       128       128       128       128       128       128        88        88       120       120       128       129       128       128       128       128 
dram[20]:       128       128       128       128       128       128        89        88       121       120       128       128       128       128       128       129 
dram[21]:       128       128       128       128       128       128        88        88       120       121       128       128       128       128       128       128 
dram[22]:       129       128       128       128       128       128        88        88       120       120       128       128       128       129       129       129 
dram[23]:       128       128       128       128       128       128        89        88       120       122       128       128       128       128       128       128 
dram[24]:       128       128       128       128       128       128        88        88       120       122       128       128       128       128       128       129 
dram[25]:       128       129       128       129       128       128        88        88       120       120       128       128       128       128       128       129 
dram[26]:       128       128       128       128       128       128        88        88       120       120       128       129       128       129       129       128 
dram[27]:       128       128       128       129       128       128        88        88       120       120       128       128       129       128       128       128 
dram[28]:       128       128       128       129       129       128        88        88       120       121       128       128       128       129       129       128 
dram[29]:       128       128       128       129       128       128        90        88       120       122       129       128       128       128       129       128 
dram[30]:       128       128       128       128       128       128        89        88       121       121       128       129       128       128       128       129 
dram[31]:       128       128       129       128       128       128        88        88       120       120       129       128       128       128       130       128 
total dram reads = 62631
bank skew: 133/83 = 1.60
chip skew: 1968/1953 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        612       615       603       605       601       610       615       616       636       639       626       618       605       607       606       611
dram[1]:        611       609       604       601       605       627       606       619       629       650       623       616       607       606       606       618
dram[2]:        601       605       601       603       611       600       600       622       627       649       620       612       605       608       607       609
dram[3]:        603       607       602       602       602       595       601       625       627       644       621       616       605       608       608       603
dram[4]:        606       601       605       605       603       614       630       619       632       644       618       619       607       609       616       619
dram[5]:        616       608       644       594       597       604       660       615       634       632       618       614       604       611       615       612
dram[6]:        607       606       597       599       600       597       632       612       624       624       621       616       610       613       626       615
dram[7]:        614       610       610       605       608       611       618       618       638       635       614       616       605       615       605       611
dram[8]:        604       618       602       600       606       603       615       619       621       628       609       610       606       608       609       611
dram[9]:        602       616       598       606       602       604       618       627       621       632       610       608       611       613       604       615
dram[10]:        606       607       604       606       607       611       624       618       616       630       614       621       610       611       611       615
dram[11]:        604       616       601       604       605       601       618       630       626       627       613       613       614       615       605       615
dram[12]:        610       604       599       601       603       601       631       624       614       635       618       631       610       617       620       616
dram[13]:        601       611       600       598       600       607       621       610       623       633       619       610       612       615       608       612
dram[14]:        604       602       605       599       607       630       637       614       616       632       608       614       615       611       621       614
dram[15]:        624       607       600       601       615       601       622       612       622       645       616       609       608       612       611       617
dram[16]:        614       607       601       608       609       601       610       610       628       644       612       616       614       640       608       618
dram[17]:        604       607       603       603       603       609       608       624       634       649       607       613       610       610       606       621
dram[18]:        605       624       611       612       598       603       612       618       625       630       615       633       614       614       609       622
dram[19]:        603       618       605       603       602       603       609       614       633       657       611       612       614       614       609       616
dram[20]:        610       609       600       601       602       603       613       611       623       645       612       615       616       614       611       620
dram[21]:        604       617       600       601       597       597       612       617       635       637       609       616       609       614       608       608
dram[22]:        604       616       602       605       613       603       611       618       629       641       612       614       612       613       610       615
dram[23]:        606       607       601       596       597       601       618       618       639       637       614       618       623       615       601       618
dram[24]:        602       603       598       602       599       602       620       624       626       627       610       616       609       617       614       615
dram[25]:        599       607       601       606       600       600       621       623       631       649       613       621       615       610       611       618
dram[26]:        604       608       606       600       603       605       638       620       633       643       614       619       617       614       614       614
dram[27]:        601       607       604       601       600       605       616       620       634       642       611       616       610       619       605       606
dram[28]:        607       609       601       598       597       605       613       621       625       635       623       616       614       616       625       616
dram[29]:        602       610       604       609       602       602       603       616       634       639       611       617       612       619       614       615
dram[30]:        615       605       602       605       601       605       614       620       623       630       621       616       616       622       621       609
dram[31]:        602       609       606       616       602       603       615       627       626       638       610       631       611       613       602       611
maximum mf latency per bank:
dram[0]:        370       386       355       357       371       344       379       358       384       424       415       399       366       374       364       373
dram[1]:        359       358       368       365       362       349       366       373       380       405       401       412       378       384       357       380
dram[2]:        341       351       351       390       373       378       351       368       382       437       406       399       355       402       359       376
dram[3]:        366       362       361       357       348       343       341       371       372       408       398       412       396       393       379       368
dram[4]:        360       369       374       368       367       378       349       371       376       427       399       399       357       380       369       378
dram[5]:        379       363       349       340       347       358       365       362       382       392       400       412       368       382       382       374
dram[6]:        345       352       343       355       366       346       352       345       372       381       399       399       374       400       389       380
dram[7]:        365       372       354       377       367       369       346       356       394       392       408       412       377       381       357       377
dram[8]:        353       362       359       381       361       389       348       375       374       392       378       391       360       377       344       388
dram[9]:        355       367       354       375       357       360       359       376       386       392       402       378       388       393       361       377
dram[10]:        374       365       370       360       364       365       348       350       374       401       409       391       378       374       373       370
dram[11]:        363       368       375       355       368       377       351       366       391       381       401       378       391       397       352       373
dram[12]:        355       360       347       360       350       359       377       364       370       394       388       391       382       401       375       382
dram[13]:        350       358       347       344       343       353       379       360       386       386       392       378       372       387       360       386
dram[14]:        344       353       362       361       367       381       369       367       370       392       378       391       362       377       375       372
dram[15]:        364       368       364       369       374       362       353       350       386       382       392       378       385       385       375       382
dram[16]:        360       359       352       379       388       382       353       353       372       413       391       392       384       387       363       385
dram[17]:        351       366       351       381       363       430       364       373       387       401       396       393       370       394       358       383
dram[18]:        359       389       406       401       348       355       350       352       376       393       391       392       376       383       367       383
dram[19]:        347       422       377       407       363       363       348       360       377       398       396       393       379       370       370       392
dram[20]:        355       364       363       340       345       358       358       350       374       425       391       392       389       389       372       370
dram[21]:        346       356       366       393       344       342       369       377       391       399       396       393       370       397       368       362
dram[22]:        375       383       346       378       357       366       349       355       374       416       391       392       368       382       372       370
dram[23]:        352       374       362       341       347       379       365       361       387       401       396       393       409       392       349       380
dram[24]:        344       346       350       358       347       368       348       374       372       398       391       392       379       384       359       386
dram[25]:        347       350       346       368       367       372       368       366       369       400       396       393       407       399       361       394
dram[26]:        358       355       369       386       374       375       353       392       375       420       391       392       402       407       374       366
dram[27]:        342       346       358       374       349       366       354       375       382       400       396       393       375       387       359       349
dram[28]:        384       389       392       353       359       371       348       375       372       405       391       392       386       408       373       378
dram[29]:        373       394       386       381       354       371       351       364       381       399       396       393       392       391       378       366
dram[30]:        362       359       353       374       346       353       365       356       372       401       391       392       388       400       377       354
dram[31]:        352       351       373       375       342       366       353       371       378       397       396       393       388       385       368       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42630 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04397
n_activity=3824 dram_eff=0.5131
bk0: 128a 44486i bk1: 128a 44474i bk2: 129a 44478i bk3: 128a 44498i bk4: 128a 44506i bk5: 128a 44478i bk6: 96a 44514i bk7: 88a 44509i bk8: 120a 44479i bk9: 120a 44467i bk10: 128a 44493i bk11: 128a 44467i bk12: 128a 44500i bk13: 128a 44466i bk14: 129a 44450i bk15: 128a 44466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.521628
Bank_Level_Parallism_Col = 1.489110
Bank_Level_Parallism_Ready = 1.107543
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489110 

BW Util details:
bwutil = 0.043971 
total_CMD = 44620 
util_bw = 1962 
Wasted_Col = 670 
Wasted_Row = 96 
Idle = 41892 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42630 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.001165 
CoL_Bus_Util = 0.043971 
Either_Row_CoL_Bus_Util = 0.044599 
Issued_on_Two_Bus_Simul_Util = 0.000538 
issued_two_Eff = 0.012060 
queue_avg = 0.307216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.307216
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42635 n_act=34 n_pre=18 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0439
n_activity=3817 dram_eff=0.5132
bk0: 128a 44488i bk1: 128a 44481i bk2: 128a 44497i bk3: 128a 44499i bk4: 128a 44483i bk5: 124a 44475i bk6: 98a 44490i bk7: 88a 44513i bk8: 121a 44451i bk9: 120a 44464i bk10: 128a 44471i bk11: 128a 44442i bk12: 128a 44489i bk13: 128a 44501i bk14: 128a 44489i bk15: 128a 44458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982644
Row_Buffer_Locality_read = 0.982644
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.510823
Bank_Level_Parallism_Col = 1.487160
Bank_Level_Parallism_Ready = 1.136294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487160 

BW Util details:
bwutil = 0.043904 
total_CMD = 44620 
util_bw = 1959 
Wasted_Col = 704 
Wasted_Row = 109 
Idle = 41848 

BW Util Bottlenecks: 
RCDc_limit = 236 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 544 
rwq = 0 
CCDLc_limit_alone = 544 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42635 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1959 
Row_Bus_Util =  0.001165 
CoL_Bus_Util = 0.043904 
Either_Row_CoL_Bus_Util = 0.044487 
Issued_on_Two_Bus_Simul_Util = 0.000583 
issued_two_Eff = 0.013098 
queue_avg = 0.330995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.330995
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42618 n_act=36 n_pre=20 n_ref_event=0 n_req=1965 n_rd=1965 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04404
n_activity=4117 dram_eff=0.4773
bk0: 128a 44486i bk1: 128a 44474i bk2: 128a 44497i bk3: 128a 44471i bk4: 128a 44495i bk5: 128a 44493i bk6: 96a 44516i bk7: 88a 44511i bk8: 120a 44482i bk9: 120a 44472i bk10: 130a 44468i bk11: 130a 44428i bk12: 128a 44503i bk13: 128a 44490i bk14: 129a 44464i bk15: 128a 44477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981679
Row_Buffer_Locality_read = 0.981679
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.449286
Bank_Level_Parallism_Col = 1.439495
Bank_Level_Parallism_Ready = 1.111450
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439495 

BW Util details:
bwutil = 0.044039 
total_CMD = 44620 
util_bw = 1965 
Wasted_Col = 747 
Wasted_Row = 157 
Idle = 41751 

BW Util Bottlenecks: 
RCDc_limit = 276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42618 
Read = 1965 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1965 
total_req = 1965 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1965 
Row_Bus_Util =  0.001255 
CoL_Bus_Util = 0.044039 
Either_Row_CoL_Bus_Util = 0.044868 
Issued_on_Two_Bus_Simul_Util = 0.000426 
issued_two_Eff = 0.009491 
queue_avg = 0.308292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.308292
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42612 n_act=38 n_pre=22 n_ref_event=0 n_req=1968 n_rd=1968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04411
n_activity=4157 dram_eff=0.4734
bk0: 128a 44498i bk1: 128a 44481i bk2: 128a 44514i bk3: 128a 44499i bk4: 128a 44502i bk5: 128a 44497i bk6: 98a 44487i bk7: 88a 44506i bk8: 120a 44469i bk9: 121a 44436i bk10: 130a 44450i bk11: 128a 44446i bk12: 129a 44441i bk13: 128a 44484i bk14: 129a 44458i bk15: 129a 44456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980691
Row_Buffer_Locality_read = 0.980691
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507246
Bank_Level_Parallism_Col = 1.487045
Bank_Level_Parallism_Ready = 1.121951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487045 

BW Util details:
bwutil = 0.044106 
total_CMD = 44620 
util_bw = 1968 
Wasted_Col = 712 
Wasted_Row = 149 
Idle = 41791 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42612 
Read = 1968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1968 
total_req = 1968 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1968 
Row_Bus_Util =  0.001345 
CoL_Bus_Util = 0.044106 
Either_Row_CoL_Bus_Util = 0.045002 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.009960 
queue_avg = 0.269453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.269453
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42633 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04381
n_activity=3960 dram_eff=0.4937
bk0: 128a 44494i bk1: 129a 44471i bk2: 128a 44496i bk3: 129a 44456i bk4: 128a 44499i bk5: 128a 44490i bk6: 88a 44515i bk7: 88a 44507i bk8: 121a 44462i bk9: 120a 44479i bk10: 128a 44475i bk11: 128a 44469i bk12: 128a 44487i bk13: 128a 44489i bk14: 128a 44470i bk15: 128a 44476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484935
Bank_Level_Parallism_Col = 1.453999
Bank_Level_Parallism_Ready = 1.093606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453999 

BW Util details:
bwutil = 0.043814 
total_CMD = 44620 
util_bw = 1955 
Wasted_Col = 721 
Wasted_Row = 112 
Idle = 41832 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42633 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001210 
CoL_Bus_Util = 0.043814 
Either_Row_CoL_Bus_Util = 0.044532 
Issued_on_Two_Bus_Simul_Util = 0.000493 
issued_two_Eff = 0.011072 
queue_avg = 0.333864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.333864
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42629 n_act=38 n_pre=22 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04377
n_activity=4120 dram_eff=0.474
bk0: 128a 44465i bk1: 128a 44466i bk2: 128a 44506i bk3: 129a 44478i bk4: 129a 44472i bk5: 128a 44480i bk6: 83a 44501i bk7: 90a 44487i bk8: 120a 44467i bk9: 120a 44463i bk10: 128a 44478i bk11: 128a 44450i bk12: 129a 44489i bk13: 128a 44499i bk14: 128a 44487i bk15: 129a 44433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980543
Row_Buffer_Locality_read = 0.980543
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.521832
Bank_Level_Parallism_Col = 1.495646
Bank_Level_Parallism_Ready = 1.119304
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.495646 

BW Util details:
bwutil = 0.043770 
total_CMD = 44620 
util_bw = 1953 
Wasted_Col = 704 
Wasted_Row = 137 
Idle = 41826 

BW Util Bottlenecks: 
RCDc_limit = 284 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42629 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1953 
Row_Bus_Util =  0.001345 
CoL_Bus_Util = 0.043770 
Either_Row_CoL_Bus_Util = 0.044621 
Issued_on_Two_Bus_Simul_Util = 0.000493 
issued_two_Eff = 0.011050 
queue_avg = 0.331421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.331421
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42626 n_act=37 n_pre=21 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0439
n_activity=4049 dram_eff=0.4838
bk0: 128a 44483i bk1: 128a 44464i bk2: 129a 44489i bk3: 128a 44491i bk4: 128a 44493i bk5: 129a 44463i bk6: 90a 44502i bk7: 88a 44507i bk8: 121a 44435i bk9: 120a 44447i bk10: 129a 44448i bk11: 128a 44473i bk12: 128a 44475i bk13: 128a 44489i bk14: 128a 44480i bk15: 129a 44424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981113
Row_Buffer_Locality_read = 0.981113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520789
Bank_Level_Parallism_Col = 1.494796
Bank_Level_Parallism_Ready = 1.129658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.494796 

BW Util details:
bwutil = 0.043904 
total_CMD = 44620 
util_bw = 1959 
Wasted_Col = 746 
Wasted_Row = 133 
Idle = 41782 

BW Util Bottlenecks: 
RCDc_limit = 281 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 548 
rwq = 0 
CCDLc_limit_alone = 548 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42626 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1959 
Row_Bus_Util =  0.001300 
CoL_Bus_Util = 0.043904 
Either_Row_CoL_Bus_Util = 0.044688 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.011535 
queue_avg = 0.334155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.334155
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42619 n_act=37 n_pre=21 n_ref_event=0 n_req=1968 n_rd=1968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04411
n_activity=4145 dram_eff=0.4748
bk0: 129a 44465i bk1: 128a 44475i bk2: 128a 44493i bk3: 128a 44501i bk4: 128a 44493i bk5: 128a 44482i bk6: 96a 44515i bk7: 88a 44511i bk8: 120a 44470i bk9: 120a 44459i bk10: 130a 44483i bk11: 131a 44418i bk12: 128a 44498i bk13: 129a 44457i bk14: 128a 44489i bk15: 129a 44446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981199
Row_Buffer_Locality_read = 0.981199
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.483701
Bank_Level_Parallism_Col = 1.443103
Bank_Level_Parallism_Ready = 1.132114
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443103 

BW Util details:
bwutil = 0.044106 
total_CMD = 44620 
util_bw = 1968 
Wasted_Col = 780 
Wasted_Row = 105 
Idle = 41767 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42619 
Read = 1968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1968 
total_req = 1968 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1968 
Row_Bus_Util =  0.001300 
CoL_Bus_Util = 0.044106 
Either_Row_CoL_Bus_Util = 0.044845 
Issued_on_Two_Bus_Simul_Util = 0.000560 
issued_two_Eff = 0.012494 
queue_avg = 0.379426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.379426
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42629 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04386
n_activity=3909 dram_eff=0.5006
bk0: 128a 44500i bk1: 128a 44470i bk2: 128a 44491i bk3: 129a 44460i bk4: 128a 44484i bk5: 129a 44438i bk6: 97a 44525i bk7: 89a 44476i bk8: 112a 44467i bk9: 121a 44422i bk10: 128a 44484i bk11: 128a 44457i bk12: 128a 44509i bk13: 128a 44487i bk14: 128a 44494i bk15: 128a 44471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.524254
Bank_Level_Parallism_Col = 1.504939
Bank_Level_Parallism_Ready = 1.140010
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.504939 

BW Util details:
bwutil = 0.043859 
total_CMD = 44620 
util_bw = 1957 
Wasted_Col = 688 
Wasted_Row = 138 
Idle = 41837 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42629 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001255 
CoL_Bus_Util = 0.043859 
Either_Row_CoL_Bus_Util = 0.044621 
Issued_on_Two_Bus_Simul_Util = 0.000493 
issued_two_Eff = 0.011050 
queue_avg = 0.274406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.274406
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42616 n_act=39 n_pre=23 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04395
n_activity=4167 dram_eff=0.4706
bk0: 128a 44502i bk1: 128a 44478i bk2: 128a 44495i bk3: 128a 44499i bk4: 128a 44506i bk5: 128a 44480i bk6: 96a 44519i bk7: 90a 44461i bk8: 112a 44475i bk9: 122a 44409i bk10: 128a 44487i bk11: 129a 44449i bk12: 129a 44471i bk13: 128a 44507i bk14: 131a 44454i bk15: 128a 44470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980112
Row_Buffer_Locality_read = 0.980112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.464931
Bank_Level_Parallism_Col = 1.443704
Bank_Level_Parallism_Ready = 1.104539
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443704 

BW Util details:
bwutil = 0.043949 
total_CMD = 44620 
util_bw = 1961 
Wasted_Col = 759 
Wasted_Row = 160 
Idle = 41740 

BW Util Bottlenecks: 
RCDc_limit = 292 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42616 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1961 
Row_Bus_Util =  0.001390 
CoL_Bus_Util = 0.043949 
Either_Row_CoL_Bus_Util = 0.044913 
Issued_on_Two_Bus_Simul_Util = 0.000426 
issued_two_Eff = 0.009481 
queue_avg = 0.317234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.317234
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42635 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04379
n_activity=3801 dram_eff=0.5141
bk0: 128a 44487i bk1: 128a 44468i bk2: 128a 44505i bk3: 128a 44484i bk4: 128a 44496i bk5: 128a 44456i bk6: 96a 44510i bk7: 88a 44514i bk8: 112a 44478i bk9: 121a 44423i bk10: 128a 44478i bk11: 128a 44473i bk12: 129a 44480i bk13: 128a 44482i bk14: 128a 44478i bk15: 128a 44468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558528
Bank_Level_Parallism_Col = 1.525745
Bank_Level_Parallism_Ready = 1.128966
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.525745 

BW Util details:
bwutil = 0.043792 
total_CMD = 44620 
util_bw = 1954 
Wasted_Col = 642 
Wasted_Row = 95 
Idle = 41929 

BW Util Bottlenecks: 
RCDc_limit = 215 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42635 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001165 
CoL_Bus_Util = 0.043792 
Either_Row_CoL_Bus_Util = 0.044487 
Issued_on_Two_Bus_Simul_Util = 0.000471 
issued_two_Eff = 0.010579 
queue_avg = 0.291349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.291349
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42624 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04386
n_activity=3957 dram_eff=0.4946
bk0: 128a 44490i bk1: 128a 44475i bk2: 129a 44473i bk3: 128a 44486i bk4: 128a 44497i bk5: 128a 44491i bk6: 96a 44517i bk7: 88a 44507i bk8: 112a 44474i bk9: 121a 44434i bk10: 129a 44448i bk11: 128a 44450i bk12: 128a 44497i bk13: 128a 44458i bk14: 129a 44466i bk15: 129a 44453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470832
Bank_Level_Parallism_Col = 1.449360
Bank_Level_Parallism_Ready = 1.117016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.449360 

BW Util details:
bwutil = 0.043859 
total_CMD = 44620 
util_bw = 1957 
Wasted_Col = 795 
Wasted_Row = 145 
Idle = 41723 

BW Util Bottlenecks: 
RCDc_limit = 284 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42624 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.001300 
CoL_Bus_Util = 0.043859 
Either_Row_CoL_Bus_Util = 0.044733 
Issued_on_Two_Bus_Simul_Util = 0.000426 
issued_two_Eff = 0.009519 
queue_avg = 0.331712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.331712
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42607 n_act=44 n_pre=28 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04399
n_activity=4262 dram_eff=0.4606
bk0: 128a 44486i bk1: 128a 44463i bk2: 128a 44493i bk3: 128a 44489i bk4: 128a 44477i bk5: 128a 44485i bk6: 96a 44510i bk7: 89a 44471i bk8: 114a 44421i bk9: 120a 44443i bk10: 133a 44322i bk11: 129a 44431i bk12: 128a 44492i bk13: 129a 44433i bk14: 128a 44467i bk15: 129a 44451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977585
Row_Buffer_Locality_read = 0.977585
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.546753
Bank_Level_Parallism_Col = 1.538747
Bank_Level_Parallism_Ready = 1.142639
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538747 

BW Util details:
bwutil = 0.043994 
total_CMD = 44620 
util_bw = 1963 
Wasted_Col = 760 
Wasted_Row = 218 
Idle = 41679 

BW Util Bottlenecks: 
RCDc_limit = 349 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42607 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 28 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 1963 
Row_Bus_Util =  0.001614 
CoL_Bus_Util = 0.043994 
Either_Row_CoL_Bus_Util = 0.045114 
Issued_on_Two_Bus_Simul_Util = 0.000493 
issued_two_Eff = 0.010929 
queue_avg = 0.398991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.398991
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42631 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04384
n_activity=3895 dram_eff=0.5022
bk0: 128a 44480i bk1: 128a 44467i bk2: 128a 44496i bk3: 128a 44508i bk4: 128a 44499i bk5: 128a 44486i bk6: 96a 44511i bk7: 90a 44492i bk8: 113a 44452i bk9: 120a 44456i bk10: 128a 44475i bk11: 129a 44442i bk12: 128a 44462i bk13: 128a 44475i bk14: 128a 44466i bk15: 128a 44475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548080
Bank_Level_Parallism_Col = 1.516635
Bank_Level_Parallism_Ready = 1.133436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516635 

BW Util details:
bwutil = 0.043837 
total_CMD = 44620 
util_bw = 1956 
Wasted_Col = 670 
Wasted_Row = 109 
Idle = 41885 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42631 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001210 
CoL_Bus_Util = 0.043837 
Either_Row_CoL_Bus_Util = 0.044576 
Issued_on_Two_Bus_Simul_Util = 0.000471 
issued_two_Eff = 0.010558 
queue_avg = 0.299059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.299059
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42634 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04384
n_activity=3962 dram_eff=0.4937
bk0: 129a 44455i bk1: 128a 44475i bk2: 128a 44492i bk3: 129a 44461i bk4: 128a 44501i bk5: 128a 44476i bk6: 96a 44488i bk7: 89a 44515i bk8: 112a 44469i bk9: 120a 44459i bk10: 128a 44504i bk11: 128a 44478i bk12: 128a 44513i bk13: 129a 44446i bk14: 128a 44468i bk15: 128a 44472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.480282
Bank_Level_Parallism_Col = 1.453102
Bank_Level_Parallism_Ready = 1.116053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453102 

BW Util details:
bwutil = 0.043837 
total_CMD = 44620 
util_bw = 1956 
Wasted_Col = 766 
Wasted_Row = 118 
Idle = 41780 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 576 
rwq = 0 
CCDLc_limit_alone = 576 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42634 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001210 
CoL_Bus_Util = 0.043837 
Either_Row_CoL_Bus_Util = 0.044509 
Issued_on_Two_Bus_Simul_Util = 0.000538 
issued_two_Eff = 0.012085 
queue_avg = 0.333416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.333416
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42629 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04384
n_activity=3862 dram_eff=0.5065
bk0: 128a 44485i bk1: 128a 44459i bk2: 128a 44520i bk3: 128a 44501i bk4: 128a 44494i bk5: 128a 44491i bk6: 96a 44514i bk7: 88a 44509i bk8: 112a 44473i bk9: 120a 44455i bk10: 129a 44466i bk11: 129a 44447i bk12: 129a 44469i bk13: 129a 44457i bk14: 128a 44468i bk15: 128a 44441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564397
Bank_Level_Parallism_Col = 1.537203
Bank_Level_Parallism_Ready = 1.148262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537203 

BW Util details:
bwutil = 0.043837 
total_CMD = 44620 
util_bw = 1956 
Wasted_Col = 627 
Wasted_Row = 119 
Idle = 41918 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42629 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001255 
CoL_Bus_Util = 0.043837 
Either_Row_CoL_Bus_Util = 0.044621 
Issued_on_Two_Bus_Simul_Util = 0.000471 
issued_two_Eff = 0.010547 
queue_avg = 0.266226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.266226
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42633 n_act=36 n_pre=20 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04377
n_activity=3911 dram_eff=0.4994
bk0: 128a 44469i bk1: 128a 44467i bk2: 128a 44496i bk3: 128a 44473i bk4: 128a 44497i bk5: 129a 44428i bk6: 88a 44530i bk7: 89a 44523i bk8: 120a 44466i bk9: 120a 44467i bk10: 128a 44498i bk11: 129a 44443i bk12: 129a 44460i bk13: 125a 44452i bk14: 128a 44473i bk15: 128a 44455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981567
Row_Buffer_Locality_read = 0.981567
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560584
Bank_Level_Parallism_Col = 1.547850
Bank_Level_Parallism_Ready = 1.138761
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547850 

BW Util details:
bwutil = 0.043770 
total_CMD = 44620 
util_bw = 1953 
Wasted_Col = 644 
Wasted_Row = 143 
Idle = 41880 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42633 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1953 
Row_Bus_Util =  0.001255 
CoL_Bus_Util = 0.043770 
Either_Row_CoL_Bus_Util = 0.044532 
Issued_on_Two_Bus_Simul_Util = 0.000493 
issued_two_Eff = 0.011072 
queue_avg = 0.321694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.321694
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42631 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04377
n_activity=3836 dram_eff=0.5091
bk0: 128a 44482i bk1: 128a 44469i bk2: 128a 44516i bk3: 128a 44497i bk4: 128a 44503i bk5: 128a 44461i bk6: 88a 44521i bk7: 88a 44511i bk8: 120a 44468i bk9: 120a 44463i bk10: 128a 44498i bk11: 129a 44439i bk12: 128a 44481i bk13: 128a 44482i bk14: 128a 44480i bk15: 128a 44473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495473
Bank_Level_Parallism_Col = 1.481538
Bank_Level_Parallism_Ready = 1.141833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481538 

BW Util details:
bwutil = 0.043770 
total_CMD = 44620 
util_bw = 1953 
Wasted_Col = 691 
Wasted_Row = 117 
Idle = 41859 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42631 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001121 
CoL_Bus_Util = 0.043770 
Either_Row_CoL_Bus_Util = 0.044576 
Issued_on_Two_Bus_Simul_Util = 0.000314 
issued_two_Eff = 0.007039 
queue_avg = 0.321806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.321806
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42630 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04384
n_activity=3942 dram_eff=0.4962
bk0: 128a 44510i bk1: 128a 44483i bk2: 128a 44497i bk3: 128a 44488i bk4: 128a 44497i bk5: 128a 44475i bk6: 88a 44528i bk7: 88a 44490i bk8: 121a 44442i bk9: 120a 44468i bk10: 128a 44492i bk11: 128a 44481i bk12: 128a 44494i bk13: 129a 44468i bk14: 130a 44456i bk15: 128a 44467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.515373
Bank_Level_Parallism_Col = 1.495172
Bank_Level_Parallism_Ready = 1.122188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.495172 

BW Util details:
bwutil = 0.043837 
total_CMD = 44620 
util_bw = 1956 
Wasted_Col = 647 
Wasted_Row = 129 
Idle = 41888 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42630 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001210 
CoL_Bus_Util = 0.043837 
Either_Row_CoL_Bus_Util = 0.044599 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.010050 
queue_avg = 0.288503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.288503
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42636 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04377
n_activity=3828 dram_eff=0.5102
bk0: 128a 44488i bk1: 128a 44465i bk2: 128a 44498i bk3: 128a 44456i bk4: 128a 44497i bk5: 128a 44488i bk6: 88a 44524i bk7: 88a 44526i bk8: 120a 44468i bk9: 120a 44463i bk10: 128a 44477i bk11: 129a 44441i bk12: 128a 44492i bk13: 128a 44464i bk14: 128a 44476i bk15: 128a 44463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.553042
Bank_Level_Parallism_Col = 1.517878
Bank_Level_Parallism_Ready = 1.146953
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517878 

BW Util details:
bwutil = 0.043770 
total_CMD = 44620 
util_bw = 1953 
Wasted_Col = 662 
Wasted_Row = 81 
Idle = 41924 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42636 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001121 
CoL_Bus_Util = 0.043770 
Either_Row_CoL_Bus_Util = 0.044464 
Issued_on_Two_Bus_Simul_Util = 0.000426 
issued_two_Eff = 0.009577 
queue_avg = 0.308180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.30818
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42632 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04381
n_activity=4003 dram_eff=0.4884
bk0: 128a 44483i bk1: 128a 44464i bk2: 128a 44486i bk3: 128a 44493i bk4: 128a 44513i bk5: 128a 44478i bk6: 89a 44523i bk7: 88a 44511i bk8: 121a 44447i bk9: 120a 44466i bk10: 128a 44490i bk11: 128a 44479i bk12: 128a 44490i bk13: 128a 44460i bk14: 128a 44475i bk15: 129a 44451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484147
Bank_Level_Parallism_Col = 1.464072
Bank_Level_Parallism_Ready = 1.112020
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464072 

BW Util details:
bwutil = 0.043814 
total_CMD = 44620 
util_bw = 1955 
Wasted_Col = 732 
Wasted_Row = 120 
Idle = 41813 

BW Util Bottlenecks: 
RCDc_limit = 243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42632 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001165 
CoL_Bus_Util = 0.043814 
Either_Row_CoL_Bus_Util = 0.044554 
Issued_on_Two_Bus_Simul_Util = 0.000426 
issued_two_Eff = 0.009557 
queue_avg = 0.332429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.332429
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42638 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04377
n_activity=3934 dram_eff=0.4964
bk0: 128a 44483i bk1: 128a 44463i bk2: 128a 44490i bk3: 128a 44460i bk4: 128a 44511i bk5: 128a 44488i bk6: 88a 44510i bk7: 88a 44490i bk8: 120a 44467i bk9: 121a 44439i bk10: 128a 44483i bk11: 128a 44454i bk12: 128a 44500i bk13: 128a 44482i bk14: 128a 44489i bk15: 128a 44488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.493743
Bank_Level_Parallism_Ready = 1.131592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493743 

BW Util details:
bwutil = 0.043770 
total_CMD = 44620 
util_bw = 1953 
Wasted_Col = 697 
Wasted_Row = 86 
Idle = 41884 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42638 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.001121 
CoL_Bus_Util = 0.043770 
Either_Row_CoL_Bus_Util = 0.044420 
Issued_on_Two_Bus_Simul_Util = 0.000471 
issued_two_Eff = 0.010595 
queue_avg = 0.285343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.285343
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42627 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04384
n_activity=3992 dram_eff=0.49
bk0: 129a 44457i bk1: 128a 44462i bk2: 128a 44488i bk3: 128a 44477i bk4: 128a 44489i bk5: 128a 44475i bk6: 88a 44514i bk7: 88a 44496i bk8: 120a 44465i bk9: 120a 44468i bk10: 128a 44488i bk11: 128a 44494i bk12: 128a 44510i bk13: 129a 44464i bk14: 129a 44443i bk15: 129a 44430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.525448
Bank_Level_Parallism_Col = 1.507967
Bank_Level_Parallism_Ready = 1.128323
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507967 

BW Util details:
bwutil = 0.043837 
total_CMD = 44620 
util_bw = 1956 
Wasted_Col = 696 
Wasted_Row = 138 
Idle = 41830 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 528 
rwq = 0 
CCDLc_limit_alone = 528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42627 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001255 
CoL_Bus_Util = 0.043837 
Either_Row_CoL_Bus_Util = 0.044666 
Issued_on_Two_Bus_Simul_Util = 0.000426 
issued_two_Eff = 0.009533 
queue_avg = 0.340139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.340139
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42635 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04381
n_activity=3856 dram_eff=0.507
bk0: 128a 44495i bk1: 128a 44473i bk2: 128a 44502i bk3: 128a 44491i bk4: 128a 44499i bk5: 128a 44497i bk6: 89a 44511i bk7: 88a 44509i bk8: 120a 44467i bk9: 122a 44438i bk10: 128a 44485i bk11: 128a 44456i bk12: 128a 44492i bk13: 128a 44478i bk14: 128a 44494i bk15: 128a 44472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498362
Bank_Level_Parallism_Col = 1.473384
Bank_Level_Parallism_Ready = 1.116624
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473384 

BW Util details:
bwutil = 0.043814 
total_CMD = 44620 
util_bw = 1955 
Wasted_Col = 691 
Wasted_Row = 101 
Idle = 41873 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 516 
rwq = 0 
CCDLc_limit_alone = 516 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42635 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.001121 
CoL_Bus_Util = 0.043814 
Either_Row_CoL_Bus_Util = 0.044487 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.010076 
queue_avg = 0.321268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.321268
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42634 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04381
n_activity=4094 dram_eff=0.4775
bk0: 128a 44487i bk1: 128a 44480i bk2: 128a 44508i bk3: 128a 44475i bk4: 128a 44512i bk5: 128a 44471i bk6: 88a 44512i bk7: 88a 44481i bk8: 120a 44460i bk9: 122a 44444i bk10: 128a 44502i bk11: 128a 44480i bk12: 128a 44491i bk13: 128a 44506i bk14: 128a 44481i bk15: 129a 44451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.504914
Bank_Level_Parallism_Col = 1.479970
Bank_Level_Parallism_Ready = 1.131969
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.479970 

BW Util details:
bwutil = 0.043814 
total_CMD = 44620 
util_bw = 1955 
Wasted_Col = 680 
Wasted_Row = 112 
Idle = 41873 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42634 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001165 
CoL_Bus_Util = 0.043814 
Either_Row_CoL_Bus_Util = 0.044509 
Issued_on_Two_Bus_Simul_Util = 0.000471 
issued_two_Eff = 0.010574 
queue_avg = 0.271000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.271
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42635 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04381
n_activity=4003 dram_eff=0.4884
bk0: 128a 44493i bk1: 129a 44445i bk2: 128a 44500i bk3: 129a 44442i bk4: 128a 44499i bk5: 128a 44474i bk6: 88a 44508i bk7: 88a 44509i bk8: 120a 44475i bk9: 120a 44464i bk10: 128a 44484i bk11: 128a 44465i bk12: 128a 44490i bk13: 128a 44497i bk14: 128a 44480i bk15: 129a 44459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520682
Bank_Level_Parallism_Col = 1.499809
Bank_Level_Parallism_Ready = 1.156010
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.499809 

BW Util details:
bwutil = 0.043814 
total_CMD = 44620 
util_bw = 1955 
Wasted_Col = 679 
Wasted_Row = 122 
Idle = 41864 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42635 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001210 
CoL_Bus_Util = 0.043814 
Either_Row_CoL_Bus_Util = 0.044487 
Issued_on_Two_Bus_Simul_Util = 0.000538 
issued_two_Eff = 0.012091 
queue_avg = 0.300493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.300493
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42630 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04381
n_activity=3968 dram_eff=0.4927
bk0: 128a 44480i bk1: 128a 44466i bk2: 128a 44506i bk3: 128a 44483i bk4: 128a 44516i bk5: 128a 44483i bk6: 88a 44522i bk7: 88a 44509i bk8: 120a 44459i bk9: 120a 44472i bk10: 128a 44486i bk11: 129a 44447i bk12: 128a 44495i bk13: 129a 44455i bk14: 129a 44459i bk15: 128a 44468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.505598
Bank_Level_Parallism_Col = 1.485910
Bank_Level_Parallism_Ready = 1.114066
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485910 

BW Util details:
bwutil = 0.043814 
total_CMD = 44620 
util_bw = 1955 
Wasted_Col = 688 
Wasted_Row = 126 
Idle = 41851 

BW Util Bottlenecks: 
RCDc_limit = 259 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42630 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001210 
CoL_Bus_Util = 0.043814 
Either_Row_CoL_Bus_Util = 0.044599 
Issued_on_Two_Bus_Simul_Util = 0.000426 
issued_two_Eff = 0.009548 
queue_avg = 0.341820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.34182
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42637 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04379
n_activity=3894 dram_eff=0.5018
bk0: 128a 44480i bk1: 128a 44468i bk2: 128a 44493i bk3: 129a 44445i bk4: 128a 44512i bk5: 128a 44479i bk6: 88a 44514i bk7: 88a 44513i bk8: 120a 44469i bk9: 120a 44461i bk10: 128a 44475i bk11: 128a 44457i bk12: 129a 44469i bk13: 128a 44480i bk14: 128a 44476i bk15: 128a 44469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.569460
Bank_Level_Parallism_Col = 1.535867
Bank_Level_Parallism_Ready = 1.115148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.535867 

BW Util details:
bwutil = 0.043792 
total_CMD = 44620 
util_bw = 1954 
Wasted_Col = 640 
Wasted_Row = 91 
Idle = 41935 

BW Util Bottlenecks: 
RCDc_limit = 259 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42637 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001165 
CoL_Bus_Util = 0.043792 
Either_Row_CoL_Bus_Util = 0.044442 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.011599 
queue_avg = 0.292582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.292582
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42621 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04386
n_activity=4012 dram_eff=0.4878
bk0: 128a 44499i bk1: 128a 44471i bk2: 128a 44492i bk3: 129a 44471i bk4: 129a 44476i bk5: 128a 44481i bk6: 88a 44529i bk7: 88a 44502i bk8: 120a 44466i bk9: 121a 44442i bk10: 128a 44467i bk11: 128a 44473i bk12: 128a 44490i bk13: 129a 44457i bk14: 129a 44456i bk15: 128a 44458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534321
Bank_Level_Parallism_Col = 1.519800
Bank_Level_Parallism_Ready = 1.137455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.519800 

BW Util details:
bwutil = 0.043859 
total_CMD = 44620 
util_bw = 1957 
Wasted_Col = 663 
Wasted_Row = 148 
Idle = 41852 

BW Util Bottlenecks: 
RCDc_limit = 279 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42621 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.001300 
CoL_Bus_Util = 0.043859 
Either_Row_CoL_Bus_Util = 0.044801 
Issued_on_Two_Bus_Simul_Util = 0.000359 
issued_two_Eff = 0.008004 
queue_avg = 0.316584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.316584
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42625 n_act=37 n_pre=21 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0439
n_activity=4025 dram_eff=0.4867
bk0: 128a 44505i bk1: 128a 44472i bk2: 128a 44474i bk3: 129a 44434i bk4: 128a 44492i bk5: 128a 44493i bk6: 90a 44487i bk7: 88a 44507i bk8: 120a 44468i bk9: 122a 44438i bk10: 129a 44459i bk11: 128a 44461i bk12: 128a 44501i bk13: 128a 44475i bk14: 129a 44460i bk15: 128a 44451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981113
Row_Buffer_Locality_read = 0.981113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539177
Bank_Level_Parallism_Col = 1.511882
Bank_Level_Parallism_Ready = 1.157223
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511882 

BW Util details:
bwutil = 0.043904 
total_CMD = 44620 
util_bw = 1959 
Wasted_Col = 710 
Wasted_Row = 126 
Idle = 41825 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42625 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1959 
Row_Bus_Util =  0.001300 
CoL_Bus_Util = 0.043904 
Either_Row_CoL_Bus_Util = 0.044711 
Issued_on_Two_Bus_Simul_Util = 0.000493 
issued_two_Eff = 0.011028 
queue_avg = 0.314455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.314455
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42630 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04386
n_activity=3816 dram_eff=0.5128
bk0: 128a 44481i bk1: 128a 44470i bk2: 128a 44509i bk3: 128a 44484i bk4: 128a 44492i bk5: 128a 44474i bk6: 89a 44518i bk7: 88a 44504i bk8: 121a 44442i bk9: 121a 44447i bk10: 128a 44486i bk11: 129a 44450i bk12: 128a 44495i bk13: 128a 44502i bk14: 128a 44467i bk15: 129a 44436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.561806
Bank_Level_Parallism_Col = 1.533074
Bank_Level_Parallism_Ready = 1.130813
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.533074 

BW Util details:
bwutil = 0.043859 
total_CMD = 44620 
util_bw = 1957 
Wasted_Col = 628 
Wasted_Row = 117 
Idle = 41918 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42630 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001255 
CoL_Bus_Util = 0.043859 
Either_Row_CoL_Bus_Util = 0.044599 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.011558 
queue_avg = 0.329628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.329628
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44620 n_nop=42633 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04384
n_activity=3973 dram_eff=0.4923
bk0: 128a 44497i bk1: 128a 44476i bk2: 129a 44476i bk3: 128a 44485i bk4: 128a 44488i bk5: 128a 44490i bk6: 88a 44528i bk7: 88a 44488i bk8: 120a 44467i bk9: 120a 44460i bk10: 129a 44462i bk11: 128a 44461i bk12: 128a 44494i bk13: 128a 44496i bk14: 130a 44461i bk15: 128a 44481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497484
Bank_Level_Parallism_Col = 1.468574
Bank_Level_Parallism_Ready = 1.123211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.468574 

BW Util details:
bwutil = 0.043837 
total_CMD = 44620 
util_bw = 1956 
Wasted_Col = 717 
Wasted_Row = 109 
Idle = 41838 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44620 
n_nop = 42633 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001210 
CoL_Bus_Util = 0.043837 
Either_Row_CoL_Bus_Util = 0.044532 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.011575 
queue_avg = 0.286553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.286553

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2452, Miss = 977, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2470, Miss = 985, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2457, Miss = 975, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2462, Miss = 984, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2444, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2471, Miss = 988, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2452, Miss = 983, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2459, Miss = 985, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2452, Miss = 979, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2451, Miss = 977, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2443, Miss = 974, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2484, Miss = 979, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2453, Miss = 979, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2449, Miss = 980, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2466, Miss = 981, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2467, Miss = 987, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2461, Miss = 978, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2440, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2465, Miss = 980, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2441, Miss = 981, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2462, Miss = 978, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2438, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2456, Miss = 978, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2436, Miss = 979, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2470, Miss = 982, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2443, Miss = 981, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2466, Miss = 979, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2442, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2473, Miss = 978, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2441, Miss = 978, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2469, Miss = 976, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2456, Miss = 980, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2447, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2457, Miss = 974, Miss_rate = 0.396, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2449, Miss = 977, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2443, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2455, Miss = 976, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 2458, Miss = 980, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2444, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2457, Miss = 976, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2449, Miss = 977, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2448, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2444, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 2448, Miss = 976, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2448, Miss = 976, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2455, Miss = 980, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2450, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 2446, Miss = 976, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 2449, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 2441, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 2444, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 2455, Miss = 978, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 2448, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 2461, Miss = 977, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 2449, Miss = 978, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 2450, Miss = 976, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2443, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 2460, Miss = 980, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 2449, Miss = 983, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 2451, Miss = 976, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 2455, Miss = 979, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 2444, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2452, Miss = 978, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 2459, Miss = 978, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 156999
L2_total_cache_misses = 62632
L2_total_cache_miss_rate = 0.3989
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15745
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 447
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156551
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=156999
icnt_total_pkts_simt_to_mem=156999
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 156999
Req_Network_cycles = 59425
Req_Network_injected_packets_per_cycle =       2.6420 
Req_Network_conflicts_per_cycle =       0.6400
Req_Network_conflicts_per_cycle_util =       2.6905
Req_Bank_Level_Parallism =      11.1063
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0217
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0413

Reply_Network_injected_packets_num = 156999
Reply_Network_cycles = 59425
Reply_Network_injected_packets_per_cycle =        2.6420
Reply_Network_conflicts_per_cycle =        0.1470
Reply_Network_conflicts_per_cycle_util =       0.6320
Reply_Bank_Level_Parallism =      11.3562
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0032
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0330
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 58 sec (358 sec)
gpgpu_simulation_rate = 254284 (inst/sec)
gpgpu_simulation_rate = 165 (cycle/sec)
gpgpu_silicon_slowdown = 6860606x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 9041
gpu_sim_insn = 17006716
gpu_ipc =    1881.0658
gpu_tot_sim_cycle = 68466
gpu_tot_sim_insn = 108040519
gpu_tot_ipc =    1578.0171
gpu_tot_issued_cta = 11724
gpu_occupancy = 89.5988% 
gpu_tot_occupancy = 90.0841% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.5069
partiton_level_parallism_total  =       2.7562
partiton_level_parallism_util =      10.2575
partiton_level_parallism_util_total  =      10.9540
L2_BW  =     127.0344 GB/Sec
L2_BW_total  =      99.8401 GB/Sec
gpu_total_sim_rate=258470

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2364, Miss = 2351, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2372, Miss = 2371, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2412, Miss = 2389, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2440, Miss = 2414, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2380, Miss = 2377, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2344, Miss = 2322, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2364, Miss = 2361, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2439, Miss = 2395, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2328, Miss = 2326, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2380, Miss = 2377, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2340, Miss = 2339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2407, Miss = 2380, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2329, Miss = 2310, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2360, Miss = 2358, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2332, Miss = 2329, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2340, Miss = 2316, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2356, Miss = 2351, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2378, Miss = 2376, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2401, Miss = 2343, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2316, Miss = 2313, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2420, Miss = 2367, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2328, Miss = 2326, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2348, Miss = 2345, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2422, Miss = 2370, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2340, Miss = 2339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2324, Miss = 2323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2443, Miss = 2415, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2296, Miss = 2294, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2415, Miss = 2391, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2374, Miss = 2373, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2394, Miss = 2373, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2308, Miss = 2303, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2380, Miss = 2377, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 2330, Miss = 2328, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 2404, Miss = 2399, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 2388, Miss = 2387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 2472, Miss = 2470, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 2380, Miss = 2377, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 2447, Miss = 2382, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 2352, Miss = 2328, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 2340, Miss = 2339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 2328, Miss = 2326, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 2392, Miss = 2390, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 2308, Miss = 2307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 2384, Miss = 2380, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 2340, Miss = 2339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 2412, Miss = 2409, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2372, Miss = 2371, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 2324, Miss = 2323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 2406, Miss = 2377, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 2376, Miss = 2374, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 2376, Miss = 2374, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 2388, Miss = 2387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 2332, Miss = 2329, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 2432, Miss = 2399, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 2318, Miss = 2315, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 2324, Miss = 2323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 2417, Miss = 2383, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 2328, Miss = 2326, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 2364, Miss = 2342, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 2372, Miss = 2335, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 2372, Miss = 2371, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 2340, Miss = 2339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 2340, Miss = 2339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 2352, Miss = 2329, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 2288, Miss = 2288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 2336, Miss = 2336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 2392, Miss = 2386, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 189304
	L1D_total_cache_misses = 188497
	L1D_total_cache_miss_rate = 0.9957
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 140640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 904

Total_core_cache_fail_stats:
ctas_completed 11724, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
744, 662, 662, 662, 662, 662, 662, 662, 662, 662, 662, 662, 662, 673, 662, 662, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 704, 
gpgpu_n_tot_thrd_icount = 114212608
gpgpu_n_tot_w_icount = 3569144
gpgpu_n_stall_shd_mem = 5
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 187801
gpgpu_n_mem_write_global = 904
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6000915
gpgpu_n_store_insn = 994
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 36016128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3242783	W0_Idle:205337	W0_Scoreboard:1692732	W1:5123	W2:429	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3563592
single_issue_nums: WS0:893489	WS1:892067	WS2:891847	WS3:891741	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1502408 {8:187801,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36160 {40:904,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7512040 {40:187801,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7232 {8:904,}
maxmflatency = 437 
max_icnt2mem_latency = 41 
maxmrqlatency = 84 
max_icnt2sh_latency = 8 
averagemflatency = 235 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:15539 	10258 	8874 	9961 	13231 	4682 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	126074 	62631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	187413 	1292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	187814 	887 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        56        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        56        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8155      8391      8546      8510      9364      9314     10224     10150      5783      5782      5928      5930      6750      6710      7550      7581 
dram[1]:      8110      8384      8569      8537      9376      9298     10215     10174      5782      5795      5908      5890      6706      6691      7525      7589 
dram[2]:      8182      8293      8534      8516      9391      9339     10183     10191      5783      5782      9510      5930      6746      6678      7573      7553 
dram[3]:      8308      8316      8568      8532      9361      9308     10159     10211      5782      5795      5908      5890      6710      6655      7585      7510 
dram[4]:      8100      8180      8473      8556      9364      9419     10182     10227      5783      5782      5928      5930      6770      6767      7586      7616 
dram[5]:      8292      8363      8490      8544      9344      9396     10178     10215      5782      5795      5908      5890      6765      6775      7545      7588 
dram[6]:      8272      8293      8471      8517      9348      9302     10143     10045      5783      5782      5928      5930      6771      6783      7581      7602 
dram[7]:      8297      8328      8483      8534      9376      9271     10151     10159      5782      5795      5908      5890      6737      6782      7565      7581 
dram[8]:      8064      8190      8488      8554      9360      9330     10118     10130      5784      5782      5907      5908      6770      6757      7565      7590 
dram[9]:      8100      8379      8514      8582      9376      9320     10114     10153      5783      5782      5910      5911      6775      6777      7569      7562 
dram[10]:      8139      8284      8509      8528      9334      9328     10095     10137      5784      6572      5907      5908      6783      6757      7588      7600 
dram[11]:      8107      8317      8489      8565      9312      9314     10069     10166      5783      6792      5910      5911      6774      6778      7562      7564 
dram[12]:      8268      8104      8504      8552      9303      9343     10207     10185      5784      5782      5907      5908      6759      6787      7578      7553 
dram[13]:      8147      8300      8513      8538      9267      9332     10182     10167      5784      5782      5910      5911      6705      6770      7545      7532 
dram[14]:      6153      8106      8502      8510      9355      9348     10211     10166      5784      5782      5907      5908      6766      7693      7593      7596 
dram[15]:      8296      8399      8502      8544      9376      9341     10192     10135      5783      5782      6677      5911      6702      6762      7592      7558 
dram[16]:      8070      8292      8493      8506      9311      9258     10118     10151      5783      5782      5928      5930      6761      6757      7560      7570 
dram[17]:      8104      8313      8501      8550      9274      9302     10099     10181      5782      5795      5911      5924      6733      6757      7537      7546 
dram[18]:      8261      8400      8497      8512      9279      9330     10114     10167      5783      5782      5928      5930      6746      6770      7572      7570 
dram[19]:      8284      8415      8521      8518      9259      9310     10090     10187      5782      5795      5911      5924      6762      6742      7537      7541 
dram[20]:      8260      8289      8529      8489      9345      9335     10214     10046      6613      5782      5928      5930      6763      6781      7596      7570 
dram[21]:      8280      8320      8532      8521      9364      9320     10181     10081      5782      5795      5911      5924      6727      6775      7580      7588 
dram[22]:      8138      8292      8483      8509      9376      9335     10198     10150      5783      5782      5928      5930      6755      6779      7570      7568 
dram[23]:      8168      8332      8528      8508      9326      9327     10218     10119      5782      5795      5911      5924      6726      6778      7549      7565 
dram[24]:      8257      8288      8494      8498      9250      9371     10141     10119      5783      5782      5928      5930      6718      6787      7557      7600 
dram[25]:      8280      8325      8516      8506      9266      9349     10150     10090      5782      5795      5911      5924      6751      6734      7533      7590 
dram[26]:      8044      8288      8542      8534      9399      9377     10151     10142      5783      5782      5928      5930      6791      6774      7561      7573 
dram[27]:      8092      8311      8533      8522      9372      9364     10185     10154      5782      5795      5911      5924      6782      6777      7538      7580 
dram[28]:      8123      8174      8485      8533      9371      9368     10054     10154      5783      6478      5928      5930      6733      6798      7642      7550 
dram[29]:      8092      8184      8532      8538      9341      9351     10066     10137      5782      5795      5911      5924      6757      6730      7537      7536 
dram[30]:      8146      8087      8526      8516      9299      9348     10103     10174      5783      5782      5928      5930      6725      6775      7568      7557 
dram[31]:      8186      8104      8570      8536      9271      9302     10095     10183      5782      5795      5911      5924      6751      6735      7540      7533 
average row accesses per activate:
dram[0]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 62.000000 32.666668 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.333332 32.500000 64.000000 64.000000 43.000000 64.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.666668 44.000000 60.000000 40.333332 43.333332 64.000000 43.000000 64.000000 43.000000 43.000000 
dram[4]: 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 27.666666 30.000000 60.000000 60.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 
dram[6]: 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 45.000000 44.000000 40.333332 60.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[7]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 60.000000 60.000000 43.333332 43.666668 64.000000 43.000000 64.000000 43.000000 
dram[8]: 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 48.500000 29.666666 56.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 22.500000 56.000000 30.500000 64.000000 43.000000 43.000000 64.000000 43.666668 64.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[11]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 40.333332 43.000000 64.000000 64.000000 64.000000 43.000000 43.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 29.666666 28.500000 60.000000 16.625000 43.000000 64.000000 43.000000 64.000000 43.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 30.000000 37.666668 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 48.000000 44.500000 56.000000 60.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 44.000000 56.000000 60.000000 43.000000 43.000000 43.000000 43.000000 64.000000 64.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 44.000000 44.500000 60.000000 60.000000 64.000000 43.000000 43.000000 41.666668 64.000000 64.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 43.000000 43.333332 64.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 40.333332 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 40.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[22]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 43.000000 43.000000 43.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 60.000000 40.666668 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 40.666668 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[25]: 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 43.000000 64.000000 43.000000 43.000000 64.000000 
dram[27]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 
dram[28]: 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 44.000000 44.000000 60.000000 40.333332 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 
dram[29]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 30.000000 44.000000 60.000000 40.666668 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.500000 44.000000 40.333332 40.333332 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 
dram[31]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 44.000000 44.000000 60.000000 60.000000 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 
average row locality = 62631/1141 = 54.891323
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       129       128       128       128        96        88       120       120       128       128       128       128       129       128 
dram[1]:       128       128       128       128       128       124        98        88       121       120       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128        96        88       120       120       130       130       128       128       129       128 
dram[3]:       128       128       128       128       128       128        98        88       120       121       130       128       129       128       129       129 
dram[4]:       128       129       128       129       128       128        88        88       121       120       128       128       128       128       128       128 
dram[5]:       128       128       128       129       129       128        83        90       120       120       128       128       129       128       128       129 
dram[6]:       128       128       129       128       128       129        90        88       121       120       129       128       128       128       128       129 
dram[7]:       129       128       128       128       128       128        96        88       120       120       130       131       128       129       128       129 
dram[8]:       128       128       128       129       128       129        97        89       112       121       128       128       128       128       128       128 
dram[9]:       128       128       128       128       128       128        96        90       112       122       128       129       129       128       131       128 
dram[10]:       128       128       128       128       128       128        96        88       112       121       128       128       129       128       128       128 
dram[11]:       128       128       129       128       128       128        96        88       112       121       129       128       128       128       129       129 
dram[12]:       128       128       128       128       128       128        96        89       114       120       133       129       128       129       128       129 
dram[13]:       128       128       128       128       128       128        96        90       113       120       128       129       128       128       128       128 
dram[14]:       129       128       128       129       128       128        96        89       112       120       128       128       128       129       128       128 
dram[15]:       128       128       128       128       128       128        96        88       112       120       129       129       129       129       128       128 
dram[16]:       128       128       128       128       128       129        88        89       120       120       128       129       129       125       128       128 
dram[17]:       128       128       128       128       128       128        88        88       120       120       128       129       128       128       128       128 
dram[18]:       128       128       128       128       128       128        88        88       121       120       128       128       128       129       130       128 
dram[19]:       128       128       128       128       128       128        88        88       120       120       128       129       128       128       128       128 
dram[20]:       128       128       128       128       128       128        89        88       121       120       128       128       128       128       128       129 
dram[21]:       128       128       128       128       128       128        88        88       120       121       128       128       128       128       128       128 
dram[22]:       129       128       128       128       128       128        88        88       120       120       128       128       128       129       129       129 
dram[23]:       128       128       128       128       128       128        89        88       120       122       128       128       128       128       128       128 
dram[24]:       128       128       128       128       128       128        88        88       120       122       128       128       128       128       128       129 
dram[25]:       128       129       128       129       128       128        88        88       120       120       128       128       128       128       128       129 
dram[26]:       128       128       128       128       128       128        88        88       120       120       128       129       128       129       129       128 
dram[27]:       128       128       128       129       128       128        88        88       120       120       128       128       129       128       128       128 
dram[28]:       128       128       128       129       129       128        88        88       120       121       128       128       128       129       129       128 
dram[29]:       128       128       128       129       128       128        90        88       120       122       129       128       128       128       129       128 
dram[30]:       128       128       128       128       128       128        89        88       121       121       128       129       128       128       128       129 
dram[31]:       128       128       129       128       128       128        88        88       120       120       129       128       128       128       130       128 
total dram reads = 62631
bank skew: 133/83 = 1.60
chip skew: 1968/1953 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        706       710       699       700       694       706       709       701       736       739       723       713       700       701       700       707
dram[1]:        704       704       697       695       699       725       700       705       732       752       717       710       701       700       700       712
dram[2]:        696       700       694       700       706       694       696       707       727       749       716       706       698       702       705       704
dram[3]:        697       703       697       699       697       691       695       711       727       745       715       710       699       702       704       698
dram[4]:        701       694       699       701       697       712       719       705       736       745       712       712       700       702       712       714
dram[5]:        711       701       906       688       690       697       737       699       735       732       714       710       699       705       711       708
dram[6]:        702       701       693       693       695       691       703       697       724       725       717       710       703       706       721       709
dram[7]:        708       705       705       702       702       709       697       704       739       735       707       709       699       711       700       707
dram[8]:        698       715       698       694       701       697       695       705       728       729       704       705       699       703       706       705
dram[9]:        696       711       692       701       696       697       696       715       728       732       706       703       706       707       698       712
dram[10]:        700       702       698       702       702       708       702       703       723       731       708       715       703       708       706       713
dram[11]:        697       712       695       697       700       695       696       715       733       729       708       707       708       708       700       709
dram[12]:        703       697       693       694       700       695       710       709       720       735       711       727       703       711       715       710
dram[13]:        694       704       695       691       697       705       699       695       731       734       716       703       706       710       703       706
dram[14]:        697       697       698       693       700       726       716       700       723       732       702       709       709       705       717       708
dram[15]:        719       703       695       696       710       698       706       697       732       747       712       702       704       708       705       711
dram[16]:        709       700       695       703       703       695       695       697       728       746       706       712       708       740       701       711
dram[17]:        698       701       698       697       697       703       695       710       735       752       701       708       704       703       701       718
dram[18]:        699       718       704       706       692       698       697       704       725       730       709       726       708       709       701       717
dram[19]:        698       715       700       697       696       696       695       702       735       757       705       706       708       708       703       711
dram[20]:        705       704       694       694       697       699       701       697       726       746       706       708       710       708       705       716
dram[21]:        700       712       694       694       692       691       697       703       736       738       703       709       703       708       702       701
dram[22]:        698       711       699       698       711       698       697       704       734       741       706       707       706       707       704       709
dram[23]:        702       701       697       690       691       696       707       706       741       736       707       712       718       709       696       713
dram[24]:        695       698       693       697       693       696       710       710       726       726       707       709       704       710       709       709
dram[25]:        693       704       695       702       693       694       707       708       734       750       707       717       708       704       705       712
dram[26]:        698       703       703       696       698       700       723       705       735       743       710       715       710       709       708       708
dram[27]:        696       705       698       696       695       701       701       706       734       745       706       710       704       713       699       700
dram[28]:        702       702       694       693       690       699       698       706       725       736       717       710       709       711       720       710
dram[29]:        696       704       698       704       695       695       688       703       735       738       706       711       705       714       710       709
dram[30]:        708       700       695       700       695       700       700       706       726       730       715       709       710       715       716       703
dram[31]:        697       705       700       711       699       698       700       714       726       738       706       727       704       707       696       705
maximum mf latency per bank:
dram[0]:        370       386       355       357       371       344       379       358       384       424       415       399       366       374       364       373
dram[1]:        359       358       368       365       362       349       366       373       380       405       401       412       378       384       357       380
dram[2]:        341       351       351       390       373       378       351       368       382       437       406       399       355       402       359       376
dram[3]:        366       362       361       357       348       343       341       371       372       408       398       412       396       393       379       368
dram[4]:        360       369       374       368       367       378       349       371       376       427       399       399       357       380       369       378
dram[5]:        379       363       349       340       347       358       365       362       382       392       400       412       368       382       382       374
dram[6]:        345       352       343       355       366       346       352       345       372       381       399       399       374       400       389       380
dram[7]:        365       372       354       377       367       369       346       356       394       392       408       412       377       381       357       377
dram[8]:        353       362       359       381       361       389       348       375       374       392       378       391       360       377       344       388
dram[9]:        355       367       354       375       357       360       359       376       386       392       402       378       388       393       361       377
dram[10]:        374       365       370       360       364       365       348       350       374       401       409       391       378       374       373       370
dram[11]:        363       368       375       355       368       377       351       366       391       381       401       378       391       397       352       373
dram[12]:        355       360       347       360       350       359       377       364       370       394       388       391       382       401       375       382
dram[13]:        350       358       347       344       343       353       379       360       386       386       392       378       372       387       360       386
dram[14]:        344       353       362       361       367       381       369       367       370       392       378       391       362       377       375       372
dram[15]:        364       368       364       369       374       362       353       350       386       382       392       378       385       385       375       382
dram[16]:        360       359       352       379       388       382       353       353       372       413       391       392       384       387       363       385
dram[17]:        351       366       351       381       363       430       364       373       387       401       396       393       370       394       358       383
dram[18]:        359       389       406       401       348       355       350       352       376       393       391       392       376       383       367       383
dram[19]:        347       422       377       407       363       363       348       360       377       398       396       393       379       370       370       392
dram[20]:        355       364       363       340       345       358       358       350       374       425       391       392       389       389       372       370
dram[21]:        346       356       366       393       344       342       369       377       391       399       396       393       370       397       368       362
dram[22]:        375       383       346       378       357       366       349       355       374       416       391       392       368       382       372       370
dram[23]:        352       374       362       341       347       379       365       361       387       401       396       393       409       392       349       380
dram[24]:        344       346       350       358       347       368       348       374       372       398       391       392       379       384       359       386
dram[25]:        347       350       346       368       367       372       368       366       369       400       396       393       407       399       361       394
dram[26]:        358       355       369       386       374       375       353       392       375       420       391       392       402       407       374       366
dram[27]:        342       346       358       374       349       366       354       375       382       400       396       393       375       387       359       349
dram[28]:        384       389       392       353       359       371       348       375       372       405       391       392       386       408       373       378
dram[29]:        373       394       386       381       354       371       351       364       381       399       396       393       392       391       378       366
dram[30]:        362       359       353       374       346       353       365       356       372       401       391       392       388       400       377       354
dram[31]:        352       351       373       375       342       366       353       371       378       397       396       393       388       385       368       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49418 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03817
n_activity=3824 dram_eff=0.5131
bk0: 128a 51274i bk1: 128a 51262i bk2: 129a 51266i bk3: 128a 51286i bk4: 128a 51294i bk5: 128a 51266i bk6: 96a 51302i bk7: 88a 51297i bk8: 120a 51267i bk9: 120a 51255i bk10: 128a 51281i bk11: 128a 51255i bk12: 128a 51288i bk13: 128a 51254i bk14: 129a 51238i bk15: 128a 51254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.521628
Bank_Level_Parallism_Col = 1.489110
Bank_Level_Parallism_Ready = 1.107543
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489110 

BW Util details:
bwutil = 0.038165 
total_CMD = 51408 
util_bw = 1962 
Wasted_Col = 670 
Wasted_Row = 96 
Idle = 48680 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49418 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.001012 
CoL_Bus_Util = 0.038165 
Either_Row_CoL_Bus_Util = 0.038710 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.012060 
queue_avg = 0.266651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.266651
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49423 n_act=34 n_pre=18 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03811
n_activity=3817 dram_eff=0.5132
bk0: 128a 51276i bk1: 128a 51269i bk2: 128a 51285i bk3: 128a 51287i bk4: 128a 51271i bk5: 124a 51263i bk6: 98a 51278i bk7: 88a 51301i bk8: 121a 51239i bk9: 120a 51252i bk10: 128a 51259i bk11: 128a 51230i bk12: 128a 51277i bk13: 128a 51289i bk14: 128a 51277i bk15: 128a 51246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982644
Row_Buffer_Locality_read = 0.982644
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.510823
Bank_Level_Parallism_Col = 1.487160
Bank_Level_Parallism_Ready = 1.136294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487160 

BW Util details:
bwutil = 0.038107 
total_CMD = 51408 
util_bw = 1959 
Wasted_Col = 704 
Wasted_Row = 109 
Idle = 48636 

BW Util Bottlenecks: 
RCDc_limit = 236 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 544 
rwq = 0 
CCDLc_limit_alone = 544 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49423 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1959 
Row_Bus_Util =  0.001012 
CoL_Bus_Util = 0.038107 
Either_Row_CoL_Bus_Util = 0.038613 
Issued_on_Two_Bus_Simul_Util = 0.000506 
issued_two_Eff = 0.013098 
queue_avg = 0.287290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.28729
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49406 n_act=36 n_pre=20 n_ref_event=0 n_req=1965 n_rd=1965 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03822
n_activity=4117 dram_eff=0.4773
bk0: 128a 51274i bk1: 128a 51262i bk2: 128a 51285i bk3: 128a 51259i bk4: 128a 51283i bk5: 128a 51281i bk6: 96a 51304i bk7: 88a 51299i bk8: 120a 51270i bk9: 120a 51260i bk10: 130a 51256i bk11: 130a 51216i bk12: 128a 51291i bk13: 128a 51278i bk14: 129a 51252i bk15: 128a 51265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981679
Row_Buffer_Locality_read = 0.981679
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.449286
Bank_Level_Parallism_Col = 1.439495
Bank_Level_Parallism_Ready = 1.111450
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439495 

BW Util details:
bwutil = 0.038224 
total_CMD = 51408 
util_bw = 1965 
Wasted_Col = 747 
Wasted_Row = 157 
Idle = 48539 

BW Util Bottlenecks: 
RCDc_limit = 276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49406 
Read = 1965 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1965 
total_req = 1965 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1965 
Row_Bus_Util =  0.001089 
CoL_Bus_Util = 0.038224 
Either_Row_CoL_Bus_Util = 0.038943 
Issued_on_Two_Bus_Simul_Util = 0.000370 
issued_two_Eff = 0.009491 
queue_avg = 0.267585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.267585
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49400 n_act=38 n_pre=22 n_ref_event=0 n_req=1968 n_rd=1968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03828
n_activity=4157 dram_eff=0.4734
bk0: 128a 51286i bk1: 128a 51269i bk2: 128a 51302i bk3: 128a 51287i bk4: 128a 51290i bk5: 128a 51285i bk6: 98a 51275i bk7: 88a 51294i bk8: 120a 51257i bk9: 121a 51224i bk10: 130a 51238i bk11: 128a 51234i bk12: 129a 51229i bk13: 128a 51272i bk14: 129a 51246i bk15: 129a 51244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980691
Row_Buffer_Locality_read = 0.980691
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507246
Bank_Level_Parallism_Col = 1.487045
Bank_Level_Parallism_Ready = 1.121951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487045 

BW Util details:
bwutil = 0.038282 
total_CMD = 51408 
util_bw = 1968 
Wasted_Col = 712 
Wasted_Row = 149 
Idle = 48579 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49400 
Read = 1968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1968 
total_req = 1968 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1968 
Row_Bus_Util =  0.001167 
CoL_Bus_Util = 0.038282 
Either_Row_CoL_Bus_Util = 0.039060 
Issued_on_Two_Bus_Simul_Util = 0.000389 
issued_two_Eff = 0.009960 
queue_avg = 0.233874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.233874
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49421 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03803
n_activity=3960 dram_eff=0.4937
bk0: 128a 51282i bk1: 129a 51259i bk2: 128a 51284i bk3: 129a 51244i bk4: 128a 51287i bk5: 128a 51278i bk6: 88a 51303i bk7: 88a 51295i bk8: 121a 51250i bk9: 120a 51267i bk10: 128a 51263i bk11: 128a 51257i bk12: 128a 51275i bk13: 128a 51277i bk14: 128a 51258i bk15: 128a 51264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484935
Bank_Level_Parallism_Col = 1.453999
Bank_Level_Parallism_Ready = 1.093606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453999 

BW Util details:
bwutil = 0.038029 
total_CMD = 51408 
util_bw = 1955 
Wasted_Col = 721 
Wasted_Row = 112 
Idle = 48620 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49421 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001050 
CoL_Bus_Util = 0.038029 
Either_Row_CoL_Bus_Util = 0.038652 
Issued_on_Two_Bus_Simul_Util = 0.000428 
issued_two_Eff = 0.011072 
queue_avg = 0.289780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.28978
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49417 n_act=38 n_pre=22 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03799
n_activity=4120 dram_eff=0.474
bk0: 128a 51253i bk1: 128a 51254i bk2: 128a 51294i bk3: 129a 51266i bk4: 129a 51260i bk5: 128a 51268i bk6: 83a 51289i bk7: 90a 51275i bk8: 120a 51255i bk9: 120a 51251i bk10: 128a 51266i bk11: 128a 51238i bk12: 129a 51277i bk13: 128a 51287i bk14: 128a 51275i bk15: 129a 51221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980543
Row_Buffer_Locality_read = 0.980543
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.521832
Bank_Level_Parallism_Col = 1.495646
Bank_Level_Parallism_Ready = 1.119304
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.495646 

BW Util details:
bwutil = 0.037990 
total_CMD = 51408 
util_bw = 1953 
Wasted_Col = 704 
Wasted_Row = 137 
Idle = 48614 

BW Util Bottlenecks: 
RCDc_limit = 284 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49417 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1953 
Row_Bus_Util =  0.001167 
CoL_Bus_Util = 0.037990 
Either_Row_CoL_Bus_Util = 0.038729 
Issued_on_Two_Bus_Simul_Util = 0.000428 
issued_two_Eff = 0.011050 
queue_avg = 0.287659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.287659
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49414 n_act=37 n_pre=21 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03811
n_activity=4049 dram_eff=0.4838
bk0: 128a 51271i bk1: 128a 51252i bk2: 129a 51277i bk3: 128a 51279i bk4: 128a 51281i bk5: 129a 51251i bk6: 90a 51290i bk7: 88a 51295i bk8: 121a 51223i bk9: 120a 51235i bk10: 129a 51236i bk11: 128a 51261i bk12: 128a 51263i bk13: 128a 51277i bk14: 128a 51268i bk15: 129a 51212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981113
Row_Buffer_Locality_read = 0.981113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520789
Bank_Level_Parallism_Col = 1.494796
Bank_Level_Parallism_Ready = 1.129658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.494796 

BW Util details:
bwutil = 0.038107 
total_CMD = 51408 
util_bw = 1959 
Wasted_Col = 746 
Wasted_Row = 133 
Idle = 48570 

BW Util Bottlenecks: 
RCDc_limit = 281 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 548 
rwq = 0 
CCDLc_limit_alone = 548 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49414 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1959 
Row_Bus_Util =  0.001128 
CoL_Bus_Util = 0.038107 
Either_Row_CoL_Bus_Util = 0.038788 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.011535 
queue_avg = 0.290033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.290033
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49407 n_act=37 n_pre=21 n_ref_event=0 n_req=1968 n_rd=1968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03828
n_activity=4145 dram_eff=0.4748
bk0: 129a 51253i bk1: 128a 51263i bk2: 128a 51281i bk3: 128a 51289i bk4: 128a 51281i bk5: 128a 51270i bk6: 96a 51303i bk7: 88a 51299i bk8: 120a 51258i bk9: 120a 51247i bk10: 130a 51271i bk11: 131a 51206i bk12: 128a 51286i bk13: 129a 51245i bk14: 128a 51277i bk15: 129a 51234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981199
Row_Buffer_Locality_read = 0.981199
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.483701
Bank_Level_Parallism_Col = 1.443103
Bank_Level_Parallism_Ready = 1.132114
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443103 

BW Util details:
bwutil = 0.038282 
total_CMD = 51408 
util_bw = 1968 
Wasted_Col = 780 
Wasted_Row = 105 
Idle = 48555 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49407 
Read = 1968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1968 
total_req = 1968 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1968 
Row_Bus_Util =  0.001128 
CoL_Bus_Util = 0.038282 
Either_Row_CoL_Bus_Util = 0.038924 
Issued_on_Two_Bus_Simul_Util = 0.000486 
issued_two_Eff = 0.012494 
queue_avg = 0.329326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.329326
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49417 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03807
n_activity=3909 dram_eff=0.5006
bk0: 128a 51288i bk1: 128a 51258i bk2: 128a 51279i bk3: 129a 51248i bk4: 128a 51272i bk5: 129a 51226i bk6: 97a 51313i bk7: 89a 51264i bk8: 112a 51255i bk9: 121a 51210i bk10: 128a 51272i bk11: 128a 51245i bk12: 128a 51297i bk13: 128a 51275i bk14: 128a 51282i bk15: 128a 51259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.524254
Bank_Level_Parallism_Col = 1.504939
Bank_Level_Parallism_Ready = 1.140010
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.504939 

BW Util details:
bwutil = 0.038068 
total_CMD = 51408 
util_bw = 1957 
Wasted_Col = 688 
Wasted_Row = 138 
Idle = 48625 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49417 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001089 
CoL_Bus_Util = 0.038068 
Either_Row_CoL_Bus_Util = 0.038729 
Issued_on_Two_Bus_Simul_Util = 0.000428 
issued_two_Eff = 0.011050 
queue_avg = 0.238173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.238173
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49404 n_act=39 n_pre=23 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03815
n_activity=4167 dram_eff=0.4706
bk0: 128a 51290i bk1: 128a 51266i bk2: 128a 51283i bk3: 128a 51287i bk4: 128a 51294i bk5: 128a 51268i bk6: 96a 51307i bk7: 90a 51249i bk8: 112a 51263i bk9: 122a 51197i bk10: 128a 51275i bk11: 129a 51237i bk12: 129a 51259i bk13: 128a 51295i bk14: 131a 51242i bk15: 128a 51258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980112
Row_Buffer_Locality_read = 0.980112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.464931
Bank_Level_Parallism_Col = 1.443704
Bank_Level_Parallism_Ready = 1.104539
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443704 

BW Util details:
bwutil = 0.038146 
total_CMD = 51408 
util_bw = 1961 
Wasted_Col = 759 
Wasted_Row = 160 
Idle = 48528 

BW Util Bottlenecks: 
RCDc_limit = 292 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49404 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1961 
Row_Bus_Util =  0.001206 
CoL_Bus_Util = 0.038146 
Either_Row_CoL_Bus_Util = 0.038982 
Issued_on_Two_Bus_Simul_Util = 0.000370 
issued_two_Eff = 0.009481 
queue_avg = 0.275346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.275346
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49423 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03801
n_activity=3801 dram_eff=0.5141
bk0: 128a 51275i bk1: 128a 51256i bk2: 128a 51293i bk3: 128a 51272i bk4: 128a 51284i bk5: 128a 51244i bk6: 96a 51298i bk7: 88a 51302i bk8: 112a 51266i bk9: 121a 51211i bk10: 128a 51266i bk11: 128a 51261i bk12: 129a 51268i bk13: 128a 51270i bk14: 128a 51266i bk15: 128a 51256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558528
Bank_Level_Parallism_Col = 1.525745
Bank_Level_Parallism_Ready = 1.128966
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.525745 

BW Util details:
bwutil = 0.038010 
total_CMD = 51408 
util_bw = 1954 
Wasted_Col = 642 
Wasted_Row = 95 
Idle = 48717 

BW Util Bottlenecks: 
RCDc_limit = 215 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49423 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001012 
CoL_Bus_Util = 0.038010 
Either_Row_CoL_Bus_Util = 0.038613 
Issued_on_Two_Bus_Simul_Util = 0.000408 
issued_two_Eff = 0.010579 
queue_avg = 0.252879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.252879
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49412 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03807
n_activity=3957 dram_eff=0.4946
bk0: 128a 51278i bk1: 128a 51263i bk2: 129a 51261i bk3: 128a 51274i bk4: 128a 51285i bk5: 128a 51279i bk6: 96a 51305i bk7: 88a 51295i bk8: 112a 51262i bk9: 121a 51222i bk10: 129a 51236i bk11: 128a 51238i bk12: 128a 51285i bk13: 128a 51246i bk14: 129a 51254i bk15: 129a 51241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470832
Bank_Level_Parallism_Col = 1.449360
Bank_Level_Parallism_Ready = 1.117016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.449360 

BW Util details:
bwutil = 0.038068 
total_CMD = 51408 
util_bw = 1957 
Wasted_Col = 795 
Wasted_Row = 145 
Idle = 48511 

BW Util Bottlenecks: 
RCDc_limit = 284 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49412 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.001128 
CoL_Bus_Util = 0.038068 
Either_Row_CoL_Bus_Util = 0.038827 
Issued_on_Two_Bus_Simul_Util = 0.000370 
issued_two_Eff = 0.009519 
queue_avg = 0.287912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.287912
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49395 n_act=44 n_pre=28 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03818
n_activity=4262 dram_eff=0.4606
bk0: 128a 51274i bk1: 128a 51251i bk2: 128a 51281i bk3: 128a 51277i bk4: 128a 51265i bk5: 128a 51273i bk6: 96a 51298i bk7: 89a 51259i bk8: 114a 51209i bk9: 120a 51231i bk10: 133a 51110i bk11: 129a 51219i bk12: 128a 51280i bk13: 129a 51221i bk14: 128a 51255i bk15: 129a 51239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977585
Row_Buffer_Locality_read = 0.977585
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.546753
Bank_Level_Parallism_Col = 1.538747
Bank_Level_Parallism_Ready = 1.142639
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538747 

BW Util details:
bwutil = 0.038185 
total_CMD = 51408 
util_bw = 1963 
Wasted_Col = 760 
Wasted_Row = 218 
Idle = 48467 

BW Util Bottlenecks: 
RCDc_limit = 349 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49395 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 28 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 1963 
Row_Bus_Util =  0.001401 
CoL_Bus_Util = 0.038185 
Either_Row_CoL_Bus_Util = 0.039157 
Issued_on_Two_Bus_Simul_Util = 0.000428 
issued_two_Eff = 0.010929 
queue_avg = 0.346308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.346308
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49419 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03805
n_activity=3895 dram_eff=0.5022
bk0: 128a 51268i bk1: 128a 51255i bk2: 128a 51284i bk3: 128a 51296i bk4: 128a 51287i bk5: 128a 51274i bk6: 96a 51299i bk7: 90a 51280i bk8: 113a 51240i bk9: 120a 51244i bk10: 128a 51263i bk11: 129a 51230i bk12: 128a 51250i bk13: 128a 51263i bk14: 128a 51254i bk15: 128a 51263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548080
Bank_Level_Parallism_Col = 1.516635
Bank_Level_Parallism_Ready = 1.133436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516635 

BW Util details:
bwutil = 0.038049 
total_CMD = 51408 
util_bw = 1956 
Wasted_Col = 670 
Wasted_Row = 109 
Idle = 48673 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49419 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001050 
CoL_Bus_Util = 0.038049 
Either_Row_CoL_Bus_Util = 0.038690 
Issued_on_Two_Bus_Simul_Util = 0.000408 
issued_two_Eff = 0.010558 
queue_avg = 0.259571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.259571
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49422 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03805
n_activity=3962 dram_eff=0.4937
bk0: 129a 51243i bk1: 128a 51263i bk2: 128a 51280i bk3: 129a 51249i bk4: 128a 51289i bk5: 128a 51264i bk6: 96a 51276i bk7: 89a 51303i bk8: 112a 51257i bk9: 120a 51247i bk10: 128a 51292i bk11: 128a 51266i bk12: 128a 51301i bk13: 129a 51234i bk14: 128a 51256i bk15: 128a 51260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.480282
Bank_Level_Parallism_Col = 1.453102
Bank_Level_Parallism_Ready = 1.116053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453102 

BW Util details:
bwutil = 0.038049 
total_CMD = 51408 
util_bw = 1956 
Wasted_Col = 766 
Wasted_Row = 118 
Idle = 48568 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 576 
rwq = 0 
CCDLc_limit_alone = 576 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49422 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001050 
CoL_Bus_Util = 0.038049 
Either_Row_CoL_Bus_Util = 0.038632 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.012085 
queue_avg = 0.289391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.289391
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49417 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03805
n_activity=3862 dram_eff=0.5065
bk0: 128a 51273i bk1: 128a 51247i bk2: 128a 51308i bk3: 128a 51289i bk4: 128a 51282i bk5: 128a 51279i bk6: 96a 51302i bk7: 88a 51297i bk8: 112a 51261i bk9: 120a 51243i bk10: 129a 51254i bk11: 129a 51235i bk12: 129a 51257i bk13: 129a 51245i bk14: 128a 51256i bk15: 128a 51229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564397
Bank_Level_Parallism_Col = 1.537203
Bank_Level_Parallism_Ready = 1.148262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537203 

BW Util details:
bwutil = 0.038049 
total_CMD = 51408 
util_bw = 1956 
Wasted_Col = 627 
Wasted_Row = 119 
Idle = 48706 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49417 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001089 
CoL_Bus_Util = 0.038049 
Either_Row_CoL_Bus_Util = 0.038729 
Issued_on_Two_Bus_Simul_Util = 0.000408 
issued_two_Eff = 0.010547 
queue_avg = 0.231073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.231073
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49421 n_act=36 n_pre=20 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03799
n_activity=3911 dram_eff=0.4994
bk0: 128a 51257i bk1: 128a 51255i bk2: 128a 51284i bk3: 128a 51261i bk4: 128a 51285i bk5: 129a 51216i bk6: 88a 51318i bk7: 89a 51311i bk8: 120a 51254i bk9: 120a 51255i bk10: 128a 51286i bk11: 129a 51231i bk12: 129a 51248i bk13: 125a 51240i bk14: 128a 51261i bk15: 128a 51243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981567
Row_Buffer_Locality_read = 0.981567
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560584
Bank_Level_Parallism_Col = 1.547850
Bank_Level_Parallism_Ready = 1.138761
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547850 

BW Util details:
bwutil = 0.037990 
total_CMD = 51408 
util_bw = 1953 
Wasted_Col = 644 
Wasted_Row = 143 
Idle = 48668 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49421 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1953 
Row_Bus_Util =  0.001089 
CoL_Bus_Util = 0.037990 
Either_Row_CoL_Bus_Util = 0.038652 
Issued_on_Two_Bus_Simul_Util = 0.000428 
issued_two_Eff = 0.011072 
queue_avg = 0.279217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.279217
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49419 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03799
n_activity=3836 dram_eff=0.5091
bk0: 128a 51270i bk1: 128a 51257i bk2: 128a 51304i bk3: 128a 51285i bk4: 128a 51291i bk5: 128a 51249i bk6: 88a 51309i bk7: 88a 51299i bk8: 120a 51256i bk9: 120a 51251i bk10: 128a 51286i bk11: 129a 51227i bk12: 128a 51269i bk13: 128a 51270i bk14: 128a 51268i bk15: 128a 51261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495473
Bank_Level_Parallism_Col = 1.481538
Bank_Level_Parallism_Ready = 1.141833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481538 

BW Util details:
bwutil = 0.037990 
total_CMD = 51408 
util_bw = 1953 
Wasted_Col = 691 
Wasted_Row = 117 
Idle = 48647 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49419 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.000973 
CoL_Bus_Util = 0.037990 
Either_Row_CoL_Bus_Util = 0.038690 
Issued_on_Two_Bus_Simul_Util = 0.000272 
issued_two_Eff = 0.007039 
queue_avg = 0.279315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.279315
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49418 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03805
n_activity=3942 dram_eff=0.4962
bk0: 128a 51298i bk1: 128a 51271i bk2: 128a 51285i bk3: 128a 51276i bk4: 128a 51285i bk5: 128a 51263i bk6: 88a 51316i bk7: 88a 51278i bk8: 121a 51230i bk9: 120a 51256i bk10: 128a 51280i bk11: 128a 51269i bk12: 128a 51282i bk13: 129a 51256i bk14: 130a 51244i bk15: 128a 51255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.515373
Bank_Level_Parallism_Col = 1.495172
Bank_Level_Parallism_Ready = 1.122188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.495172 

BW Util details:
bwutil = 0.038049 
total_CMD = 51408 
util_bw = 1956 
Wasted_Col = 647 
Wasted_Row = 129 
Idle = 48676 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49418 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001050 
CoL_Bus_Util = 0.038049 
Either_Row_CoL_Bus_Util = 0.038710 
Issued_on_Two_Bus_Simul_Util = 0.000389 
issued_two_Eff = 0.010050 
queue_avg = 0.250409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.250409
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49424 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03799
n_activity=3828 dram_eff=0.5102
bk0: 128a 51276i bk1: 128a 51253i bk2: 128a 51286i bk3: 128a 51244i bk4: 128a 51285i bk5: 128a 51276i bk6: 88a 51312i bk7: 88a 51314i bk8: 120a 51256i bk9: 120a 51251i bk10: 128a 51265i bk11: 129a 51229i bk12: 128a 51280i bk13: 128a 51252i bk14: 128a 51264i bk15: 128a 51251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.553042
Bank_Level_Parallism_Col = 1.517878
Bank_Level_Parallism_Ready = 1.146953
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517878 

BW Util details:
bwutil = 0.037990 
total_CMD = 51408 
util_bw = 1953 
Wasted_Col = 662 
Wasted_Row = 81 
Idle = 48712 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49424 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.000973 
CoL_Bus_Util = 0.037990 
Either_Row_CoL_Bus_Util = 0.038593 
Issued_on_Two_Bus_Simul_Util = 0.000370 
issued_two_Eff = 0.009577 
queue_avg = 0.267488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.267488
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49420 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03803
n_activity=4003 dram_eff=0.4884
bk0: 128a 51271i bk1: 128a 51252i bk2: 128a 51274i bk3: 128a 51281i bk4: 128a 51301i bk5: 128a 51266i bk6: 89a 51311i bk7: 88a 51299i bk8: 121a 51235i bk9: 120a 51254i bk10: 128a 51278i bk11: 128a 51267i bk12: 128a 51278i bk13: 128a 51248i bk14: 128a 51263i bk15: 129a 51239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484147
Bank_Level_Parallism_Col = 1.464072
Bank_Level_Parallism_Ready = 1.112020
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464072 

BW Util details:
bwutil = 0.038029 
total_CMD = 51408 
util_bw = 1955 
Wasted_Col = 732 
Wasted_Row = 120 
Idle = 48601 

BW Util Bottlenecks: 
RCDc_limit = 243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49420 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001012 
CoL_Bus_Util = 0.038029 
Either_Row_CoL_Bus_Util = 0.038671 
Issued_on_Two_Bus_Simul_Util = 0.000370 
issued_two_Eff = 0.009557 
queue_avg = 0.288535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.288535
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49426 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03799
n_activity=3934 dram_eff=0.4964
bk0: 128a 51271i bk1: 128a 51251i bk2: 128a 51278i bk3: 128a 51248i bk4: 128a 51299i bk5: 128a 51276i bk6: 88a 51298i bk7: 88a 51278i bk8: 120a 51255i bk9: 121a 51227i bk10: 128a 51271i bk11: 128a 51242i bk12: 128a 51288i bk13: 128a 51270i bk14: 128a 51277i bk15: 128a 51276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.493743
Bank_Level_Parallism_Ready = 1.131592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493743 

BW Util details:
bwutil = 0.037990 
total_CMD = 51408 
util_bw = 1953 
Wasted_Col = 697 
Wasted_Row = 86 
Idle = 48672 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49426 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.000973 
CoL_Bus_Util = 0.037990 
Either_Row_CoL_Bus_Util = 0.038554 
Issued_on_Two_Bus_Simul_Util = 0.000408 
issued_two_Eff = 0.010595 
queue_avg = 0.247666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.247666
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49415 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03805
n_activity=3992 dram_eff=0.49
bk0: 129a 51245i bk1: 128a 51250i bk2: 128a 51276i bk3: 128a 51265i bk4: 128a 51277i bk5: 128a 51263i bk6: 88a 51302i bk7: 88a 51284i bk8: 120a 51253i bk9: 120a 51256i bk10: 128a 51276i bk11: 128a 51282i bk12: 128a 51298i bk13: 129a 51252i bk14: 129a 51231i bk15: 129a 51218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.525448
Bank_Level_Parallism_Col = 1.507967
Bank_Level_Parallism_Ready = 1.128323
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507967 

BW Util details:
bwutil = 0.038049 
total_CMD = 51408 
util_bw = 1956 
Wasted_Col = 696 
Wasted_Row = 138 
Idle = 48618 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 528 
rwq = 0 
CCDLc_limit_alone = 528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49415 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001089 
CoL_Bus_Util = 0.038049 
Either_Row_CoL_Bus_Util = 0.038768 
Issued_on_Two_Bus_Simul_Util = 0.000370 
issued_two_Eff = 0.009533 
queue_avg = 0.295226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.295226
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49423 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03803
n_activity=3856 dram_eff=0.507
bk0: 128a 51283i bk1: 128a 51261i bk2: 128a 51290i bk3: 128a 51279i bk4: 128a 51287i bk5: 128a 51285i bk6: 89a 51299i bk7: 88a 51297i bk8: 120a 51255i bk9: 122a 51226i bk10: 128a 51273i bk11: 128a 51244i bk12: 128a 51280i bk13: 128a 51266i bk14: 128a 51282i bk15: 128a 51260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498362
Bank_Level_Parallism_Col = 1.473384
Bank_Level_Parallism_Ready = 1.116624
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473384 

BW Util details:
bwutil = 0.038029 
total_CMD = 51408 
util_bw = 1955 
Wasted_Col = 691 
Wasted_Row = 101 
Idle = 48661 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 516 
rwq = 0 
CCDLc_limit_alone = 516 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49423 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.000973 
CoL_Bus_Util = 0.038029 
Either_Row_CoL_Bus_Util = 0.038613 
Issued_on_Two_Bus_Simul_Util = 0.000389 
issued_two_Eff = 0.010076 
queue_avg = 0.278848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.278848
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49422 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03803
n_activity=4094 dram_eff=0.4775
bk0: 128a 51275i bk1: 128a 51268i bk2: 128a 51296i bk3: 128a 51263i bk4: 128a 51300i bk5: 128a 51259i bk6: 88a 51300i bk7: 88a 51269i bk8: 120a 51248i bk9: 122a 51232i bk10: 128a 51290i bk11: 128a 51268i bk12: 128a 51279i bk13: 128a 51294i bk14: 128a 51269i bk15: 129a 51239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.504914
Bank_Level_Parallism_Col = 1.479970
Bank_Level_Parallism_Ready = 1.131969
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.479970 

BW Util details:
bwutil = 0.038029 
total_CMD = 51408 
util_bw = 1955 
Wasted_Col = 680 
Wasted_Row = 112 
Idle = 48661 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49422 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001012 
CoL_Bus_Util = 0.038029 
Either_Row_CoL_Bus_Util = 0.038632 
Issued_on_Two_Bus_Simul_Util = 0.000408 
issued_two_Eff = 0.010574 
queue_avg = 0.235216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.235216
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49423 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03803
n_activity=4003 dram_eff=0.4884
bk0: 128a 51281i bk1: 129a 51233i bk2: 128a 51288i bk3: 129a 51230i bk4: 128a 51287i bk5: 128a 51262i bk6: 88a 51296i bk7: 88a 51297i bk8: 120a 51263i bk9: 120a 51252i bk10: 128a 51272i bk11: 128a 51253i bk12: 128a 51278i bk13: 128a 51285i bk14: 128a 51268i bk15: 129a 51247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520682
Bank_Level_Parallism_Col = 1.499809
Bank_Level_Parallism_Ready = 1.156010
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.499809 

BW Util details:
bwutil = 0.038029 
total_CMD = 51408 
util_bw = 1955 
Wasted_Col = 679 
Wasted_Row = 122 
Idle = 48652 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49423 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001050 
CoL_Bus_Util = 0.038029 
Either_Row_CoL_Bus_Util = 0.038613 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.012091 
queue_avg = 0.260815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.260815
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49418 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03803
n_activity=3968 dram_eff=0.4927
bk0: 128a 51268i bk1: 128a 51254i bk2: 128a 51294i bk3: 128a 51271i bk4: 128a 51304i bk5: 128a 51271i bk6: 88a 51310i bk7: 88a 51297i bk8: 120a 51247i bk9: 120a 51260i bk10: 128a 51274i bk11: 129a 51235i bk12: 128a 51283i bk13: 129a 51243i bk14: 129a 51247i bk15: 128a 51256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.505598
Bank_Level_Parallism_Col = 1.485910
Bank_Level_Parallism_Ready = 1.114066
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485910 

BW Util details:
bwutil = 0.038029 
total_CMD = 51408 
util_bw = 1955 
Wasted_Col = 688 
Wasted_Row = 126 
Idle = 48639 

BW Util Bottlenecks: 
RCDc_limit = 259 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49418 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001050 
CoL_Bus_Util = 0.038029 
Either_Row_CoL_Bus_Util = 0.038710 
Issued_on_Two_Bus_Simul_Util = 0.000370 
issued_two_Eff = 0.009548 
queue_avg = 0.296685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.296685
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49425 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03801
n_activity=3894 dram_eff=0.5018
bk0: 128a 51268i bk1: 128a 51256i bk2: 128a 51281i bk3: 129a 51233i bk4: 128a 51300i bk5: 128a 51267i bk6: 88a 51302i bk7: 88a 51301i bk8: 120a 51257i bk9: 120a 51249i bk10: 128a 51263i bk11: 128a 51245i bk12: 129a 51257i bk13: 128a 51268i bk14: 128a 51264i bk15: 128a 51257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.569460
Bank_Level_Parallism_Col = 1.535867
Bank_Level_Parallism_Ready = 1.115148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.535867 

BW Util details:
bwutil = 0.038010 
total_CMD = 51408 
util_bw = 1954 
Wasted_Col = 640 
Wasted_Row = 91 
Idle = 48723 

BW Util Bottlenecks: 
RCDc_limit = 259 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49425 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001012 
CoL_Bus_Util = 0.038010 
Either_Row_CoL_Bus_Util = 0.038574 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.011599 
queue_avg = 0.253949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.253949
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49409 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03807
n_activity=4012 dram_eff=0.4878
bk0: 128a 51287i bk1: 128a 51259i bk2: 128a 51280i bk3: 129a 51259i bk4: 129a 51264i bk5: 128a 51269i bk6: 88a 51317i bk7: 88a 51290i bk8: 120a 51254i bk9: 121a 51230i bk10: 128a 51255i bk11: 128a 51261i bk12: 128a 51278i bk13: 129a 51245i bk14: 129a 51244i bk15: 128a 51246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534321
Bank_Level_Parallism_Col = 1.519800
Bank_Level_Parallism_Ready = 1.137455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.519800 

BW Util details:
bwutil = 0.038068 
total_CMD = 51408 
util_bw = 1957 
Wasted_Col = 663 
Wasted_Row = 148 
Idle = 48640 

BW Util Bottlenecks: 
RCDc_limit = 279 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49409 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.001128 
CoL_Bus_Util = 0.038068 
Either_Row_CoL_Bus_Util = 0.038885 
Issued_on_Two_Bus_Simul_Util = 0.000311 
issued_two_Eff = 0.008004 
queue_avg = 0.274782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.274782
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49413 n_act=37 n_pre=21 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03811
n_activity=4025 dram_eff=0.4867
bk0: 128a 51293i bk1: 128a 51260i bk2: 128a 51262i bk3: 129a 51222i bk4: 128a 51280i bk5: 128a 51281i bk6: 90a 51275i bk7: 88a 51295i bk8: 120a 51256i bk9: 122a 51226i bk10: 129a 51247i bk11: 128a 51249i bk12: 128a 51289i bk13: 128a 51263i bk14: 129a 51248i bk15: 128a 51239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981113
Row_Buffer_Locality_read = 0.981113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539177
Bank_Level_Parallism_Col = 1.511882
Bank_Level_Parallism_Ready = 1.157223
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511882 

BW Util details:
bwutil = 0.038107 
total_CMD = 51408 
util_bw = 1959 
Wasted_Col = 710 
Wasted_Row = 126 
Idle = 48613 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49413 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1959 
Row_Bus_Util =  0.001128 
CoL_Bus_Util = 0.038107 
Either_Row_CoL_Bus_Util = 0.038807 
Issued_on_Two_Bus_Simul_Util = 0.000428 
issued_two_Eff = 0.011028 
queue_avg = 0.272934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.272934
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49418 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03807
n_activity=3816 dram_eff=0.5128
bk0: 128a 51269i bk1: 128a 51258i bk2: 128a 51297i bk3: 128a 51272i bk4: 128a 51280i bk5: 128a 51262i bk6: 89a 51306i bk7: 88a 51292i bk8: 121a 51230i bk9: 121a 51235i bk10: 128a 51274i bk11: 129a 51238i bk12: 128a 51283i bk13: 128a 51290i bk14: 128a 51255i bk15: 129a 51224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.561806
Bank_Level_Parallism_Col = 1.533074
Bank_Level_Parallism_Ready = 1.130813
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.533074 

BW Util details:
bwutil = 0.038068 
total_CMD = 51408 
util_bw = 1957 
Wasted_Col = 628 
Wasted_Row = 117 
Idle = 48706 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49418 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001089 
CoL_Bus_Util = 0.038068 
Either_Row_CoL_Bus_Util = 0.038710 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.011558 
queue_avg = 0.286103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.286103
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51408 n_nop=49421 n_act=35 n_pre=19 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03805
n_activity=3973 dram_eff=0.4923
bk0: 128a 51285i bk1: 128a 51264i bk2: 129a 51264i bk3: 128a 51273i bk4: 128a 51276i bk5: 128a 51278i bk6: 88a 51316i bk7: 88a 51276i bk8: 120a 51255i bk9: 120a 51248i bk10: 129a 51250i bk11: 128a 51249i bk12: 128a 51282i bk13: 128a 51284i bk14: 130a 51249i bk15: 128a 51269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982106
Row_Buffer_Locality_read = 0.982106
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497484
Bank_Level_Parallism_Col = 1.468574
Bank_Level_Parallism_Ready = 1.123211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.468574 

BW Util details:
bwutil = 0.038049 
total_CMD = 51408 
util_bw = 1956 
Wasted_Col = 717 
Wasted_Row = 109 
Idle = 48626 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51408 
n_nop = 49421 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1956 
Row_Bus_Util =  0.001050 
CoL_Bus_Util = 0.038049 
Either_Row_CoL_Bus_Util = 0.038652 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.011575 
queue_avg = 0.248716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.248716

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2945, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2974, Miss = 985, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2950, Miss = 975, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2959, Miss = 984, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2936, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2977, Miss = 988, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2948, Miss = 983, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2960, Miss = 985, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2949, Miss = 979, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2944, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2929, Miss = 974, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3091, Miss = 979, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2939, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2943, Miss = 980, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2954, Miss = 981, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2970, Miss = 987, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2947, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2943, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2952, Miss = 980, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2942, Miss = 981, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2948, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2940, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2941, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2936, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2954, Miss = 982, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2945, Miss = 981, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2955, Miss = 979, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2942, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2958, Miss = 978, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2941, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2956, Miss = 976, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2964, Miss = 980, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2939, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2952, Miss = 974, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2942, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2934, Miss = 976, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2945, Miss = 976, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 2947, Miss = 980, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2935, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2950, Miss = 976, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2941, Miss = 977, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2941, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2933, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 2940, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2942, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2951, Miss = 980, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2942, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 2939, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 2944, Miss = 979, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 2932, Miss = 976, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 2936, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 2950, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 2943, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 2955, Miss = 977, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 2944, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 2943, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2933, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 2952, Miss = 980, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 2942, Miss = 983, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 2943, Miss = 976, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 2949, Miss = 979, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 2934, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2945, Miss = 978, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 2955, Miss = 978, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 188705
L2_total_cache_misses = 62632
L2_total_cache_miss_rate = 0.3319
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15745
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 903
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 187801
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 904
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=188705
icnt_total_pkts_simt_to_mem=188705
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 188705
Req_Network_cycles = 68466
Req_Network_injected_packets_per_cycle =       2.7562 
Req_Network_conflicts_per_cycle =       0.6389
Req_Network_conflicts_per_cycle_util =       2.5393
Req_Bank_Level_Parallism =      10.9540
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0213
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0431

Reply_Network_injected_packets_num = 188705
Reply_Network_cycles = 68466
Reply_Network_injected_packets_per_cycle =        2.7562
Reply_Network_conflicts_per_cycle =        0.1349
Reply_Network_conflicts_per_cycle_util =       0.5459
Reply_Bank_Level_Parallism =      11.1554
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0030
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0345
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 58 sec (418 sec)
gpgpu_simulation_rate = 258470 (inst/sec)
gpgpu_simulation_rate = 163 (cycle/sec)
gpgpu_silicon_slowdown = 6944785x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 16184
gpu_sim_insn = 19025870
gpu_ipc =    1175.5975
gpu_tot_sim_cycle = 84650
gpu_tot_sim_insn = 127066389
gpu_tot_ipc =    1501.0796
gpu_tot_issued_cta = 13678
gpu_occupancy = 56.8883% 
gpu_tot_occupancy = 82.9626% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1262
partiton_level_parallism_total  =       2.6357
partiton_level_parallism_util =       6.5185
partiton_level_parallism_util_total  =       9.9136
L2_BW  =      77.0208 GB/Sec
L2_BW_total  =      95.4773 GB/Sec
gpu_total_sim_rate=255153

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2774, Miss = 2748, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2845, Miss = 2762, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2804, Miss = 2768, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2833, Miss = 2799, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2786, Miss = 2735, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2836, Miss = 2792, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2841, Miss = 2798, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2805, Miss = 2780, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2819, Miss = 2756, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2852, Miss = 2828, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2947, Miss = 2801, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2821, Miss = 2782, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2818, Miss = 2786, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2788, Miss = 2787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2904, Miss = 2756, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2828, Miss = 2737, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2808, Miss = 2806, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2900, Miss = 2805, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2839, Miss = 2746, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2886, Miss = 2829, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2826, Miss = 2824, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2876, Miss = 2790, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2825, Miss = 2769, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2825, Miss = 2747, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2910, Miss = 2791, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2820, Miss = 2752, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2877, Miss = 2821, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2834, Miss = 2757, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2839, Miss = 2769, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2842, Miss = 2812, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2837, Miss = 2767, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2948, Miss = 2830, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2715, Miss = 2702, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2917, Miss = 2821, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2807, Miss = 2788, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2817, Miss = 2748, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2704, Miss = 2627, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2798, Miss = 2763, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2927, Miss = 2862, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2836, Miss = 2799, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 2745, Miss = 2717, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 2852, Miss = 2847, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 2898, Miss = 2846, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 2924, Miss = 2841, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 2797, Miss = 2777, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 2948, Miss = 2828, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 2776, Miss = 2689, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 2763, Miss = 2716, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 2772, Miss = 2771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 2776, Miss = 2774, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 2882, Miss = 2845, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 2756, Miss = 2755, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 2832, Miss = 2828, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 2788, Miss = 2787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 2843, Miss = 2814, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2820, Miss = 2819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 2854, Miss = 2740, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 2841, Miss = 2803, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 2847, Miss = 2805, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 2820, Miss = 2783, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 2933, Miss = 2826, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 2877, Miss = 2813, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 2824, Miss = 2822, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 2817, Miss = 2783, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 2851, Miss = 2824, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 2756, Miss = 2732, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 2932, Miss = 2862, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 2766, Miss = 2763, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 2741, Miss = 2723, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 2840, Miss = 2758, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 2834, Miss = 2766, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 2904, Miss = 2789, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 2820, Miss = 2783, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 2820, Miss = 2775, Miss_rate = 0.984, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[74]: Access = 2820, Miss = 2777, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 2788, Miss = 2787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 2800, Miss = 2777, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 2742, Miss = 2714, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 2892, Miss = 2776, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 2826, Miss = 2820, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 226631
	L1D_total_cache_misses = 222595
	L1D_total_cache_miss_rate = 0.9822
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 224016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2616

Total_core_cache_fail_stats:
ctas_completed 13678, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
904, 822, 822, 822, 822, 822, 822, 822, 822, 822, 822, 822, 822, 833, 822, 822, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 837, 744, 744, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 844, 
gpgpu_n_tot_thrd_icount = 134812512
gpgpu_n_tot_w_icount = 4212891
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 220500
gpgpu_n_mem_write_global = 2616
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7005446
gpgpu_n_store_insn = 2726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 43019264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 64
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3888691	W0_Idle:766708	W0_Scoreboard:2220430	W1:21426	W2:2677	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4188788
single_issue_nums: WS0:1054936	WS1:1052216	WS2:1053313	WS3:1052426	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1764000 {8:220500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 104640 {40:2616,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8820000 {40:220500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20928 {8:2616,}
maxmflatency = 437 
max_icnt2mem_latency = 43 
maxmrqlatency = 84 
max_icnt2sh_latency = 8 
averagemflatency = 228 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:16134 	10390 	8876 	9962 	13232 	4683 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	159753 	63363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	221623 	1493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	222153 	959 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8155      8391      8546      8510      9364      9314     10224     10150      5783      9693      5928      5930      6750      6710      7550      7581 
dram[1]:      8110      8384      8569      8537      9376      9298     10215     10174      5782      5795      5908      6800      6706      6691      7525      7589 
dram[2]:      8182      8293      8534      8516      9391      9339     10183     10191      5783      5782      9510      5930      6746      6678      7573      7553 
dram[3]:      8308      8316      8568      8532      9361      9308     10159     10211      5782      5795      5908      5890      6710      6655      7585      7510 
dram[4]:      8100      8180      8473      8556      9364      9419     10182     10227      5783      6097      5928      5930      6770      6767      7586      7616 
dram[5]:      8292      8363      8490      8544      9344      9396     10178     10215      5782      5795      5908      5890      6765      6775      7545      7588 
dram[6]:      8272      8293      8471      8517      9348      9302     10143     10045      5783      5782      5928      5930      6771      6783      7581      7602 
dram[7]:      8297      8328      8483      8534      9376      9271     10151     10159      5782      5795      5908      5890      6737      6782      7565      7581 
dram[8]:      8064      8190      8488      8554      9360      9330     10118     10130      5784      5782      6258      5908      6770      6757      7565      7590 
dram[9]:      8100      8379      8514      8582      9376      9320     10114     10153      5783      5782      6126      5911      6775      6777      7569      7562 
dram[10]:      8139      8284      8509      8528      9334      9328     10095     10137      5784      6572      5907      5908      6783      6757      7588      7600 
dram[11]:      8107      8317      8489      8565      9312      9314     10069     10166      5783      6792      5910      5911      6774      6778      7562      7564 
dram[12]:      8268      8104      8504      8552      9303      9343     10207     10185      5784      5782      5907      5908      6759      6787      7578      7553 
dram[13]:      8147      8300      8513      8538      9267      9332     10182     10167      5784      5860      5910      5911      6705      6770      7545      7532 
dram[14]:      6153      8106      8502      8510      9355      9348     10211     10166      6288      5782      5907      5908      6766      7693      7593      7596 
dram[15]:      8296      8399      8502      8544      9376      9341     10192     10135      5783      6262      6677      5911      6702      6762      7592      7558 
dram[16]:      8070      8292      8493      8506      9311      9258     10118     10151      7224      5782      5928      5930      6761      6757      7560      7570 
dram[17]:      8104      8313      8501      8550      9274      9302     10099     10181      5782      5795      5911      5924      6733      6757      7537      7546 
dram[18]:      8261      8400      8497      8512      9279      9330     10114     10167      5783      5782      5928      5930      6746      6770      7572      7570 
dram[19]:      8284      8415      8521      8518      9259      9310     10090     10187      6679      5795      5911      5924      6762      6742      7537      7541 
dram[20]:      8260      8289      8529      8489      9345      9335     10214     10046      6613      5782      5928      5930      6763      6781      7596      7570 
dram[21]:      8280      8320      8532      8521      9364      9320     10181     10081      7161      5795      5911      5924      6727      6775      7580      7588 
dram[22]:      8138      8292      8483      8509      9376      9335     10198     10150      5783      5782      5928      6233      6755      6779      7570      7568 
dram[23]:      8168      8332      8528      8508      9326      9327     10218     10119      5782      5795      5911      5924      7102      6778      7549      7565 
dram[24]:      8257      8288      8494      8498      9250      9371     10141     10119      5783      5782      5928      5930      6718      6787      7557      7600 
dram[25]:      8280      8325      8516      8506      9266      9349     10150     10090      6440      5795      5911      5924      6751      6734      7533      7590 
dram[26]:      8044      8288      8542      8534      9399      9377     10151     10142      5783      5782      5928      5930      6791      6774      7561      7573 
dram[27]:      8092      8311      8533      8522      9372      9364     10185     10154      6408      5795      6476      5924      6782      6777      7538      7580 
dram[28]:      8123      8174      8485      8533      9371      9368     10054     10154      5783      6478      5928      5930      6733      6798      7642      7550 
dram[29]:      8092      8184      8532      8538      9341      9351     10066     10137      5782      5795      5911      5924      6757      6730      7537      7536 
dram[30]:      8146      8087      8526      8516      9299      9348     10103     10174      5783      5782      5928      5930      6725      6775      7568      7557 
dram[31]:      8186      8104      8570      8536      9271      9302     10095     10183      5782      5795      5911      5924      6751      6735      7540      7533 
average row accesses per activate:
dram[0]: 43.000000 43.000000 26.400000 44.000000 64.000000 64.000000 24.500000 44.000000 20.666666 40.333332 64.000000 33.250000 32.500000 43.000000 26.200001 64.000000 
dram[1]: 64.000000 43.000000 64.000000 43.000000 64.000000 62.000000 16.833334 23.000000 30.500000 41.000000 32.750000 43.000000 43.666668 43.000000 44.000000 64.000000 
dram[2]: 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 48.500000 44.500000 24.799999 40.666668 26.400000 32.500000 43.333332 43.333332 43.333332 64.000000 
dram[3]: 64.000000 64.000000 33.000000 43.000000 64.000000 43.000000 24.750000 45.500000 40.333332 41.000000 33.000000 44.333332 26.200001 43.333332 44.000000 43.000000 
dram[4]: 43.000000 32.500000 64.000000 43.333332 64.000000 43.333332 18.200001 22.500000 24.799999 40.666668 43.000000 43.000000 44.000000 64.000000 43.000000 43.333332 
dram[5]: 64.000000 32.500000 32.750000 43.333332 43.000000 43.000000 21.250000 23.500000 60.000000 30.750000 26.600000 32.500000 43.000000 32.500000 64.000000 43.000000 
dram[6]: 43.000000 64.000000 33.250000 64.000000 43.333332 32.500000 45.500000 30.000000 31.000000 60.000000 32.500000 43.000000 26.200001 32.500000 64.000000 32.750000 
dram[7]: 33.250000 32.500000 32.500000 43.000000 43.333332 32.750000 48.500000 22.750000 60.000000 41.000000 22.166666 22.500000 22.000000 43.333332 43.000000 44.000000 
dram[8]: 43.000000 43.000000 43.000000 43.000000 43.000000 43.000000 48.500000 29.666666 56.000000 40.333332 43.000000 19.142857 43.333332 64.000000 44.000000 64.000000 
dram[9]: 64.000000 64.000000 43.666668 43.000000 64.000000 43.000000 48.500000 22.500000 28.500000 24.799999 43.000000 43.000000 33.000000 26.400000 22.666666 26.400000 
dram[10]: 64.000000 43.000000 43.000000 43.000000 32.750000 43.000000 48.500000 45.000000 56.000000 40.333332 64.000000 43.000000 43.333332 64.000000 43.333332 43.000000 
dram[11]: 64.000000 32.750000 43.666668 43.333332 64.000000 64.000000 11.444445 44.000000 38.333332 20.833334 43.666668 26.200001 43.333332 43.000000 43.666668 43.666668 
dram[12]: 43.000000 64.000000 43.333332 43.000000 64.000000 64.000000 48.500000 30.000000 23.200001 40.333332 13.500000 43.666668 43.333332 43.000000 26.200001 26.200001 
dram[13]: 32.500000 43.000000 26.200001 64.000000 64.000000 64.000000 48.000000 18.600000 38.333332 40.333332 43.000000 22.166666 43.000000 64.000000 22.000000 64.000000 
dram[14]: 32.500000 64.000000 43.000000 26.400000 43.000000 64.000000 48.000000 44.500000 37.666668 40.666668 43.000000 43.333332 64.000000 43.333332 32.750000 43.666668 
dram[15]: 43.000000 64.000000 43.000000 43.333332 64.000000 64.000000 48.500000 22.500000 56.000000 30.750000 44.666668 22.166666 43.333332 43.000000 43.333332 64.000000 
dram[16]: 43.000000 43.333332 64.000000 43.000000 64.000000 43.333332 44.000000 18.400000 40.333332 60.000000 43.000000 43.000000 43.666668 42.000000 32.750000 32.500000 
dram[17]: 43.333332 43.000000 43.333332 43.333332 64.000000 64.000000 22.500000 45.000000 60.000000 30.750000 64.000000 26.600000 32.750000 64.000000 43.000000 32.500000 
dram[18]: 64.000000 43.000000 43.333332 43.333332 64.000000 64.000000 18.200001 29.666666 31.500000 60.000000 43.000000 43.000000 64.000000 26.400000 33.250000 26.200001 
dram[19]: 64.000000 32.500000 64.000000 26.400000 64.000000 64.000000 30.000000 29.666666 40.333332 60.000000 43.666668 26.200001 32.750000 32.500000 43.333332 64.000000 
dram[20]: 64.000000 43.333332 64.000000 43.000000 64.000000 64.000000 18.600000 44.500000 21.000000 40.666668 64.000000 43.000000 64.000000 44.000000 32.750000 43.333332 
dram[21]: 43.000000 43.000000 43.000000 43.333332 32.500000 64.000000 29.666666 44.000000 40.333332 40.666668 43.333332 43.666668 43.333332 44.000000 43.000000 43.000000 
dram[22]: 43.000000 16.750000 64.000000 64.000000 64.000000 64.000000 29.666666 44.000000 40.666668 40.333332 43.333332 43.000000 64.000000 43.333332 43.666668 26.200001 
dram[23]: 43.000000 64.000000 22.166666 43.000000 64.000000 32.500000 45.000000 29.666666 40.666668 41.000000 32.750000 43.333332 43.000000 43.666668 43.000000 43.333332 
dram[24]: 43.333332 43.000000 32.500000 43.000000 64.000000 64.000000 18.400000 44.500000 20.666666 31.000000 43.000000 32.500000 43.000000 64.000000 43.333332 43.333332 
dram[25]: 64.000000 43.000000 43.000000 43.333332 26.200001 64.000000 44.500000 44.500000 40.666668 24.600000 64.000000 43.000000 64.000000 43.000000 43.000000 32.750000 
dram[26]: 32.500000 32.750000 43.333332 43.333332 64.000000 64.000000 44.500000 44.500000 60.000000 60.000000 64.000000 26.400000 43.333332 32.500000 22.000000 43.333332 
dram[27]: 64.000000 64.000000 43.000000 43.333332 64.000000 43.000000 44.000000 44.500000 40.333332 60.000000 32.750000 43.000000 44.000000 43.666668 43.000000 22.000000 
dram[28]: 64.000000 43.333332 43.000000 43.333332 26.200001 64.000000 44.500000 29.666666 30.500000 41.000000 64.000000 32.500000 32.500000 32.750000 26.400000 43.000000 
dram[29]: 32.750000 64.000000 26.400000 44.000000 64.000000 64.000000 30.333334 44.000000 30.500000 30.750000 32.750000 43.000000 64.000000 64.000000 32.500000 64.000000 
dram[30]: 32.500000 43.333332 33.000000 32.500000 64.000000 64.000000 45.000000 44.000000 30.750000 24.799999 43.333332 33.000000 43.333332 64.000000 32.500000 32.750000 
dram[31]: 43.000000 43.000000 43.000000 43.000000 64.000000 64.000000 44.000000 45.000000 40.333332 31.250000 32.500000 33.000000 43.000000 43.000000 22.166666 32.500000 
average row locality = 63363/1606 = 39.453922
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       129       132       132       128       128        98        88       124       121       128       133       130       129       131       128 
dram[1]:       128       129       128       129       128       124       101        92       122       123       131       129       131       129       132       128 
dram[2]:       128       129       128       129       128       128        97        89       124       122       132       130       130       130       130       128 
dram[3]:       128       128       132       129       128       129        99        91       121       123       132       133       131       130       132       129 
dram[4]:       129       130       128       130       128       130        91        90       124       122       129       129       132       128       129       130 
dram[5]:       128       130       131       130       129       129        85        94       120       123       133       130       129       130       128       129 
dram[6]:       129       128       133       128       130       130        91        90       124       120       130       129       131       130       128       131 
dram[7]:       133       130       130       129       130       131        97        91       120       123       133       135       132       130       129       132 
dram[8]:       129       129       129       129       129       129        97        89       112       121       129       134       130       128       132       128 
dram[9]:       128       128       131       129       128       129        97        90       114       124       129       129       132       132       136       132 
dram[10]:       128       129       129       129       131       129        97        90       112       121       128       129       130       128       130       129 
dram[11]:       128       131       131       130       128       128       103        88       115       125       131       131       130       129       131       131 
dram[12]:       129       128       130       129       128       128        97        90       116       121       135       131       130       129       131       131 
dram[13]:       130       129       131       128       128       128        96        93       115       121       129       133       129       128       132       128 
dram[14]:       130       128       129       132       129       128        96        89       113       122       129       130       128       130       131       131 
dram[15]:       129       128       129       130       128       128        97        90       112       123       134       133       130       129       130       128 
dram[16]:       129       130       128       129       128       130        88        92       121       120       129       129       131       126       131       130 
dram[17]:       130       129       130       130       128       128        90        90       120       123       128       133       131       128       129       130 
dram[18]:       128       129       130       130       128       128        91        89       126       120       129       129       128       132       133       131 
dram[19]:       128       130       128       132       128       128        90        89       121       120       131       131       131       130       130       128 
dram[20]:       128       130       128       129       128       128        93        89       126       122       128       129       128       132       131       130 
dram[21]:       129       129       129       130       130       128        89        88       121       122       130       131       130       132       129       129 
dram[22]:       129       134       128       128       128       128        89        88       122       121       130       129       128       130       131       131 
dram[23]:       129       128       133       129       128       130        90        89       122       123       131       130       129       131       129       130 
dram[24]:       130       129       130       129       128       128        92        89       124       124       129       130       129       128       130       130 
dram[25]:       128       129       129       130       131       128        89        89       122       123       128       129       128       129       129       131 
dram[26]:       130       131       130       130       128       128        89        89       120       120       128       132       130       130       132       130 
dram[27]:       128       128       129       130       128       129        88        89       121       120       131       129       132       131       129       132 
dram[28]:       128       130       129       130       131       128        89        89       122       123       128       130       130       131       132       129 
dram[29]:       131       128       132       132       128       128        91        88       122       123       131       129       128       128       130       128 
dram[30]:       130       130       132       130       128       128        90        88       123       124       130       132       130       128       130       131 
dram[31]:       129       129       129       129       128       128        88        90       121       125       130       132       129       129       133       130 
total dram reads = 63363
bank skew: 136/85 = 1.60
chip skew: 2005/1969 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        799       806       795       783       795       814       799       811       820       826       828       794       794       795       792       806
dram[1]:        810       807       801       798       794       840       799       790       824       844       805       802       786       794       788       813
dram[2]:        797       796       794       797       813       793       788       806       802       833       819       804       790       791       807       802
dram[3]:        791       803       782       799       798       785       799       805       818       829       805       791       788       791       795       794
dram[4]:        797       792       808       799       796       805       816       801       824       827       805       810       788       805       808       804
dram[5]:        813       792       994       785       790       790       857       792       829       812       793       805       798       798       822       807
dram[6]:        806       805       782       788       786       794       814       789       800       820       813       801       793       801       823       796
dram[7]:        796       797       796       804       803       807       806       794       836       822       799       792       782       819       796       803
dram[8]:        791       816       802       791       794       797       809       808       827       819       804       785       791       804       801       803
dram[9]:        794       822       776       803       793       795       802       827       800       818       805       819       801       790       784       800
dram[10]:        796       801       789       796       791       811       812       802       805       821       802       823       798       815       803       814
dram[11]:        795       796       796       791       799       790       777       830       804       805       805       792       797       800       795       799
dram[12]:        799       797       782       792       801       795       822       809       806       831       808       829       793       810       811       800
dram[13]:        784       807       790       791       797       806       809       792       814       825       812       790       809       808       793       808
dram[14]:        794       792       793       780       806       836       831       807       809       811       795       801       810       799       806       795
dram[15]:        831       798       790       784       817       802       822       793       824       839       800       787       803       805       797       812
dram[16]:        807       787       791       797       801       792       801       791       818       841       805       810       798       842       793       807
dram[17]:        791       797       792       785       802       798       791       801       826       835       797       793       790       797       798       813
dram[18]:        802       819       796       808       791       802       788       805       798       817       803       832       806       802       791       803
dram[19]:        799       814       797       780       804       793       790       803       830       856       791       797       795       803       797       809
dram[20]:        803       798       793       805       798       797       793       795       803       827       802       802       805       788       795       817
dram[21]:        799       808       787       796       786       789       794       809       834       822       792       798       790       794       802       796
dram[22]:        799       788       797       799       823       800       800       823       825       830       797       804       806       804       807       804
dram[23]:        809       797       776       784       786       788       819       837       823       829       792       801       812       795       788       806
dram[24]:        783       797       787       793       797       793       801       810       802       815       801       800       802       805       798       801
dram[25]:        792       811       788       804       787       792       805       811       819       838       805       820       806       797       795       808
dram[26]:        802       794       798       789       802       804       836       803       829       840       817       803       798       808       798       800
dram[27]:        800       807       802       802       802       803       807       804       818       840       792       805       791       806       792       783
dram[28]:        804       793       787       786       778       796       795       809       811       819       821       804       812       807       816       809
dram[29]:        783       801       782       800       802       790       793       814       818       833       798       804       805       816       815       811
dram[30]:        810       791       785       794       793       797       802       825       816       811       811       795       799       819       804       796
dram[31]:        790       801       800       812       800       797       804       811       814       809       804       824       803       801       786       800
maximum mf latency per bank:
dram[0]:        370       386       355       357       371       344       379       358       384       424       415       399       366       374       364       373
dram[1]:        359       358       368       365       362       349       366       373       380       405       401       412       378       384       357       380
dram[2]:        341       351       351       390       373       378       351       368       382       437       406       399       355       402       359       376
dram[3]:        366       362       361       357       348       343       342       371       372       408       398       412       396       393       379       368
dram[4]:        360       369       374       368       367       378       349       371       376       427       399       399       357       380       369       378
dram[5]:        379       363       349       340       347       358       365       362       382       392       400       412       368       382       382       374
dram[6]:        345       352       343       355       366       346       352       345       372       381       399       399       374       400       389       380
dram[7]:        365       372       354       377       367       369       346       356       394       392       408       412       377       381       357       377
dram[8]:        353       362       359       381       361       389       348       375       374       392       378       391       360       377       344       388
dram[9]:        355       367       354       375       357       360       359       376       386       392       402       378       388       393       361       377
dram[10]:        374       365       370       360       364       365       348       350       374       401       409       391       378       374       373       370
dram[11]:        363       368       375       355       368       377       351       366       391       381       401       378       391       397       352       373
dram[12]:        355       360       347       360       350       359       377       364       370       394       388       391       382       401       375       382
dram[13]:        350       358       347       344       343       353       379       360       386       386       392       378       372       387       360       386
dram[14]:        344       353       362       361       367       381       369       367       370       392       378       391       362       377       375       372
dram[15]:        364       368       364       369       374       362       353       350       386       382       392       378       385       385       375       382
dram[16]:        360       359       352       379       388       382       353       353       372       413       391       392       384       387       363       385
dram[17]:        351       366       351       381       363       430       364       373       387       401       396       393       370       394       358       383
dram[18]:        359       389       406       401       348       355       350       352       376       393       391       392       376       383       367       383
dram[19]:        347       422       377       407       363       363       348       360       377       398       396       393       379       370       370       392
dram[20]:        355       364       363       341       345       358       358       350       374       425       391       392       389       389       372       370
dram[21]:        346       356       366       393       344       342       369       377       391       399       396       393       370       397       368       362
dram[22]:        375       383       346       378       357       366       349       355       374       416       391       392       368       382       372       370
dram[23]:        352       374       362       341       347       379       365       361       387       401       396       393       409       392       349       380
dram[24]:        344       346       350       358       347       368       348       374       372       398       391       392       379       384       359       386
dram[25]:        347       350       346       368       386       372       368       366       369       400       396       393       407       399       361       394
dram[26]:        358       355       369       386       374       375       353       392       375       420       391       392       402       407       374       366
dram[27]:        342       346       358       374       349       366       354       375       382       400       396       393       375       387       359       349
dram[28]:        384       389       392       353       359       371       348       375       372       405       391       392       386       408       373       378
dram[29]:        373       394       386       381       354       371       351       364       381       399       396       393       392       391       378       366
dram[30]:        362       359       353       374       346       353       365       356       372       401       391       392       388       400       377       354
dram[31]:        352       351       373       375       342       366       353       371       378       397       396       393       388       385       368       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61506 n_act=53 n_pre=37 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03128
n_activity=4865 dram_eff=0.4086
bk0: 129a 63402i bk1: 129a 63390i bk2: 132a 63370i bk3: 132a 63414i bk4: 128a 63446i bk5: 128a 63418i bk6: 98a 63406i bk7: 88a 63449i bk8: 124a 63323i bk9: 121a 63383i bk10: 128a 63433i bk11: 133a 63359i bk12: 130a 63392i bk13: 129a 63382i bk14: 131a 63342i bk15: 128a 63406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973340
Row_Buffer_Locality_read = 0.973340
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443302
Bank_Level_Parallism_Col = 1.448808
Bank_Level_Parallism_Ready = 1.106137
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448808 

BW Util details:
bwutil = 0.031278 
total_CMD = 63560 
util_bw = 1988 
Wasted_Col = 898 
Wasted_Row = 324 
Idle = 60350 

BW Util Bottlenecks: 
RCDc_limit = 450 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61506 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1988 
Row_Bus_Util =  0.001416 
CoL_Bus_Util = 0.031278 
Either_Row_CoL_Bus_Util = 0.032316 
Issued_on_Two_Bus_Simul_Util = 0.000378 
issued_two_Eff = 0.011685 
queue_avg = 0.215670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.21567
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61520 n_act=49 n_pre=33 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03121
n_activity=4668 dram_eff=0.425
bk0: 128a 63428i bk1: 129a 63397i bk2: 128a 63437i bk3: 129a 63415i bk4: 128a 63423i bk5: 124a 63415i bk6: 101a 63358i bk7: 92a 63405i bk8: 122a 63367i bk9: 123a 63380i bk10: 131a 63363i bk11: 129a 63358i bk12: 131a 63405i bk13: 129a 63417i bk14: 132a 63404i bk15: 128a 63398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975302
Row_Buffer_Locality_read = 0.975302
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.449303
Bank_Level_Parallism_Col = 1.454385
Bank_Level_Parallism_Ready = 1.134577
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.454385 

BW Util details:
bwutil = 0.031215 
total_CMD = 63560 
util_bw = 1984 
Wasted_Col = 885 
Wasted_Row = 287 
Idle = 60404 

BW Util Bottlenecks: 
RCDc_limit = 416 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61520 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1984 
Row_Bus_Util =  0.001290 
CoL_Bus_Util = 0.031215 
Either_Row_CoL_Bus_Util = 0.032096 
Issued_on_Two_Bus_Simul_Util = 0.000409 
issued_two_Eff = 0.012745 
queue_avg = 0.232489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.232489
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61521 n_act=46 n_pre=30 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03118
n_activity=4715 dram_eff=0.4204
bk0: 128a 63426i bk1: 129a 63390i bk2: 128a 63437i bk3: 129a 63387i bk4: 128a 63435i bk5: 128a 63433i bk6: 97a 63456i bk7: 89a 63451i bk8: 124a 63350i bk9: 122a 63388i bk10: 132a 63360i bk11: 130a 63368i bk12: 130a 63419i bk13: 130a 63406i bk14: 130a 63404i bk15: 128a 63417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976791
Row_Buffer_Locality_read = 0.976791
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.412800
Bank_Level_Parallism_Col = 1.419709
Bank_Level_Parallism_Ready = 1.110494
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419709 

BW Util details:
bwutil = 0.031183 
total_CMD = 63560 
util_bw = 1982 
Wasted_Col = 867 
Wasted_Row = 276 
Idle = 60435 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61521 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1982 
Row_Bus_Util =  0.001196 
CoL_Bus_Util = 0.031183 
Either_Row_CoL_Bus_Util = 0.032080 
Issued_on_Two_Bus_Simul_Util = 0.000299 
issued_two_Eff = 0.009318 
queue_avg = 0.216425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.216425
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61503 n_act=49 n_pre=33 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03139
n_activity=4928 dram_eff=0.4048
bk0: 128a 63438i bk1: 128a 63421i bk2: 132a 63406i bk3: 129a 63415i bk4: 128a 63442i bk5: 129a 63413i bk6: 99a 63403i bk7: 91a 63446i bk8: 121a 63385i bk9: 123a 63376i bk10: 132a 63366i bk11: 133a 63362i bk12: 131a 63333i bk13: 130a 63400i bk14: 132a 63398i bk15: 129a 63396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975439
Row_Buffer_Locality_read = 0.975439
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.459936
Bank_Level_Parallism_Col = 1.461402
Bank_Level_Parallism_Ready = 1.120301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.461402 

BW Util details:
bwutil = 0.031388 
total_CMD = 63560 
util_bw = 1995 
Wasted_Col = 844 
Wasted_Row = 281 
Idle = 60440 

BW Util Bottlenecks: 
RCDc_limit = 429 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61503 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1995 
Row_Bus_Util =  0.001290 
CoL_Bus_Util = 0.031388 
Either_Row_CoL_Bus_Util = 0.032363 
Issued_on_Two_Bus_Simul_Util = 0.000315 
issued_two_Eff = 0.009723 
queue_avg = 0.189160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.18916
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61517 n_act=51 n_pre=35 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03114
n_activity=4886 dram_eff=0.405
bk0: 129a 63410i bk1: 130a 63387i bk2: 128a 63436i bk3: 130a 63396i bk4: 128a 63439i bk5: 130a 63406i bk6: 91a 63383i bk7: 90a 63399i bk8: 124a 63354i bk9: 122a 63395i bk10: 129a 63391i bk11: 129a 63385i bk12: 132a 63403i bk13: 128a 63429i bk14: 129a 63386i bk15: 130a 63392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974229
Row_Buffer_Locality_read = 0.974229
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423029
Bank_Level_Parallism_Col = 1.422284
Bank_Level_Parallism_Ready = 1.092471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.422284 

BW Util details:
bwutil = 0.031136 
total_CMD = 63560 
util_bw = 1979 
Wasted_Col = 913 
Wasted_Row = 304 
Idle = 60364 

BW Util Bottlenecks: 
RCDc_limit = 441 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61517 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1979 
Row_Bus_Util =  0.001353 
CoL_Bus_Util = 0.031136 
Either_Row_CoL_Bus_Util = 0.032143 
Issued_on_Two_Bus_Simul_Util = 0.000346 
issued_two_Eff = 0.010768 
queue_avg = 0.234377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.234377
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61512 n_act=54 n_pre=38 n_ref_event=0 n_req=1978 n_rd=1978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03112
n_activity=4982 dram_eff=0.397
bk0: 128a 63405i bk1: 130a 63358i bk2: 131a 63398i bk3: 130a 63418i bk4: 129a 63412i bk5: 129a 63395i bk6: 85a 63417i bk7: 94a 63403i bk8: 120a 63407i bk9: 123a 63355i bk10: 133a 63346i bk11: 130a 63342i bk12: 129a 63429i bk13: 130a 63391i bk14: 128a 63427i bk15: 129a 63373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972700
Row_Buffer_Locality_read = 0.972700
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.460069
Bank_Level_Parallism_Col = 1.460943
Bank_Level_Parallism_Ready = 1.118301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460943 

BW Util details:
bwutil = 0.031120 
total_CMD = 63560 
util_bw = 1978 
Wasted_Col = 896 
Wasted_Row = 319 
Idle = 60367 

BW Util Bottlenecks: 
RCDc_limit = 476 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61512 
Read = 1978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1978 
total_req = 1978 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1978 
Row_Bus_Util =  0.001447 
CoL_Bus_Util = 0.031120 
Either_Row_CoL_Bus_Util = 0.032222 
Issued_on_Two_Bus_Simul_Util = 0.000346 
issued_two_Eff = 0.010742 
queue_avg = 0.232662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.232662
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61515 n_act=51 n_pre=35 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03118
n_activity=4806 dram_eff=0.4124
bk0: 129a 63399i bk1: 128a 63404i bk2: 133a 63405i bk3: 128a 63431i bk4: 130a 63409i bk5: 130a 63379i bk6: 91a 63442i bk7: 90a 63423i bk8: 124a 63351i bk9: 120a 63387i bk10: 130a 63364i bk11: 129a 63389i bk12: 131a 63343i bk13: 130a 63381i bk14: 128a 63420i bk15: 131a 63340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974268
Row_Buffer_Locality_read = 0.974268
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.468279
Bank_Level_Parallism_Col = 1.464248
Bank_Level_Parallism_Ready = 1.128153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464248 

BW Util details:
bwutil = 0.031183 
total_CMD = 63560 
util_bw = 1982 
Wasted_Col = 914 
Wasted_Row = 288 
Idle = 60376 

BW Util Bottlenecks: 
RCDc_limit = 449 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 548 
rwq = 0 
CCDLc_limit_alone = 548 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61515 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1982 
Row_Bus_Util =  0.001353 
CoL_Bus_Util = 0.031183 
Either_Row_CoL_Bus_Util = 0.032174 
Issued_on_Two_Bus_Simul_Util = 0.000362 
issued_two_Eff = 0.011247 
queue_avg = 0.234582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.234582
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61476 n_act=60 n_pre=44 n_ref_event=0 n_req=2005 n_rd=2005 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03154
n_activity=5385 dram_eff=0.3723
bk0: 133a 63380i bk1: 130a 63367i bk2: 130a 63385i bk3: 129a 63417i bk4: 130a 63409i bk5: 131a 63374i bk6: 97a 63455i bk7: 91a 63403i bk8: 120a 63410i bk9: 123a 63375i bk10: 133a 63351i bk11: 135a 63286i bk12: 132a 63340i bk13: 130a 63397i bk14: 129a 63405i bk15: 132a 63386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970075
Row_Buffer_Locality_read = 0.970075
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.414127
Bank_Level_Parallism_Col = 1.404643
Bank_Level_Parallism_Ready = 1.129676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.404643 

BW Util details:
bwutil = 0.031545 
total_CMD = 63560 
util_bw = 2005 
Wasted_Col = 1047 
Wasted_Row = 360 
Idle = 60148 

BW Util Bottlenecks: 
RCDc_limit = 545 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 585 
rwq = 0 
CCDLc_limit_alone = 585 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61476 
Read = 2005 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 2005 
total_req = 2005 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 2005 
Row_Bus_Util =  0.001636 
CoL_Bus_Util = 0.031545 
Either_Row_CoL_Bus_Util = 0.032788 
Issued_on_Two_Bus_Simul_Util = 0.000393 
issued_two_Eff = 0.011996 
queue_avg = 0.266362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.266362
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61528 n_act=48 n_pre=32 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03106
n_activity=4586 dram_eff=0.4304
bk0: 129a 63416i bk1: 129a 63386i bk2: 129a 63407i bk3: 129a 63400i bk4: 129a 63400i bk5: 129a 63378i bk6: 97a 63465i bk7: 89a 63416i bk8: 112a 63407i bk9: 121a 63362i bk10: 129a 63400i bk11: 134a 63277i bk12: 130a 63425i bk13: 128a 63427i bk14: 132a 63410i bk15: 128a 63411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975684
Row_Buffer_Locality_read = 0.975684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472474
Bank_Level_Parallism_Col = 1.477886
Bank_Level_Parallism_Ready = 1.138804
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477886 

BW Util details:
bwutil = 0.031057 
total_CMD = 63560 
util_bw = 1974 
Wasted_Col = 832 
Wasted_Row = 282 
Idle = 60472 

BW Util Bottlenecks: 
RCDc_limit = 385 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61528 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1974 
Row_Bus_Util =  0.001259 
CoL_Bus_Util = 0.031057 
Either_Row_CoL_Bus_Util = 0.031970 
Issued_on_Two_Bus_Simul_Util = 0.000346 
issued_two_Eff = 0.010827 
queue_avg = 0.192637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.192637
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61495 n_act=56 n_pre=40 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03128
n_activity=5071 dram_eff=0.392
bk0: 128a 63442i bk1: 128a 63418i bk2: 131a 63411i bk3: 129a 63415i bk4: 128a 63446i bk5: 129a 63396i bk6: 97a 63459i bk7: 90a 63401i bk8: 114a 63367i bk9: 124a 63325i bk10: 129a 63403i bk11: 129a 63389i bk12: 132a 63386i bk13: 132a 63375i bk14: 136a 63322i bk15: 132a 63338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971831
Row_Buffer_Locality_read = 0.971831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.414034
Bank_Level_Parallism_Col = 1.410978
Bank_Level_Parallism_Ready = 1.103119
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410978 

BW Util details:
bwutil = 0.031278 
total_CMD = 63560 
util_bw = 1988 
Wasted_Col = 964 
Wasted_Row = 340 
Idle = 60268 

BW Util Bottlenecks: 
RCDc_limit = 496 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 551 
rwq = 0 
CCDLc_limit_alone = 551 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61495 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1988 
Row_Bus_Util =  0.001510 
CoL_Bus_Util = 0.031278 
Either_Row_CoL_Bus_Util = 0.032489 
Issued_on_Two_Bus_Simul_Util = 0.000299 
issued_two_Eff = 0.009201 
queue_avg = 0.222703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.222703
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61542 n_act=43 n_pre=27 n_ref_event=0 n_req=1969 n_rd=1969 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03098
n_activity=4295 dram_eff=0.4584
bk0: 128a 63427i bk1: 129a 63384i bk2: 129a 63421i bk3: 129a 63400i bk4: 131a 63388i bk5: 129a 63372i bk6: 97a 63450i bk7: 90a 63454i bk8: 112a 63418i bk9: 121a 63363i bk10: 128a 63418i bk11: 129a 63389i bk12: 130a 63420i bk13: 128a 63422i bk14: 130a 63394i bk15: 129a 63384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978162
Row_Buffer_Locality_read = 0.978162
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520619
Bank_Level_Parallism_Col = 1.503522
Bank_Level_Parallism_Ready = 1.127984
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.503522 

BW Util details:
bwutil = 0.030979 
total_CMD = 63560 
util_bw = 1969 
Wasted_Col = 750 
Wasted_Row = 191 
Idle = 60650 

BW Util Bottlenecks: 
RCDc_limit = 323 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61542 
Read = 1969 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 27 
n_ref = 0 
n_req = 1969 
total_req = 1969 

Dual Bus Interface Util: 
issued_total_row = 70 
issued_total_col = 1969 
Row_Bus_Util =  0.001101 
CoL_Bus_Util = 0.030979 
Either_Row_CoL_Bus_Util = 0.031750 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.010406 
queue_avg = 0.204531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.204531
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61493 n_act=56 n_pre=40 n_ref_event=0 n_req=1990 n_rd=1990 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03131
n_activity=5000 dram_eff=0.398
bk0: 128a 63430i bk1: 131a 63367i bk2: 131a 63413i bk3: 130a 63402i bk4: 128a 63437i bk5: 128a 63431i bk6: 103a 63289i bk7: 88a 63447i bk8: 115a 63390i bk9: 125a 63302i bk10: 131a 63388i bk11: 131a 63318i bk12: 130a 63413i bk13: 129a 63374i bk14: 131a 63406i bk15: 131a 63393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971859
Row_Buffer_Locality_read = 0.971859
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.405741
Bank_Level_Parallism_Col = 1.412832
Bank_Level_Parallism_Ready = 1.115075
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.412832 

BW Util details:
bwutil = 0.031309 
total_CMD = 63560 
util_bw = 1990 
Wasted_Col = 1023 
Wasted_Row = 366 
Idle = 60181 

BW Util Bottlenecks: 
RCDc_limit = 512 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61493 
Read = 1990 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1990 
total_req = 1990 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1990 
Row_Bus_Util =  0.001510 
CoL_Bus_Util = 0.031309 
Either_Row_CoL_Bus_Util = 0.032520 
Issued_on_Two_Bus_Simul_Util = 0.000299 
issued_two_Eff = 0.009192 
queue_avg = 0.232867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.232867
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61501 n_act=57 n_pre=41 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0312
n_activity=4993 dram_eff=0.3972
bk0: 129a 63402i bk1: 128a 63403i bk2: 130a 63409i bk3: 129a 63405i bk4: 128a 63417i bk5: 128a 63425i bk6: 97a 63450i bk7: 90a 63411i bk8: 116a 63337i bk9: 121a 63359i bk10: 135a 63214i bk11: 131a 63370i bk12: 130a 63408i bk13: 129a 63373i bk14: 131a 63335i bk15: 131a 63343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971256
Row_Buffer_Locality_read = 0.971256
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491142
Bank_Level_Parallism_Col = 1.507864
Bank_Level_Parallism_Ready = 1.141200
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507864 

BW Util details:
bwutil = 0.031199 
total_CMD = 63560 
util_bw = 1983 
Wasted_Col = 917 
Wasted_Row = 374 
Idle = 60286 

BW Util Bottlenecks: 
RCDc_limit = 505 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61501 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1983 
Row_Bus_Util =  0.001542 
CoL_Bus_Util = 0.031199 
Either_Row_CoL_Bus_Util = 0.032395 
Issued_on_Two_Bus_Simul_Util = 0.000346 
issued_two_Eff = 0.010685 
queue_avg = 0.280098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.280098
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61513 n_act=53 n_pre=37 n_ref_event=0 n_req=1978 n_rd=1978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03112
n_activity=4776 dram_eff=0.4142
bk0: 130a 63372i bk1: 129a 63381i bk2: 131a 63364i bk3: 128a 63448i bk4: 128a 63439i bk5: 128a 63426i bk6: 96a 63451i bk7: 93a 63384i bk8: 115a 63392i bk9: 121a 63372i bk10: 129a 63391i bk11: 133a 63310i bk12: 129a 63378i bk13: 128a 63415i bk14: 132a 63310i bk15: 128a 63415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973205
Row_Buffer_Locality_read = 0.973205
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489835
Bank_Level_Parallism_Col = 1.484397
Bank_Level_Parallism_Ready = 1.131951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482624 

BW Util details:
bwutil = 0.031120 
total_CMD = 63560 
util_bw = 1978 
Wasted_Col = 869 
Wasted_Row = 301 
Idle = 60412 

BW Util Bottlenecks: 
RCDc_limit = 452 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61513 
Read = 1978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1978 
total_req = 1978 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1978 
Row_Bus_Util =  0.001416 
CoL_Bus_Util = 0.031120 
Either_Row_CoL_Bus_Util = 0.032206 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.010259 
queue_avg = 0.209943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.209943
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61531 n_act=47 n_pre=31 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03107
n_activity=4616 dram_eff=0.4279
bk0: 130a 63371i bk1: 128a 63415i bk2: 129a 63408i bk3: 132a 63353i bk4: 129a 63417i bk5: 128a 63416i bk6: 96a 63428i bk7: 89a 63455i bk8: 113a 63385i bk9: 122a 63375i bk10: 129a 63420i bk11: 130a 63394i bk12: 128a 63453i bk13: 130a 63386i bk14: 131a 63360i bk15: 131a 63387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976203
Row_Buffer_Locality_read = 0.976203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438317
Bank_Level_Parallism_Col = 1.429021
Bank_Level_Parallism_Ready = 1.114937
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.429021 

BW Util details:
bwutil = 0.031073 
total_CMD = 63560 
util_bw = 1975 
Wasted_Col = 911 
Wasted_Row = 251 
Idle = 60423 

BW Util Bottlenecks: 
RCDc_limit = 407 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 577 
rwq = 0 
CCDLc_limit_alone = 577 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61531 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1975 
Row_Bus_Util =  0.001227 
CoL_Bus_Util = 0.031073 
Either_Row_CoL_Bus_Util = 0.031923 
Issued_on_Two_Bus_Simul_Util = 0.000378 
issued_two_Eff = 0.011828 
queue_avg = 0.234062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.234062
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61525 n_act=47 n_pre=31 n_ref_event=0 n_req=1978 n_rd=1978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03112
n_activity=4508 dram_eff=0.4388
bk0: 129a 63401i bk1: 128a 63399i bk2: 129a 63436i bk3: 130a 63417i bk4: 128a 63434i bk5: 128a 63431i bk6: 97a 63454i bk7: 90a 63400i bk8: 112a 63413i bk9: 123a 63347i bk10: 134a 63406i bk11: 133a 63314i bk12: 130a 63409i bk13: 129a 63397i bk14: 130a 63384i bk15: 128a 63381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976239
Row_Buffer_Locality_read = 0.976239
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.521739
Bank_Level_Parallism_Col = 1.513694
Bank_Level_Parallism_Ready = 1.146613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.513694 

BW Util details:
bwutil = 0.031120 
total_CMD = 63560 
util_bw = 1978 
Wasted_Col = 750 
Wasted_Row = 239 
Idle = 60593 

BW Util Bottlenecks: 
RCDc_limit = 380 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 450 
rwq = 0 
CCDLc_limit_alone = 450 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61525 
Read = 1978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1978 
total_req = 1978 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1978 
Row_Bus_Util =  0.001227 
CoL_Bus_Util = 0.031120 
Either_Row_CoL_Bus_Util = 0.032017 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.010319 
queue_avg = 0.187272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.187272
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61531 n_act=48 n_pre=32 n_ref_event=0 n_req=1971 n_rd=1971 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03101
n_activity=4474 dram_eff=0.4405
bk0: 129a 63385i bk1: 130a 63383i bk2: 128a 63436i bk3: 129a 63388i bk4: 128a 63437i bk5: 130a 63368i bk6: 88a 63470i bk7: 92a 63391i bk8: 121a 63382i bk9: 120a 63407i bk10: 129a 63414i bk11: 129a 63383i bk12: 131a 63400i bk13: 126a 63392i bk14: 131a 63365i bk15: 130a 63346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975647
Row_Buffer_Locality_read = 0.975647
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534137
Bank_Level_Parallism_Col = 1.528392
Bank_Level_Parallism_Ready = 1.137494
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.521755 

BW Util details:
bwutil = 0.031010 
total_CMD = 63560 
util_bw = 1971 
Wasted_Col = 766 
Wasted_Row = 251 
Idle = 60572 

BW Util Bottlenecks: 
RCDc_limit = 414 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 448 
rwq = 0 
CCDLc_limit_alone = 448 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61531 
Read = 1971 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1971 
total_req = 1971 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1971 
Row_Bus_Util =  0.001259 
CoL_Bus_Util = 0.031010 
Either_Row_CoL_Bus_Util = 0.031923 
Issued_on_Two_Bus_Simul_Util = 0.000346 
issued_two_Eff = 0.010843 
queue_avg = 0.225834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.225834
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61517 n_act=48 n_pre=32 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0311
n_activity=4621 dram_eff=0.4278
bk0: 130a 63398i bk1: 129a 63385i bk2: 130a 63432i bk3: 130a 63413i bk4: 128a 63443i bk5: 128a 63401i bk6: 90a 63413i bk7: 90a 63451i bk8: 120a 63408i bk9: 123a 63355i bk10: 128a 63438i bk11: 133a 63329i bk12: 131a 63373i bk13: 128a 63422i bk14: 129a 63396i bk15: 130a 63365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975721
Row_Buffer_Locality_read = 0.975721
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.449904
Bank_Level_Parallism_Col = 1.452669
Bank_Level_Parallism_Ready = 1.140111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.452313 

BW Util details:
bwutil = 0.031104 
total_CMD = 63560 
util_bw = 1977 
Wasted_Col = 863 
Wasted_Row = 274 
Idle = 60446 

BW Util Bottlenecks: 
RCDc_limit = 423 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 508 
rwq = 0 
CCDLc_limit_alone = 508 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61517 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1977 
Row_Bus_Util =  0.001259 
CoL_Bus_Util = 0.031104 
Either_Row_CoL_Bus_Util = 0.032143 
Issued_on_Two_Bus_Simul_Util = 0.000220 
issued_two_Eff = 0.006853 
queue_avg = 0.225975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.225975
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61513 n_act=51 n_pre=35 n_ref_event=0 n_req=1981 n_rd=1981 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03117
n_activity=4796 dram_eff=0.4131
bk0: 128a 63450i bk1: 129a 63399i bk2: 130a 63413i bk3: 130a 63404i bk4: 128a 63437i bk5: 128a 63415i bk6: 91a 63396i bk7: 89a 63406i bk8: 126a 63358i bk9: 120a 63408i bk10: 129a 63408i bk11: 129a 63397i bk12: 128a 63434i bk13: 132a 63360i bk14: 133a 63372i bk15: 131a 63335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974255
Row_Buffer_Locality_read = 0.974255
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.460353
Bank_Level_Parallism_Col = 1.464221
Bank_Level_Parallism_Ready = 1.120646
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464221 

BW Util details:
bwutil = 0.031167 
total_CMD = 63560 
util_bw = 1981 
Wasted_Col = 829 
Wasted_Row = 305 
Idle = 60445 

BW Util Bottlenecks: 
RCDc_limit = 428 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61513 
Read = 1981 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1981 
total_req = 1981 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1981 
Row_Bus_Util =  0.001353 
CoL_Bus_Util = 0.031167 
Either_Row_CoL_Bus_Util = 0.032206 
Issued_on_Two_Bus_Simul_Util = 0.000315 
issued_two_Eff = 0.009770 
queue_avg = 0.202533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.202533
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61522 n_act=49 n_pre=33 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03107
n_activity=4724 dram_eff=0.4181
bk0: 128a 63428i bk1: 130a 63357i bk2: 128a 63438i bk3: 132a 63324i bk4: 128a 63437i bk5: 128a 63428i bk6: 90a 63440i bk7: 89a 63442i bk8: 121a 63384i bk9: 120a 63403i bk10: 131a 63393i bk11: 131a 63333i bk12: 131a 63384i bk13: 130a 63356i bk14: 130a 63392i bk15: 128a 63403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975190
Row_Buffer_Locality_read = 0.975190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.480658
Bank_Level_Parallism_Col = 1.481243
Bank_Level_Parallism_Ready = 1.145316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481243 

BW Util details:
bwutil = 0.031073 
total_CMD = 63560 
util_bw = 1975 
Wasted_Col = 854 
Wasted_Row = 273 
Idle = 60458 

BW Util Bottlenecks: 
RCDc_limit = 424 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61522 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1975 
Row_Bus_Util =  0.001290 
CoL_Bus_Util = 0.031073 
Either_Row_CoL_Bus_Util = 0.032064 
Issued_on_Two_Bus_Simul_Util = 0.000299 
issued_two_Eff = 0.009323 
queue_avg = 0.216347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.216347
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61523 n_act=47 n_pre=31 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03114
n_activity=4747 dram_eff=0.4169
bk0: 128a 63423i bk1: 130a 63380i bk2: 128a 63426i bk3: 129a 63409i bk4: 128a 63453i bk5: 128a 63418i bk6: 93a 63391i bk7: 89a 63451i bk8: 126a 63315i bk9: 122a 63382i bk10: 128a 63430i bk11: 129a 63395i bk12: 128a 63430i bk13: 132a 63376i bk14: 131a 63367i bk15: 130a 63391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976251
Row_Buffer_Locality_read = 0.976251
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.436045
Bank_Level_Parallism_Col = 1.436774
Bank_Level_Parallism_Ready = 1.110662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436774 

BW Util details:
bwutil = 0.031136 
total_CMD = 63560 
util_bw = 1979 
Wasted_Col = 888 
Wasted_Row = 268 
Idle = 60425 

BW Util Bottlenecks: 
RCDc_limit = 399 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61523 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1979 
Row_Bus_Util =  0.001227 
CoL_Bus_Util = 0.031136 
Either_Row_CoL_Bus_Util = 0.032048 
Issued_on_Two_Bus_Simul_Util = 0.000315 
issued_two_Eff = 0.009818 
queue_avg = 0.233370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.23337
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61527 n_act=47 n_pre=31 n_ref_event=0 n_req=1976 n_rd=1976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03109
n_activity=4748 dram_eff=0.4162
bk0: 129a 63399i bk1: 129a 63379i bk2: 129a 63406i bk3: 130a 63376i bk4: 130a 63403i bk5: 128a 63428i bk6: 89a 63426i bk7: 88a 63430i bk8: 121a 63383i bk9: 122a 63379i bk10: 130a 63399i bk11: 131a 63370i bk12: 130a 63416i bk13: 132a 63398i bk14: 129a 63405i bk15: 129a 63404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976215
Row_Buffer_Locality_read = 0.976215
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467163
Bank_Level_Parallism_Col = 1.462687
Bank_Level_Parallism_Ready = 1.130061
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462687 

BW Util details:
bwutil = 0.031089 
total_CMD = 63560 
util_bw = 1976 
Wasted_Col = 865 
Wasted_Row = 250 
Idle = 60469 

BW Util Bottlenecks: 
RCDc_limit = 412 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61527 
Read = 1976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1976 
total_req = 1976 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1976 
Row_Bus_Util =  0.001227 
CoL_Bus_Util = 0.031089 
Either_Row_CoL_Bus_Util = 0.031986 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.010330 
queue_avg = 0.200315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.200315
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61523 n_act=49 n_pre=33 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03106
n_activity=4719 dram_eff=0.4183
bk0: 129a 63397i bk1: 134a 63258i bk2: 128a 63428i bk3: 128a 63417i bk4: 128a 63429i bk5: 128a 63415i bk6: 89a 63430i bk7: 88a 63436i bk8: 122a 63381i bk9: 121a 63384i bk10: 130a 63404i bk11: 129a 63410i bk12: 128a 63450i bk13: 130a 63404i bk14: 131a 63383i bk15: 131a 63322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975177
Row_Buffer_Locality_read = 0.975177
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.469872
Bank_Level_Parallism_Col = 1.478727
Bank_Level_Parallism_Ready = 1.127153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.478727 

BW Util details:
bwutil = 0.031057 
total_CMD = 63560 
util_bw = 1974 
Wasted_Col = 852 
Wasted_Row = 294 
Idle = 60440 

BW Util Bottlenecks: 
RCDc_limit = 401 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 528 
rwq = 0 
CCDLc_limit_alone = 528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61523 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1974 
Row_Bus_Util =  0.001290 
CoL_Bus_Util = 0.031057 
Either_Row_CoL_Bus_Util = 0.032048 
Issued_on_Two_Bus_Simul_Util = 0.000299 
issued_two_Eff = 0.009327 
queue_avg = 0.238782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.238782
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61516 n_act=50 n_pre=34 n_ref_event=0 n_req=1981 n_rd=1981 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03117
n_activity=4795 dram_eff=0.4131
bk0: 129a 63411i bk1: 128a 63413i bk2: 133a 63346i bk3: 129a 63407i bk4: 128a 63439i bk5: 130a 63389i bk6: 90a 63451i bk7: 89a 63425i bk8: 122a 63383i bk9: 123a 63378i bk10: 131a 63377i bk11: 130a 63372i bk12: 129a 63408i bk13: 131a 63394i bk14: 129a 63410i bk15: 130a 63388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974760
Row_Buffer_Locality_read = 0.974760
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433974
Bank_Level_Parallism_Col = 1.437918
Bank_Level_Parallism_Ready = 1.115093
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437918 

BW Util details:
bwutil = 0.031167 
total_CMD = 63560 
util_bw = 1981 
Wasted_Col = 895 
Wasted_Row = 297 
Idle = 60387 

BW Util Bottlenecks: 
RCDc_limit = 446 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 516 
rwq = 0 
CCDLc_limit_alone = 516 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61516 
Read = 1981 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 1981 
total_req = 1981 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 1981 
Row_Bus_Util =  0.001322 
CoL_Bus_Util = 0.031167 
Either_Row_CoL_Bus_Util = 0.032159 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.010274 
queue_avg = 0.225535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.225535
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61514 n_act=52 n_pre=36 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03114
n_activity=5075 dram_eff=0.39
bk0: 130a 63403i bk1: 129a 63396i bk2: 130a 63400i bk3: 129a 63391i bk4: 128a 63452i bk5: 128a 63411i bk6: 92a 63380i bk7: 89a 63421i bk8: 124a 63304i bk9: 124a 63360i bk10: 129a 63418i bk11: 130a 63372i bk12: 129a 63407i bk13: 128a 63446i bk14: 130a 63397i bk15: 130a 63391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973724
Row_Buffer_Locality_read = 0.973724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.435721
Bank_Level_Parallism_Col = 1.442490
Bank_Level_Parallism_Ready = 1.130369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.442490 

BW Util details:
bwutil = 0.031136 
total_CMD = 63560 
util_bw = 1979 
Wasted_Col = 896 
Wasted_Row = 322 
Idle = 60363 

BW Util Bottlenecks: 
RCDc_limit = 469 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61514 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1979 
Row_Bus_Util =  0.001385 
CoL_Bus_Util = 0.031136 
Either_Row_CoL_Bus_Util = 0.032190 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.010264 
queue_avg = 0.190245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.190245
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61534 n_act=47 n_pre=31 n_ref_event=0 n_req=1972 n_rd=1972 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03103
n_activity=4654 dram_eff=0.4237
bk0: 128a 63433i bk1: 129a 63385i bk2: 129a 63416i bk3: 130a 63382i bk4: 131a 63352i bk5: 128a 63414i bk6: 89a 63448i bk7: 89a 63449i bk8: 122a 63391i bk9: 123a 63332i bk10: 128a 63424i bk11: 129a 63381i bk12: 128a 63430i bk13: 129a 63413i bk14: 129a 63396i bk15: 131a 63375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976166
Row_Buffer_Locality_read = 0.976166
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466515
Bank_Level_Parallism_Col = 1.472905
Bank_Level_Parallism_Ready = 1.154665
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472905 

BW Util details:
bwutil = 0.031026 
total_CMD = 63560 
util_bw = 1972 
Wasted_Col = 823 
Wasted_Row = 281 
Idle = 60484 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61534 
Read = 1972 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1972 
total_req = 1972 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1972 
Row_Bus_Util =  0.001227 
CoL_Bus_Util = 0.031026 
Either_Row_CoL_Bus_Util = 0.031875 
Issued_on_Two_Bus_Simul_Util = 0.000378 
issued_two_Eff = 0.011846 
queue_avg = 0.211249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.211249
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61520 n_act=49 n_pre=33 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0311
n_activity=4725 dram_eff=0.4184
bk0: 130a 63372i bk1: 131a 63358i bk2: 130a 63422i bk3: 130a 63399i bk4: 128a 63456i bk5: 128a 63423i bk6: 89a 63462i bk7: 89a 63449i bk8: 120a 63399i bk9: 120a 63412i bk10: 128a 63426i bk11: 132a 63339i bk12: 130a 63411i bk13: 130a 63371i bk14: 132a 63327i bk15: 130a 63384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975215
Row_Buffer_Locality_read = 0.975215
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457033
Bank_Level_Parallism_Col = 1.459034
Bank_Level_Parallism_Ready = 1.112797
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459034 

BW Util details:
bwutil = 0.031104 
total_CMD = 63560 
util_bw = 1977 
Wasted_Col = 848 
Wasted_Row = 282 
Idle = 60453 

BW Util Bottlenecks: 
RCDc_limit = 426 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61520 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1977 
Row_Bus_Util =  0.001290 
CoL_Bus_Util = 0.031104 
Either_Row_CoL_Bus_Util = 0.032096 
Issued_on_Two_Bus_Simul_Util = 0.000299 
issued_two_Eff = 0.009314 
queue_avg = 0.239962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.239962
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61533 n_act=46 n_pre=30 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03106
n_activity=4530 dram_eff=0.4358
bk0: 128a 63420i bk1: 128a 63408i bk2: 129a 63409i bk3: 130a 63385i bk4: 128a 63452i bk5: 129a 63395i bk6: 88a 63454i bk7: 89a 63453i bk8: 121a 63385i bk9: 120a 63401i bk10: 131a 63367i bk11: 129a 63373i bk12: 132a 63409i bk13: 131a 63396i bk14: 129a 63392i bk15: 132a 63313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976697
Row_Buffer_Locality_read = 0.976697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.515924
Bank_Level_Parallism_Col = 1.506042
Bank_Level_Parallism_Ready = 1.113982
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506042 

BW Util details:
bwutil = 0.031057 
total_CMD = 63560 
util_bw = 1974 
Wasted_Col = 784 
Wasted_Row = 225 
Idle = 60577 

BW Util Bottlenecks: 
RCDc_limit = 403 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61533 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1974 
Row_Bus_Util =  0.001196 
CoL_Bus_Util = 0.031057 
Either_Row_CoL_Bus_Util = 0.031891 
Issued_on_Two_Bus_Simul_Util = 0.000362 
issued_two_Eff = 0.011347 
queue_avg = 0.205396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.205396
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61509 n_act=52 n_pre=36 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03114
n_activity=4866 dram_eff=0.4067
bk0: 128a 63439i bk1: 130a 63387i bk2: 129a 63408i bk3: 130a 63411i bk4: 131a 63368i bk5: 128a 63421i bk6: 89a 63469i bk7: 89a 63418i bk8: 122a 63358i bk9: 123a 63382i bk10: 128a 63407i bk11: 130a 63365i bk12: 130a 63382i bk13: 131a 63373i bk14: 132a 63348i bk15: 129a 63374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973724
Row_Buffer_Locality_read = 0.973724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.469524
Bank_Level_Parallism_Col = 1.484935
Bank_Level_Parallism_Ready = 1.135927
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484935 

BW Util details:
bwutil = 0.031136 
total_CMD = 63560 
util_bw = 1979 
Wasted_Col = 843 
Wasted_Row = 328 
Idle = 60410 

BW Util Bottlenecks: 
RCDc_limit = 459 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61509 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1979 
Row_Bus_Util =  0.001385 
CoL_Bus_Util = 0.031136 
Either_Row_CoL_Bus_Util = 0.032269 
Issued_on_Two_Bus_Simul_Util = 0.000252 
issued_two_Eff = 0.007801 
queue_avg = 0.222247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.222247
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61525 n_act=48 n_pre=32 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0311
n_activity=4631 dram_eff=0.4269
bk0: 131a 63397i bk1: 128a 63412i bk2: 132a 63341i bk3: 132a 63374i bk4: 128a 63432i bk5: 128a 63433i bk6: 91a 63427i bk7: 88a 63447i bk8: 122a 63360i bk9: 123a 63354i bk10: 131a 63375i bk11: 129a 63377i bk12: 128a 63441i bk13: 128a 63415i bk14: 130a 63376i bk15: 128a 63391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975721
Row_Buffer_Locality_read = 0.975721
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492027
Bank_Level_Parallism_Col = 1.486206
Bank_Level_Parallism_Ready = 1.155792
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.486206 

BW Util details:
bwutil = 0.031104 
total_CMD = 63560 
util_bw = 1977 
Wasted_Col = 843 
Wasted_Row = 253 
Idle = 60487 

BW Util Bottlenecks: 
RCDc_limit = 410 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 512 
rwq = 0 
CCDLc_limit_alone = 512 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61525 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1977 
Row_Bus_Util =  0.001259 
CoL_Bus_Util = 0.031104 
Either_Row_CoL_Bus_Util = 0.032017 
Issued_on_Two_Bus_Simul_Util = 0.000346 
issued_two_Eff = 0.010811 
queue_avg = 0.220815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.220815
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61512 n_act=52 n_pre=36 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03121
n_activity=4685 dram_eff=0.4235
bk0: 130a 63373i bk1: 130a 63386i bk2: 132a 63401i bk3: 130a 63376i bk4: 128a 63432i bk5: 128a 63414i bk6: 90a 63458i bk7: 88a 63444i bk8: 123a 63358i bk9: 124a 63339i bk10: 130a 63402i bk11: 132a 63366i bk12: 130a 63411i bk13: 128a 63442i bk14: 130a 63359i bk15: 131a 63352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973790
Row_Buffer_Locality_read = 0.973790
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.499191
Bank_Level_Parallism_Col = 1.498915
Bank_Level_Parallism_Ready = 1.129032
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498915 

BW Util details:
bwutil = 0.031215 
total_CMD = 63560 
util_bw = 1984 
Wasted_Col = 810 
Wasted_Row = 295 
Idle = 60471 

BW Util Bottlenecks: 
RCDc_limit = 426 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61512 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1984 
Row_Bus_Util =  0.001385 
CoL_Bus_Util = 0.031215 
Either_Row_CoL_Bus_Util = 0.032222 
Issued_on_Two_Bus_Simul_Util = 0.000378 
issued_two_Eff = 0.011719 
queue_avg = 0.231403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.231403
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63560 n_nop=61518 n_act=51 n_pre=35 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03114
n_activity=4842 dram_eff=0.4087
bk0: 129a 63413i bk1: 129a 63392i bk2: 129a 63416i bk3: 129a 63401i bk4: 128a 63428i bk5: 128a 63430i bk6: 88a 63468i bk7: 90a 63428i bk8: 121a 63383i bk9: 125a 63352i bk10: 130a 63378i bk11: 132a 63353i bk12: 129a 63410i bk13: 129a 63412i bk14: 133a 63329i bk15: 130a 63373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974229
Row_Buffer_Locality_read = 0.974229
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443042
Bank_Level_Parallism_Col = 1.439452
Bank_Level_Parallism_Ready = 1.121779
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439452 

BW Util details:
bwutil = 0.031136 
total_CMD = 63560 
util_bw = 1979 
Wasted_Col = 901 
Wasted_Row = 289 
Idle = 60391 

BW Util Bottlenecks: 
RCDc_limit = 413 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63560 
n_nop = 61518 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1979 
Row_Bus_Util =  0.001353 
CoL_Bus_Util = 0.031136 
Either_Row_CoL_Bus_Util = 0.032127 
Issued_on_Two_Bus_Simul_Util = 0.000362 
issued_two_Eff = 0.011263 
queue_avg = 0.201164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.201164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3483, Miss = 990, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3514, Miss = 998, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3502, Miss = 986, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3503, Miss = 998, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3463, Miss = 987, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3515, Miss = 995, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3479, Miss = 996, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3497, Miss = 999, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3489, Miss = 995, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3483, Miss = 985, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3476, Miss = 989, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3628, Miss = 989, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3485, Miss = 990, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3467, Miss = 992, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3530, Miss = 1001, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3515, Miss = 1004, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3491, Miss = 986, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3473, Miss = 988, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3519, Miss = 989, Miss_rate = 0.281, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3468, Miss = 999, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3493, Miss = 983, Miss_rate = 0.281, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3460, Miss = 986, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3485, Miss = 991, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3460, Miss = 999, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3505, Miss = 993, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3477, Miss = 991, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3504, Miss = 989, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3474, Miss = 989, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 3497, Miss = 989, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3464, Miss = 986, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 3513, Miss = 985, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3500, Miss = 993, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3466, Miss = 989, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3483, Miss = 982, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3470, Miss = 987, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3457, Miss = 990, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 3487, Miss = 987, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3486, Miss = 996, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 3467, Miss = 989, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3486, Miss = 986, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3474, Miss = 987, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3475, Miss = 992, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3458, Miss = 985, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3478, Miss = 991, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3487, Miss = 988, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3489, Miss = 986, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3475, Miss = 993, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3477, Miss = 988, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3474, Miss = 988, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3459, Miss = 992, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3458, Miss = 989, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 3495, Miss = 983, Miss_rate = 0.281, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3485, Miss = 987, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3502, Miss = 990, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3474, Miss = 985, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 3487, Miss = 989, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3468, Miss = 991, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3489, Miss = 989, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3475, Miss = 992, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3483, Miss = 985, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3503, Miss = 993, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3461, Miss = 991, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3481, Miss = 990, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 3495, Miss = 989, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 223116
L2_total_cache_misses = 63369
L2_total_cache_miss_rate = 0.2840
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 157137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2610
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 220500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2616
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=223116
icnt_total_pkts_simt_to_mem=223116
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 223116
Req_Network_cycles = 84650
Req_Network_injected_packets_per_cycle =       2.6357 
Req_Network_conflicts_per_cycle =       0.5812
Req_Network_conflicts_per_cycle_util =       2.1860
Req_Bank_Level_Parallism =       9.9136
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0196
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0412

Reply_Network_injected_packets_num = 223116
Reply_Network_cycles = 84650
Reply_Network_injected_packets_per_cycle =        2.6357
Reply_Network_conflicts_per_cycle =        0.1168
Reply_Network_conflicts_per_cycle_util =       0.4451
Reply_Bank_Level_Parallism =      10.0476
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0026
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0329
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 18 sec (498 sec)
gpgpu_simulation_rate = 255153 (inst/sec)
gpgpu_simulation_rate = 169 (cycle/sec)
gpgpu_silicon_slowdown = 6698224x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 9280
gpu_sim_insn = 17013366
gpu_ipc =    1833.3369
gpu_tot_sim_cycle = 93930
gpu_tot_sim_insn = 144079755
gpu_tot_ipc =    1533.9056
gpu_tot_issued_cta = 15632
gpu_occupancy = 81.9706% 
gpu_tot_occupancy = 82.8603% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.6644
partiton_level_parallism_total  =       2.7374
partiton_level_parallism_util =       9.7049
partiton_level_parallism_util_total  =       9.8855
L2_BW  =     132.7407 GB/Sec
L2_BW_total  =      99.1588 GB/Sec
gpu_total_sim_rate=258207

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3198, Miss = 3162, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3257, Miss = 3167, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3228, Miss = 3186, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3273, Miss = 3233, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3230, Miss = 3168, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3268, Miss = 3216, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 3281, Miss = 3232, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3253, Miss = 3220, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3251, Miss = 3184, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3284, Miss = 3256, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3391, Miss = 3238, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3231, Miss = 3182, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 3194, Miss = 3156, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3192, Miss = 3186, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 3336, Miss = 3180, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 3260, Miss = 3157, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3212, Miss = 3201, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 3308, Miss = 3203, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3275, Miss = 3165, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 3286, Miss = 3213, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3258, Miss = 3248, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 3296, Miss = 3201, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3257, Miss = 3193, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 3249, Miss = 3161, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3326, Miss = 3199, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 3224, Miss = 3147, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 3261, Miss = 3193, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3258, Miss = 3171, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3291, Miss = 3212, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 3246, Miss = 3211, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3257, Miss = 3178, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 3356, Miss = 3232, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 3143, Miss = 3119, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3341, Miss = 3239, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3247, Miss = 3218, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3261, Miss = 3181, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3120, Miss = 3031, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3194, Miss = 3152, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3359, Miss = 3286, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3276, Miss = 3229, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 3149, Miss = 3112, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 3276, Miss = 3261, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 3354, Miss = 3292, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 3344, Miss = 3252, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 3233, Miss = 3200, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 3364, Miss = 3232, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 3220, Miss = 3122, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 3223, Miss = 3161, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 3184, Miss = 3176, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 3200, Miss = 3192, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 3322, Miss = 3275, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 3204, Miss = 3199, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 3240, Miss = 3226, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 3204, Miss = 3195, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 3295, Miss = 3261, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 3232, Miss = 3224, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 3290, Miss = 3171, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 3257, Miss = 3207, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 3307, Miss = 3254, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 3256, Miss = 3210, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 3353, Miss = 3241, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 3277, Miss = 3209, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 3264, Miss = 3252, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 3245, Miss = 3200, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 3283, Miss = 3244, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 3184, Miss = 3153, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 3348, Miss = 3270, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 3178, Miss = 3168, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 3157, Miss = 3127, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 3276, Miss = 3189, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 3270, Miss = 3197, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 3336, Miss = 3213, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 3248, Miss = 3200, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 3244, Miss = 3189, Miss_rate = 0.983, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[74]: Access = 3236, Miss = 3185, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 3200, Miss = 3192, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 3232, Miss = 3205, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 3174, Miss = 3142, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 3304, Miss = 3181, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 3246, Miss = 3227, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 260637
	L1D_total_cache_misses = 255912
	L1D_total_cache_miss_rate = 0.9819
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.081
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 187613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 255266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5372

Total_core_cache_fail_stats:
ctas_completed 15632, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1023, 930, 930, 930, 930, 941, 930, 930, 930, 930, 930, 930, 930, 941, 930, 930, 963, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 963, 963, 952, 863, 852, 852, 852, 852, 863, 852, 852, 852, 852, 852, 863, 852, 956, 852, 852, 952, 952, 952, 963, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 
gpgpu_n_tot_thrd_icount = 153060416
gpgpu_n_tot_w_icount = 4783138
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251750
gpgpu_n_mem_write_global = 5372
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8005446
gpgpu_n_store_insn = 5922
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 48021504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 64
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4323234	W0_Idle:807382	W0_Scoreboard:2449282	W1:27806	W2:3865	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4751456
single_issue_nums: WS0:1197465	WS1:1194866	WS2:1195814	WS3:1194993	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2014000 {8:251750,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 214880 {40:5372,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10070000 {40:251750,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 42976 {8:5372,}
maxmflatency = 437 
max_icnt2mem_latency = 43 
maxmrqlatency = 84 
max_icnt2sh_latency = 8 
averagemflatency = 222 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:16134 	10390 	8876 	9962 	13232 	4683 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	193759 	63363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	255460 	1662 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	256099 	1019 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        56        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        48        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8155      8391      8546      8510      9364      9314     10224     10150      5783      9693      5928      5930      6750      6710      7550      7581 
dram[1]:      8110      8384      8569      8537      9376      9298     10215     10174      5782      5795      5908      6800      6706      6691      7525      7589 
dram[2]:      8182      8293      8534      8516      9391      9339     10183     10191      5783      5782      9510      5930      6746      6678      7573      7553 
dram[3]:      8308      8316      8568      8532      9361      9308     10159     10211      5782      5795      5908      5890      6710      6655      7585      7510 
dram[4]:      8100      8180      8473      8556      9364      9419     10182     10227      5783      6097      5928      5930      6770      6767      7586      7616 
dram[5]:      8292      8363      8490      8544      9344      9396     10178     10215      5782      5795      5908      5890      6765      6775      7545      7588 
dram[6]:      8272      8293      8471      8517      9348      9302     10143     10045      5783      5782      5928      5930      6771      6783      7581      7602 
dram[7]:      8297      8328      8483      8534      9376      9271     10151     10159      5782      5795      5908      5890      6737      6782      7565      7581 
dram[8]:      8064      8190      8488      8554      9360      9330     10118     10130      5784      5782      6258      5908      6770      6757      7565      7590 
dram[9]:      8100      8379      8514      8582      9376      9320     10114     10153      5783      5782      6126      5911      6775      6777      7569      7562 
dram[10]:      8139      8284      8509      8528      9334      9328     10095     10137      5784      6572      5907      5908      6783      6757      7588      7600 
dram[11]:      8107      8317      8489      8565      9312      9314     10069     10166      5783      6792      5910      5911      6774      6778      7562      7564 
dram[12]:      8268      8104      8504      8552      9303      9343     10207     10185      5784      5782      5907      5908      6759      6787      7578      7553 
dram[13]:      8147      8300      8513      8538      9267      9332     10182     10167      5784      5860      5910      5911      6705      6770      7545      7532 
dram[14]:      6153      8106      8502      8510      9355      9348     10211     10166      6288      5782      5907      5908      6766      7693      7593      7596 
dram[15]:      8296      8399      8502      8544      9376      9341     10192     10135      5783      6262      6677      5911      6702      6762      7592      7558 
dram[16]:      8070      8292      8493      8506      9311      9258     10118     10151      7224      5782      5928      5930      6761      6757      7560      7570 
dram[17]:      8104      8313      8501      8550      9274      9302     10099     10181      5782      5795      5911      5924      6733      6757      7537      7546 
dram[18]:      8261      8400      8497      8512      9279      9330     10114     10167      5783      5782      5928      5930      6746      6770      7572      7570 
dram[19]:      8284      8415      8521      8518      9259      9310     10090     10187      6679      5795      5911      5924      6762      6742      7537      7541 
dram[20]:      8260      8289      8529      8489      9345      9335     10214     10046      6613      5782      5928      5930      6763      6781      7596      7570 
dram[21]:      8280      8320      8532      8521      9364      9320     10181     10081      7161      5795      5911      5924      6727      6775      7580      7588 
dram[22]:      8138      8292      8483      8509      9376      9335     10198     10150      5783      5782      5928      6233      6755      6779      7570      7568 
dram[23]:      8168      8332      8528      8508      9326      9327     10218     10119      5782      5795      5911      5924      7102      6778      7549      7565 
dram[24]:      8257      8288      8494      8498      9250      9371     10141     10119      5783      5782      5928      5930      6718      6787      7557      7600 
dram[25]:      8280      8325      8516      8506      9266      9349     10150     10090      6440      5795      5911      5924      6751      6734      7533      7590 
dram[26]:      8044      8288      8542      8534      9399      9377     10151     10142      5783      5782      5928      5930      6791      6774      7561      7573 
dram[27]:      8092      8311      8533      8522      9372      9364     10185     10154      6408      5795      6476      5924      6782      6777      7538      7580 
dram[28]:      8123      8174      8485      8533      9371      9368     10054     10154      5783      6478      5928      5930      6733      6798      7642      7550 
dram[29]:      8092      8184      8532      8538      9341      9351     10066     10137      5782      5795      5911      5924      6757      6730      7537      7536 
dram[30]:      8146      8087      8526      8516      9299      9348     10103     10174      5783      5782      5928      5930      6725      6775      7568      7557 
dram[31]:      8186      8104      8570      8536      9271      9302     10095     10183      5782      5795      5911      5924      6751      6735      7540      7533 
average row accesses per activate:
dram[0]: 43.000000 43.000000 26.400000 44.000000 64.000000 64.000000 24.500000 44.000000 20.666666 40.333332 64.000000 33.250000 32.500000 43.000000 26.200001 64.000000 
dram[1]: 64.000000 43.000000 64.000000 43.000000 64.000000 62.000000 16.833334 23.000000 30.500000 41.000000 32.750000 43.000000 43.666668 43.000000 44.000000 64.000000 
dram[2]: 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 48.500000 44.500000 24.799999 40.666668 26.400000 32.500000 43.333332 43.333332 43.333332 64.000000 
dram[3]: 64.000000 64.000000 33.000000 43.000000 64.000000 43.000000 24.750000 45.500000 40.333332 41.000000 33.000000 44.333332 26.200001 43.333332 44.000000 43.000000 
dram[4]: 43.000000 32.500000 64.000000 43.333332 64.000000 43.333332 18.200001 22.500000 24.799999 40.666668 43.000000 43.000000 44.000000 64.000000 43.000000 43.333332 
dram[5]: 64.000000 32.500000 32.750000 43.333332 43.000000 43.000000 21.250000 23.500000 60.000000 30.750000 26.600000 32.500000 43.000000 32.500000 64.000000 43.000000 
dram[6]: 43.000000 64.000000 33.250000 64.000000 43.333332 32.500000 45.500000 30.000000 31.000000 60.000000 32.500000 43.000000 26.200001 32.500000 64.000000 32.750000 
dram[7]: 33.250000 32.500000 32.500000 43.000000 43.333332 32.750000 48.500000 22.750000 60.000000 41.000000 22.166666 22.500000 22.000000 43.333332 43.000000 44.000000 
dram[8]: 43.000000 43.000000 43.000000 43.000000 43.000000 43.000000 48.500000 29.666666 56.000000 40.333332 43.000000 19.142857 43.333332 64.000000 44.000000 64.000000 
dram[9]: 64.000000 64.000000 43.666668 43.000000 64.000000 43.000000 48.500000 22.500000 28.500000 24.799999 43.000000 43.000000 33.000000 26.400000 22.666666 26.400000 
dram[10]: 64.000000 43.000000 43.000000 43.000000 32.750000 43.000000 48.500000 45.000000 56.000000 40.333332 64.000000 43.000000 43.333332 64.000000 43.333332 43.000000 
dram[11]: 64.000000 32.750000 43.666668 43.333332 64.000000 64.000000 11.444445 44.000000 38.333332 20.833334 43.666668 26.200001 43.333332 43.000000 43.666668 43.666668 
dram[12]: 43.000000 64.000000 43.333332 43.000000 64.000000 64.000000 48.500000 30.000000 23.200001 40.333332 13.500000 43.666668 43.333332 43.000000 26.200001 26.200001 
dram[13]: 32.500000 43.000000 26.200001 64.000000 64.000000 64.000000 48.000000 18.600000 38.333332 40.333332 43.000000 22.166666 43.000000 64.000000 22.000000 64.000000 
dram[14]: 32.500000 64.000000 43.000000 26.400000 43.000000 64.000000 48.000000 44.500000 37.666668 40.666668 43.000000 43.333332 64.000000 43.333332 32.750000 43.666668 
dram[15]: 43.000000 64.000000 43.000000 43.333332 64.000000 64.000000 48.500000 22.500000 56.000000 30.750000 44.666668 22.166666 43.333332 43.000000 43.333332 64.000000 
dram[16]: 43.000000 43.333332 64.000000 43.000000 64.000000 43.333332 44.000000 18.400000 40.333332 60.000000 43.000000 43.000000 43.666668 42.000000 32.750000 32.500000 
dram[17]: 43.333332 43.000000 43.333332 43.333332 64.000000 64.000000 22.500000 45.000000 60.000000 30.750000 64.000000 26.600000 32.750000 64.000000 43.000000 32.500000 
dram[18]: 64.000000 43.000000 43.333332 43.333332 64.000000 64.000000 18.200001 29.666666 31.500000 60.000000 43.000000 43.000000 64.000000 26.400000 33.250000 26.200001 
dram[19]: 64.000000 32.500000 64.000000 26.400000 64.000000 64.000000 30.000000 29.666666 40.333332 60.000000 43.666668 26.200001 32.750000 32.500000 43.333332 64.000000 
dram[20]: 64.000000 43.333332 64.000000 43.000000 64.000000 64.000000 18.600000 44.500000 21.000000 40.666668 64.000000 43.000000 64.000000 44.000000 32.750000 43.333332 
dram[21]: 43.000000 43.000000 43.000000 43.333332 32.500000 64.000000 29.666666 44.000000 40.333332 40.666668 43.333332 43.666668 43.333332 44.000000 43.000000 43.000000 
dram[22]: 43.000000 16.750000 64.000000 64.000000 64.000000 64.000000 29.666666 44.000000 40.666668 40.333332 43.333332 43.000000 64.000000 43.333332 43.666668 26.200001 
dram[23]: 43.000000 64.000000 22.166666 43.000000 64.000000 32.500000 45.000000 29.666666 40.666668 41.000000 32.750000 43.333332 43.000000 43.666668 43.000000 43.333332 
dram[24]: 43.333332 43.000000 32.500000 43.000000 64.000000 64.000000 18.400000 44.500000 20.666666 31.000000 43.000000 32.500000 43.000000 64.000000 43.333332 43.333332 
dram[25]: 64.000000 43.000000 43.000000 43.333332 26.200001 64.000000 44.500000 44.500000 40.666668 24.600000 64.000000 43.000000 64.000000 43.000000 43.000000 32.750000 
dram[26]: 32.500000 32.750000 43.333332 43.333332 64.000000 64.000000 44.500000 44.500000 60.000000 60.000000 64.000000 26.400000 43.333332 32.500000 22.000000 43.333332 
dram[27]: 64.000000 64.000000 43.000000 43.333332 64.000000 43.000000 44.000000 44.500000 40.333332 60.000000 32.750000 43.000000 44.000000 43.666668 43.000000 22.000000 
dram[28]: 64.000000 43.333332 43.000000 43.333332 26.200001 64.000000 44.500000 29.666666 30.500000 41.000000 64.000000 32.500000 32.500000 32.750000 26.400000 43.000000 
dram[29]: 32.750000 64.000000 26.400000 44.000000 64.000000 64.000000 30.333334 44.000000 30.500000 30.750000 32.750000 43.000000 64.000000 64.000000 32.500000 64.000000 
dram[30]: 32.500000 43.333332 33.000000 32.500000 64.000000 64.000000 45.000000 44.000000 30.750000 24.799999 43.333332 33.000000 43.333332 64.000000 32.500000 32.750000 
dram[31]: 43.000000 43.000000 43.000000 43.000000 64.000000 64.000000 44.000000 45.000000 40.333332 31.250000 32.500000 33.000000 43.000000 43.000000 22.166666 32.500000 
average row locality = 63363/1606 = 39.453922
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       129       132       132       128       128        98        88       124       121       128       133       130       129       131       128 
dram[1]:       128       129       128       129       128       124       101        92       122       123       131       129       131       129       132       128 
dram[2]:       128       129       128       129       128       128        97        89       124       122       132       130       130       130       130       128 
dram[3]:       128       128       132       129       128       129        99        91       121       123       132       133       131       130       132       129 
dram[4]:       129       130       128       130       128       130        91        90       124       122       129       129       132       128       129       130 
dram[5]:       128       130       131       130       129       129        85        94       120       123       133       130       129       130       128       129 
dram[6]:       129       128       133       128       130       130        91        90       124       120       130       129       131       130       128       131 
dram[7]:       133       130       130       129       130       131        97        91       120       123       133       135       132       130       129       132 
dram[8]:       129       129       129       129       129       129        97        89       112       121       129       134       130       128       132       128 
dram[9]:       128       128       131       129       128       129        97        90       114       124       129       129       132       132       136       132 
dram[10]:       128       129       129       129       131       129        97        90       112       121       128       129       130       128       130       129 
dram[11]:       128       131       131       130       128       128       103        88       115       125       131       131       130       129       131       131 
dram[12]:       129       128       130       129       128       128        97        90       116       121       135       131       130       129       131       131 
dram[13]:       130       129       131       128       128       128        96        93       115       121       129       133       129       128       132       128 
dram[14]:       130       128       129       132       129       128        96        89       113       122       129       130       128       130       131       131 
dram[15]:       129       128       129       130       128       128        97        90       112       123       134       133       130       129       130       128 
dram[16]:       129       130       128       129       128       130        88        92       121       120       129       129       131       126       131       130 
dram[17]:       130       129       130       130       128       128        90        90       120       123       128       133       131       128       129       130 
dram[18]:       128       129       130       130       128       128        91        89       126       120       129       129       128       132       133       131 
dram[19]:       128       130       128       132       128       128        90        89       121       120       131       131       131       130       130       128 
dram[20]:       128       130       128       129       128       128        93        89       126       122       128       129       128       132       131       130 
dram[21]:       129       129       129       130       130       128        89        88       121       122       130       131       130       132       129       129 
dram[22]:       129       134       128       128       128       128        89        88       122       121       130       129       128       130       131       131 
dram[23]:       129       128       133       129       128       130        90        89       122       123       131       130       129       131       129       130 
dram[24]:       130       129       130       129       128       128        92        89       124       124       129       130       129       128       130       130 
dram[25]:       128       129       129       130       131       128        89        89       122       123       128       129       128       129       129       131 
dram[26]:       130       131       130       130       128       128        89        89       120       120       128       132       130       130       132       130 
dram[27]:       128       128       129       130       128       129        88        89       121       120       131       129       132       131       129       132 
dram[28]:       128       130       129       130       131       128        89        89       122       123       128       130       130       131       132       129 
dram[29]:       131       128       132       132       128       128        91        88       122       123       131       129       128       128       130       128 
dram[30]:       130       130       132       130       128       128        90        88       123       124       130       132       130       128       130       131 
dram[31]:       129       129       129       129       128       128        88        90       121       125       130       132       129       129       133       130 
total dram reads = 63363
bank skew: 136/85 = 1.60
chip skew: 2005/1969 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        894       902       895       884       896       921       897       901       921       927       927       894       892       893       891       902
dram[1]:        908       907       896       900       889       944       893       881       928       953       904       897       881       888       893       909
dram[2]:        901       898       892       899       911       891       889       895       901       939       918       898       886       886       909       900
dram[3]:        887       904       880       902       895       887       899       894       926       934       902       893       885       889       896       891
dram[4]:        891       889       906       901       893       906       908       888       930       932       902       910       884       899       908       901
dram[5]:        917       890      2076       887       886       892       941       878       937       914       890       909       898       894       917       905
dram[6]:        906       909       883       887       882       896       888       874       902       929       909       894       889       900       920       892
dram[7]:        892       898       896       907       905       912       895       883       946       927       892       890       877       916       892       905
dram[8]:        888       918       900       890       890       896       890       892       938       922       900       880       890       903       906       900
dram[9]:        892       923       876       903       892       890       883       919       909       921       906       919       901       888       877       902
dram[10]:        892       901       885       892       892       915       899       894       916       926       897       923       896       911       901       917
dram[11]:        896       890       894       888       898       887       854       923       918       911       905       888       898       899       896       896
dram[12]:        901       896       883       887       906       898       903       894       918       933       903       925       891       907       911       898
dram[13]:        881       907       889       886       896       908       889       878       924       930       914       889       912       905       895       903
dram[14]:        890       891       889       875       909       938       915       896       920       910       891       898       906       897       906       895
dram[15]:        932       894       893       880       916       906       911       881       937       943       899       886       904       904       901       907
dram[16]:        913       879       891       897       899       889       889       876       927       949       903       906       896       951       896       906
dram[17]:        891       897       891       883       909       896       879       888       930       937       897       891       888       892       897       912
dram[18]:        903       916       896       906       892       904       875       893       898       920       900       938       902       900       884       900
dram[19]:        897       912       896       876       904       892       880       894       934       956       890       893       894       910       897       906
dram[20]:        904       901       892       904       896       895       880       884       909       930       900       895       904       886       893       915
dram[21]:        901       908       881       893       891       887       878       900       941       927       890       898       886       896       899       894
dram[22]:        896       883       895       893       927       900       891       908       930       935       893       902       901       903       908       901
dram[23]:        914       892       869       883       882       884       913       932       928       930       887       898       913       893       888       908
dram[24]:        881       898       888       891       901       889       891       901       905       917       900       898       903       902       896       898
dram[25]:        890       916       884       906       890       890       896       897       924       941       905       916       904       894       892       906
dram[26]:        904       893       900       887       904       905       923       890       933       945       918       907       896       906       893       899
dram[27]:        907       908       902       906       902       902       899       891       921       946       889       904       892       903       891       882
dram[28]:        905       890       883       884       871       897       885       896       921       923       919       903       912       901       913       905
dram[29]:        876       897       878       901       901       887       882       902       920       936       895       903       904       918       915       910
dram[30]:        907       887       884       893       888       892       894       914       921       912       906       894       900       914       900       891
dram[31]:        887       900       896       914       898       898       889       910       919       911       901       924       900       898       885       898
maximum mf latency per bank:
dram[0]:        370       386       355       357       371       344       379       358       384       424       415       399       366       374       364       373
dram[1]:        359       358       368       365       362       349       366       373       380       405       401       412       378       384       357       380
dram[2]:        341       351       351       390       373       378       351       368       382       437       406       399       355       402       359       376
dram[3]:        366       362       361       357       348       343       342       371       372       408       398       412       396       393       379       368
dram[4]:        360       369       374       368       367       378       349       371       376       427       399       399       357       380       369       378
dram[5]:        379       363       349       340       347       358       365       362       382       392       400       412       368       382       382       374
dram[6]:        345       352       343       355       366       346       352       345       372       381       399       399       374       400       389       380
dram[7]:        365       372       354       377       367       369       346       356       394       392       408       412       377       381       357       377
dram[8]:        353       362       359       381       361       389       348       375       374       392       378       391       360       377       344       388
dram[9]:        355       367       354       375       357       360       359       376       386       392       402       378       388       393       361       377
dram[10]:        374       365       370       360       364       365       348       350       374       401       409       391       378       374       373       370
dram[11]:        363       368       375       355       368       377       351       366       391       381       401       378       391       397       352       373
dram[12]:        355       360       347       360       350       359       377       364       370       394       388       391       382       401       375       382
dram[13]:        350       358       347       344       343       353       379       360       386       386       392       378       372       387       360       386
dram[14]:        344       353       362       361       367       381       369       367       370       392       378       391       362       377       375       372
dram[15]:        364       368       364       369       374       362       353       350       386       382       392       378       385       385       375       382
dram[16]:        360       359       352       379       388       382       353       353       372       413       391       392       384       387       363       385
dram[17]:        351       366       351       381       363       430       364       373       387       401       396       393       370       394       358       383
dram[18]:        359       389       406       401       348       355       350       352       376       393       391       392       376       383       367       383
dram[19]:        347       422       377       407       363       363       348       360       377       398       396       393       379       370       370       392
dram[20]:        355       364       363       341       345       358       358       350       374       425       391       392       389       389       372       370
dram[21]:        346       356       366       393       344       342       369       377       391       399       396       393       370       397       368       362
dram[22]:        375       383       346       378       357       366       349       355       374       416       391       392       368       382       372       370
dram[23]:        352       374       362       341       347       379       365       361       387       401       396       393       409       392       349       380
dram[24]:        344       346       350       358       347       368       348       374       372       398       391       392       379       384       359       386
dram[25]:        347       350       346       368       386       372       368       366       369       400       396       393       407       399       361       394
dram[26]:        358       355       369       386       374       375       353       392       375       420       391       392       402       407       374       366
dram[27]:        342       346       358       374       349       366       354       375       382       400       396       393       375       387       359       349
dram[28]:        384       389       392       353       359       371       348       375       372       405       391       392       386       408       373       378
dram[29]:        373       394       386       381       354       371       351       364       381       399       396       393       392       391       378       366
dram[30]:        362       359       353       374       346       353       365       356       372       401       391       392       388       400       377       354
dram[31]:        352       351       373       375       342       366       353       371       378       397       396       393       388       385       368       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68474 n_act=53 n_pre=37 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02819
n_activity=4865 dram_eff=0.4086
bk0: 129a 70370i bk1: 129a 70358i bk2: 132a 70338i bk3: 132a 70382i bk4: 128a 70414i bk5: 128a 70386i bk6: 98a 70374i bk7: 88a 70417i bk8: 124a 70291i bk9: 121a 70351i bk10: 128a 70401i bk11: 133a 70327i bk12: 130a 70360i bk13: 129a 70350i bk14: 131a 70310i bk15: 128a 70374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973340
Row_Buffer_Locality_read = 0.973340
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443302
Bank_Level_Parallism_Col = 1.448808
Bank_Level_Parallism_Ready = 1.106137
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448808 

BW Util details:
bwutil = 0.028187 
total_CMD = 70528 
util_bw = 1988 
Wasted_Col = 898 
Wasted_Row = 324 
Idle = 67318 

BW Util Bottlenecks: 
RCDc_limit = 450 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68474 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1988 
Row_Bus_Util =  0.001276 
CoL_Bus_Util = 0.028187 
Either_Row_CoL_Bus_Util = 0.029123 
Issued_on_Two_Bus_Simul_Util = 0.000340 
issued_two_Eff = 0.011685 
queue_avg = 0.194363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.194363
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68488 n_act=49 n_pre=33 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02813
n_activity=4668 dram_eff=0.425
bk0: 128a 70396i bk1: 129a 70365i bk2: 128a 70405i bk3: 129a 70383i bk4: 128a 70391i bk5: 124a 70383i bk6: 101a 70326i bk7: 92a 70373i bk8: 122a 70335i bk9: 123a 70348i bk10: 131a 70331i bk11: 129a 70326i bk12: 131a 70373i bk13: 129a 70385i bk14: 132a 70372i bk15: 128a 70366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975302
Row_Buffer_Locality_read = 0.975302
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.449303
Bank_Level_Parallism_Col = 1.454385
Bank_Level_Parallism_Ready = 1.134577
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.454385 

BW Util details:
bwutil = 0.028131 
total_CMD = 70528 
util_bw = 1984 
Wasted_Col = 885 
Wasted_Row = 287 
Idle = 67372 

BW Util Bottlenecks: 
RCDc_limit = 416 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68488 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1984 
Row_Bus_Util =  0.001163 
CoL_Bus_Util = 0.028131 
Either_Row_CoL_Bus_Util = 0.028925 
Issued_on_Two_Bus_Simul_Util = 0.000369 
issued_two_Eff = 0.012745 
queue_avg = 0.209520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.20952
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68489 n_act=46 n_pre=30 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0281
n_activity=4715 dram_eff=0.4204
bk0: 128a 70394i bk1: 129a 70358i bk2: 128a 70405i bk3: 129a 70355i bk4: 128a 70403i bk5: 128a 70401i bk6: 97a 70424i bk7: 89a 70419i bk8: 124a 70318i bk9: 122a 70356i bk10: 132a 70328i bk11: 130a 70336i bk12: 130a 70387i bk13: 130a 70374i bk14: 130a 70372i bk15: 128a 70385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976791
Row_Buffer_Locality_read = 0.976791
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.412800
Bank_Level_Parallism_Col = 1.419709
Bank_Level_Parallism_Ready = 1.110494
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419709 

BW Util details:
bwutil = 0.028102 
total_CMD = 70528 
util_bw = 1982 
Wasted_Col = 867 
Wasted_Row = 276 
Idle = 67403 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68489 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1982 
Row_Bus_Util =  0.001078 
CoL_Bus_Util = 0.028102 
Either_Row_CoL_Bus_Util = 0.028911 
Issued_on_Two_Bus_Simul_Util = 0.000269 
issued_two_Eff = 0.009318 
queue_avg = 0.195043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.195043
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68471 n_act=49 n_pre=33 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02829
n_activity=4928 dram_eff=0.4048
bk0: 128a 70406i bk1: 128a 70389i bk2: 132a 70374i bk3: 129a 70383i bk4: 128a 70410i bk5: 129a 70381i bk6: 99a 70371i bk7: 91a 70414i bk8: 121a 70353i bk9: 123a 70344i bk10: 132a 70334i bk11: 133a 70330i bk12: 131a 70301i bk13: 130a 70368i bk14: 132a 70366i bk15: 129a 70364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975439
Row_Buffer_Locality_read = 0.975439
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.459936
Bank_Level_Parallism_Col = 1.461402
Bank_Level_Parallism_Ready = 1.120301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.461402 

BW Util details:
bwutil = 0.028287 
total_CMD = 70528 
util_bw = 1995 
Wasted_Col = 844 
Wasted_Row = 281 
Idle = 67408 

BW Util Bottlenecks: 
RCDc_limit = 429 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68471 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1995 
Row_Bus_Util =  0.001163 
CoL_Bus_Util = 0.028287 
Either_Row_CoL_Bus_Util = 0.029166 
Issued_on_Two_Bus_Simul_Util = 0.000284 
issued_two_Eff = 0.009723 
queue_avg = 0.170471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.170471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68485 n_act=51 n_pre=35 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02806
n_activity=4886 dram_eff=0.405
bk0: 129a 70378i bk1: 130a 70355i bk2: 128a 70404i bk3: 130a 70364i bk4: 128a 70407i bk5: 130a 70374i bk6: 91a 70351i bk7: 90a 70367i bk8: 124a 70322i bk9: 122a 70363i bk10: 129a 70359i bk11: 129a 70353i bk12: 132a 70371i bk13: 128a 70397i bk14: 129a 70354i bk15: 130a 70360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974229
Row_Buffer_Locality_read = 0.974229
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423029
Bank_Level_Parallism_Col = 1.422284
Bank_Level_Parallism_Ready = 1.092471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.422284 

BW Util details:
bwutil = 0.028060 
total_CMD = 70528 
util_bw = 1979 
Wasted_Col = 913 
Wasted_Row = 304 
Idle = 67332 

BW Util Bottlenecks: 
RCDc_limit = 441 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68485 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1979 
Row_Bus_Util =  0.001219 
CoL_Bus_Util = 0.028060 
Either_Row_CoL_Bus_Util = 0.028967 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.010768 
queue_avg = 0.211221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.211221
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68480 n_act=54 n_pre=38 n_ref_event=0 n_req=1978 n_rd=1978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02805
n_activity=4982 dram_eff=0.397
bk0: 128a 70373i bk1: 130a 70326i bk2: 131a 70366i bk3: 130a 70386i bk4: 129a 70380i bk5: 129a 70363i bk6: 85a 70385i bk7: 94a 70371i bk8: 120a 70375i bk9: 123a 70323i bk10: 133a 70314i bk11: 130a 70310i bk12: 129a 70397i bk13: 130a 70359i bk14: 128a 70395i bk15: 129a 70341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972700
Row_Buffer_Locality_read = 0.972700
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.460069
Bank_Level_Parallism_Col = 1.460943
Bank_Level_Parallism_Ready = 1.118301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460943 

BW Util details:
bwutil = 0.028046 
total_CMD = 70528 
util_bw = 1978 
Wasted_Col = 896 
Wasted_Row = 319 
Idle = 67335 

BW Util Bottlenecks: 
RCDc_limit = 476 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68480 
Read = 1978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1978 
total_req = 1978 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1978 
Row_Bus_Util =  0.001304 
CoL_Bus_Util = 0.028046 
Either_Row_CoL_Bus_Util = 0.029038 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.010742 
queue_avg = 0.209676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.209676
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68483 n_act=51 n_pre=35 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0281
n_activity=4806 dram_eff=0.4124
bk0: 129a 70367i bk1: 128a 70372i bk2: 133a 70373i bk3: 128a 70399i bk4: 130a 70377i bk5: 130a 70347i bk6: 91a 70410i bk7: 90a 70391i bk8: 124a 70319i bk9: 120a 70355i bk10: 130a 70332i bk11: 129a 70357i bk12: 131a 70311i bk13: 130a 70349i bk14: 128a 70388i bk15: 131a 70308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974268
Row_Buffer_Locality_read = 0.974268
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.468279
Bank_Level_Parallism_Col = 1.464248
Bank_Level_Parallism_Ready = 1.128153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464248 

BW Util details:
bwutil = 0.028102 
total_CMD = 70528 
util_bw = 1982 
Wasted_Col = 914 
Wasted_Row = 288 
Idle = 67344 

BW Util Bottlenecks: 
RCDc_limit = 449 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 548 
rwq = 0 
CCDLc_limit_alone = 548 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68483 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1982 
Row_Bus_Util =  0.001219 
CoL_Bus_Util = 0.028102 
Either_Row_CoL_Bus_Util = 0.028996 
Issued_on_Two_Bus_Simul_Util = 0.000326 
issued_two_Eff = 0.011247 
queue_avg = 0.211405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.211405
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68444 n_act=60 n_pre=44 n_ref_event=0 n_req=2005 n_rd=2005 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02843
n_activity=5385 dram_eff=0.3723
bk0: 133a 70348i bk1: 130a 70335i bk2: 130a 70353i bk3: 129a 70385i bk4: 130a 70377i bk5: 131a 70342i bk6: 97a 70423i bk7: 91a 70371i bk8: 120a 70378i bk9: 123a 70343i bk10: 133a 70319i bk11: 135a 70254i bk12: 132a 70308i bk13: 130a 70365i bk14: 129a 70373i bk15: 132a 70354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970075
Row_Buffer_Locality_read = 0.970075
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.414127
Bank_Level_Parallism_Col = 1.404643
Bank_Level_Parallism_Ready = 1.129676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.404643 

BW Util details:
bwutil = 0.028428 
total_CMD = 70528 
util_bw = 2005 
Wasted_Col = 1047 
Wasted_Row = 360 
Idle = 67116 

BW Util Bottlenecks: 
RCDc_limit = 545 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 585 
rwq = 0 
CCDLc_limit_alone = 585 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68444 
Read = 2005 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 2005 
total_req = 2005 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 2005 
Row_Bus_Util =  0.001475 
CoL_Bus_Util = 0.028428 
Either_Row_CoL_Bus_Util = 0.029549 
Issued_on_Two_Bus_Simul_Util = 0.000354 
issued_two_Eff = 0.011996 
queue_avg = 0.240047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.240047
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68496 n_act=48 n_pre=32 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02799
n_activity=4586 dram_eff=0.4304
bk0: 129a 70384i bk1: 129a 70354i bk2: 129a 70375i bk3: 129a 70368i bk4: 129a 70368i bk5: 129a 70346i bk6: 97a 70433i bk7: 89a 70384i bk8: 112a 70375i bk9: 121a 70330i bk10: 129a 70368i bk11: 134a 70245i bk12: 130a 70393i bk13: 128a 70395i bk14: 132a 70378i bk15: 128a 70379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975684
Row_Buffer_Locality_read = 0.975684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472474
Bank_Level_Parallism_Col = 1.477886
Bank_Level_Parallism_Ready = 1.138804
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477886 

BW Util details:
bwutil = 0.027989 
total_CMD = 70528 
util_bw = 1974 
Wasted_Col = 832 
Wasted_Row = 282 
Idle = 67440 

BW Util Bottlenecks: 
RCDc_limit = 385 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68496 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1974 
Row_Bus_Util =  0.001134 
CoL_Bus_Util = 0.027989 
Either_Row_CoL_Bus_Util = 0.028811 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.010827 
queue_avg = 0.173605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.173605
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68463 n_act=56 n_pre=40 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02819
n_activity=5071 dram_eff=0.392
bk0: 128a 70410i bk1: 128a 70386i bk2: 131a 70379i bk3: 129a 70383i bk4: 128a 70414i bk5: 129a 70364i bk6: 97a 70427i bk7: 90a 70369i bk8: 114a 70335i bk9: 124a 70293i bk10: 129a 70371i bk11: 129a 70357i bk12: 132a 70354i bk13: 132a 70343i bk14: 136a 70290i bk15: 132a 70306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971831
Row_Buffer_Locality_read = 0.971831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.414034
Bank_Level_Parallism_Col = 1.410978
Bank_Level_Parallism_Ready = 1.103119
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410978 

BW Util details:
bwutil = 0.028187 
total_CMD = 70528 
util_bw = 1988 
Wasted_Col = 964 
Wasted_Row = 340 
Idle = 67236 

BW Util Bottlenecks: 
RCDc_limit = 496 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 551 
rwq = 0 
CCDLc_limit_alone = 551 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68463 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1988 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.028187 
Either_Row_CoL_Bus_Util = 0.029279 
Issued_on_Two_Bus_Simul_Util = 0.000269 
issued_two_Eff = 0.009201 
queue_avg = 0.200700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.2007
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68510 n_act=43 n_pre=27 n_ref_event=0 n_req=1969 n_rd=1969 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02792
n_activity=4295 dram_eff=0.4584
bk0: 128a 70395i bk1: 129a 70352i bk2: 129a 70389i bk3: 129a 70368i bk4: 131a 70356i bk5: 129a 70340i bk6: 97a 70418i bk7: 90a 70422i bk8: 112a 70386i bk9: 121a 70331i bk10: 128a 70386i bk11: 129a 70357i bk12: 130a 70388i bk13: 128a 70390i bk14: 130a 70362i bk15: 129a 70352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978162
Row_Buffer_Locality_read = 0.978162
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520619
Bank_Level_Parallism_Col = 1.503522
Bank_Level_Parallism_Ready = 1.127984
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.503522 

BW Util details:
bwutil = 0.027918 
total_CMD = 70528 
util_bw = 1969 
Wasted_Col = 750 
Wasted_Row = 191 
Idle = 67618 

BW Util Bottlenecks: 
RCDc_limit = 323 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68510 
Read = 1969 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 27 
n_ref = 0 
n_req = 1969 
total_req = 1969 

Dual Bus Interface Util: 
issued_total_row = 70 
issued_total_col = 1969 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.027918 
Either_Row_CoL_Bus_Util = 0.028613 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.010406 
queue_avg = 0.184324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.184324
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68461 n_act=56 n_pre=40 n_ref_event=0 n_req=1990 n_rd=1990 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02822
n_activity=5000 dram_eff=0.398
bk0: 128a 70398i bk1: 131a 70335i bk2: 131a 70381i bk3: 130a 70370i bk4: 128a 70405i bk5: 128a 70399i bk6: 103a 70257i bk7: 88a 70415i bk8: 115a 70358i bk9: 125a 70270i bk10: 131a 70356i bk11: 131a 70286i bk12: 130a 70381i bk13: 129a 70342i bk14: 131a 70374i bk15: 131a 70361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971859
Row_Buffer_Locality_read = 0.971859
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.405741
Bank_Level_Parallism_Col = 1.412832
Bank_Level_Parallism_Ready = 1.115075
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.412832 

BW Util details:
bwutil = 0.028216 
total_CMD = 70528 
util_bw = 1990 
Wasted_Col = 1023 
Wasted_Row = 366 
Idle = 67149 

BW Util Bottlenecks: 
RCDc_limit = 512 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68461 
Read = 1990 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1990 
total_req = 1990 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1990 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.028216 
Either_Row_CoL_Bus_Util = 0.029308 
Issued_on_Two_Bus_Simul_Util = 0.000269 
issued_two_Eff = 0.009192 
queue_avg = 0.209860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.20986
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68469 n_act=57 n_pre=41 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02812
n_activity=4993 dram_eff=0.3972
bk0: 129a 70370i bk1: 128a 70371i bk2: 130a 70377i bk3: 129a 70373i bk4: 128a 70385i bk5: 128a 70393i bk6: 97a 70418i bk7: 90a 70379i bk8: 116a 70305i bk9: 121a 70327i bk10: 135a 70182i bk11: 131a 70338i bk12: 130a 70376i bk13: 129a 70341i bk14: 131a 70303i bk15: 131a 70311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971256
Row_Buffer_Locality_read = 0.971256
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491142
Bank_Level_Parallism_Col = 1.507864
Bank_Level_Parallism_Ready = 1.141200
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507864 

BW Util details:
bwutil = 0.028116 
total_CMD = 70528 
util_bw = 1983 
Wasted_Col = 917 
Wasted_Row = 374 
Idle = 67254 

BW Util Bottlenecks: 
RCDc_limit = 505 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68469 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1983 
Row_Bus_Util =  0.001390 
CoL_Bus_Util = 0.028116 
Either_Row_CoL_Bus_Util = 0.029194 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.010685 
queue_avg = 0.252425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.252425
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68481 n_act=53 n_pre=37 n_ref_event=0 n_req=1978 n_rd=1978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02805
n_activity=4776 dram_eff=0.4142
bk0: 130a 70340i bk1: 129a 70349i bk2: 131a 70332i bk3: 128a 70416i bk4: 128a 70407i bk5: 128a 70394i bk6: 96a 70419i bk7: 93a 70352i bk8: 115a 70360i bk9: 121a 70340i bk10: 129a 70359i bk11: 133a 70278i bk12: 129a 70346i bk13: 128a 70383i bk14: 132a 70278i bk15: 128a 70383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973205
Row_Buffer_Locality_read = 0.973205
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489835
Bank_Level_Parallism_Col = 1.484397
Bank_Level_Parallism_Ready = 1.131951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482624 

BW Util details:
bwutil = 0.028046 
total_CMD = 70528 
util_bw = 1978 
Wasted_Col = 869 
Wasted_Row = 301 
Idle = 67380 

BW Util Bottlenecks: 
RCDc_limit = 452 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68481 
Read = 1978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1978 
total_req = 1978 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1978 
Row_Bus_Util =  0.001276 
CoL_Bus_Util = 0.028046 
Either_Row_CoL_Bus_Util = 0.029024 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.010259 
queue_avg = 0.189201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.189201
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68499 n_act=47 n_pre=31 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.028
n_activity=4616 dram_eff=0.4279
bk0: 130a 70339i bk1: 128a 70383i bk2: 129a 70376i bk3: 132a 70321i bk4: 129a 70385i bk5: 128a 70384i bk6: 96a 70396i bk7: 89a 70423i bk8: 113a 70353i bk9: 122a 70343i bk10: 129a 70388i bk11: 130a 70362i bk12: 128a 70421i bk13: 130a 70354i bk14: 131a 70328i bk15: 131a 70355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976203
Row_Buffer_Locality_read = 0.976203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438317
Bank_Level_Parallism_Col = 1.429021
Bank_Level_Parallism_Ready = 1.114937
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.429021 

BW Util details:
bwutil = 0.028003 
total_CMD = 70528 
util_bw = 1975 
Wasted_Col = 911 
Wasted_Row = 251 
Idle = 67391 

BW Util Bottlenecks: 
RCDc_limit = 407 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 577 
rwq = 0 
CCDLc_limit_alone = 577 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68499 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1975 
Row_Bus_Util =  0.001106 
CoL_Bus_Util = 0.028003 
Either_Row_CoL_Bus_Util = 0.028769 
Issued_on_Two_Bus_Simul_Util = 0.000340 
issued_two_Eff = 0.011828 
queue_avg = 0.210938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.210938
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68493 n_act=47 n_pre=31 n_ref_event=0 n_req=1978 n_rd=1978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02805
n_activity=4508 dram_eff=0.4388
bk0: 129a 70369i bk1: 128a 70367i bk2: 129a 70404i bk3: 130a 70385i bk4: 128a 70402i bk5: 128a 70399i bk6: 97a 70422i bk7: 90a 70368i bk8: 112a 70381i bk9: 123a 70315i bk10: 134a 70374i bk11: 133a 70282i bk12: 130a 70377i bk13: 129a 70365i bk14: 130a 70352i bk15: 128a 70349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976239
Row_Buffer_Locality_read = 0.976239
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.521739
Bank_Level_Parallism_Col = 1.513694
Bank_Level_Parallism_Ready = 1.146613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.513694 

BW Util details:
bwutil = 0.028046 
total_CMD = 70528 
util_bw = 1978 
Wasted_Col = 750 
Wasted_Row = 239 
Idle = 67561 

BW Util Bottlenecks: 
RCDc_limit = 380 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 450 
rwq = 0 
CCDLc_limit_alone = 450 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68493 
Read = 1978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1978 
total_req = 1978 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1978 
Row_Bus_Util =  0.001106 
CoL_Bus_Util = 0.028046 
Either_Row_CoL_Bus_Util = 0.028854 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.010319 
queue_avg = 0.168770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.16877
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68499 n_act=48 n_pre=32 n_ref_event=0 n_req=1971 n_rd=1971 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02795
n_activity=4474 dram_eff=0.4405
bk0: 129a 70353i bk1: 130a 70351i bk2: 128a 70404i bk3: 129a 70356i bk4: 128a 70405i bk5: 130a 70336i bk6: 88a 70438i bk7: 92a 70359i bk8: 121a 70350i bk9: 120a 70375i bk10: 129a 70382i bk11: 129a 70351i bk12: 131a 70368i bk13: 126a 70360i bk14: 131a 70333i bk15: 130a 70314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975647
Row_Buffer_Locality_read = 0.975647
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534137
Bank_Level_Parallism_Col = 1.528392
Bank_Level_Parallism_Ready = 1.137494
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.521755 

BW Util details:
bwutil = 0.027946 
total_CMD = 70528 
util_bw = 1971 
Wasted_Col = 766 
Wasted_Row = 251 
Idle = 67540 

BW Util Bottlenecks: 
RCDc_limit = 414 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 448 
rwq = 0 
CCDLc_limit_alone = 448 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68499 
Read = 1971 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1971 
total_req = 1971 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1971 
Row_Bus_Util =  0.001134 
CoL_Bus_Util = 0.027946 
Either_Row_CoL_Bus_Util = 0.028769 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.010843 
queue_avg = 0.203522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.203522
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68485 n_act=48 n_pre=32 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02803
n_activity=4621 dram_eff=0.4278
bk0: 130a 70366i bk1: 129a 70353i bk2: 130a 70400i bk3: 130a 70381i bk4: 128a 70411i bk5: 128a 70369i bk6: 90a 70381i bk7: 90a 70419i bk8: 120a 70376i bk9: 123a 70323i bk10: 128a 70406i bk11: 133a 70297i bk12: 131a 70341i bk13: 128a 70390i bk14: 129a 70364i bk15: 130a 70333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975721
Row_Buffer_Locality_read = 0.975721
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.449904
Bank_Level_Parallism_Col = 1.452669
Bank_Level_Parallism_Ready = 1.140111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.452313 

BW Util details:
bwutil = 0.028031 
total_CMD = 70528 
util_bw = 1977 
Wasted_Col = 863 
Wasted_Row = 274 
Idle = 67414 

BW Util Bottlenecks: 
RCDc_limit = 423 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 508 
rwq = 0 
CCDLc_limit_alone = 508 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68485 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1977 
Row_Bus_Util =  0.001134 
CoL_Bus_Util = 0.028031 
Either_Row_CoL_Bus_Util = 0.028967 
Issued_on_Two_Bus_Simul_Util = 0.000199 
issued_two_Eff = 0.006853 
queue_avg = 0.203650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.20365
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68481 n_act=51 n_pre=35 n_ref_event=0 n_req=1981 n_rd=1981 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02809
n_activity=4796 dram_eff=0.4131
bk0: 128a 70418i bk1: 129a 70367i bk2: 130a 70381i bk3: 130a 70372i bk4: 128a 70405i bk5: 128a 70383i bk6: 91a 70364i bk7: 89a 70374i bk8: 126a 70326i bk9: 120a 70376i bk10: 129a 70376i bk11: 129a 70365i bk12: 128a 70402i bk13: 132a 70328i bk14: 133a 70340i bk15: 131a 70303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974255
Row_Buffer_Locality_read = 0.974255
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.460353
Bank_Level_Parallism_Col = 1.464221
Bank_Level_Parallism_Ready = 1.120646
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464221 

BW Util details:
bwutil = 0.028088 
total_CMD = 70528 
util_bw = 1981 
Wasted_Col = 829 
Wasted_Row = 305 
Idle = 67413 

BW Util Bottlenecks: 
RCDc_limit = 428 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68481 
Read = 1981 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1981 
total_req = 1981 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1981 
Row_Bus_Util =  0.001219 
CoL_Bus_Util = 0.028088 
Either_Row_CoL_Bus_Util = 0.029024 
Issued_on_Two_Bus_Simul_Util = 0.000284 
issued_two_Eff = 0.009770 
queue_avg = 0.182523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.182523
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68490 n_act=49 n_pre=33 n_ref_event=0 n_req=1975 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.028
n_activity=4724 dram_eff=0.4181
bk0: 128a 70396i bk1: 130a 70325i bk2: 128a 70406i bk3: 132a 70292i bk4: 128a 70405i bk5: 128a 70396i bk6: 90a 70408i bk7: 89a 70410i bk8: 121a 70352i bk9: 120a 70371i bk10: 131a 70361i bk11: 131a 70301i bk12: 131a 70352i bk13: 130a 70324i bk14: 130a 70360i bk15: 128a 70371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975190
Row_Buffer_Locality_read = 0.975190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.480658
Bank_Level_Parallism_Col = 1.481243
Bank_Level_Parallism_Ready = 1.145316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481243 

BW Util details:
bwutil = 0.028003 
total_CMD = 70528 
util_bw = 1975 
Wasted_Col = 854 
Wasted_Row = 273 
Idle = 67426 

BW Util Bottlenecks: 
RCDc_limit = 424 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68490 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1975 
total_req = 1975 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1975 
Row_Bus_Util =  0.001163 
CoL_Bus_Util = 0.028003 
Either_Row_CoL_Bus_Util = 0.028896 
Issued_on_Two_Bus_Simul_Util = 0.000269 
issued_two_Eff = 0.009323 
queue_avg = 0.194972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.194972
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68491 n_act=47 n_pre=31 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02806
n_activity=4747 dram_eff=0.4169
bk0: 128a 70391i bk1: 130a 70348i bk2: 128a 70394i bk3: 129a 70377i bk4: 128a 70421i bk5: 128a 70386i bk6: 93a 70359i bk7: 89a 70419i bk8: 126a 70283i bk9: 122a 70350i bk10: 128a 70398i bk11: 129a 70363i bk12: 128a 70398i bk13: 132a 70344i bk14: 131a 70335i bk15: 130a 70359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976251
Row_Buffer_Locality_read = 0.976251
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.436045
Bank_Level_Parallism_Col = 1.436774
Bank_Level_Parallism_Ready = 1.110662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436774 

BW Util details:
bwutil = 0.028060 
total_CMD = 70528 
util_bw = 1979 
Wasted_Col = 888 
Wasted_Row = 268 
Idle = 67393 

BW Util Bottlenecks: 
RCDc_limit = 399 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68491 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1979 
Row_Bus_Util =  0.001106 
CoL_Bus_Util = 0.028060 
Either_Row_CoL_Bus_Util = 0.028882 
Issued_on_Two_Bus_Simul_Util = 0.000284 
issued_two_Eff = 0.009818 
queue_avg = 0.210314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.210314
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68495 n_act=47 n_pre=31 n_ref_event=0 n_req=1976 n_rd=1976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02802
n_activity=4748 dram_eff=0.4162
bk0: 129a 70367i bk1: 129a 70347i bk2: 129a 70374i bk3: 130a 70344i bk4: 130a 70371i bk5: 128a 70396i bk6: 89a 70394i bk7: 88a 70398i bk8: 121a 70351i bk9: 122a 70347i bk10: 130a 70367i bk11: 131a 70338i bk12: 130a 70384i bk13: 132a 70366i bk14: 129a 70373i bk15: 129a 70372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976215
Row_Buffer_Locality_read = 0.976215
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467163
Bank_Level_Parallism_Col = 1.462687
Bank_Level_Parallism_Ready = 1.130061
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462687 

BW Util details:
bwutil = 0.028017 
total_CMD = 70528 
util_bw = 1976 
Wasted_Col = 865 
Wasted_Row = 250 
Idle = 67437 

BW Util Bottlenecks: 
RCDc_limit = 412 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68495 
Read = 1976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1976 
total_req = 1976 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1976 
Row_Bus_Util =  0.001106 
CoL_Bus_Util = 0.028017 
Either_Row_CoL_Bus_Util = 0.028825 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.010330 
queue_avg = 0.180524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.180524
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68491 n_act=49 n_pre=33 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02799
n_activity=4719 dram_eff=0.4183
bk0: 129a 70365i bk1: 134a 70226i bk2: 128a 70396i bk3: 128a 70385i bk4: 128a 70397i bk5: 128a 70383i bk6: 89a 70398i bk7: 88a 70404i bk8: 122a 70349i bk9: 121a 70352i bk10: 130a 70372i bk11: 129a 70378i bk12: 128a 70418i bk13: 130a 70372i bk14: 131a 70351i bk15: 131a 70290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975177
Row_Buffer_Locality_read = 0.975177
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.469872
Bank_Level_Parallism_Col = 1.478727
Bank_Level_Parallism_Ready = 1.127153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.478727 

BW Util details:
bwutil = 0.027989 
total_CMD = 70528 
util_bw = 1974 
Wasted_Col = 852 
Wasted_Row = 294 
Idle = 67408 

BW Util Bottlenecks: 
RCDc_limit = 401 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 528 
rwq = 0 
CCDLc_limit_alone = 528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68491 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1974 
Row_Bus_Util =  0.001163 
CoL_Bus_Util = 0.027989 
Either_Row_CoL_Bus_Util = 0.028882 
Issued_on_Two_Bus_Simul_Util = 0.000269 
issued_two_Eff = 0.009327 
queue_avg = 0.215191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.215191
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68484 n_act=50 n_pre=34 n_ref_event=0 n_req=1981 n_rd=1981 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02809
n_activity=4795 dram_eff=0.4131
bk0: 129a 70379i bk1: 128a 70381i bk2: 133a 70314i bk3: 129a 70375i bk4: 128a 70407i bk5: 130a 70357i bk6: 90a 70419i bk7: 89a 70393i bk8: 122a 70351i bk9: 123a 70346i bk10: 131a 70345i bk11: 130a 70340i bk12: 129a 70376i bk13: 131a 70362i bk14: 129a 70378i bk15: 130a 70356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974760
Row_Buffer_Locality_read = 0.974760
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433974
Bank_Level_Parallism_Col = 1.437918
Bank_Level_Parallism_Ready = 1.115093
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437918 

BW Util details:
bwutil = 0.028088 
total_CMD = 70528 
util_bw = 1981 
Wasted_Col = 895 
Wasted_Row = 297 
Idle = 67355 

BW Util Bottlenecks: 
RCDc_limit = 446 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 516 
rwq = 0 
CCDLc_limit_alone = 516 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68484 
Read = 1981 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 1981 
total_req = 1981 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 1981 
Row_Bus_Util =  0.001191 
CoL_Bus_Util = 0.028088 
Either_Row_CoL_Bus_Util = 0.028981 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.010274 
queue_avg = 0.203253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.203253
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68482 n_act=52 n_pre=36 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02806
n_activity=5075 dram_eff=0.39
bk0: 130a 70371i bk1: 129a 70364i bk2: 130a 70368i bk3: 129a 70359i bk4: 128a 70420i bk5: 128a 70379i bk6: 92a 70348i bk7: 89a 70389i bk8: 124a 70272i bk9: 124a 70328i bk10: 129a 70386i bk11: 130a 70340i bk12: 129a 70375i bk13: 128a 70414i bk14: 130a 70365i bk15: 130a 70359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973724
Row_Buffer_Locality_read = 0.973724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.435721
Bank_Level_Parallism_Col = 1.442490
Bank_Level_Parallism_Ready = 1.130369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.442490 

BW Util details:
bwutil = 0.028060 
total_CMD = 70528 
util_bw = 1979 
Wasted_Col = 896 
Wasted_Row = 322 
Idle = 67331 

BW Util Bottlenecks: 
RCDc_limit = 469 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68482 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1979 
Row_Bus_Util =  0.001248 
CoL_Bus_Util = 0.028060 
Either_Row_CoL_Bus_Util = 0.029010 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.010264 
queue_avg = 0.171450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.17145
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68502 n_act=47 n_pre=31 n_ref_event=0 n_req=1972 n_rd=1972 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02796
n_activity=4654 dram_eff=0.4237
bk0: 128a 70401i bk1: 129a 70353i bk2: 129a 70384i bk3: 130a 70350i bk4: 131a 70320i bk5: 128a 70382i bk6: 89a 70416i bk7: 89a 70417i bk8: 122a 70359i bk9: 123a 70300i bk10: 128a 70392i bk11: 129a 70349i bk12: 128a 70398i bk13: 129a 70381i bk14: 129a 70364i bk15: 131a 70343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976166
Row_Buffer_Locality_read = 0.976166
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466515
Bank_Level_Parallism_Col = 1.472905
Bank_Level_Parallism_Ready = 1.154665
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472905 

BW Util details:
bwutil = 0.027961 
total_CMD = 70528 
util_bw = 1972 
Wasted_Col = 823 
Wasted_Row = 281 
Idle = 67452 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68502 
Read = 1972 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 1972 
total_req = 1972 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 1972 
Row_Bus_Util =  0.001106 
CoL_Bus_Util = 0.027961 
Either_Row_CoL_Bus_Util = 0.028726 
Issued_on_Two_Bus_Simul_Util = 0.000340 
issued_two_Eff = 0.011846 
queue_avg = 0.190378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.190378
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68488 n_act=49 n_pre=33 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02803
n_activity=4725 dram_eff=0.4184
bk0: 130a 70340i bk1: 131a 70326i bk2: 130a 70390i bk3: 130a 70367i bk4: 128a 70424i bk5: 128a 70391i bk6: 89a 70430i bk7: 89a 70417i bk8: 120a 70367i bk9: 120a 70380i bk10: 128a 70394i bk11: 132a 70307i bk12: 130a 70379i bk13: 130a 70339i bk14: 132a 70295i bk15: 130a 70352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975215
Row_Buffer_Locality_read = 0.975215
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457033
Bank_Level_Parallism_Col = 1.459034
Bank_Level_Parallism_Ready = 1.112797
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459034 

BW Util details:
bwutil = 0.028031 
total_CMD = 70528 
util_bw = 1977 
Wasted_Col = 848 
Wasted_Row = 282 
Idle = 67421 

BW Util Bottlenecks: 
RCDc_limit = 426 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68488 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 33 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 1977 
Row_Bus_Util =  0.001163 
CoL_Bus_Util = 0.028031 
Either_Row_CoL_Bus_Util = 0.028925 
Issued_on_Two_Bus_Simul_Util = 0.000269 
issued_two_Eff = 0.009314 
queue_avg = 0.216255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.216255
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68501 n_act=46 n_pre=30 n_ref_event=0 n_req=1974 n_rd=1974 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02799
n_activity=4530 dram_eff=0.4358
bk0: 128a 70388i bk1: 128a 70376i bk2: 129a 70377i bk3: 130a 70353i bk4: 128a 70420i bk5: 129a 70363i bk6: 88a 70422i bk7: 89a 70421i bk8: 121a 70353i bk9: 120a 70369i bk10: 131a 70335i bk11: 129a 70341i bk12: 132a 70377i bk13: 131a 70364i bk14: 129a 70360i bk15: 132a 70281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976697
Row_Buffer_Locality_read = 0.976697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.515924
Bank_Level_Parallism_Col = 1.506042
Bank_Level_Parallism_Ready = 1.113982
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506042 

BW Util details:
bwutil = 0.027989 
total_CMD = 70528 
util_bw = 1974 
Wasted_Col = 784 
Wasted_Row = 225 
Idle = 67545 

BW Util Bottlenecks: 
RCDc_limit = 403 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68501 
Read = 1974 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 1974 
total_req = 1974 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 1974 
Row_Bus_Util =  0.001078 
CoL_Bus_Util = 0.027989 
Either_Row_CoL_Bus_Util = 0.028740 
Issued_on_Two_Bus_Simul_Util = 0.000326 
issued_two_Eff = 0.011347 
queue_avg = 0.185104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.185104
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68477 n_act=52 n_pre=36 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02806
n_activity=4866 dram_eff=0.4067
bk0: 128a 70407i bk1: 130a 70355i bk2: 129a 70376i bk3: 130a 70379i bk4: 131a 70336i bk5: 128a 70389i bk6: 89a 70437i bk7: 89a 70386i bk8: 122a 70326i bk9: 123a 70350i bk10: 128a 70375i bk11: 130a 70333i bk12: 130a 70350i bk13: 131a 70341i bk14: 132a 70316i bk15: 129a 70342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973724
Row_Buffer_Locality_read = 0.973724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.469524
Bank_Level_Parallism_Col = 1.484935
Bank_Level_Parallism_Ready = 1.135927
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484935 

BW Util details:
bwutil = 0.028060 
total_CMD = 70528 
util_bw = 1979 
Wasted_Col = 843 
Wasted_Row = 328 
Idle = 67378 

BW Util Bottlenecks: 
RCDc_limit = 459 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68477 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1979 
Row_Bus_Util =  0.001248 
CoL_Bus_Util = 0.028060 
Either_Row_CoL_Bus_Util = 0.029081 
Issued_on_Two_Bus_Simul_Util = 0.000227 
issued_two_Eff = 0.007801 
queue_avg = 0.200289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.200289
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68493 n_act=48 n_pre=32 n_ref_event=0 n_req=1977 n_rd=1977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02803
n_activity=4631 dram_eff=0.4269
bk0: 131a 70365i bk1: 128a 70380i bk2: 132a 70309i bk3: 132a 70342i bk4: 128a 70400i bk5: 128a 70401i bk6: 91a 70395i bk7: 88a 70415i bk8: 122a 70328i bk9: 123a 70322i bk10: 131a 70343i bk11: 129a 70345i bk12: 128a 70409i bk13: 128a 70383i bk14: 130a 70344i bk15: 128a 70359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975721
Row_Buffer_Locality_read = 0.975721
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492027
Bank_Level_Parallism_Col = 1.486206
Bank_Level_Parallism_Ready = 1.155792
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.486206 

BW Util details:
bwutil = 0.028031 
total_CMD = 70528 
util_bw = 1977 
Wasted_Col = 843 
Wasted_Row = 253 
Idle = 67455 

BW Util Bottlenecks: 
RCDc_limit = 410 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 512 
rwq = 0 
CCDLc_limit_alone = 512 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68493 
Read = 1977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1977 
total_req = 1977 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1977 
Row_Bus_Util =  0.001134 
CoL_Bus_Util = 0.028031 
Either_Row_CoL_Bus_Util = 0.028854 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.010811 
queue_avg = 0.198999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.198999
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68480 n_act=52 n_pre=36 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02813
n_activity=4685 dram_eff=0.4235
bk0: 130a 70341i bk1: 130a 70354i bk2: 132a 70369i bk3: 130a 70344i bk4: 128a 70400i bk5: 128a 70382i bk6: 90a 70426i bk7: 88a 70412i bk8: 123a 70326i bk9: 124a 70307i bk10: 130a 70370i bk11: 132a 70334i bk12: 130a 70379i bk13: 128a 70410i bk14: 130a 70327i bk15: 131a 70320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973790
Row_Buffer_Locality_read = 0.973790
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.499191
Bank_Level_Parallism_Col = 1.498915
Bank_Level_Parallism_Ready = 1.129032
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498915 

BW Util details:
bwutil = 0.028131 
total_CMD = 70528 
util_bw = 1984 
Wasted_Col = 810 
Wasted_Row = 295 
Idle = 67439 

BW Util Bottlenecks: 
RCDc_limit = 426 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68480 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 36 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 1984 
Row_Bus_Util =  0.001248 
CoL_Bus_Util = 0.028131 
Either_Row_CoL_Bus_Util = 0.029038 
Issued_on_Two_Bus_Simul_Util = 0.000340 
issued_two_Eff = 0.011719 
queue_avg = 0.208541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.208541
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70528 n_nop=68486 n_act=51 n_pre=35 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02806
n_activity=4842 dram_eff=0.4087
bk0: 129a 70381i bk1: 129a 70360i bk2: 129a 70384i bk3: 129a 70369i bk4: 128a 70396i bk5: 128a 70398i bk6: 88a 70436i bk7: 90a 70396i bk8: 121a 70351i bk9: 125a 70320i bk10: 130a 70346i bk11: 132a 70321i bk12: 129a 70378i bk13: 129a 70380i bk14: 133a 70297i bk15: 130a 70341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974229
Row_Buffer_Locality_read = 0.974229
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443042
Bank_Level_Parallism_Col = 1.439452
Bank_Level_Parallism_Ready = 1.121779
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439452 

BW Util details:
bwutil = 0.028060 
total_CMD = 70528 
util_bw = 1979 
Wasted_Col = 901 
Wasted_Row = 289 
Idle = 67359 

BW Util Bottlenecks: 
RCDc_limit = 413 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70528 
n_nop = 68486 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 35 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 1979 
Row_Bus_Util =  0.001219 
CoL_Bus_Util = 0.028060 
Either_Row_CoL_Bus_Util = 0.028953 
Issued_on_Two_Bus_Simul_Util = 0.000326 
issued_two_Eff = 0.011263 
queue_avg = 0.181290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.18129

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3997, Miss = 990, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4049, Miss = 998, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4022, Miss = 986, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4028, Miss = 998, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3978, Miss = 987, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4046, Miss = 995, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4004, Miss = 996, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4031, Miss = 999, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4009, Miss = 995, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3998, Miss = 985, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3994, Miss = 989, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4839, Miss = 989, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3993, Miss = 990, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3991, Miss = 992, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4049, Miss = 1001, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4054, Miss = 1004, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3998, Miss = 986, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3998, Miss = 988, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4039, Miss = 989, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3996, Miss = 999, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4008, Miss = 983, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3984, Miss = 986, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3998, Miss = 991, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3989, Miss = 999, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4019, Miss = 993, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4006, Miss = 991, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4020, Miss = 989, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3999, Miss = 989, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4006, Miss = 989, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3987, Miss = 986, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4032, Miss = 985, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4033, Miss = 993, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3988, Miss = 989, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4009, Miss = 982, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3991, Miss = 987, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3976, Miss = 990, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4008, Miss = 987, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4003, Miss = 996, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 3983, Miss = 989, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4010, Miss = 986, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3997, Miss = 987, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3988, Miss = 992, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3974, Miss = 985, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4004, Miss = 991, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4000, Miss = 988, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4008, Miss = 986, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3999, Miss = 993, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3992, Miss = 988, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3998, Miss = 988, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3977, Miss = 992, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3974, Miss = 989, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4017, Miss = 983, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4012, Miss = 987, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4022, Miss = 990, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3995, Miss = 985, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4016, Miss = 989, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3992, Miss = 991, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3998, Miss = 989, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3992, Miss = 992, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3997, Miss = 985, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4021, Miss = 993, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3972, Miss = 991, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3999, Miss = 990, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4016, Miss = 989, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 257122
L2_total_cache_misses = 63369
L2_total_cache_miss_rate = 0.2465
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5372
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=257122
icnt_total_pkts_simt_to_mem=257122
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 257122
Req_Network_cycles = 93930
Req_Network_injected_packets_per_cycle =       2.7374 
Req_Network_conflicts_per_cycle =       0.5755
Req_Network_conflicts_per_cycle_util =       2.0784
Req_Bank_Level_Parallism =       9.8855
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0193
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0428

Reply_Network_injected_packets_num = 257122
Reply_Network_cycles = 93930
Reply_Network_injected_packets_per_cycle =        2.7374
Reply_Network_conflicts_per_cycle =        0.1115
Reply_Network_conflicts_per_cycle_util =       0.4072
Reply_Bank_Level_Parallism =      10.0009
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0025
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0342
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 18 sec (558 sec)
gpgpu_simulation_rate = 258207 (inst/sec)
gpgpu_simulation_rate = 168 (cycle/sec)
gpgpu_silicon_slowdown = 6738095x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 20258
gpu_sim_insn = 19119427
gpu_ipc =     943.7964
gpu_tot_sim_cycle = 114188
gpu_tot_sim_insn = 163199182
gpu_tot_ipc =    1429.2148
gpu_tot_issued_cta = 17586
gpu_occupancy = 29.2954% 
gpu_tot_occupancy = 69.2836% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4482
partiton_level_parallism_total  =       2.6861
partiton_level_parallism_util =       4.3418
partiton_level_parallism_util_total  =       8.1938
L2_BW  =      88.6842 GB/Sec
L2_BW_total  =      97.3005 GB/Sec
gpu_total_sim_rate=250689

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3994, Miss = 3687, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4086, Miss = 3729, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3997, Miss = 3768, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4168, Miss = 3859, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3973, Miss = 3746, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4117, Miss = 3850, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4119, Miss = 3819, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4093, Miss = 3885, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4162, Miss = 3888, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4076, Miss = 3849, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4226, Miss = 3870, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4118, Miss = 3795, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4076, Miss = 3713, Miss_rate = 0.911, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4015, Miss = 3721, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4128, Miss = 3719, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4061, Miss = 3716, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3961, Miss = 3736, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4080, Miss = 3706, Miss_rate = 0.908, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4081, Miss = 3790, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4115, Miss = 3877, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4041, Miss = 3844, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4043, Miss = 3721, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4049, Miss = 3823, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4179, Miss = 3733, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4077, Miss = 3797, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4034, Miss = 3751, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4150, Miss = 3821, Miss_rate = 0.921, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4136, Miss = 3810, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4230, Miss = 3969, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4128, Miss = 3808, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 4076, Miss = 3771, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 4201, Miss = 3754, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 4053, Miss = 3797, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 4195, Miss = 3872, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 4088, Miss = 3816, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 4166, Miss = 3826, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 4052, Miss = 3681, Miss_rate = 0.908, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3955, Miss = 3681, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 4122, Miss = 3813, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 4181, Miss = 3893, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 3900, Miss = 3708, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 4090, Miss = 3872, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 4228, Miss = 3921, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 4138, Miss = 3801, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 4116, Miss = 3766, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 4116, Miss = 3808, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 3930, Miss = 3566, Miss_rate = 0.907, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[47]: Access = 3939, Miss = 3682, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 4156, Miss = 3851, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 3938, Miss = 3732, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 4234, Miss = 3939, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 3944, Miss = 3764, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 4192, Miss = 3967, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 4127, Miss = 3855, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 4054, Miss = 3838, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 4050, Miss = 3871, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 4156, Miss = 3812, Miss_rate = 0.917, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[57]: Access = 4020, Miss = 3758, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 4166, Miss = 3816, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 4142, Miss = 3928, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 3998, Miss = 3649, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 4176, Miss = 3879, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 4285, Miss = 3933, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 4036, Miss = 3782, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4009, Miss = 3780, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 3931, Miss = 3665, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4310, Miss = 3953, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4018, Miss = 3807, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 3898, Miss = 3618, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4038, Miss = 3681, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4055, Miss = 3720, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4244, Miss = 3899, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4101, Miss = 3728, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4117, Miss = 3818, Miss_rate = 0.927, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[74]: Access = 3995, Miss = 3706, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4021, Miss = 3776, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4067, Miss = 3875, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4104, Miss = 3894, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4026, Miss = 3688, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4093, Miss = 3824, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 326960
	L1D_total_cache_misses = 303634
	L1D_total_cache_miss_rate = 0.9287
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.070
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 79814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 211699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 311760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15205

Total_core_cache_fail_stats:
ctas_completed 17586, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1323, 990, 990, 990, 990, 1001, 990, 990, 990, 990, 990, 1156, 990, 1001, 990, 990, 1143, 1132, 1132, 1132, 1309, 1246, 1132, 1132, 1132, 1288, 1132, 1132, 1132, 1143, 1143, 1132, 943, 932, 932, 932, 932, 943, 932, 932, 1004, 932, 932, 943, 1151, 1036, 932, 932, 992, 992, 1148, 1003, 992, 992, 992, 1148, 992, 992, 992, 992, 992, 992, 1116, 992, 
gpgpu_n_tot_thrd_icount = 176541792
gpgpu_n_tot_w_icount = 5516931
gpgpu_n_stall_shd_mem = 363
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291513
gpgpu_n_mem_write_global = 15205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9031536
gpgpu_n_store_insn = 15877
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 55024640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 363
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4938387	W0_Idle:1714047	W0_Scoreboard:4390579	W1:124932	W2:15274	W3:73	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5376652
single_issue_nums: WS0:1380254	WS1:1378786	WS2:1379501	WS3:1378390	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2332104 {8:291513,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 608200 {40:15205,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11660520 {40:291513,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121640 {8:15205,}
maxmflatency = 437 
max_icnt2mem_latency = 43 
maxmrqlatency = 84 
max_icnt2sh_latency = 8 
averagemflatency = 219 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:19792 	11098 	8886 	9975 	13261 	4702 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	238915 	67803 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	304962 	1756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	305460 	1254 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	112 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8155      8391      8546      8510      9364      9314     10224     10150      5783      9693      5928      5930      6750      6710      7550      7581 
dram[1]:      8110      8384      8569      8537      9376      9298     10215     10174      6324      5795      5908      6800      6706      6691      7525      7589 
dram[2]:      8182      8293      8534      8516      9391      9339     10183     10191      5783      5782      9510      5930      6746      6678      7573      7553 
dram[3]:      8308      8316      8568      8532      9361      9308     10159     10211      5782      5795      6311      5890      6710      6655      7585      7510 
dram[4]:      8100      8180      8473      8556      9364      9419     10182     10227      5783      6097      5928      5930      6770      6767      7586      7616 
dram[5]:      8292      8363      8490      8544      9344      9396     10178     10215      5782      5795      5908      5890      6765      6775      7545      7588 
dram[6]:      8272      8293      8471      8517      9348      9302     10143     10045      5783      5782      5928      5930      6771      6783      7581      7602 
dram[7]:      8297      8328      8483      8534      9376      9271     10151     10159      5782      5795      5908      5890      6737      6782      7565      7581 
dram[8]:      8064      8190      8488      8554      9360      9330     10118     10130      5784      5782      6258      5908      6770      6757      7565      7590 
dram[9]:      8100      8379      8514      8582      9376      9320     10114     10153      6821      5782      6201      5911      6775      6777      7569      7562 
dram[10]:      8139      8284      8509      8528      9334      9328     10095     10137      5784      6572      5907      5908      6783      6757      7588      7600 
dram[11]:      8107      8317      8489      8565      9312      9314     10069     10166      5783      6792      5910      5911      6774      6778      7562      7564 
dram[12]:      8268      8104      8504      8552      9303      9343     10207     10185      5784      5782      5907      5908      6759      6787      7578      7553 
dram[13]:      8147      8300      8513      8538      9267      9332     10182     10167      5784      5860      5910      5911      6705      6770      7545      7532 
dram[14]:      6153     10571      8502      8510      9355      9348     10211     10166      6288      5782      5907      5908      6766      7693      7593      7596 
dram[15]:      8296      8399      8502      8544      9376      9341     10192     10135      5783      6262      6677      5911      6702      6762      7592      7558 
dram[16]:      8070      8292      8493      8506      9311      9258     10118     10151      7224      5782      5928      6690      6761      6757      7560      7570 
dram[17]:      8104      8313      8501      8550      9274      9302     10099     10181      5782      5795      5911      5924      6733      6757      7537      7546 
dram[18]:      8261      8400      8497      8512      9279      9330     10114     10167      5783      7711      5928      5930      6746      6770      7572      7570 
dram[19]:      8284      8415      8521      8518      9259      9310     10090     10187      6679      5795      5911      5924      6762      6742      7537      7541 
dram[20]:      8260      8289      8529      8489      9345      9335     10214     10046      6613      5782      5928      5930      6763      6781      7596      7570 
dram[21]:      8280      8320      8532      8521      9364     11097     10181     10081      7161      5795      5911      5924      6727      6775      7580      7588 
dram[22]:      8138      8292      8483      8509      9376      9335     10198     10150      5783      5782      5928      6233      6755      6779      7570      7568 
dram[23]:      8168      8332      8528      8508      9326      9327     10218     10119      5782      5833      5911      5924      7102      6778      7549      7565 
dram[24]:      8257      8288      8494      8498      9250      9371     10141     10119      5783      5782      5928      5930      6718      6787      7557      7600 
dram[25]:      8280      8325      8516      8506      9266      9349     10150     10090      6440      5795      5911      5924      6751      6734      7533      7590 
dram[26]:      8044      8288      8542      8534      9399      9377     10151     10142      5783      5782      5928      5930      6848      6774      7561      7573 
dram[27]:      8092      8311      8533      8522      9372      9364     10185     10154      6408      5795      6476      5924      7117      6777      7538      7580 
dram[28]:      8123      8174      8485      8533      9371      9368     10054     10154      5783      6478      5928      5930      6733      6798      7642      7550 
dram[29]:      8092      8184      8532      8538      9341      9351     10066     10137      6048      5795      5911      5924      6757      6730      7537      7536 
dram[30]:      8146      8087      8526      8516      9299      9348     10103     10174      5783      5782      5928      5930      6725      6775      7568      7557 
dram[31]:      8186      8104      8570      8536      9271      9302     10095     10183      5782      5795      5911      5924      6751      6735      7540      7533 
average row accesses per activate:
dram[0]:  8.411765 19.571428 15.555555 17.625000 33.250000 33.250000  9.636364 23.250000  8.687500  9.500000 17.375000 23.333334 34.750000 45.000000 19.428572 46.000000 
dram[1]: 19.000000 17.000000 45.000000 15.666667 43.666668 12.090909  8.461538 10.777778 18.285715 13.500000 12.818182 27.400000 28.000000 11.583333 27.400000 34.000000 
dram[2]: 11.666667 26.799999 44.000000 12.818182 15.111111 19.000000 20.400000 45.000000 13.300000 13.500000 11.153846 19.571428 12.727273 17.625000 14.200000  6.818182 
dram[3]: 15.333333 43.000000 20.000000 17.375000 17.125000 13.900000 17.666666 14.428572 13.400000 22.000000 11.076923  9.866667 12.166667 28.200001 20.285715 17.750000 
dram[4]: 12.545455  9.533334  9.600000 17.000000 15.111111 33.000000  9.600000 16.500000  9.266666 17.000000 11.750000 34.000000 15.888889 20.285715 22.500000 27.000000 
dram[5]: 19.142857 12.818182 22.833334 14.200000 22.500000 19.000000  8.000000 11.444445 16.375000 13.100000 15.777778 23.166666 11.833333  9.733334 17.500000 17.000000 
dram[6]: 16.875000 27.000000  9.733334 17.375000 15.444445  9.600000 24.000000  8.583333 32.250000 18.571428 15.777778 10.214286 26.799999 11.500000 33.500000 17.625000 
dram[7]: 11.153846 14.200000 13.700000 22.500000 15.111111 19.285715 14.571428  8.909091 31.750000 16.250000 10.285714 10.285714 11.666667 15.444445 27.200001 13.000000 
dram[8]: 16.875000 14.200000 33.500000 27.000000 19.142857 22.666666 13.000000 11.000000 13.666667 12.000000 46.666668  8.222222 17.250000 34.250000 27.799999 15.333333 
dram[9]: 33.500000 22.500000 13.090909 15.444445 22.166666 11.583333 14.857142 15.833333 19.666666  7.833333 17.500000 20.714285 17.125000 11.833333  9.666667 12.818182 
dram[10]: 26.200001 17.500000 27.600000 19.571428 17.125000 17.375000 17.333334 19.400000 17.000000 26.000000 27.000000 11.750000 17.375000 22.500000 17.625000 44.666668 
dram[11]: 13.900000 15.555555 11.307693 13.900000 11.500000 16.875000  6.647059  9.600000 20.166666 12.000000 11.076923 11.916667 20.000000 11.076923 45.000000 13.000000 
dram[12]: 10.923077 22.500000 19.714285 10.285714 33.250000 32.500000 10.600000 10.888889 15.875000 13.100000  9.600000  9.125000 13.800000 45.333332 17.375000  8.529411 
dram[13]: 12.818182 16.750000 11.666667 14.100000 64.000000 22.333334 17.000000  7.923077 24.400000 21.000000 27.600000 10.857142 15.888889 27.400000 12.083333 26.400000 
dram[14]: 16.875000 32.750000 44.666668 15.555555 19.142857 15.111111 25.500000  9.090909 17.142857 16.250000 19.428572 11.916667 45.000000 14.200000 11.307693 46.000000 
dram[15]: 19.714285 22.333334 22.500000 15.444445 16.750000 26.600000 21.200001 15.666667 30.250000  9.066667 16.222221 14.400000 14.000000 17.125000 27.600000 19.428572 
dram[16]: 22.500000 26.799999 17.125000 19.857143 43.000000 33.000000 16.500000 10.888889 18.285715 16.000000 19.857143 12.636364 27.400000 26.799999 23.333334 11.307693 
dram[17]: 15.333333 20.142857 12.818182 17.500000 15.000000 26.200001 10.777778 24.750000 12.454545 13.400000 20.142857 14.000000 17.875000 20.000000 11.583333 10.285714 
dram[18]: 19.285715 27.600000 22.666666 27.200001 22.000000 32.750000  7.692307 11.750000 15.111111 24.799999 15.444445 10.357142 10.769231  9.000000 17.500000 19.285715 
dram[19]: 33.000000 11.583333 27.799999  9.533334 43.333332 22.166666 11.000000 22.750000 25.600000 11.083333 18.000000 11.076923 11.833333 12.909091 22.833334 12.818182 
dram[20]: 17.000000 19.142857 15.222222 45.666668 26.799999 19.142857  7.500000 18.799999 10.384615 14.444445 26.600000 15.555555 12.636364 15.666667 34.750000 27.000000 
dram[21]: 13.600000 15.000000 12.818182 44.666668 17.250000 33.000000 23.250000 45.500000 14.555555 19.000000 44.000000 23.333334 17.375000 27.200001 15.333333 13.900000 
dram[22]: 26.799999 10.142858 17.875000 15.333333 19.285715 19.000000 13.571428 18.799999 16.250000 25.400000 22.666666 44.666668 27.000000 19.857143 11.750000 13.700000 
dram[23]: 19.285715 17.250000 11.000000 13.800000 27.200001 10.142858 23.750000 16.000000 21.500000 17.125000 18.125000 27.799999 45.666668 17.750000 12.083333 19.857143 
dram[24]: 17.125000 16.875000  9.733334 22.833334 15.222222 32.500000  7.692307 15.833333 13.000000 10.615385 15.888889 15.444445 19.714285 15.333333 12.727273 23.166666 
dram[25]: 26.799999 26.600000 33.250000 19.857143  9.466666 16.750000 11.875000 16.000000 14.666667 10.230769 22.666666 18.000000 12.818182 44.333332 22.666666 11.916667 
dram[26]: 14.200000 17.125000 27.400000 12.166667 32.750000 19.714285 10.000000 13.857142 18.285715 16.125000 14.300000  9.600000 22.500000 14.100000  9.000000 15.444445 
dram[27]: 19.714285 19.285715 12.727273 11.916667 16.750000 16.875000 13.857142 23.750000 12.000000 21.500000 14.600000  8.333333 18.125000 34.500000 10.923077 11.916667 
dram[28]: 13.900000 19.857143 15.666667 19.714285 22.166666 19.000000 15.833333 18.799999 10.307693 12.545455 17.250000 14.100000 19.857143 11.000000 20.000000 33.250000 
dram[29]: 13.900000 26.400000 15.666667 44.333332 32.750000 32.500000 14.142858 22.750000 14.444445 12.900000 20.000000 15.222222 12.727273 15.555555 12.818182 45.000000 
dram[30]: 22.166666 19.571428 33.250000 10.142858 22.333334 22.000000 13.714286 12.125000 10.307693  9.714286 45.333332 33.750000 27.400000 46.333332 10.071428 34.000000 
dram[31]: 27.000000 15.111111 22.500000 14.100000 22.333334 33.000000 10.000000 46.000000 18.428572 15.111111 13.800000 13.272727 23.000000 12.545455 13.545455 14.200000 
average row locality = 67800/4209 = 16.108339
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       137       140       141       133       133       106        93       139       133       139       140       139       135       136       138 
dram[1]:       133       136       135       141       131       133       110        97       128       135       141       137       140       139       137       136 
dram[2]:       140       134       132       141       136       133       102        90       133       135       145       137       140       141       142       150 
dram[3]:       138       129       140       139       137       139       106       101       134       132       144       148       146       141       142       142 
dram[4]:       138       143       144       136       136       132        96        99       139       136       141       136       143       142       135       135 
dram[5]:       134       141       137       142       135       133        96       103       131       131       142       139       142       146       140       136 
dram[6]:       135       135       146       139       139       144        96       103       129       130       142       143       134       138       134       141 
dram[7]:       145       142       137       135       136       135       102        98       127       130       144       144       140       139       136       143 
dram[8]:       135       142       134       135       134       136       104        99       123       132       140       148       138       137       139       138 
dram[9]:       134       135       144       139       133       139       104        95       118       141       140       145       137       142       145       141 
dram[10]:       131       140       138       137       137       139       104        97       119       130       135       141       139       135       141       134 
dram[11]:       139       140       147       139       138       135       113        96       121       132       144       143       140       144       135       143 
dram[12]:       142       135       138       144       133       130       106        98       127       131       144       146       138       136       139       145 
dram[13]:       141       134       140       141       128       134       102       103       122       126       138       152       143       137       145       132 
dram[14]:       135       131       134       140       134       136       102       100       120       130       136       143       135       142       147       138 
dram[15]:       138       134       135       139       134       133       106        94       121       136       146       144       140       137       138       136 
dram[16]:       135       134       137       139       129       132        99        98       128       128       139       139       137       134       140       147 
dram[17]:       138       141       141       140       135       131        97        99       137       134       141       140       143       140       139       144 
dram[18]:       135       138       136       136       132       131       100        94       136       124       139       145       140       144       140       135 
dram[19]:       132       139       139       143       130       133        99        91       128       133       144       144       142       142       137       141 
dram[20]:       136       134       137       137       134       134       105        94       135       130       133       140       139       141       139       135 
dram[21]:       136       135       141       134       138       132        93        91       131       133       132       140       139       136       138       139 
dram[22]:       134       142       143       138       135       133        95        94       130       127       136       134       135       139       141       137 
dram[23]:       135       138       143       138       136       142        95        96       129       137       145       139       137       142       145       139 
dram[24]:       137       135       146       137       137       130       100        95       130       138       143       139       138       138       140       139 
dram[25]:       134       133       133       139       142       134        95        96       132       133       136       144       141       133       136       143 
dram[26]:       142       137       137       146       131       138       100        97       128       129       143       144       135       141       144       139 
dram[27]:       138       135       140       143       134       135        97        95       132       129       146       150       145       138       142       143 
dram[28]:       139       139       141       138       133       133        95        94       134       138       138       141       139       143       140       133 
dram[29]:       139       132       141       133       131       130        99        91       130       129       140       137       140       140       141       135 
dram[30]:       133       137       133       142       134       132        96        97       134       136       136       135       137       139       141       136 
dram[31]:       135       136       135       141       134       132       100        92       129       136       138       146       138       138       149       142 
total dram reads = 67800
bank skew: 152/90 = 1.69
chip skew: 2158/2088 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        950       997       997       965      1004      1034       985      1033       976       994       991       985       988       989       991       973
dram[1]:       1009       994       996       972      1002      1053       978       980      1043      1034       969       970       952       971       999       998
dram[2]:        966      1003      1004       966       993      1003       975      1025       984       995      1019      1000       966       962       989       923
dram[3]:        958      1039       971       987       989       968      1006       969       988      1011       972       954       947       965       986       963
dram[4]:        988       976       980      1007       994      1029      1021       980       998       983       969      1011       961       957      1001       995
dram[5]:       1018       974      2117       966       989       993      1020       954      1012       993       966       995       958       957      1007      1004
dram[6]:       1004      1008       960       953       966       962       984       922       988       997       978       950      1004       998      1019       968
dram[7]:        969       965       986      1018      1012      1037      1015       972      1034      1023       976       976       959      1006       981       987
dram[8]:        979       980      1015       984       999       983       999       948       999       987       969       950       975       986      1013       976
dram[9]:        985      1037       949       989      1009       962       984      1025      1002       953      1000       988      1017       975       974       991
dram[10]:       1008       977       963       987       985      1009       995      1006       977      1007       978      1025       978      1003       991      1029
dram[11]:        966       975       956       970       998       975       935      1017       996       996       987       952       976       950      1016       961
dram[12]:        972       993       967       965      1031      1016      1003       971      1000      1015       998      1002       972       997      1006       968
dram[13]:        963      1003       978       958      1045      1017       972       968      1009      1008       997       944       984       993       970      1013
dram[14]:       1014      1001       997       963      1047      1028      1021       967       992       972       980       971       996       972       960       986
dram[15]:       1038       980       999       952      1030      1011      1007       991      1018      1006       975       960       998       989       995       991
dram[16]:       1017       981       971       967      1018      1023       945       994      1017      1043      1019       974       998      1049       980       956
dram[17]:        971       976       978       951      1008      1015       969       950       965      1006       952       979       958       948       986       978
dram[18]:       1002      1014       993      1014       993      1026       959      1004       979      1002       971       998       966       982       971       998
dram[19]:       1011       992       970       940      1041       992       955      1015      1030      1020       954       964       983       980       995       969
dram[20]:       1003      1009       987      1012       992      1001       962       972      1006       998      1002       966       968       971       979      1030
dram[21]:       1011      1000       955      1023       986      1002       979      1014      1021       982      1007       995       958      1008       989       976
dram[22]:       1000       981       955       960      1028      1007      1007      1018      1012      1034       998      1009       997       999       997      1008
dram[23]:       1047       960       948       966       963       964      1030      1070      1000       980       939       975       992       962       941       990
dram[24]:        968       997       942       971       980      1004       993      1003       990       985       960       973       996       976       965       977
dram[25]:        995      1036       985       996       978       982      1006      1000       978      1010       992       978       969      1000       973       995
dram[26]:       1001      1010       992       949      1037      1000       999       977      1009      1034       993       980       989       988       961       990
dram[27]:        995      1014       992      1000      1004      1015       965       993       972      1016       943       944       955       993       961       961
dram[28]:        981       976       963       982       975      1003       990      1004       978       966       991       983      1011       978      1014      1018
dram[29]:        966       995       971      1038      1035       993       973      1013      1001      1043       966       999       969       979      1007      1011
dram[30]:       1038       980      1008       956       991       995      1003      1013      1009       977      1007      1005       980       990       975       993
dram[31]:        980       993       998       990      1012      1016       942      1031       993       975       986       990       983       988       946       972
maximum mf latency per bank:
dram[0]:        370       386       355       357       371       346       379       358       384       424       415       399       366       374       364       373
dram[1]:        359       358       368       365       362       349       366       373       380       405       401       412       378       384       357       380
dram[2]:        343       351       351       390       373       378       351       368       382       437       406       399       355       402       359       376
dram[3]:        366       362       361       357       348       343       342       371       372       408       398       412       396       393       379       368
dram[4]:        360       369       374       368       367       378       349       371       396       427       399       399       357       380       369       378
dram[5]:        379       363       349       342       347       358       368       362       382       392       400       412       368       382       382       374
dram[6]:        345       352       346       355       366       346       352       345       372       381       399       399       374       400       389       380
dram[7]:        365       372       354       377       367       369       346       356       394       392       408       412       377       381       357       377
dram[8]:        353       362       359       381       361       389       375       375       374       392       378       391       360       377       344       388
dram[9]:        355       367       354       375       357       360       359       376       386       392       402       378       388       393       361       377
dram[10]:        374       365       370       360       364       365       348       350       374       401       409       391       393       374       373       370
dram[11]:        382       368       375       355       368       377       351       366       391       381       401       378       391       397       352       373
dram[12]:        355       360       347       369       350       359       377       364       370       394       388       391       382       401       375       386
dram[13]:        385       358       355       344       343       353       379       360       386       386       392       378       374       387       360       386
dram[14]:        344       353       362       361       367       381       369       367       370       392       378       391       362       377       375       372
dram[15]:        364       368       364       369       374       362       353       350       386       388       392       378       385       385       375       382
dram[16]:        360       359       352       379       388       382       353       353       372       413       391       392       384       387       363       385
dram[17]:        351       366       351       381       363       430       364       373       387       401       396       393       370       394       358       383
dram[18]:        359       389       406       401       348       355       350       352       376       393       391       392       376       383       367       383
dram[19]:        347       422       377       407       363       363       348       360       377       398       396       393       379       370       370       392
dram[20]:        355       364       371       341       345       358       358       350       374       425       391       392       389       389       372       370
dram[21]:        346       356       366       393       391       342       369       377       391       399       396       393       370       397       368       362
dram[22]:        375       383       346       395       365       366       349       355       374       416       391       392       368       382       386       370
dram[23]:        352       374       362       342       347       379       365       361       387       401       396       393       409       392       349       380
dram[24]:        344       346       350       358       347       368       348       374       372       398       391       392       379       384       359       386
dram[25]:        347       350       346       368       402       372       368       366       369       400       396       393       407       399       361       394
dram[26]:        358       355       369       386       374       375       353       392       375       420       391       392       402       407       374       366
dram[27]:        342       346       358       374       349       366       354       375       394       400       396       393       375       387       359       361
dram[28]:        384       389       392       353       359       371       348       375       372       405       391       392       386       408       373       378
dram[29]:        373       394       386       381       354       371       351       364       381       399       396       393       392       391       378       366
dram[30]:        362       359       353       374       346       353       365       356       372       401       391       392       388       400       377       354
dram[31]:        352       351       373       375       342       366       353       371       378       397       396       393       388       385       368       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83405 n_act=125 n_pre=109 n_ref_event=0 n_req=2125 n_rd=2125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02478
n_activity=8481 dram_eff=0.2506
bk0: 143a 85239i bk1: 137a 85473i bk2: 140a 85453i bk3: 141a 85473i bk4: 133a 85577i bk5: 133a 85548i bk6: 106a 85417i bk7: 93a 85580i bk8: 139a 85262i bk9: 133a 85283i bk10: 139a 85468i bk11: 140a 85490i bk12: 139a 85571i bk13: 135a 85561i bk14: 136a 85473i bk15: 138a 85561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.335518
Bank_Level_Parallism_Col = 1.359753
Bank_Level_Parallism_Ready = 1.099294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352499 

BW Util details:
bwutil = 0.024785 
total_CMD = 85739 
util_bw = 2125 
Wasted_Col = 1694 
Wasted_Row = 1063 
Idle = 80857 

BW Util Bottlenecks: 
RCDc_limit = 1300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 515 
rwq = 0 
CCDLc_limit_alone = 515 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83405 
Read = 2125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 2125 
total_req = 2125 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 2125 
Row_Bus_Util =  0.002729 
CoL_Bus_Util = 0.024785 
Either_Row_CoL_Bus_Util = 0.027222 
Issued_on_Two_Bus_Simul_Util = 0.000292 
issued_two_Eff = 0.010711 
queue_avg = 0.159951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.159951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83428 n_act=122 n_pre=106 n_ref_event=0 n_req=2109 n_rd=2109 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0246
n_activity=8264 dram_eff=0.2552
bk0: 133a 85487i bk1: 136a 85456i bk2: 135a 85592i bk3: 141a 85450i bk4: 131a 85578i bk5: 133a 85378i bk6: 110a 85369i bk7: 97a 85464i bk8: 128a 85474i bk9: 135a 85391i bk10: 141a 85373i bk11: 137a 85489i bk12: 140a 85536i bk13: 139a 85380i bk14: 137a 85535i bk15: 136a 85529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942153
Row_Buffer_Locality_read = 0.942153
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.326753
Bank_Level_Parallism_Col = 1.360872
Bank_Level_Parallism_Ready = 1.126600
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.360872 

BW Util details:
bwutil = 0.024598 
total_CMD = 85739 
util_bw = 2109 
Wasted_Col = 1704 
Wasted_Row = 1050 
Idle = 80876 

BW Util Bottlenecks: 
RCDc_limit = 1279 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83428 
Read = 2109 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 2109 
total_req = 2109 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 2109 
Row_Bus_Util =  0.002659 
CoL_Bus_Util = 0.024598 
Either_Row_CoL_Bus_Util = 0.026954 
Issued_on_Two_Bus_Simul_Util = 0.000303 
issued_two_Eff = 0.011251 
queue_avg = 0.172349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.172349
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83353 n_act=145 n_pre=129 n_ref_event=0 n_req=2131 n_rd=2131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02485
n_activity=8756 dram_eff=0.2434
bk0: 140a 85365i bk1: 134a 85520i bk2: 132a 85592i bk3: 141a 85374i bk4: 136a 85444i bk5: 133a 85489i bk6: 102a 85561i bk7: 90a 85630i bk8: 133a 85405i bk9: 135a 85399i bk10: 145a 85332i bk11: 137a 85473i bk12: 140a 85406i bk13: 141a 85465i bk14: 142a 85415i bk15: 150a 85116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931957
Row_Buffer_Locality_read = 0.931957
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.329708
Bank_Level_Parallism_Col = 1.331979
Bank_Level_Parallism_Ready = 1.103238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.324105 

BW Util details:
bwutil = 0.024854 
total_CMD = 85739 
util_bw = 2131 
Wasted_Col = 1918 
Wasted_Row = 1192 
Idle = 80498 

BW Util Bottlenecks: 
RCDc_limit = 1561 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 555 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83353 
Read = 2131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 145 
n_pre = 129 
n_ref = 0 
n_req = 2131 
total_req = 2131 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 2131 
Row_Bus_Util =  0.003196 
CoL_Bus_Util = 0.024854 
Either_Row_CoL_Bus_Util = 0.027829 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.007963 
queue_avg = 0.160557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.160557
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83350 n_act=134 n_pre=118 n_ref_event=0 n_req=2158 n_rd=2158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02517
n_activity=8835 dram_eff=0.2443
bk0: 138a 85449i bk1: 129a 85576i bk2: 140a 85513i bk3: 139a 85473i bk4: 137a 85477i bk5: 139a 85423i bk6: 106a 85534i bk7: 101a 85505i bk8: 134a 85396i bk9: 132a 85483i bk10: 144a 85328i bk11: 148a 85252i bk12: 146a 85341i bk13: 141a 85531i bk14: 142a 85481i bk15: 142a 85455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937905
Row_Buffer_Locality_read = 0.937905
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.355168
Bank_Level_Parallism_Col = 1.354931
Bank_Level_Parallism_Ready = 1.111214
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.347645 

BW Util details:
bwutil = 0.025169 
total_CMD = 85739 
util_bw = 2158 
Wasted_Col = 1783 
Wasted_Row = 1051 
Idle = 80747 

BW Util Bottlenecks: 
RCDc_limit = 1429 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83350 
Read = 2158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 2158 
total_req = 2158 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 2158 
Row_Bus_Util =  0.002939 
CoL_Bus_Util = 0.025169 
Either_Row_CoL_Bus_Util = 0.027864 
Issued_on_Two_Bus_Simul_Util = 0.000245 
issued_two_Eff = 0.008790 
queue_avg = 0.140391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.140391
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83360 n_act=144 n_pre=128 n_ref_event=0 n_req=2131 n_rd=2131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02485
n_activity=9169 dram_eff=0.2324
bk0: 138a 85393i bk1: 143a 85295i bk2: 144a 85300i bk3: 136a 85455i bk4: 136a 85450i bk5: 132a 85561i bk6: 96a 85442i bk7: 99a 85530i bk8: 139a 85277i bk9: 136a 85454i bk10: 141a 85336i bk11: 136a 85540i bk12: 143a 85437i bk13: 142a 85488i bk14: 135a 85492i bk15: 135a 85521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932426
Row_Buffer_Locality_read = 0.932426
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312782
Bank_Level_Parallism_Col = 1.320171
Bank_Level_Parallism_Ready = 1.085875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.319417 

BW Util details:
bwutil = 0.024854 
total_CMD = 85739 
util_bw = 2131 
Wasted_Col = 1955 
Wasted_Row = 1234 
Idle = 80419 

BW Util Bottlenecks: 
RCDc_limit = 1533 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 551 
rwq = 0 
CCDLc_limit_alone = 551 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83360 
Read = 2131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 2131 
total_req = 2131 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 2131 
Row_Bus_Util =  0.003172 
CoL_Bus_Util = 0.024854 
Either_Row_CoL_Bus_Util = 0.027747 
Issued_on_Two_Bus_Simul_Util = 0.000280 
issued_two_Eff = 0.010088 
queue_avg = 0.174320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.17432
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83361 n_act=144 n_pre=128 n_ref_event=0 n_req=2128 n_rd=2128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02482
n_activity=9078 dram_eff=0.2344
bk0: 134a 85464i bk1: 141a 85368i bk2: 137a 85526i bk3: 142a 85429i bk4: 135a 85517i bk5: 133a 85478i bk6: 96a 85389i bk7: 103a 85462i bk8: 131a 85442i bk9: 131a 85390i bk10: 142a 85429i bk11: 139a 85471i bk12: 142a 85390i bk13: 146a 85304i bk14: 140a 85460i bk15: 136a 85432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932331
Row_Buffer_Locality_read = 0.932331
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.332509
Bank_Level_Parallism_Col = 1.356814
Bank_Level_Parallism_Ready = 1.109962
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355021 

BW Util details:
bwutil = 0.024820 
total_CMD = 85739 
util_bw = 2128 
Wasted_Col = 1886 
Wasted_Row = 1240 
Idle = 80485 

BW Util Bottlenecks: 
RCDc_limit = 1539 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83361 
Read = 2128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 2128 
total_req = 2128 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 2128 
Row_Bus_Util =  0.003172 
CoL_Bus_Util = 0.024820 
Either_Row_CoL_Bus_Util = 0.027735 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.009251 
queue_avg = 0.173387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.173387
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83373 n_act=139 n_pre=123 n_ref_event=0 n_req=2128 n_rd=2128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02482
n_activity=8696 dram_eff=0.2447
bk0: 135a 85458i bk1: 135a 85511i bk2: 146a 85317i bk3: 139a 85466i bk4: 139a 85434i bk5: 144a 85292i bk6: 96a 85573i bk7: 103a 85386i bk8: 129a 85530i bk9: 130a 85431i bk10: 142a 85423i bk11: 143a 85273i bk12: 134a 85522i bk13: 138a 85368i bk14: 134a 85551i bk15: 141a 85421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934680
Row_Buffer_Locality_read = 0.934680
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.362680
Bank_Level_Parallism_Col = 1.360215
Bank_Level_Parallism_Ready = 1.119361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352791 

BW Util details:
bwutil = 0.024820 
total_CMD = 85739 
util_bw = 2128 
Wasted_Col = 1879 
Wasted_Row = 1127 
Idle = 80605 

BW Util Bottlenecks: 
RCDc_limit = 1484 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 555 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83373 
Read = 2128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 2128 
total_req = 2128 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 2128 
Row_Bus_Util =  0.003056 
CoL_Bus_Util = 0.024820 
Either_Row_CoL_Bus_Util = 0.027595 
Issued_on_Two_Bus_Simul_Util = 0.000280 
issued_two_Eff = 0.010144 
queue_avg = 0.174378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.174378
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83348 n_act=150 n_pre=134 n_ref_event=0 n_req=2133 n_rd=2133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02488
n_activity=9191 dram_eff=0.2321
bk0: 145a 85339i bk1: 142a 85401i bk2: 137a 85420i bk3: 135a 85524i bk4: 136a 85443i bk5: 135a 85480i bk6: 102a 85514i bk7: 98a 85411i bk8: 127a 85541i bk9: 130a 85434i bk10: 144a 85338i bk11: 144a 85273i bk12: 140a 85375i bk13: 139a 85432i bk14: 136a 85536i bk15: 143a 85373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929677
Row_Buffer_Locality_read = 0.929677
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.329910
Bank_Level_Parallism_Col = 1.325904
Bank_Level_Parallism_Ready = 1.121894
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.321446 

BW Util details:
bwutil = 0.024878 
total_CMD = 85739 
util_bw = 2133 
Wasted_Col = 2017 
Wasted_Row = 1206 
Idle = 80383 

BW Util Bottlenecks: 
RCDc_limit = 1603 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 593 
rwq = 0 
CCDLc_limit_alone = 593 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83348 
Read = 2133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 2133 
total_req = 2133 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 2133 
Row_Bus_Util =  0.003312 
CoL_Bus_Util = 0.024878 
Either_Row_CoL_Bus_Util = 0.027887 
Issued_on_Two_Bus_Simul_Util = 0.000303 
issued_two_Eff = 0.010874 
queue_avg = 0.197740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.19774
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83415 n_act=124 n_pre=108 n_ref_event=0 n_req=2114 n_rd=2114 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02466
n_activity=8148 dram_eff=0.2595
bk0: 135a 85475i bk1: 142a 85396i bk2: 134a 85562i bk3: 135a 85531i bk4: 134a 85483i bk5: 136a 85485i bk6: 104a 85485i bk7: 99a 85450i bk8: 123a 85418i bk9: 132a 85347i bk10: 140a 85578i bk11: 148a 85191i bk12: 138a 85484i bk13: 137a 85558i bk14: 139a 85541i bk15: 138a 85422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941343
Row_Buffer_Locality_read = 0.941343
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.359134
Bank_Level_Parallism_Col = 1.381107
Bank_Level_Parallism_Ready = 1.130085
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.374321 

BW Util details:
bwutil = 0.024656 
total_CMD = 85739 
util_bw = 2114 
Wasted_Col = 1660 
Wasted_Row = 1032 
Idle = 80933 

BW Util Bottlenecks: 
RCDc_limit = 1283 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 525 
rwq = 0 
CCDLc_limit_alone = 525 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83415 
Read = 2114 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 108 
n_ref = 0 
n_req = 2114 
total_req = 2114 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 2114 
Row_Bus_Util =  0.002706 
CoL_Bus_Util = 0.024656 
Either_Row_CoL_Bus_Util = 0.027106 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.009466 
queue_avg = 0.143202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.143202
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83354 n_act=146 n_pre=130 n_ref_event=0 n_req=2132 n_rd=2132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02487
n_activity=9092 dram_eff=0.2345
bk0: 134a 85571i bk1: 135a 85501i bk2: 144a 85398i bk3: 139a 85449i bk4: 133a 85529i bk5: 139a 85359i bk6: 104a 85518i bk7: 95a 85532i bk8: 118a 85498i bk9: 141a 85190i bk10: 140a 85462i bk11: 145a 85472i bk12: 137a 85467i bk13: 142a 85386i bk14: 145a 85285i bk15: 141a 85357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931520
Row_Buffer_Locality_read = 0.931520
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.298977
Bank_Level_Parallism_Col = 1.316608
Bank_Level_Parallism_Ready = 1.096154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.315605 

BW Util details:
bwutil = 0.024866 
total_CMD = 85739 
util_bw = 2132 
Wasted_Col = 1972 
Wasted_Row = 1271 
Idle = 80364 

BW Util Bottlenecks: 
RCDc_limit = 1561 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 555 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83354 
Read = 2132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 146 
n_pre = 130 
n_ref = 0 
n_req = 2132 
total_req = 2132 

Dual Bus Interface Util: 
issued_total_row = 276 
issued_total_col = 2132 
Row_Bus_Util =  0.003219 
CoL_Bus_Util = 0.024866 
Either_Row_CoL_Bus_Util = 0.027817 
Issued_on_Two_Bus_Simul_Util = 0.000268 
issued_two_Eff = 0.009644 
queue_avg = 0.165129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.165129
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83469 n_act=106 n_pre=90 n_ref_event=0 n_req=2097 n_rd=2097 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02446
n_activity=7586 dram_eff=0.2764
bk0: 131a 85534i bk1: 140a 85443i bk2: 138a 85552i bk3: 137a 85483i bk4: 137a 85468i bk5: 139a 85431i bk6: 104a 85533i bk7: 97a 85561i bk8: 119a 85477i bk9: 130a 85494i bk10: 135a 85525i bk11: 141a 85352i bk12: 139a 85464i bk13: 135a 85505i bk14: 141a 85453i bk15: 134a 85563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949452
Row_Buffer_Locality_read = 0.949452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.357509
Bank_Level_Parallism_Col = 1.390362
Bank_Level_Parallism_Ready = 1.120172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388081 

BW Util details:
bwutil = 0.024458 
total_CMD = 85739 
util_bw = 2097 
Wasted_Col = 1493 
Wasted_Row = 891 
Idle = 81258 

BW Util Bottlenecks: 
RCDc_limit = 1072 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 505 
rwq = 0 
CCDLc_limit_alone = 505 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83469 
Read = 2097 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 2097 
total_req = 2097 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 2097 
Row_Bus_Util =  0.002286 
CoL_Bus_Util = 0.024458 
Either_Row_CoL_Bus_Util = 0.026476 
Issued_on_Two_Bus_Simul_Util = 0.000268 
issued_two_Eff = 0.010132 
queue_avg = 0.151903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.151903
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83299 n_act=165 n_pre=149 n_ref_event=0 n_req=2149 n_rd=2149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02506
n_activity=9593 dram_eff=0.224
bk0: 139a 85402i bk1: 140a 85425i bk2: 147a 85337i bk3: 139a 85413i bk4: 138a 85366i bk5: 135a 85464i bk6: 113a 85276i bk7: 96a 85434i bk8: 121a 85496i bk9: 132a 85361i bk10: 144a 85327i bk11: 143a 85314i bk12: 140a 85496i bk13: 144a 85284i bk14: 135a 85585i bk15: 143a 85380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923220
Row_Buffer_Locality_read = 0.923220
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300478
Bank_Level_Parallism_Col = 1.307186
Bank_Level_Parallism_Ready = 1.107492
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305777 

BW Util details:
bwutil = 0.025064 
total_CMD = 85739 
util_bw = 2149 
Wasted_Col = 2237 
Wasted_Row = 1468 
Idle = 79885 

BW Util Bottlenecks: 
RCDc_limit = 1796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 588 
rwq = 0 
CCDLc_limit_alone = 588 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83299 
Read = 2149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 165 
n_pre = 149 
n_ref = 0 
n_req = 2149 
total_req = 2149 

Dual Bus Interface Util: 
issued_total_row = 314 
issued_total_col = 2149 
Row_Bus_Util =  0.003662 
CoL_Bus_Util = 0.025064 
Either_Row_CoL_Bus_Util = 0.028458 
Issued_on_Two_Bus_Simul_Util = 0.000268 
issued_two_Eff = 0.009426 
queue_avg = 0.173095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.173095
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83338 n_act=154 n_pre=138 n_ref_event=0 n_req=2132 n_rd=2132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02487
n_activity=9093 dram_eff=0.2345
bk0: 142a 85339i bk1: 135a 85485i bk2: 138a 85491i bk3: 144a 85290i bk4: 133a 85548i bk5: 130a 85556i bk6: 106a 85436i bk7: 98a 85446i bk8: 127a 85432i bk9: 131a 85368i bk10: 144a 85269i bk11: 146a 85235i bk12: 138a 85416i bk13: 136a 85552i bk14: 139a 85442i bk15: 145a 85217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927767
Row_Buffer_Locality_read = 0.927767
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.368809
Bank_Level_Parallism_Col = 1.395460
Bank_Level_Parallism_Ready = 1.131801
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387642 

BW Util details:
bwutil = 0.024866 
total_CMD = 85739 
util_bw = 2132 
Wasted_Col = 1953 
Wasted_Row = 1346 
Idle = 80308 

BW Util Bottlenecks: 
RCDc_limit = 1647 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83338 
Read = 2132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 154 
n_pre = 138 
n_ref = 0 
n_req = 2132 
total_req = 2132 

Dual Bus Interface Util: 
issued_total_row = 292 
issued_total_col = 2132 
Row_Bus_Util =  0.003406 
CoL_Bus_Util = 0.024866 
Either_Row_CoL_Bus_Util = 0.028004 
Issued_on_Two_Bus_Simul_Util = 0.000268 
issued_two_Eff = 0.009579 
queue_avg = 0.208202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.208202
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83402 n_act=129 n_pre=113 n_ref_event=0 n_req=2118 n_rd=2118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0247
n_activity=8197 dram_eff=0.2584
bk0: 141a 85367i bk1: 134a 85440i bk2: 140a 85365i bk3: 141a 85435i bk4: 128a 85618i bk5: 134a 85508i bk6: 102a 85532i bk7: 103a 85371i bk8: 122a 85522i bk9: 126a 85479i bk10: 138a 85522i bk11: 152a 85294i bk12: 143a 85383i bk13: 137a 85522i bk14: 145a 85345i bk15: 132a 85522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939093
Row_Buffer_Locality_read = 0.939093
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.366633
Bank_Level_Parallism_Col = 1.375200
Bank_Level_Parallism_Ready = 1.123230
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373071 

BW Util details:
bwutil = 0.024703 
total_CMD = 85739 
util_bw = 2118 
Wasted_Col = 1732 
Wasted_Row = 1065 
Idle = 80824 

BW Util Bottlenecks: 
RCDc_limit = 1349 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 519 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83402 
Read = 2118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 2118 
total_req = 2118 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 2118 
Row_Bus_Util =  0.002823 
CoL_Bus_Util = 0.024703 
Either_Row_CoL_Bus_Util = 0.027257 
Issued_on_Two_Bus_Simul_Util = 0.000268 
issued_two_Eff = 0.009842 
queue_avg = 0.157070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.15707
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83441 n_act=118 n_pre=102 n_ref_event=0 n_req=2103 n_rd=2103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02453
n_activity=8308 dram_eff=0.2531
bk0: 135a 85454i bk1: 131a 85546i bk2: 134a 85586i bk3: 140a 85435i bk4: 134a 85500i bk5: 136a 85426i bk6: 102a 85559i bk7: 100a 85416i bk8: 120a 85468i bk9: 130a 85434i bk10: 136a 85489i bk11: 143a 85357i bk12: 135a 85608i bk13: 142a 85397i bk14: 147a 85323i bk15: 138a 85566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943890
Row_Buffer_Locality_read = 0.943890
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.302026
Bank_Level_Parallism_Col = 1.333067
Bank_Level_Parallism_Ready = 1.108417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.331733 

BW Util details:
bwutil = 0.024528 
total_CMD = 85739 
util_bw = 2103 
Wasted_Col = 1740 
Wasted_Row = 1044 
Idle = 80852 

BW Util Bottlenecks: 
RCDc_limit = 1250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 583 
rwq = 0 
CCDLc_limit_alone = 583 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83441 
Read = 2103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 118 
n_pre = 102 
n_ref = 0 
n_req = 2103 
total_req = 2103 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 2103 
Row_Bus_Util =  0.002566 
CoL_Bus_Util = 0.024528 
Either_Row_CoL_Bus_Util = 0.026802 
Issued_on_Two_Bus_Simul_Util = 0.000292 
issued_two_Eff = 0.010879 
queue_avg = 0.173737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.173737
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83426 n_act=120 n_pre=104 n_ref_event=0 n_req=2111 n_rd=2111 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02462
n_activity=8161 dram_eff=0.2587
bk0: 138a 85481i bk1: 134a 85482i bk2: 135a 85543i bk3: 139a 85451i bk4: 134a 85469i bk5: 133a 85538i bk6: 106a 85561i bk7: 94a 85531i bk8: 121a 85544i bk9: 136a 85247i bk10: 146a 85441i bk11: 144a 85382i bk12: 140a 85419i bk13: 137a 85456i bk14: 138a 85514i bk15: 136a 85425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943155
Row_Buffer_Locality_read = 0.943155
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.343399
Bank_Level_Parallism_Col = 1.389334
Bank_Level_Parallism_Ready = 1.137376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388505 

BW Util details:
bwutil = 0.024621 
total_CMD = 85739 
util_bw = 2111 
Wasted_Col = 1603 
Wasted_Row = 1088 
Idle = 80937 

BW Util Bottlenecks: 
RCDc_limit = 1243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 455 
rwq = 0 
CCDLc_limit_alone = 455 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83426 
Read = 2111 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 2111 
total_req = 2111 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 2111 
Row_Bus_Util =  0.002613 
CoL_Bus_Util = 0.024621 
Either_Row_CoL_Bus_Util = 0.026977 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.009511 
queue_avg = 0.139598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.139598
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83463 n_act=110 n_pre=94 n_ref_event=0 n_req=2095 n_rd=2095 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02443
n_activity=7502 dram_eff=0.2793
bk0: 135a 85492i bk1: 134a 85514i bk2: 137a 85471i bk3: 139a 85471i bk4: 129a 85592i bk5: 132a 85521i bk6: 99a 85553i bk7: 98a 85473i bk8: 128a 85465i bk9: 128a 85441i bk10: 139a 85497i bk11: 139a 85366i bk12: 137a 85531i bk13: 134a 85523i bk14: 140a 85496i bk15: 147a 85309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947494
Row_Buffer_Locality_read = 0.947494
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396983
Bank_Level_Parallism_Col = 1.421234
Bank_Level_Parallism_Ready = 1.129833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413199 

BW Util details:
bwutil = 0.024435 
total_CMD = 85739 
util_bw = 2095 
Wasted_Col = 1472 
Wasted_Row = 874 
Idle = 81298 

BW Util Bottlenecks: 
RCDc_limit = 1147 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83463 
Read = 2095 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 2095 
total_req = 2095 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 2095 
Row_Bus_Util =  0.002379 
CoL_Bus_Util = 0.024435 
Either_Row_CoL_Bus_Util = 0.026546 
Issued_on_Two_Bus_Simul_Util = 0.000268 
issued_two_Eff = 0.010105 
queue_avg = 0.167415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.167415
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83347 n_act=141 n_pre=125 n_ref_event=0 n_req=2140 n_rd=2140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02496
n_activity=8746 dram_eff=0.2447
bk0: 138a 85433i bk1: 141a 85466i bk2: 141a 85419i bk3: 140a 85456i bk4: 135a 85454i bk5: 131a 85508i bk6: 97a 85472i bk7: 99a 85578i bk8: 137a 85369i bk9: 134a 85390i bk10: 141a 85482i bk11: 140a 85387i bk12: 143a 85455i bk13: 140a 85481i bk14: 139a 85359i bk15: 144a 85301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934112
Row_Buffer_Locality_read = 0.934112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.338080
Bank_Level_Parallism_Col = 1.339086
Bank_Level_Parallism_Ready = 1.130374
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333756 

BW Util details:
bwutil = 0.024959 
total_CMD = 85739 
util_bw = 2140 
Wasted_Col = 1913 
Wasted_Row = 1144 
Idle = 80542 

BW Util Bottlenecks: 
RCDc_limit = 1523 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 517 
rwq = 0 
CCDLc_limit_alone = 517 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83347 
Read = 2140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 2140 
total_req = 2140 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 2140 
Row_Bus_Util =  0.003102 
CoL_Bus_Util = 0.024959 
Either_Row_CoL_Bus_Util = 0.027899 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.005853 
queue_avg = 0.168185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.168185
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83402 n_act=135 n_pre=119 n_ref_event=0 n_req=2105 n_rd=2105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02455
n_activity=8451 dram_eff=0.2491
bk0: 135a 85509i bk1: 138a 85530i bk2: 136a 85520i bk3: 136a 85535i bk4: 132a 85520i bk5: 131a 85546i bk6: 100a 85382i bk7: 94a 85465i bk8: 136a 85417i bk9: 124a 85515i bk10: 139a 85440i bk11: 145a 85297i bk12: 140a 85347i bk13: 144a 85274i bk14: 140a 85455i bk15: 135a 85466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935867
Row_Buffer_Locality_read = 0.935867
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.349487
Bank_Level_Parallism_Col = 1.367325
Bank_Level_Parallism_Ready = 1.114014
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.360384 

BW Util details:
bwutil = 0.024551 
total_CMD = 85739 
util_bw = 2105 
Wasted_Col = 1740 
Wasted_Row = 1128 
Idle = 80766 

BW Util Bottlenecks: 
RCDc_limit = 1416 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83402 
Read = 2105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 2105 
total_req = 2105 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 2105 
Row_Bus_Util =  0.002962 
CoL_Bus_Util = 0.024551 
Either_Row_CoL_Bus_Util = 0.027257 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.009414 
queue_avg = 0.150188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.150188
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83386 n_act=136 n_pre=120 n_ref_event=0 n_req=2117 n_rd=2117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02469
n_activity=8631 dram_eff=0.2453
bk0: 132a 85559i bk1: 139a 85344i bk2: 139a 85544i bk3: 143a 85247i bk4: 130a 85590i bk5: 133a 85511i bk6: 99a 85473i bk7: 91a 85597i bk8: 128a 85515i bk9: 133a 85342i bk10: 144a 85452i bk11: 144a 85320i bk12: 142a 85371i bk13: 142a 85355i bk14: 137a 85497i bk15: 141a 85364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935758
Row_Buffer_Locality_read = 0.935758
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.349862
Bank_Level_Parallism_Col = 1.370951
Bank_Level_Parallism_Ready = 1.136042
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.365726 

BW Util details:
bwutil = 0.024691 
total_CMD = 85739 
util_bw = 2117 
Wasted_Col = 1820 
Wasted_Row = 1145 
Idle = 80657 

BW Util Bottlenecks: 
RCDc_limit = 1452 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 497 
rwq = 0 
CCDLc_limit_alone = 497 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83386 
Read = 2117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2117 
total_req = 2117 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2117 
Row_Bus_Util =  0.002986 
CoL_Bus_Util = 0.024691 
Either_Row_CoL_Bus_Util = 0.027444 
Issued_on_Two_Bus_Simul_Util = 0.000233 
issued_two_Eff = 0.008500 
queue_avg = 0.160907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.160907
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83427 n_act=123 n_pre=107 n_ref_event=0 n_req=2103 n_rd=2103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02453
n_activity=8291 dram_eff=0.2536
bk0: 136a 85457i bk1: 134a 85463i bk2: 137a 85420i bk3: 137a 85588i bk4: 134a 85560i bk5: 134a 85477i bk6: 105a 85354i bk7: 94a 85556i bk8: 135a 85326i bk9: 130a 85417i bk10: 133a 85535i bk11: 140a 85430i bk12: 139a 85393i bk13: 141a 85410i bk14: 139a 85546i bk15: 135a 85521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941512
Row_Buffer_Locality_read = 0.941512
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.329636
Bank_Level_Parallism_Col = 1.350027
Bank_Level_Parallism_Ready = 1.104612
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.345206 

BW Util details:
bwutil = 0.024528 
total_CMD = 85739 
util_bw = 2103 
Wasted_Col = 1726 
Wasted_Row = 1040 
Idle = 80870 

BW Util Bottlenecks: 
RCDc_limit = 1296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 563 
rwq = 0 
CCDLc_limit_alone = 563 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83427 
Read = 2103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 123 
n_pre = 107 
n_ref = 0 
n_req = 2103 
total_req = 2103 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 2103 
Row_Bus_Util =  0.002683 
CoL_Bus_Util = 0.024528 
Either_Row_CoL_Bus_Util = 0.026966 
Issued_on_Two_Bus_Simul_Util = 0.000245 
issued_two_Eff = 0.009083 
queue_avg = 0.173095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.173095
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83472 n_act=108 n_pre=92 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02435
n_activity=7816 dram_eff=0.2671
bk0: 136a 85410i bk1: 135a 85414i bk2: 141a 85393i bk3: 134a 85555i bk4: 138a 85471i bk5: 132a 85559i bk6: 93a 85581i bk7: 91a 85609i bk8: 131a 85418i bk9: 133a 85462i bk10: 132a 85578i bk11: 140a 85477i bk12: 139a 85475i bk13: 136a 85529i bk14: 138a 85440i bk15: 139a 85415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948276
Row_Buffer_Locality_read = 0.948276
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.339895
Bank_Level_Parallism_Col = 1.374579
Bank_Level_Parallism_Ready = 1.123084
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.374579 

BW Util details:
bwutil = 0.024353 
total_CMD = 85739 
util_bw = 2088 
Wasted_Col = 1559 
Wasted_Row = 925 
Idle = 81167 

BW Util Bottlenecks: 
RCDc_limit = 1130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83472 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 2088 
Row_Bus_Util =  0.002333 
CoL_Bus_Util = 0.024353 
Either_Row_CoL_Bus_Util = 0.026441 
Issued_on_Two_Bus_Simul_Util = 0.000245 
issued_two_Eff = 0.009263 
queue_avg = 0.148765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.148765
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83449 n_act=118 n_pre=102 n_ref_event=0 n_req=2093 n_rd=2093 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02441
n_activity=7932 dram_eff=0.2639
bk0: 134a 85528i bk1: 142a 85293i bk2: 143a 85461i bk3: 138a 85411i bk4: 135a 85473i bk5: 133a 85473i bk6: 95a 85513i bk7: 94a 85543i bk8: 130a 85440i bk9: 127a 85515i bk10: 136a 85509i bk11: 134a 85589i bk12: 135a 85557i bk13: 139a 85485i bk14: 141a 85329i bk15: 137a 85379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943622
Row_Buffer_Locality_read = 0.943622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.349664
Bank_Level_Parallism_Col = 1.384552
Bank_Level_Parallism_Ready = 1.120879
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381517 

BW Util details:
bwutil = 0.024411 
total_CMD = 85739 
util_bw = 2093 
Wasted_Col = 1619 
Wasted_Row = 1044 
Idle = 80983 

BW Util Bottlenecks: 
RCDc_limit = 1214 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 535 
rwq = 0 
CCDLc_limit_alone = 535 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83449 
Read = 2093 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 118 
n_pre = 102 
n_ref = 0 
n_req = 2093 
total_req = 2093 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 2093 
Row_Bus_Util =  0.002566 
CoL_Bus_Util = 0.024411 
Either_Row_CoL_Bus_Util = 0.026709 
Issued_on_Two_Bus_Simul_Util = 0.000268 
issued_two_Eff = 0.010044 
queue_avg = 0.178040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.17804
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83394 n_act=124 n_pre=108 n_ref_event=0 n_req=2136 n_rd=2136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02491
n_activity=8721 dram_eff=0.2449
bk0: 135a 85492i bk1: 138a 85448i bk2: 143a 85357i bk3: 138a 85418i bk4: 136a 85546i bk5: 142a 85327i bk6: 95a 85582i bk7: 96a 85531i bk8: 129a 85484i bk9: 137a 85437i bk10: 145a 85458i bk11: 139a 85503i bk12: 137a 85587i bk13: 142a 85453i bk14: 145a 85373i bk15: 139a 85471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941948
Row_Buffer_Locality_read = 0.941948
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312778
Bank_Level_Parallism_Col = 1.339068
Bank_Level_Parallism_Ready = 1.106742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.337215 

BW Util details:
bwutil = 0.024913 
total_CMD = 85739 
util_bw = 2136 
Wasted_Col = 1742 
Wasted_Row = 1068 
Idle = 80793 

BW Util Bottlenecks: 
RCDc_limit = 1322 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 519 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83394 
Read = 2136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 108 
n_ref = 0 
n_req = 2136 
total_req = 2136 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 2136 
Row_Bus_Util =  0.002706 
CoL_Bus_Util = 0.024913 
Either_Row_CoL_Bus_Util = 0.027350 
Issued_on_Two_Bus_Simul_Util = 0.000268 
issued_two_Eff = 0.009808 
queue_avg = 0.167753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.167753
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83370 n_act=143 n_pre=127 n_ref_event=0 n_req=2122 n_rd=2122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02475
n_activity=9380 dram_eff=0.2262
bk0: 137a 85462i bk1: 135a 85454i bk2: 146a 85315i bk3: 137a 85498i bk4: 137a 85463i bk5: 130a 85542i bk6: 100a 85367i bk7: 95a 85504i bk8: 130a 85387i bk9: 138a 85316i bk10: 143a 85438i bk11: 139a 85431i bk12: 138a 85480i bk13: 138a 85457i bk14: 140a 85382i bk15: 139a 85498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932611
Row_Buffer_Locality_read = 0.932611
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.281238
Bank_Level_Parallism_Col = 1.324829
Bank_Level_Parallism_Ready = 1.121583
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.324577 

BW Util details:
bwutil = 0.024750 
total_CMD = 85739 
util_bw = 2122 
Wasted_Col = 1956 
Wasted_Row = 1348 
Idle = 80313 

BW Util Bottlenecks: 
RCDc_limit = 1553 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83370 
Read = 2122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 143 
n_pre = 127 
n_ref = 0 
n_req = 2122 
total_req = 2122 

Dual Bus Interface Util: 
issued_total_row = 270 
issued_total_col = 2122 
Row_Bus_Util =  0.003149 
CoL_Bus_Util = 0.024750 
Either_Row_CoL_Bus_Util = 0.027630 
Issued_on_Two_Bus_Simul_Util = 0.000268 
issued_two_Eff = 0.009709 
queue_avg = 0.141079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.141079
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83424 n_act=126 n_pre=110 n_ref_event=0 n_req=2104 n_rd=2104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02454
n_activity=8432 dram_eff=0.2495
bk0: 134a 85538i bk1: 133a 85516i bk2: 133a 85571i bk3: 139a 85465i bk4: 142a 85236i bk5: 134a 85449i bk6: 95a 85483i bk7: 96a 85532i bk8: 132a 85426i bk9: 133a 85302i bk10: 136a 85506i bk11: 144a 85437i bk12: 141a 85393i bk13: 133a 85592i bk14: 136a 85503i bk15: 143a 85362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940114
Row_Buffer_Locality_read = 0.940114
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.325786
Bank_Level_Parallism_Col = 1.361833
Bank_Level_Parallism_Ready = 1.145437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359957 

BW Util details:
bwutil = 0.024540 
total_CMD = 85739 
util_bw = 2104 
Wasted_Col = 1727 
Wasted_Row = 1160 
Idle = 80748 

BW Util Bottlenecks: 
RCDc_limit = 1329 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83424 
Read = 2104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 126 
n_pre = 110 
n_ref = 0 
n_req = 2104 
total_req = 2104 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 2104 
Row_Bus_Util =  0.002753 
CoL_Bus_Util = 0.024540 
Either_Row_CoL_Bus_Util = 0.027001 
Issued_on_Two_Bus_Simul_Util = 0.000292 
issued_two_Eff = 0.010799 
queue_avg = 0.157735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.157735
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83358 n_act=144 n_pre=128 n_ref_event=0 n_req=2131 n_rd=2131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02485
n_activity=8927 dram_eff=0.2387
bk0: 142a 85406i bk1: 137a 85441i bk2: 137a 85553i bk3: 146a 85362i bk4: 131a 85587i bk5: 138a 85481i bk6: 100a 85448i bk7: 97a 85508i bk8: 128a 85458i bk9: 129a 85447i bk10: 143a 85412i bk11: 144a 85275i bk12: 135a 85518i bk13: 141a 85406i bk14: 144a 85251i bk15: 139a 85418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932426
Row_Buffer_Locality_read = 0.932426
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316990
Bank_Level_Parallism_Col = 1.337810
Bank_Level_Parallism_Ready = 1.105115
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.337304 

BW Util details:
bwutil = 0.024854 
total_CMD = 85739 
util_bw = 2131 
Wasted_Col = 1929 
Wasted_Row = 1243 
Idle = 80436 

BW Util Bottlenecks: 
RCDc_limit = 1548 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83358 
Read = 2131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 2131 
total_req = 2131 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 2131 
Row_Bus_Util =  0.003172 
CoL_Bus_Util = 0.024854 
Either_Row_CoL_Bus_Util = 0.027770 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.009240 
queue_avg = 0.177994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.177994
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83345 n_act=146 n_pre=130 n_ref_event=0 n_req=2142 n_rd=2142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02498
n_activity=8956 dram_eff=0.2392
bk0: 138a 85479i bk1: 135a 85467i bk2: 140a 85391i bk3: 143a 85348i bk4: 134a 85487i bk5: 135a 85454i bk6: 97a 85512i bk7: 95a 85584i bk8: 132a 85357i bk9: 129a 85484i bk10: 146a 85401i bk11: 150a 85161i bk12: 145a 85468i bk13: 138a 85551i bk14: 142a 85331i bk15: 143a 85332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931839
Row_Buffer_Locality_read = 0.931839
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.359734
Bank_Level_Parallism_Col = 1.377175
Bank_Level_Parallism_Ready = 1.105509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369498 

BW Util details:
bwutil = 0.024983 
total_CMD = 85739 
util_bw = 2142 
Wasted_Col = 1880 
Wasted_Row = 1243 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 1578 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 473 
rwq = 0 
CCDLc_limit_alone = 473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83345 
Read = 2142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 146 
n_pre = 130 
n_ref = 0 
n_req = 2142 
total_req = 2142 

Dual Bus Interface Util: 
issued_total_row = 276 
issued_total_col = 2142 
Row_Bus_Util =  0.003219 
CoL_Bus_Util = 0.024983 
Either_Row_CoL_Bus_Util = 0.027922 
Issued_on_Two_Bus_Simul_Util = 0.000280 
issued_two_Eff = 0.010025 
queue_avg = 0.152614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.152614
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83396 n_act=130 n_pre=114 n_ref_event=0 n_req=2118 n_rd=2118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0247
n_activity=8618 dram_eff=0.2458
bk0: 139a 85426i bk1: 139a 85470i bk2: 141a 85443i bk3: 138a 85494i bk4: 133a 85523i bk5: 133a 85480i bk6: 95a 85552i bk7: 94a 85549i bk8: 134a 85321i bk9: 138a 85369i bk10: 138a 85442i bk11: 141a 85400i bk12: 139a 85489i bk13: 143a 85336i bk14: 140a 85478i bk15: 133a 85529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938621
Row_Buffer_Locality_read = 0.938621
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.334874
Bank_Level_Parallism_Col = 1.369136
Bank_Level_Parallism_Ready = 1.127007
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367271 

BW Util details:
bwutil = 0.024703 
total_CMD = 85739 
util_bw = 2118 
Wasted_Col = 1740 
Wasted_Row = 1117 
Idle = 80764 

BW Util Bottlenecks: 
RCDc_limit = 1382 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 461 
rwq = 0 
CCDLc_limit_alone = 461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83396 
Read = 2118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 2118 
total_req = 2118 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 2118 
Row_Bus_Util =  0.002846 
CoL_Bus_Util = 0.024703 
Either_Row_CoL_Bus_Util = 0.027327 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.008109 
queue_avg = 0.164756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.164756
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83460 n_act=115 n_pre=99 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02435
n_activity=7782 dram_eff=0.2683
bk0: 139a 85432i bk1: 132a 85519i bk2: 141a 85424i bk3: 133a 85553i bk4: 131a 85563i bk5: 130a 85564i bk6: 99a 85510i bk7: 91a 85578i bk8: 130a 85419i bk9: 129a 85387i bk10: 140a 85482i bk11: 137a 85412i bk12: 140a 85404i bk13: 140a 85422i bk14: 141a 85385i bk15: 135a 85546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944923
Row_Buffer_Locality_read = 0.944923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.382089
Bank_Level_Parallism_Col = 1.394311
Bank_Level_Parallism_Ready = 1.147989
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389571 

BW Util details:
bwutil = 0.024353 
total_CMD = 85739 
util_bw = 2088 
Wasted_Col = 1583 
Wasted_Row = 896 
Idle = 81172 

BW Util Bottlenecks: 
RCDc_limit = 1203 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 518 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83460 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 115 
n_pre = 99 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 214 
issued_total_col = 2088 
Row_Bus_Util =  0.002496 
CoL_Bus_Util = 0.024353 
Either_Row_CoL_Bus_Util = 0.026581 
Issued_on_Two_Bus_Simul_Util = 0.000268 
issued_two_Eff = 0.010092 
queue_avg = 0.164161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.164161
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85739 n_nop=83446 n_act=118 n_pre=102 n_ref_event=0 n_req=2098 n_rd=2098 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02447
n_activity=8073 dram_eff=0.2599
bk0: 133a 85503i bk1: 137a 85469i bk2: 133a 85580i bk3: 142a 85315i bk4: 134a 85515i bk5: 132a 85497i bk6: 96a 85515i bk7: 97a 85479i bk8: 134a 85321i bk9: 136a 85300i bk10: 136a 85581i bk11: 135a 85545i bk12: 137a 85542i bk13: 139a 85597i bk14: 141a 85282i bk15: 136a 85531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943756
Row_Buffer_Locality_read = 0.943756
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.344200
Bank_Level_Parallism_Col = 1.387312
Bank_Level_Parallism_Ready = 1.122498
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385086 

BW Util details:
bwutil = 0.024470 
total_CMD = 85739 
util_bw = 2098 
Wasted_Col = 1588 
Wasted_Row = 1038 
Idle = 81015 

BW Util Bottlenecks: 
RCDc_limit = 1210 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83446 
Read = 2098 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 118 
n_pre = 102 
n_ref = 0 
n_req = 2098 
total_req = 2098 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 2098 
Row_Bus_Util =  0.002566 
CoL_Bus_Util = 0.024470 
Either_Row_CoL_Bus_Util = 0.026744 
Issued_on_Two_Bus_Simul_Util = 0.000292 
issued_two_Eff = 0.010903 
queue_avg = 0.171824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.171824
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
Memory Partition 31: 
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4ac..
n_cmd=85739 n_nop=83404 n_act=127 n_pre=111 n_ref_event=0 n_req=2121 n_rd=2121 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02474
n_activity=8611 dram_eff=0.2463
bk0: 135a 85543i bk1: 136a 85427i bk2: 135a 85523i bk3: 141a 85412i bk4: 134a 85511i bk5: 132a 85557i bk6: 100a 85454i bk7: 92a 85607i bk8: 129a 85466i bk9: 136a 85411i bk10: 138a 85413i bk11: 146a 85364i bk12: 138a 85517i bk13: 138a 85399i bk14: 149a 85388i bk15: 142a 85408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940123
Row_Buffer_Locality_read = 0.940123
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321421
Bank_Level_Parallism_Col = 1.341341
Bank_Level_Parallism_Ready = 1.113626
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.337117 

BW Util details:
bwutil = 0.024738 
total_CMD = 85739 
util_bw = 2121 
Wasted_Col = 1767 
Wasted_Row = 1065 
Idle = 80786 

BW Util Bottlenecks: 
RCDc_limit = 1315 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 564 
rwq = 0 
CCDLc_limit_alone = 564 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85739 
n_nop = 83404 
Read = 2121 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 111 
n_ref = 0 
n_req = 2121 
total_req = 2121 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 2121 
Row_Bus_Util =  0.002776 
CoL_Bus_Util = 0.024738 
Either_Row_CoL_Bus_Util = 0.027234 
Issued_on_Two_Bus_Simul_Util = 0.000280 
issued_two_Eff = 0.010278 
queue_avg = 0.149617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.149617

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4780, Miss = 1058, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4816, Miss = 1075, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4778, Miss = 1046, Miss_rate = 0.219, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 4797, Miss = 1068, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4745, Miss = 1080, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 4833, Miss = 1059, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4793, Miss = 1080, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4837, Miss = 1082, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4823, Miss = 1076, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4791, Miss = 1062, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4765, Miss = 1060, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5631, Miss = 1076, Miss_rate = 0.191, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4757, Miss = 1060, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4739, Miss = 1078, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4851, Miss = 1070, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4817, Miss = 1069, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4741, Miss = 1041, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4772, Miss = 1079, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4869, Miss = 1067, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4764, Miss = 1075, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4770, Miss = 1048, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4767, Miss = 1053, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4766, Miss = 1068, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4776, Miss = 1090, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4812, Miss = 1060, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4828, Miss = 1082, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4813, Miss = 1054, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4767, Miss = 1070, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4766, Miss = 1061, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4759, Miss = 1047, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4811, Miss = 1054, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4812, Miss = 1062, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4756, Miss = 1064, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4785, Miss = 1038, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4745, Miss = 1066, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4747, Miss = 1081, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4787, Miss = 1063, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[37]: Access = 4735, Miss = 1048, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4771, Miss = 1070, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4763, Miss = 1055, Miss_rate = 0.221, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[40]: Access = 4749, Miss = 1038, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4772, Miss = 1069, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4724, Miss = 1041, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4771, Miss = 1052, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4779, Miss = 1052, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4781, Miss = 1046, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4791, Miss = 1100, Miss_rate = 0.230, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[47]: Access = 4742, Miss = 1042, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4759, Miss = 1064, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4717, Miss = 1066, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4706, Miss = 1060, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4813, Miss = 1049, Miss_rate = 0.218, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[52]: Access = 4834, Miss = 1061, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4829, Miss = 1073, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4784, Miss = 1065, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4818, Miss = 1088, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4765, Miss = 1061, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4776, Miss = 1065, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4753, Miss = 1048, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
L2_cache_bank[59]: Access = 4749, Miss = 1046, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4816, Miss = 1056, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4701, Miss = 1046, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4790, Miss = 1077, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4764, Miss = 1047, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 306718
L2_total_cache_misses = 68007
L2_total_cache_miss_rate = 0.2217
L2_total_cache_pending_hits = 6
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291519
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15205
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=306718
icnt_total_pkts_simt_to_mem=306718
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 306718
Req_Network_cycles = 114188
Req_Network_injected_packets_per_cycle =       2.6861 
Req_Network_conflicts_per_cycle =       0.5041
Req_Network_conflicts_per_cycle_util =       1.5376
Req_Bank_Level_Parallism =       8.1938
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0170
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0420

Reply_Network_injected_packets_num = 306718
Reply_Network_cycles = 114188
Reply_Network_injected_packets_per_cycle =        2.6861
Reply_Network_conflicts_per_cycle =        0.1017
Reply_Network_conflicts_per_cycle_util =       0.3129
Reply_Bank_Level_Parallism =       8.2638
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0024
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0336
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 51 sec (651 sec)
gpgpu_simulation_rate = 250689 (inst/sec)
gpgpu_simulation_rate = 175 (cycle/sec)
gpgpu_silicon_slowdown = 6468571x
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 10320
gpu_sim_insn = 17051086
gpu_ipc =    1652.2371
gpu_tot_sim_cycle = 124508
gpu_tot_sim_insn = 180250268
gpu_tot_ipc =    1447.7003
gpu_tot_issued_cta = 19540
gpu_occupancy = 69.2934% 
gpu_tot_occupancy = 69.2845% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.4707
partiton_level_parallism_total  =       2.8340
partiton_level_parallism_util =       9.7958
partiton_level_parallism_util_total  =       8.3728
L2_BW  =     161.9480 GB/Sec
L2_BW_total  =     102.6589 GB/Sec
gpu_total_sim_rate=252451

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4542, Miss = 4190, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4698, Miss = 4292, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4577, Miss = 4299, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4704, Miss = 4353, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4549, Miss = 4270, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4697, Miss = 4389, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4679, Miss = 4335, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4645, Miss = 4395, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4734, Miss = 4417, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4688, Miss = 4416, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4730, Miss = 4332, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4734, Miss = 4361, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4648, Miss = 4238, Miss_rate = 0.912, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4563, Miss = 4228, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4668, Miss = 4220, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4653, Miss = 4252, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4541, Miss = 4275, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4680, Miss = 4268, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4665, Miss = 4320, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4683, Miss = 4403, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4625, Miss = 4382, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4643, Miss = 4271, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4633, Miss = 4361, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4739, Miss = 4253, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4637, Miss = 4317, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4654, Miss = 4316, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4762, Miss = 4384, Miss_rate = 0.921, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4716, Miss = 4341, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4786, Miss = 4474, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4784, Miss = 4412, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 4604, Miss = 4259, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 4801, Miss = 4300, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 4681, Miss = 4380, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 4747, Miss = 4390, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 4640, Miss = 4326, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 4670, Miss = 4292, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 4620, Miss = 4207, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 4539, Miss = 4215, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 4674, Miss = 4315, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 4801, Miss = 4458, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 4488, Miss = 4249, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 4694, Miss = 4421, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 4776, Miss = 4420, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 4682, Miss = 4305, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 4672, Miss = 4271, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 4640, Miss = 4289, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 4498, Miss = 4080, Miss_rate = 0.907, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[47]: Access = 4495, Miss = 4195, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 4780, Miss = 4415, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 4514, Miss = 4264, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 4798, Miss = 4462, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 4544, Miss = 4314, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 4752, Miss = 4479, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 4691, Miss = 4378, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 4622, Miss = 4356, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 4694, Miss = 4462, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 4728, Miss = 4333, Miss_rate = 0.916, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[57]: Access = 4596, Miss = 4286, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 4822, Miss = 4412, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 4726, Miss = 4470, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 4598, Miss = 4203, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 4748, Miss = 4400, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 4821, Miss = 4431, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 4632, Miss = 4329, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4565, Miss = 4289, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4571, Miss = 4253, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4898, Miss = 4494, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4562, Miss = 4303, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4510, Miss = 4185, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4638, Miss = 4231, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4603, Miss = 4231, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4816, Miss = 4428, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4661, Miss = 4240, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4689, Miss = 4343, Miss_rate = 0.926, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4563, Miss = 4228, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4573, Miss = 4286, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4665, Miss = 4416, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4708, Miss = 4451, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4566, Miss = 4193, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4665, Miss = 4349, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 373098
	L1D_total_cache_misses = 346050
	L1D_total_cache_miss_rate = 0.9275
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 87627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 235136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 343010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30093

Total_core_cache_fail_stats:
ctas_completed 19540, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1471, 1127, 1116, 1127, 1116, 1127, 1127, 1116, 1127, 1127, 1138, 1293, 1127, 1127, 1116, 1138, 1251, 1251, 1240, 1251, 1417, 1354, 1240, 1262, 1251, 1396, 1240, 1240, 1240, 1262, 1251, 1251, 1044, 1033, 1022, 1022, 1044, 1055, 1033, 1033, 1105, 1033, 1033, 1044, 1252, 1170, 1033, 1022, 1082, 1082, 1238, 1104, 1082, 1082, 1093, 1249, 1082, 1082, 1082, 1093, 1104, 1082, 1206, 1093, 
gpgpu_n_tot_thrd_icount = 195857312
gpgpu_n_tot_w_icount = 6120541
gpgpu_n_stall_shd_mem = 363
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 322763
gpgpu_n_mem_write_global = 30093
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10031536
gpgpu_n_store_insn = 34161
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 60026880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 363
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5388329	W0_Idle:1828455	W0_Scoreboard:4853871	W1:157239	W2:23260	W3:667	W4:55	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5939320
single_issue_nums: WS0:1531011	WS1:1529840	WS2:1530230	WS3:1529460	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2582104 {8:322763,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1203720 {40:30093,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12910520 {40:322763,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240744 {8:30093,}
maxmflatency = 730 
max_icnt2mem_latency = 565 
maxmrqlatency = 84 
max_icnt2sh_latency = 18 
averagemflatency = 218 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:19792 	11098 	8886 	9975 	13261 	4702 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	280510 	71650 	696 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	338223 	8131 	3378 	1750 	1321 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	343950 	7813 	1086 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	121 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8155      8391      8546      8510      9364      9314     10224     10150      5783      9693      5928      5930      6750      6710      7550      7581 
dram[1]:      8110      8384      8569      8537      9376      9298     10215     10174      6324      5795      5908      6800      6706      6691      7525      7589 
dram[2]:      8182      8293      8534      8516      9391      9339     10183     10191      5783      5782      9510      5930      6746      6678      7573      7553 
dram[3]:      8308      8316      8568      8532      9361      9308     10159     10211      5782      5795      6311      5890      6710      6655      7585      7510 
dram[4]:      8100      8180      8473      8556      9364      9419     10182     10227      5783      6097      5928      5930      6770      6767      7586      7616 
dram[5]:      8292      8363      8490      8544      9344      9396     10178     10215      5782      5795      5908      5890      6765      6775      7545      7588 
dram[6]:      8272      8293      8471      8517      9348      9302     10143     10045      5783      5782      5928      5930      6771      6783      7581      7602 
dram[7]:      8297      8328      8483      8534      9376      9271     10151     10159      5782      5795      5908      5890      6737      6782      7565      7581 
dram[8]:      8064      8190      8488      8554      9360      9330     10118     10130      5784      5782      6258      5908      6770      6757      7565      7590 
dram[9]:      8100      8379      8514      8582      9376      9320     10114     10153      6821      5782      6201      5911      6775      6777      7569      7562 
dram[10]:      8139      8284      8509      8528      9334      9328     10095     10137      5784      6572      5907      5908      6783      6757      7588      7600 
dram[11]:      8107      8317      8489      8565      9312      9314     10069     10166      5783      6792      5910      5911      6774      6778      7562      7564 
dram[12]:      8268      8104      8504      8552      9303      9343     10207     10185      5784      5782      5907      5908      6759      6787      7578      7553 
dram[13]:      8147      8300      8513      8538      9267      9332     10182     10167      5784      5860      5910      5911      6705      6770      7545      7532 
dram[14]:      6153     10571      8502      8510      9355      9348     10211     10166      6288      5782      5907      5908      6766      7693      7593      7596 
dram[15]:      8296      8399      8502      8544      9376      9341     10192     10135      5783      6262      6677      5911      6702      6762      7592      7558 
dram[16]:      8070      8292      8493      8506      9311      9258     10118     10151      7224      5782      5928      6690      6761      6757      7560      7570 
dram[17]:      8104      8313      8501      8550      9274      9302     10099     10181      5782      5795      5911      5924      6733      6757      7537      7546 
dram[18]:      8261      8400      8497      8512      9279      9330     10114     10167      5783      7711      5928      5930      6746      6770      7572      7570 
dram[19]:      8284      8415      8521      8518      9259      9310     10090     10187      6679      5795      5911      5924      6762      6742      7537      7541 
dram[20]:      8260      8289      8529      8489      9345      9335     10214     10046      6613      5782      5928      5930      6763      6781      7596      7570 
dram[21]:      8280      8320      8532      8521      9364     11097     10181     10081      7161      5795      5911      5924      6727      6775      7580      7588 
dram[22]:      8138      8292      8483      8509      9376      9335     10198     10150      5783      5782      5928      6233      6755      6779      7570      7568 
dram[23]:      8168      8332      8528      8508      9326      9327     10218     10119      5782      5833      5911      5924      7102      6778      7549      7565 
dram[24]:      8257      8288      8494      8498      9250      9371     10141     10119      5783      5782      5928      5930      6718      6787      7557      7600 
dram[25]:      8280      8325      8516      8506      9266      9349     10150     10090      6440      5795      5911      5924      6751      6734      7533      7590 
dram[26]:      8044      8288      8542      8534      9399      9377     10151     10142      5783      5782      5928      5930      6848      6774      7561      7573 
dram[27]:      8092      8311      8533      8522      9372      9364     10185     10154      6408      5795      6476      5924      7117      6777      7538      7580 
dram[28]:      8123      8174      8485      8533      9371      9368     10054     10154      5783      6478      5928      5930      6733      6798      7642      7550 
dram[29]:      8092      8184      8532      8538      9341      9351     10066     10137      6048      5795      5911      5924      6757      6730      7537      7536 
dram[30]:      8146      8087      8526      8516      9299      9348     10103     10174      5783      5782      5928      5930      6725      6775      7568      7557 
dram[31]:      8186      8104      8570      8536      9271      9302     10095     10183      5782      5795      5911      5924      6751      6735      7540      7533 
average row accesses per activate:
dram[0]:  8.411765 19.571428 15.555555 17.625000 33.250000 33.250000  9.636364 23.250000  8.687500  9.500000 17.375000 23.333334 34.750000 45.000000 19.428572 46.000000 
dram[1]: 19.000000 17.000000 45.000000 15.666667 43.666668 12.090909  8.461538 10.777778 18.285715 13.500000 12.818182 27.400000 28.000000 11.583333 27.400000 34.000000 
dram[2]: 11.666667 26.799999 44.000000 12.818182 15.111111 19.000000 20.400000 45.000000 13.300000 13.500000 11.153846 19.571428 12.727273 17.625000 14.200000  6.818182 
dram[3]: 15.333333 43.000000 20.000000 17.375000 17.125000 13.900000 17.666666 14.428572 13.400000 22.000000 11.076923  9.866667 12.166667 28.200001 20.285715 17.750000 
dram[4]: 12.545455  9.533334  9.600000 17.000000 15.111111 33.000000  9.600000 16.500000  9.266666 17.000000 11.750000 34.000000 15.888889 20.285715 22.500000 27.000000 
dram[5]: 19.142857 12.818182 22.833334 14.200000 22.500000 19.000000  8.000000 11.444445 16.375000 13.100000 15.777778 23.166666 11.833333  9.733334 17.500000 17.000000 
dram[6]: 16.875000 27.000000  9.733334 17.375000 15.444445  9.600000 24.000000  8.583333 32.250000 18.571428 15.777778 10.214286 26.799999 11.500000 33.500000 17.625000 
dram[7]: 11.153846 14.200000 13.700000 22.500000 15.111111 19.285715 14.571428  8.909091 31.750000 16.250000 10.285714 10.285714 11.666667 15.444445 27.200001 13.000000 
dram[8]: 16.875000 14.200000 33.500000 27.000000 19.142857 22.666666 13.000000 11.000000 13.666667 12.000000 46.666668  8.222222 17.250000 34.250000 27.799999 15.333333 
dram[9]: 33.500000 22.500000 13.090909 15.444445 22.166666 11.583333 14.857142 15.833333 19.666666  7.833333 17.500000 20.714285 17.125000 11.833333  9.666667 12.818182 
dram[10]: 26.200001 17.500000 27.600000 19.571428 17.125000 17.375000 17.333334 19.400000 17.000000 26.000000 27.000000 11.750000 17.375000 22.500000 17.625000 44.666668 
dram[11]: 13.900000 15.555555 11.307693 13.900000 11.500000 16.875000  6.647059  9.600000 20.166666 12.000000 11.076923 11.916667 20.000000 11.076923 45.000000 13.000000 
dram[12]: 10.923077 22.500000 19.714285 10.285714 33.250000 32.500000 10.600000 10.888889 15.875000 13.100000  9.600000  9.125000 13.800000 45.333332 17.375000  8.529411 
dram[13]: 12.818182 16.750000 11.666667 14.100000 64.000000 22.333334 17.000000  7.923077 24.400000 21.000000 27.600000 10.857142 15.888889 27.400000 12.083333 26.400000 
dram[14]: 16.875000 32.750000 44.666668 15.555555 19.142857 15.111111 25.500000  9.090909 17.142857 16.250000 19.428572 11.916667 45.000000 14.200000 11.307693 46.000000 
dram[15]: 19.714285 22.333334 22.500000 15.444445 16.750000 26.600000 21.200001 15.666667 30.250000  9.066667 16.222221 14.400000 14.000000 17.125000 27.600000 19.428572 
dram[16]: 22.500000 26.799999 17.125000 19.857143 43.000000 33.000000 16.500000 10.888889 18.285715 16.000000 19.857143 12.636364 27.400000 26.799999 23.333334 11.307693 
dram[17]: 15.333333 20.142857 12.818182 17.500000 15.000000 26.200001 10.777778 24.750000 12.454545 13.400000 20.142857 14.000000 17.875000 20.000000 11.583333 10.285714 
dram[18]: 19.285715 27.600000 22.666666 27.200001 22.000000 32.750000  7.692307 11.750000 15.111111 24.799999 15.444445 10.357142 10.769231  9.000000 17.500000 19.285715 
dram[19]: 33.000000 11.583333 27.799999  9.533334 43.333332 22.166666 11.000000 22.750000 25.600000 11.083333 18.000000 11.076923 11.833333 12.909091 22.833334 12.818182 
dram[20]: 17.000000 19.142857 15.222222 45.666668 26.799999 19.142857  7.500000 18.799999 10.384615 14.444445 26.600000 15.555555 12.636364 15.666667 34.750000 27.000000 
dram[21]: 13.600000 15.000000 12.818182 44.666668 17.250000 33.000000 23.250000 45.500000 14.555555 19.000000 44.000000 23.333334 17.375000 27.200001 15.333333 13.900000 
dram[22]: 26.799999 10.142858 17.875000 15.333333 19.285715 19.000000 13.571428 18.799999 16.250000 25.400000 22.666666 44.666668 27.000000 19.857143 11.750000 13.700000 
dram[23]: 19.285715 17.250000 11.000000 13.800000 27.200001 10.142858 23.750000 16.000000 21.500000 17.125000 18.125000 27.799999 45.666668 17.750000 12.083333 19.857143 
dram[24]: 17.125000 16.875000  9.733334 22.833334 15.222222 32.500000  7.692307 15.833333 13.000000 10.615385 15.888889 15.444445 19.714285 15.333333 12.727273 23.166666 
dram[25]: 26.799999 26.600000 33.250000 19.857143  9.466666 16.750000 11.875000 16.000000 14.666667 10.230769 22.666666 18.000000 12.818182 44.333332 22.666666 11.916667 
dram[26]: 14.200000 17.125000 27.400000 12.166667 32.750000 19.714285 10.000000 13.857142 18.285715 16.125000 14.300000  9.600000 22.500000 14.100000  9.000000 15.444445 
dram[27]: 19.714285 19.285715 12.727273 11.916667 16.750000 16.875000 13.857142 23.750000 12.000000 21.500000 14.600000  8.333333 18.125000 34.500000 10.923077 11.916667 
dram[28]: 13.900000 19.857143 15.666667 19.714285 22.166666 19.000000 15.833333 18.799999 10.307693 12.545455 17.250000 14.100000 19.857143 11.000000 20.000000 33.250000 
dram[29]: 13.900000 26.400000 15.666667 44.333332 32.750000 32.500000 14.142858 22.750000 14.444445 12.900000 20.000000 15.222222 12.727273 15.555555 12.818182 45.000000 
dram[30]: 22.166666 19.571428 33.250000 10.142858 22.333334 22.000000 13.714286 12.125000 10.307693  9.714286 45.333332 33.750000 27.400000 46.333332 10.071428 34.000000 
dram[31]: 27.000000 15.111111 22.500000 14.100000 22.333334 33.000000 10.000000 46.000000 18.428572 15.111111 13.800000 13.272727 23.000000 12.545455 13.545455 14.200000 
average row locality = 67800/4209 = 16.108339
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       137       140       141       133       133       106        93       139       133       139       140       139       135       136       138 
dram[1]:       133       136       135       141       131       133       110        97       128       135       141       137       140       139       137       136 
dram[2]:       140       134       132       141       136       133       102        90       133       135       145       137       140       141       142       150 
dram[3]:       138       129       140       139       137       139       106       101       134       132       144       148       146       141       142       142 
dram[4]:       138       143       144       136       136       132        96        99       139       136       141       136       143       142       135       135 
dram[5]:       134       141       137       142       135       133        96       103       131       131       142       139       142       146       140       136 
dram[6]:       135       135       146       139       139       144        96       103       129       130       142       143       134       138       134       141 
dram[7]:       145       142       137       135       136       135       102        98       127       130       144       144       140       139       136       143 
dram[8]:       135       142       134       135       134       136       104        99       123       132       140       148       138       137       139       138 
dram[9]:       134       135       144       139       133       139       104        95       118       141       140       145       137       142       145       141 
dram[10]:       131       140       138       137       137       139       104        97       119       130       135       141       139       135       141       134 
dram[11]:       139       140       147       139       138       135       113        96       121       132       144       143       140       144       135       143 
dram[12]:       142       135       138       144       133       130       106        98       127       131       144       146       138       136       139       145 
dram[13]:       141       134       140       141       128       134       102       103       122       126       138       152       143       137       145       132 
dram[14]:       135       131       134       140       134       136       102       100       120       130       136       143       135       142       147       138 
dram[15]:       138       134       135       139       134       133       106        94       121       136       146       144       140       137       138       136 
dram[16]:       135       134       137       139       129       132        99        98       128       128       139       139       137       134       140       147 
dram[17]:       138       141       141       140       135       131        97        99       137       134       141       140       143       140       139       144 
dram[18]:       135       138       136       136       132       131       100        94       136       124       139       145       140       144       140       135 
dram[19]:       132       139       139       143       130       133        99        91       128       133       144       144       142       142       137       141 
dram[20]:       136       134       137       137       134       134       105        94       135       130       133       140       139       141       139       135 
dram[21]:       136       135       141       134       138       132        93        91       131       133       132       140       139       136       138       139 
dram[22]:       134       142       143       138       135       133        95        94       130       127       136       134       135       139       141       137 
dram[23]:       135       138       143       138       136       142        95        96       129       137       145       139       137       142       145       139 
dram[24]:       137       135       146       137       137       130       100        95       130       138       143       139       138       138       140       139 
dram[25]:       134       133       133       139       142       134        95        96       132       133       136       144       141       133       136       143 
dram[26]:       142       137       137       146       131       138       100        97       128       129       143       144       135       141       144       139 
dram[27]:       138       135       140       143       134       135        97        95       132       129       146       150       145       138       142       143 
dram[28]:       139       139       141       138       133       133        95        94       134       138       138       141       139       143       140       133 
dram[29]:       139       132       141       133       131       130        99        91       130       129       140       137       140       140       141       135 
dram[30]:       133       137       133       142       134       132        96        97       134       136       136       135       137       139       141       136 
dram[31]:       135       136       135       141       134       132       100        92       129       136       138       146       138       138       149       142 
total dram reads = 67800
bank skew: 152/90 = 1.69
chip skew: 2158/2088 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055      1116      1110      1087      1140      1167      1105      1151      1143      1132      1121      1153      1118      1109      1100      1088
dram[1]:       1115      1115      1125      1099      1128      1185      1097      1085      1194      1198      1137      1112      1090      1109      1128      1123
dram[2]:       1090      1138      1120      1088      1120      1124      1097      1135      1125      1158      1183      1156      1088      1098      1115      1035
dram[3]:       1080      1161      1093      1113      1114      1103      1140      1075      1160      1162      1115      1111      1066      1099      1113      1086
dram[4]:       1096      1097      1101      1137      1112      1169      1138      1099      1153      1161      1136      1174      1082      1084      1126      1112
dram[5]:       1138      1095      8847      1109      1128      1120      1149      1093      1179      1143      1123      1159      1089      1092      1131      1120
dram[6]:       1124      1133      1080      1077      1102      1084      1092      1044      1142      1145      1147      1071      1142      1124      1142      1097
dram[7]:       1084      1095      1096      1141      1139      1168      1136      1080      1189      1194      1127      1135      1081      1129      1097      1100
dram[8]:       1093      1092      1134      1107      1134      1109      1096      1061      1171      1131      1141      1068      1105      1118      1136      1091
dram[9]:       1098      1156      1071      1114      1145      1074      1098      1148      1169      1097      1172      1167      1142      1101      1088      1112
dram[10]:       1121      1091      1091      1110      1115      1139      1116      1128      1123      1186      1145      1203      1104      1121      1109      1168
dram[11]:       1085      1093      1073      1084      1138      1095      1042      1128      1156      1157      1149      1105      1101      1078      1144      1067
dram[12]:       1094      1107      1085      1080      1172      1156      1105      1092      1171      1161      1151      1154      1096      1119      1138      1076
dram[13]:       1078      1115      1098      1072      1188      1152      1090      1067      1173      1135      1161      1094      1113      1128      1086      1133
dram[14]:       1136      1120      1122      1077      1177      1152      1144      1085      1145      1103      1132      1139      1138      1112      1077      1116
dram[15]:       1153      1105      1129      1081      1170      1151      1136      1106      1182      1182      1137      1115      1121      1117      1121      1109
dram[16]:       1142      1094      1087      1084      1136      1163      1064      1114      1171      1193      1180      1117      1129      1190      1105      1076
dram[17]:       1086      1096      1094      1079      1147      1149      1077      1077      1110      1174      1099      1142      1084      1092      1099      1102
dram[18]:       1122      1146      1117      1134      1120      1168      1074      1117      1122      1143      1102      1160      1085      1105      1084      1108
dram[19]:       1125      1112      1098      1054      1174      1124      1072      1135      1162      1161      1111      1109      1108      1118      1114      1087
dram[20]:       1120      1130      1115      1137      1120      1133      1082      1077      1170      1143      1146      1077      1091      1110      1104      1146
dram[21]:       1134      1120      1067      1153      1124      1138      1087      1148      1169      1112      1172      1141      1086      1141      1119      1099
dram[22]:       1112      1091      1083      1082      1159      1128      1130      1131      1173      1183      1152      1157      1112      1118      1109      1127
dram[23]:       1176      1069      1052      1083      1099      1091      1158      1195      1159      1127      1073      1118      1125      1097      1063      1107
dram[24]:       1090      1116      1062      1078      1095      1128      1103      1133      1128      1151      1125      1126      1123      1113      1081      1089
dram[25]:       1116      1162      1106      1122      1102      1098      1127      1117      1127      1143      1157      1141      1103      1141      1094      1125
dram[26]:       1133      1131      1119      1071      1165      1130      1114      1116      1134      1191      1147      1149      1110      1117      1075      1111
dram[27]:       1125      1136      1112      1119      1133      1147      1113      1114      1126      1183      1093      1073      1085      1120      1087      1080
dram[28]:       1101      1098      1083      1105      1094      1133      1134      1107      1133      1132      1127      1117      1153      1098      1131      1140
dram[29]:       1073      1103      1093      1156      1167      1115      1084      1123      1136      1188      1099      1147      1093      1115      1125      1134
dram[30]:       1148      1089      1133      1084      1110      1124      1124      1138      1141      1114      1176      1140      1121      1137      1096      1108
dram[31]:       1093      1113      1121      1111      1133      1152      1051      1152      1136      1124      1117      1142      1127      1109      1068      1090
maximum mf latency per bank:
dram[0]:        370       386       355       357       371       346       379       470       703       674       452       651       366       374       364       373
dram[1]:        359       358       368       365       362       349       376       527       673       655       688       412       378       384       357       380
dram[2]:        343       351       351       390       373       378       351       368       687       624       579       495       355       402       359       376
dram[3]:        366       362       361       357       382       343       586       371       682       676       584       558       396       393       379       368
dram[4]:        360       369       374       368       367       378       600       504       642       657       713       646       357       380       369       378
dram[5]:        379       363       722       342       347       358       551       598       730       649       666       661       388       382       382       374
dram[6]:        345       352       346       355       376       346       553       562       623       642       676       596       374       400       389       380
dram[7]:        365       372       354       377       367       369       346       356       627       653       676       648       377       381       357       377
dram[8]:        353       362       359       381       361       389       375       416       713       587       543       424       360       377       344       388
dram[9]:        355       367       354       375       365       360       359       513       607       650       644       548       388       393       361       377
dram[10]:        374       365       370       360       364       365       463       350       690       654       588       600       393       374       373       370
dram[11]:        382       368       375       355       368       377       351       366       711       670       722       632       391       397       352       373
dram[12]:        355       360       347       369       350       359       377       364       638       611       662       597       382       401       375       386
dram[13]:        385       358       355       344       343       353       379       360       696       479       450       624       374       387       360       386
dram[14]:        344       353       362       361       367       381       456       367       613       610       618       560       362       377       375       372
dram[15]:        364       368       364       369       374       362       430       350       664       690       616       454       385       385       375       382
dram[16]:        360       359       352       379       388       382       353       353       620       573       516       596       384       387       363       385
dram[17]:        351       366       351       381       363       430       369       373       596       600       541       507       370       413       358       383
dram[18]:        359       389       406       401       348       355       479       359       669       565       483       560       376       383       367       383
dram[19]:        347       422       377       407       363       363       416       360       528       616       495       594       379       370       370       392
dram[20]:        355       364       371       341       345       358       423       350       656       617       471       392       389       389       372       370
dram[21]:        346       356       366       393       391       342       369       377       632       594       555       393       388       397       368       362
dram[22]:        375       383       346       395       365       366       488       355       619       556       559       483       368       382       386       370
dram[23]:        352       374       362       342       347       379       365       457       591       651       396       393       409       392       349       380
dram[24]:        344       346       350       358       347       368       348       374       669       683       531       555       379       384       359       386
dram[25]:        347       350       346       368       402       372       368       378       632       524       593       552       407       399       361       394
dram[26]:        358       355       369       386       374       375       403       414       612       662       598       474       402       407       374       366
dram[27]:        342       346       358       374       349       366       408       453       662       601       565       393       375       387       359       361
dram[28]:        384       389       392       353       359       371       464       375       679       627       558       497       435       408       373       378
dram[29]:        373       394       386       381       354       371       351       364       571       680       448       645       392       391       378       366
dram[30]:        362       359       353       374       346       353       395       386       598       618       626       651       388       413       377       354
dram[31]:        352       351       373       375       342       366       362       432       568       683       525       651       427       385       368       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91154 n_act=125 n_pre=109 n_ref_event=0 n_req=2125 n_rd=2125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02273
n_activity=8481 dram_eff=0.2506
bk0: 143a 92988i bk1: 137a 93222i bk2: 140a 93202i bk3: 141a 93222i bk4: 133a 93326i bk5: 133a 93297i bk6: 106a 93166i bk7: 93a 93329i bk8: 139a 93011i bk9: 133a 93032i bk10: 139a 93217i bk11: 140a 93239i bk12: 139a 93320i bk13: 135a 93310i bk14: 136a 93222i bk15: 138a 93310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.335518
Bank_Level_Parallism_Col = 1.359753
Bank_Level_Parallism_Ready = 1.099294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352499 

BW Util details:
bwutil = 0.022730 
total_CMD = 93488 
util_bw = 2125 
Wasted_Col = 1694 
Wasted_Row = 1063 
Idle = 88606 

BW Util Bottlenecks: 
RCDc_limit = 1300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 515 
rwq = 0 
CCDLc_limit_alone = 515 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91154 
Read = 2125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 2125 
total_req = 2125 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 2125 
Row_Bus_Util =  0.002503 
CoL_Bus_Util = 0.022730 
Either_Row_CoL_Bus_Util = 0.024966 
Issued_on_Two_Bus_Simul_Util = 0.000267 
issued_two_Eff = 0.010711 
queue_avg = 0.146693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.146693
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91177 n_act=122 n_pre=106 n_ref_event=0 n_req=2109 n_rd=2109 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02256
n_activity=8264 dram_eff=0.2552
bk0: 133a 93236i bk1: 136a 93205i bk2: 135a 93341i bk3: 141a 93199i bk4: 131a 93327i bk5: 133a 93127i bk6: 110a 93118i bk7: 97a 93213i bk8: 128a 93223i bk9: 135a 93140i bk10: 141a 93122i bk11: 137a 93238i bk12: 140a 93285i bk13: 139a 93129i bk14: 137a 93284i bk15: 136a 93278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942153
Row_Buffer_Locality_read = 0.942153
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.326753
Bank_Level_Parallism_Col = 1.360872
Bank_Level_Parallism_Ready = 1.126600
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.360872 

BW Util details:
bwutil = 0.022559 
total_CMD = 93488 
util_bw = 2109 
Wasted_Col = 1704 
Wasted_Row = 1050 
Idle = 88625 

BW Util Bottlenecks: 
RCDc_limit = 1279 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91177 
Read = 2109 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 2109 
total_req = 2109 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 2109 
Row_Bus_Util =  0.002439 
CoL_Bus_Util = 0.022559 
Either_Row_CoL_Bus_Util = 0.024720 
Issued_on_Two_Bus_Simul_Util = 0.000278 
issued_two_Eff = 0.011251 
queue_avg = 0.158063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.158063
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91102 n_act=145 n_pre=129 n_ref_event=0 n_req=2131 n_rd=2131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02279
n_activity=8756 dram_eff=0.2434
bk0: 140a 93114i bk1: 134a 93269i bk2: 132a 93341i bk3: 141a 93123i bk4: 136a 93193i bk5: 133a 93238i bk6: 102a 93310i bk7: 90a 93379i bk8: 133a 93154i bk9: 135a 93148i bk10: 145a 93081i bk11: 137a 93222i bk12: 140a 93155i bk13: 141a 93214i bk14: 142a 93164i bk15: 150a 92865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931957
Row_Buffer_Locality_read = 0.931957
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.329708
Bank_Level_Parallism_Col = 1.331979
Bank_Level_Parallism_Ready = 1.103238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.324105 

BW Util details:
bwutil = 0.022794 
total_CMD = 93488 
util_bw = 2131 
Wasted_Col = 1918 
Wasted_Row = 1192 
Idle = 88247 

BW Util Bottlenecks: 
RCDc_limit = 1561 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 555 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91102 
Read = 2131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 145 
n_pre = 129 
n_ref = 0 
n_req = 2131 
total_req = 2131 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 2131 
Row_Bus_Util =  0.002931 
CoL_Bus_Util = 0.022794 
Either_Row_CoL_Bus_Util = 0.025522 
Issued_on_Two_Bus_Simul_Util = 0.000203 
issued_two_Eff = 0.007963 
queue_avg = 0.147249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.147249
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91099 n_act=134 n_pre=118 n_ref_event=0 n_req=2158 n_rd=2158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02308
n_activity=8835 dram_eff=0.2443
bk0: 138a 93198i bk1: 129a 93325i bk2: 140a 93262i bk3: 139a 93222i bk4: 137a 93226i bk5: 139a 93172i bk6: 106a 93283i bk7: 101a 93254i bk8: 134a 93145i bk9: 132a 93232i bk10: 144a 93077i bk11: 148a 93001i bk12: 146a 93090i bk13: 141a 93280i bk14: 142a 93230i bk15: 142a 93204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937905
Row_Buffer_Locality_read = 0.937905
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.355168
Bank_Level_Parallism_Col = 1.354931
Bank_Level_Parallism_Ready = 1.111214
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.347645 

BW Util details:
bwutil = 0.023083 
total_CMD = 93488 
util_bw = 2158 
Wasted_Col = 1783 
Wasted_Row = 1051 
Idle = 88496 

BW Util Bottlenecks: 
RCDc_limit = 1429 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91099 
Read = 2158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 2158 
total_req = 2158 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 2158 
Row_Bus_Util =  0.002696 
CoL_Bus_Util = 0.023083 
Either_Row_CoL_Bus_Util = 0.025554 
Issued_on_Two_Bus_Simul_Util = 0.000225 
issued_two_Eff = 0.008790 
queue_avg = 0.128754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.128754
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91109 n_act=144 n_pre=128 n_ref_event=0 n_req=2131 n_rd=2131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02279
n_activity=9169 dram_eff=0.2324
bk0: 138a 93142i bk1: 143a 93044i bk2: 144a 93049i bk3: 136a 93204i bk4: 136a 93199i bk5: 132a 93310i bk6: 96a 93191i bk7: 99a 93279i bk8: 139a 93026i bk9: 136a 93203i bk10: 141a 93085i bk11: 136a 93289i bk12: 143a 93186i bk13: 142a 93237i bk14: 135a 93241i bk15: 135a 93270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932426
Row_Buffer_Locality_read = 0.932426
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312782
Bank_Level_Parallism_Col = 1.320171
Bank_Level_Parallism_Ready = 1.085875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.319417 

BW Util details:
bwutil = 0.022794 
total_CMD = 93488 
util_bw = 2131 
Wasted_Col = 1955 
Wasted_Row = 1234 
Idle = 88168 

BW Util Bottlenecks: 
RCDc_limit = 1533 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 551 
rwq = 0 
CCDLc_limit_alone = 551 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91109 
Read = 2131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 2131 
total_req = 2131 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 2131 
Row_Bus_Util =  0.002909 
CoL_Bus_Util = 0.022794 
Either_Row_CoL_Bus_Util = 0.025447 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.010088 
queue_avg = 0.159871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.159871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91110 n_act=144 n_pre=128 n_ref_event=0 n_req=2128 n_rd=2128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02276
n_activity=9078 dram_eff=0.2344
bk0: 134a 93213i bk1: 141a 93117i bk2: 137a 93275i bk3: 142a 93178i bk4: 135a 93266i bk5: 133a 93227i bk6: 96a 93138i bk7: 103a 93211i bk8: 131a 93191i bk9: 131a 93139i bk10: 142a 93178i bk11: 139a 93220i bk12: 142a 93139i bk13: 146a 93053i bk14: 140a 93209i bk15: 136a 93181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932331
Row_Buffer_Locality_read = 0.932331
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.332509
Bank_Level_Parallism_Col = 1.356814
Bank_Level_Parallism_Ready = 1.109962
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355021 

BW Util details:
bwutil = 0.022762 
total_CMD = 93488 
util_bw = 2128 
Wasted_Col = 1886 
Wasted_Row = 1240 
Idle = 88234 

BW Util Bottlenecks: 
RCDc_limit = 1539 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91110 
Read = 2128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 2128 
total_req = 2128 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 2128 
Row_Bus_Util =  0.002909 
CoL_Bus_Util = 0.022762 
Either_Row_CoL_Bus_Util = 0.025436 
Issued_on_Two_Bus_Simul_Util = 0.000235 
issued_two_Eff = 0.009251 
queue_avg = 0.159015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.159015
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91122 n_act=139 n_pre=123 n_ref_event=0 n_req=2128 n_rd=2128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02276
n_activity=8696 dram_eff=0.2447
bk0: 135a 93207i bk1: 135a 93260i bk2: 146a 93066i bk3: 139a 93215i bk4: 139a 93183i bk5: 144a 93041i bk6: 96a 93322i bk7: 103a 93135i bk8: 129a 93279i bk9: 130a 93180i bk10: 142a 93172i bk11: 143a 93022i bk12: 134a 93271i bk13: 138a 93117i bk14: 134a 93300i bk15: 141a 93170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934680
Row_Buffer_Locality_read = 0.934680
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.362680
Bank_Level_Parallism_Col = 1.360215
Bank_Level_Parallism_Ready = 1.119361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352791 

BW Util details:
bwutil = 0.022762 
total_CMD = 93488 
util_bw = 2128 
Wasted_Col = 1879 
Wasted_Row = 1127 
Idle = 88354 

BW Util Bottlenecks: 
RCDc_limit = 1484 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 555 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91122 
Read = 2128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 2128 
total_req = 2128 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 2128 
Row_Bus_Util =  0.002802 
CoL_Bus_Util = 0.022762 
Either_Row_CoL_Bus_Util = 0.025308 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.010144 
queue_avg = 0.159924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.159924
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91097 n_act=150 n_pre=134 n_ref_event=0 n_req=2133 n_rd=2133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02282
n_activity=9191 dram_eff=0.2321
bk0: 145a 93088i bk1: 142a 93150i bk2: 137a 93169i bk3: 135a 93273i bk4: 136a 93192i bk5: 135a 93229i bk6: 102a 93263i bk7: 98a 93160i bk8: 127a 93290i bk9: 130a 93183i bk10: 144a 93087i bk11: 144a 93022i bk12: 140a 93124i bk13: 139a 93181i bk14: 136a 93285i bk15: 143a 93122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929677
Row_Buffer_Locality_read = 0.929677
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.329910
Bank_Level_Parallism_Col = 1.325904
Bank_Level_Parallism_Ready = 1.121894
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.321446 

BW Util details:
bwutil = 0.022816 
total_CMD = 93488 
util_bw = 2133 
Wasted_Col = 2017 
Wasted_Row = 1206 
Idle = 88132 

BW Util Bottlenecks: 
RCDc_limit = 1603 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 593 
rwq = 0 
CCDLc_limit_alone = 593 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91097 
Read = 2133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 2133 
total_req = 2133 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 2133 
Row_Bus_Util =  0.003038 
CoL_Bus_Util = 0.022816 
Either_Row_CoL_Bus_Util = 0.025575 
Issued_on_Two_Bus_Simul_Util = 0.000278 
issued_two_Eff = 0.010874 
queue_avg = 0.181349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.181349
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91164 n_act=124 n_pre=108 n_ref_event=0 n_req=2114 n_rd=2114 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02261
n_activity=8148 dram_eff=0.2595
bk0: 135a 93224i bk1: 142a 93145i bk2: 134a 93311i bk3: 135a 93280i bk4: 134a 93232i bk5: 136a 93234i bk6: 104a 93234i bk7: 99a 93199i bk8: 123a 93167i bk9: 132a 93096i bk10: 140a 93327i bk11: 148a 92940i bk12: 138a 93233i bk13: 137a 93307i bk14: 139a 93290i bk15: 138a 93171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941343
Row_Buffer_Locality_read = 0.941343
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.359134
Bank_Level_Parallism_Col = 1.381107
Bank_Level_Parallism_Ready = 1.130085
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.374321 

BW Util details:
bwutil = 0.022613 
total_CMD = 93488 
util_bw = 2114 
Wasted_Col = 1660 
Wasted_Row = 1032 
Idle = 88682 

BW Util Bottlenecks: 
RCDc_limit = 1283 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 525 
rwq = 0 
CCDLc_limit_alone = 525 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91164 
Read = 2114 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 108 
n_ref = 0 
n_req = 2114 
total_req = 2114 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 2114 
Row_Bus_Util =  0.002482 
CoL_Bus_Util = 0.022613 
Either_Row_CoL_Bus_Util = 0.024859 
Issued_on_Two_Bus_Simul_Util = 0.000235 
issued_two_Eff = 0.009466 
queue_avg = 0.131332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131332
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91103 n_act=146 n_pre=130 n_ref_event=0 n_req=2132 n_rd=2132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02281
n_activity=9092 dram_eff=0.2345
bk0: 134a 93320i bk1: 135a 93250i bk2: 144a 93147i bk3: 139a 93198i bk4: 133a 93278i bk5: 139a 93108i bk6: 104a 93267i bk7: 95a 93281i bk8: 118a 93247i bk9: 141a 92939i bk10: 140a 93211i bk11: 145a 93221i bk12: 137a 93216i bk13: 142a 93135i bk14: 145a 93034i bk15: 141a 93106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931520
Row_Buffer_Locality_read = 0.931520
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.298977
Bank_Level_Parallism_Col = 1.316608
Bank_Level_Parallism_Ready = 1.096154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.315605 

BW Util details:
bwutil = 0.022805 
total_CMD = 93488 
util_bw = 2132 
Wasted_Col = 1972 
Wasted_Row = 1271 
Idle = 88113 

BW Util Bottlenecks: 
RCDc_limit = 1561 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 555 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91103 
Read = 2132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 146 
n_pre = 130 
n_ref = 0 
n_req = 2132 
total_req = 2132 

Dual Bus Interface Util: 
issued_total_row = 276 
issued_total_col = 2132 
Row_Bus_Util =  0.002952 
CoL_Bus_Util = 0.022805 
Either_Row_CoL_Bus_Util = 0.025511 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.009644 
queue_avg = 0.151442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.151442
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91218 n_act=106 n_pre=90 n_ref_event=0 n_req=2097 n_rd=2097 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02243
n_activity=7586 dram_eff=0.2764
bk0: 131a 93283i bk1: 140a 93192i bk2: 138a 93301i bk3: 137a 93232i bk4: 137a 93217i bk5: 139a 93180i bk6: 104a 93282i bk7: 97a 93310i bk8: 119a 93226i bk9: 130a 93243i bk10: 135a 93274i bk11: 141a 93101i bk12: 139a 93213i bk13: 135a 93254i bk14: 141a 93202i bk15: 134a 93312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949452
Row_Buffer_Locality_read = 0.949452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.357509
Bank_Level_Parallism_Col = 1.390362
Bank_Level_Parallism_Ready = 1.120172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388081 

BW Util details:
bwutil = 0.022431 
total_CMD = 93488 
util_bw = 2097 
Wasted_Col = 1493 
Wasted_Row = 891 
Idle = 89007 

BW Util Bottlenecks: 
RCDc_limit = 1072 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 505 
rwq = 0 
CCDLc_limit_alone = 505 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91218 
Read = 2097 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 2097 
total_req = 2097 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 2097 
Row_Bus_Util =  0.002097 
CoL_Bus_Util = 0.022431 
Either_Row_CoL_Bus_Util = 0.024281 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.010132 
queue_avg = 0.139312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.139312
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91048 n_act=165 n_pre=149 n_ref_event=0 n_req=2149 n_rd=2149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02299
n_activity=9593 dram_eff=0.224
bk0: 139a 93151i bk1: 140a 93174i bk2: 147a 93086i bk3: 139a 93162i bk4: 138a 93115i bk5: 135a 93213i bk6: 113a 93025i bk7: 96a 93183i bk8: 121a 93245i bk9: 132a 93110i bk10: 144a 93076i bk11: 143a 93063i bk12: 140a 93245i bk13: 144a 93033i bk14: 135a 93334i bk15: 143a 93129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923220
Row_Buffer_Locality_read = 0.923220
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300478
Bank_Level_Parallism_Col = 1.307186
Bank_Level_Parallism_Ready = 1.107492
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305777 

BW Util details:
bwutil = 0.022987 
total_CMD = 93488 
util_bw = 2149 
Wasted_Col = 2237 
Wasted_Row = 1468 
Idle = 87634 

BW Util Bottlenecks: 
RCDc_limit = 1796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 588 
rwq = 0 
CCDLc_limit_alone = 588 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91048 
Read = 2149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 165 
n_pre = 149 
n_ref = 0 
n_req = 2149 
total_req = 2149 

Dual Bus Interface Util: 
issued_total_row = 314 
issued_total_col = 2149 
Row_Bus_Util =  0.003359 
CoL_Bus_Util = 0.022987 
Either_Row_CoL_Bus_Util = 0.026100 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.009426 
queue_avg = 0.158748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.158748
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91087 n_act=154 n_pre=138 n_ref_event=0 n_req=2132 n_rd=2132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02281
n_activity=9093 dram_eff=0.2345
bk0: 142a 93088i bk1: 135a 93234i bk2: 138a 93240i bk3: 144a 93039i bk4: 133a 93297i bk5: 130a 93305i bk6: 106a 93185i bk7: 98a 93195i bk8: 127a 93181i bk9: 131a 93117i bk10: 144a 93018i bk11: 146a 92984i bk12: 138a 93165i bk13: 136a 93301i bk14: 139a 93191i bk15: 145a 92966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927767
Row_Buffer_Locality_read = 0.927767
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.368809
Bank_Level_Parallism_Col = 1.395460
Bank_Level_Parallism_Ready = 1.131801
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387642 

BW Util details:
bwutil = 0.022805 
total_CMD = 93488 
util_bw = 2132 
Wasted_Col = 1953 
Wasted_Row = 1346 
Idle = 88057 

BW Util Bottlenecks: 
RCDc_limit = 1647 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91087 
Read = 2132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 154 
n_pre = 138 
n_ref = 0 
n_req = 2132 
total_req = 2132 

Dual Bus Interface Util: 
issued_total_row = 292 
issued_total_col = 2132 
Row_Bus_Util =  0.003123 
CoL_Bus_Util = 0.022805 
Either_Row_CoL_Bus_Util = 0.025682 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.009579 
queue_avg = 0.190944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.190944
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91151 n_act=129 n_pre=113 n_ref_event=0 n_req=2118 n_rd=2118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02266
n_activity=8197 dram_eff=0.2584
bk0: 141a 93116i bk1: 134a 93189i bk2: 140a 93114i bk3: 141a 93184i bk4: 128a 93367i bk5: 134a 93257i bk6: 102a 93281i bk7: 103a 93120i bk8: 122a 93271i bk9: 126a 93228i bk10: 138a 93271i bk11: 152a 93043i bk12: 143a 93132i bk13: 137a 93271i bk14: 145a 93094i bk15: 132a 93271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939093
Row_Buffer_Locality_read = 0.939093
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.366633
Bank_Level_Parallism_Col = 1.375200
Bank_Level_Parallism_Ready = 1.123230
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373071 

BW Util details:
bwutil = 0.022655 
total_CMD = 93488 
util_bw = 2118 
Wasted_Col = 1732 
Wasted_Row = 1065 
Idle = 88573 

BW Util Bottlenecks: 
RCDc_limit = 1349 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 519 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91151 
Read = 2118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 2118 
total_req = 2118 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 2118 
Row_Bus_Util =  0.002589 
CoL_Bus_Util = 0.022655 
Either_Row_CoL_Bus_Util = 0.024998 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.009842 
queue_avg = 0.144051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.144051
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91190 n_act=118 n_pre=102 n_ref_event=0 n_req=2103 n_rd=2103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02249
n_activity=8308 dram_eff=0.2531
bk0: 135a 93203i bk1: 131a 93295i bk2: 134a 93335i bk3: 140a 93184i bk4: 134a 93249i bk5: 136a 93175i bk6: 102a 93308i bk7: 100a 93165i bk8: 120a 93217i bk9: 130a 93183i bk10: 136a 93238i bk11: 143a 93106i bk12: 135a 93357i bk13: 142a 93146i bk14: 147a 93072i bk15: 138a 93315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943890
Row_Buffer_Locality_read = 0.943890
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.302026
Bank_Level_Parallism_Col = 1.333067
Bank_Level_Parallism_Ready = 1.108417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.331733 

BW Util details:
bwutil = 0.022495 
total_CMD = 93488 
util_bw = 2103 
Wasted_Col = 1740 
Wasted_Row = 1044 
Idle = 88601 

BW Util Bottlenecks: 
RCDc_limit = 1250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 583 
rwq = 0 
CCDLc_limit_alone = 583 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91190 
Read = 2103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 118 
n_pre = 102 
n_ref = 0 
n_req = 2103 
total_req = 2103 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 2103 
Row_Bus_Util =  0.002353 
CoL_Bus_Util = 0.022495 
Either_Row_CoL_Bus_Util = 0.024581 
Issued_on_Two_Bus_Simul_Util = 0.000267 
issued_two_Eff = 0.010879 
queue_avg = 0.159336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.159336
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91175 n_act=120 n_pre=104 n_ref_event=0 n_req=2111 n_rd=2111 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02258
n_activity=8161 dram_eff=0.2587
bk0: 138a 93230i bk1: 134a 93231i bk2: 135a 93292i bk3: 139a 93200i bk4: 134a 93218i bk5: 133a 93287i bk6: 106a 93310i bk7: 94a 93280i bk8: 121a 93293i bk9: 136a 92996i bk10: 146a 93190i bk11: 144a 93131i bk12: 140a 93168i bk13: 137a 93205i bk14: 138a 93263i bk15: 136a 93174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943155
Row_Buffer_Locality_read = 0.943155
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.343399
Bank_Level_Parallism_Col = 1.389334
Bank_Level_Parallism_Ready = 1.137376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388505 

BW Util details:
bwutil = 0.022580 
total_CMD = 93488 
util_bw = 2111 
Wasted_Col = 1603 
Wasted_Row = 1088 
Idle = 88686 

BW Util Bottlenecks: 
RCDc_limit = 1243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 455 
rwq = 0 
CCDLc_limit_alone = 455 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91175 
Read = 2111 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 2111 
total_req = 2111 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 2111 
Row_Bus_Util =  0.002396 
CoL_Bus_Util = 0.022580 
Either_Row_CoL_Bus_Util = 0.024741 
Issued_on_Two_Bus_Simul_Util = 0.000235 
issued_two_Eff = 0.009511 
queue_avg = 0.128027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.128027
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91212 n_act=110 n_pre=94 n_ref_event=0 n_req=2095 n_rd=2095 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02241
n_activity=7502 dram_eff=0.2793
bk0: 135a 93241i bk1: 134a 93263i bk2: 137a 93220i bk3: 139a 93220i bk4: 129a 93341i bk5: 132a 93270i bk6: 99a 93302i bk7: 98a 93222i bk8: 128a 93214i bk9: 128a 93190i bk10: 139a 93246i bk11: 139a 93115i bk12: 137a 93280i bk13: 134a 93272i bk14: 140a 93245i bk15: 147a 93058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947494
Row_Buffer_Locality_read = 0.947494
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396983
Bank_Level_Parallism_Col = 1.421234
Bank_Level_Parallism_Ready = 1.129833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.413199 

BW Util details:
bwutil = 0.022409 
total_CMD = 93488 
util_bw = 2095 
Wasted_Col = 1472 
Wasted_Row = 874 
Idle = 89047 

BW Util Bottlenecks: 
RCDc_limit = 1147 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91212 
Read = 2095 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 2095 
total_req = 2095 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 2095 
Row_Bus_Util =  0.002182 
CoL_Bus_Util = 0.022409 
Either_Row_CoL_Bus_Util = 0.024345 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.010105 
queue_avg = 0.153538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.153538
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91096 n_act=141 n_pre=125 n_ref_event=0 n_req=2140 n_rd=2140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02289
n_activity=8746 dram_eff=0.2447
bk0: 138a 93182i bk1: 141a 93215i bk2: 141a 93168i bk3: 140a 93205i bk4: 135a 93203i bk5: 131a 93257i bk6: 97a 93221i bk7: 99a 93327i bk8: 137a 93118i bk9: 134a 93139i bk10: 141a 93231i bk11: 140a 93136i bk12: 143a 93204i bk13: 140a 93230i bk14: 139a 93108i bk15: 144a 93050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934112
Row_Buffer_Locality_read = 0.934112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.338080
Bank_Level_Parallism_Col = 1.339086
Bank_Level_Parallism_Ready = 1.130374
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333756 

BW Util details:
bwutil = 0.022891 
total_CMD = 93488 
util_bw = 2140 
Wasted_Col = 1913 
Wasted_Row = 1144 
Idle = 88291 

BW Util Bottlenecks: 
RCDc_limit = 1523 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 517 
rwq = 0 
CCDLc_limit_alone = 517 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91096 
Read = 2140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 2140 
total_req = 2140 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 2140 
Row_Bus_Util =  0.002845 
CoL_Bus_Util = 0.022891 
Either_Row_CoL_Bus_Util = 0.025586 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.005853 
queue_avg = 0.154244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.154244
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91151 n_act=135 n_pre=119 n_ref_event=0 n_req=2105 n_rd=2105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02252
n_activity=8451 dram_eff=0.2491
bk0: 135a 93258i bk1: 138a 93279i bk2: 136a 93269i bk3: 136a 93284i bk4: 132a 93269i bk5: 131a 93295i bk6: 100a 93131i bk7: 94a 93214i bk8: 136a 93166i bk9: 124a 93264i bk10: 139a 93189i bk11: 145a 93046i bk12: 140a 93096i bk13: 144a 93023i bk14: 140a 93204i bk15: 135a 93215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935867
Row_Buffer_Locality_read = 0.935867
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.349487
Bank_Level_Parallism_Col = 1.367325
Bank_Level_Parallism_Ready = 1.114014
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.360384 

BW Util details:
bwutil = 0.022516 
total_CMD = 93488 
util_bw = 2105 
Wasted_Col = 1740 
Wasted_Row = 1128 
Idle = 88515 

BW Util Bottlenecks: 
RCDc_limit = 1416 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91151 
Read = 2105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 2105 
total_req = 2105 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 2105 
Row_Bus_Util =  0.002717 
CoL_Bus_Util = 0.022516 
Either_Row_CoL_Bus_Util = 0.024998 
Issued_on_Two_Bus_Simul_Util = 0.000235 
issued_two_Eff = 0.009414 
queue_avg = 0.137740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.13774
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91135 n_act=136 n_pre=120 n_ref_event=0 n_req=2117 n_rd=2117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02264
n_activity=8631 dram_eff=0.2453
bk0: 132a 93308i bk1: 139a 93093i bk2: 139a 93293i bk3: 143a 92996i bk4: 130a 93339i bk5: 133a 93260i bk6: 99a 93222i bk7: 91a 93346i bk8: 128a 93264i bk9: 133a 93091i bk10: 144a 93201i bk11: 144a 93069i bk12: 142a 93120i bk13: 142a 93104i bk14: 137a 93246i bk15: 141a 93113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935758
Row_Buffer_Locality_read = 0.935758
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.349862
Bank_Level_Parallism_Col = 1.370951
Bank_Level_Parallism_Ready = 1.136042
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.365726 

BW Util details:
bwutil = 0.022645 
total_CMD = 93488 
util_bw = 2117 
Wasted_Col = 1820 
Wasted_Row = 1145 
Idle = 88406 

BW Util Bottlenecks: 
RCDc_limit = 1452 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 497 
rwq = 0 
CCDLc_limit_alone = 497 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91135 
Read = 2117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2117 
total_req = 2117 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2117 
Row_Bus_Util =  0.002738 
CoL_Bus_Util = 0.022645 
Either_Row_CoL_Bus_Util = 0.025169 
Issued_on_Two_Bus_Simul_Util = 0.000214 
issued_two_Eff = 0.008500 
queue_avg = 0.147570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.14757
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91176 n_act=123 n_pre=107 n_ref_event=0 n_req=2103 n_rd=2103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02249
n_activity=8291 dram_eff=0.2536
bk0: 136a 93206i bk1: 134a 93212i bk2: 137a 93169i bk3: 137a 93337i bk4: 134a 93309i bk5: 134a 93226i bk6: 105a 93103i bk7: 94a 93305i bk8: 135a 93075i bk9: 130a 93166i bk10: 133a 93284i bk11: 140a 93179i bk12: 139a 93142i bk13: 141a 93159i bk14: 139a 93295i bk15: 135a 93270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941512
Row_Buffer_Locality_read = 0.941512
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.329636
Bank_Level_Parallism_Col = 1.350027
Bank_Level_Parallism_Ready = 1.104612
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.345206 

BW Util details:
bwutil = 0.022495 
total_CMD = 93488 
util_bw = 2103 
Wasted_Col = 1726 
Wasted_Row = 1040 
Idle = 88619 

BW Util Bottlenecks: 
RCDc_limit = 1296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 563 
rwq = 0 
CCDLc_limit_alone = 563 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91176 
Read = 2103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 123 
n_pre = 107 
n_ref = 0 
n_req = 2103 
total_req = 2103 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 2103 
Row_Bus_Util =  0.002460 
CoL_Bus_Util = 0.022495 
Either_Row_CoL_Bus_Util = 0.024730 
Issued_on_Two_Bus_Simul_Util = 0.000225 
issued_two_Eff = 0.009083 
queue_avg = 0.158748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.158748
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91221 n_act=108 n_pre=92 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02233
n_activity=7816 dram_eff=0.2671
bk0: 136a 93159i bk1: 135a 93163i bk2: 141a 93142i bk3: 134a 93304i bk4: 138a 93220i bk5: 132a 93308i bk6: 93a 93330i bk7: 91a 93358i bk8: 131a 93167i bk9: 133a 93211i bk10: 132a 93327i bk11: 140a 93226i bk12: 139a 93224i bk13: 136a 93278i bk14: 138a 93189i bk15: 139a 93164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948276
Row_Buffer_Locality_read = 0.948276
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.339895
Bank_Level_Parallism_Col = 1.374579
Bank_Level_Parallism_Ready = 1.123084
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.374579 

BW Util details:
bwutil = 0.022334 
total_CMD = 93488 
util_bw = 2088 
Wasted_Col = 1559 
Wasted_Row = 925 
Idle = 88916 

BW Util Bottlenecks: 
RCDc_limit = 1130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91221 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 2088 
Row_Bus_Util =  0.002139 
CoL_Bus_Util = 0.022334 
Either_Row_CoL_Bus_Util = 0.024249 
Issued_on_Two_Bus_Simul_Util = 0.000225 
issued_two_Eff = 0.009263 
queue_avg = 0.136435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.136435
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91198 n_act=118 n_pre=102 n_ref_event=0 n_req=2093 n_rd=2093 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02239
n_activity=7932 dram_eff=0.2639
bk0: 134a 93277i bk1: 142a 93042i bk2: 143a 93210i bk3: 138a 93160i bk4: 135a 93222i bk5: 133a 93222i bk6: 95a 93262i bk7: 94a 93292i bk8: 130a 93189i bk9: 127a 93264i bk10: 136a 93258i bk11: 134a 93338i bk12: 135a 93306i bk13: 139a 93234i bk14: 141a 93078i bk15: 137a 93128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943622
Row_Buffer_Locality_read = 0.943622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.349664
Bank_Level_Parallism_Col = 1.384552
Bank_Level_Parallism_Ready = 1.120879
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381517 

BW Util details:
bwutil = 0.022388 
total_CMD = 93488 
util_bw = 2093 
Wasted_Col = 1619 
Wasted_Row = 1044 
Idle = 88732 

BW Util Bottlenecks: 
RCDc_limit = 1214 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 535 
rwq = 0 
CCDLc_limit_alone = 535 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91198 
Read = 2093 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 118 
n_pre = 102 
n_ref = 0 
n_req = 2093 
total_req = 2093 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 2093 
Row_Bus_Util =  0.002353 
CoL_Bus_Util = 0.022388 
Either_Row_CoL_Bus_Util = 0.024495 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.010044 
queue_avg = 0.163283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.163283
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91143 n_act=124 n_pre=108 n_ref_event=0 n_req=2136 n_rd=2136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02285
n_activity=8721 dram_eff=0.2449
bk0: 135a 93241i bk1: 138a 93197i bk2: 143a 93106i bk3: 138a 93167i bk4: 136a 93295i bk5: 142a 93076i bk6: 95a 93331i bk7: 96a 93280i bk8: 129a 93233i bk9: 137a 93186i bk10: 145a 93207i bk11: 139a 93252i bk12: 137a 93336i bk13: 142a 93202i bk14: 145a 93122i bk15: 139a 93220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941948
Row_Buffer_Locality_read = 0.941948
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312778
Bank_Level_Parallism_Col = 1.339068
Bank_Level_Parallism_Ready = 1.106742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.337215 

BW Util details:
bwutil = 0.022848 
total_CMD = 93488 
util_bw = 2136 
Wasted_Col = 1742 
Wasted_Row = 1068 
Idle = 88542 

BW Util Bottlenecks: 
RCDc_limit = 1322 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 519 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91143 
Read = 2136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 108 
n_ref = 0 
n_req = 2136 
total_req = 2136 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 2136 
Row_Bus_Util =  0.002482 
CoL_Bus_Util = 0.022848 
Either_Row_CoL_Bus_Util = 0.025083 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.009808 
queue_avg = 0.153849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.153849
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91119 n_act=143 n_pre=127 n_ref_event=0 n_req=2122 n_rd=2122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0227
n_activity=9380 dram_eff=0.2262
bk0: 137a 93211i bk1: 135a 93203i bk2: 146a 93064i bk3: 137a 93247i bk4: 137a 93212i bk5: 130a 93291i bk6: 100a 93116i bk7: 95a 93253i bk8: 130a 93136i bk9: 138a 93065i bk10: 143a 93187i bk11: 139a 93180i bk12: 138a 93229i bk13: 138a 93206i bk14: 140a 93131i bk15: 139a 93247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932611
Row_Buffer_Locality_read = 0.932611
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.281238
Bank_Level_Parallism_Col = 1.324829
Bank_Level_Parallism_Ready = 1.121583
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.324577 

BW Util details:
bwutil = 0.022698 
total_CMD = 93488 
util_bw = 2122 
Wasted_Col = 1956 
Wasted_Row = 1348 
Idle = 88062 

BW Util Bottlenecks: 
RCDc_limit = 1553 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91119 
Read = 2122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 143 
n_pre = 127 
n_ref = 0 
n_req = 2122 
total_req = 2122 

Dual Bus Interface Util: 
issued_total_row = 270 
issued_total_col = 2122 
Row_Bus_Util =  0.002888 
CoL_Bus_Util = 0.022698 
Either_Row_CoL_Bus_Util = 0.025340 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.009709 
queue_avg = 0.129386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.129386
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91173 n_act=126 n_pre=110 n_ref_event=0 n_req=2104 n_rd=2104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02251
n_activity=8432 dram_eff=0.2495
bk0: 134a 93287i bk1: 133a 93265i bk2: 133a 93320i bk3: 139a 93214i bk4: 142a 92985i bk5: 134a 93198i bk6: 95a 93232i bk7: 96a 93281i bk8: 132a 93175i bk9: 133a 93051i bk10: 136a 93255i bk11: 144a 93186i bk12: 141a 93142i bk13: 133a 93341i bk14: 136a 93252i bk15: 143a 93111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940114
Row_Buffer_Locality_read = 0.940114
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.325786
Bank_Level_Parallism_Col = 1.361833
Bank_Level_Parallism_Ready = 1.145437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359957 

BW Util details:
bwutil = 0.022506 
total_CMD = 93488 
util_bw = 2104 
Wasted_Col = 1727 
Wasted_Row = 1160 
Idle = 88497 

BW Util Bottlenecks: 
RCDc_limit = 1329 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91173 
Read = 2104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 126 
n_pre = 110 
n_ref = 0 
n_req = 2104 
total_req = 2104 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 2104 
Row_Bus_Util =  0.002524 
CoL_Bus_Util = 0.022506 
Either_Row_CoL_Bus_Util = 0.024763 
Issued_on_Two_Bus_Simul_Util = 0.000267 
issued_two_Eff = 0.010799 
queue_avg = 0.144660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.14466
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91107 n_act=144 n_pre=128 n_ref_event=0 n_req=2131 n_rd=2131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02279
n_activity=8927 dram_eff=0.2387
bk0: 142a 93155i bk1: 137a 93190i bk2: 137a 93302i bk3: 146a 93111i bk4: 131a 93336i bk5: 138a 93230i bk6: 100a 93197i bk7: 97a 93257i bk8: 128a 93207i bk9: 129a 93196i bk10: 143a 93161i bk11: 144a 93024i bk12: 135a 93267i bk13: 141a 93155i bk14: 144a 93000i bk15: 139a 93167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932426
Row_Buffer_Locality_read = 0.932426
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316990
Bank_Level_Parallism_Col = 1.337810
Bank_Level_Parallism_Ready = 1.105115
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.337304 

BW Util details:
bwutil = 0.022794 
total_CMD = 93488 
util_bw = 2131 
Wasted_Col = 1929 
Wasted_Row = 1243 
Idle = 88185 

BW Util Bottlenecks: 
RCDc_limit = 1548 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91107 
Read = 2131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 2131 
total_req = 2131 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 2131 
Row_Bus_Util =  0.002909 
CoL_Bus_Util = 0.022794 
Either_Row_CoL_Bus_Util = 0.025469 
Issued_on_Two_Bus_Simul_Util = 0.000235 
issued_two_Eff = 0.009240 
queue_avg = 0.163240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.16324
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91094 n_act=146 n_pre=130 n_ref_event=0 n_req=2142 n_rd=2142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02291
n_activity=8956 dram_eff=0.2392
bk0: 138a 93228i bk1: 135a 93216i bk2: 140a 93140i bk3: 143a 93097i bk4: 134a 93236i bk5: 135a 93203i bk6: 97a 93261i bk7: 95a 93333i bk8: 132a 93106i bk9: 129a 93233i bk10: 146a 93150i bk11: 150a 92910i bk12: 145a 93217i bk13: 138a 93300i bk14: 142a 93080i bk15: 143a 93081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931839
Row_Buffer_Locality_read = 0.931839
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.359734
Bank_Level_Parallism_Col = 1.377175
Bank_Level_Parallism_Ready = 1.105509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369498 

BW Util details:
bwutil = 0.022912 
total_CMD = 93488 
util_bw = 2142 
Wasted_Col = 1880 
Wasted_Row = 1243 
Idle = 88223 

BW Util Bottlenecks: 
RCDc_limit = 1578 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 473 
rwq = 0 
CCDLc_limit_alone = 473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91094 
Read = 2142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 146 
n_pre = 130 
n_ref = 0 
n_req = 2142 
total_req = 2142 

Dual Bus Interface Util: 
issued_total_row = 276 
issued_total_col = 2142 
Row_Bus_Util =  0.002952 
CoL_Bus_Util = 0.022912 
Either_Row_CoL_Bus_Util = 0.025608 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.010025 
queue_avg = 0.139964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.139964
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91145 n_act=130 n_pre=114 n_ref_event=0 n_req=2118 n_rd=2118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02266
n_activity=8618 dram_eff=0.2458
bk0: 139a 93175i bk1: 139a 93219i bk2: 141a 93192i bk3: 138a 93243i bk4: 133a 93272i bk5: 133a 93229i bk6: 95a 93301i bk7: 94a 93298i bk8: 134a 93070i bk9: 138a 93118i bk10: 138a 93191i bk11: 141a 93149i bk12: 139a 93238i bk13: 143a 93085i bk14: 140a 93227i bk15: 133a 93278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938621
Row_Buffer_Locality_read = 0.938621
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.334874
Bank_Level_Parallism_Col = 1.369136
Bank_Level_Parallism_Ready = 1.127007
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367271 

BW Util details:
bwutil = 0.022655 
total_CMD = 93488 
util_bw = 2118 
Wasted_Col = 1740 
Wasted_Row = 1117 
Idle = 88513 

BW Util Bottlenecks: 
RCDc_limit = 1382 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 461 
rwq = 0 
CCDLc_limit_alone = 461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91145 
Read = 2118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 2118 
total_req = 2118 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 2118 
Row_Bus_Util =  0.002610 
CoL_Bus_Util = 0.022655 
Either_Row_CoL_Bus_Util = 0.025062 
Issued_on_Two_Bus_Simul_Util = 0.000203 
issued_two_Eff = 0.008109 
queue_avg = 0.151100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.1511
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91209 n_act=115 n_pre=99 n_ref_event=0 n_req=2088 n_rd=2088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02233
n_activity=7782 dram_eff=0.2683
bk0: 139a 93181i bk1: 132a 93268i bk2: 141a 93173i bk3: 133a 93302i bk4: 131a 93312i bk5: 130a 93313i bk6: 99a 93259i bk7: 91a 93327i bk8: 130a 93168i bk9: 129a 93136i bk10: 140a 93231i bk11: 137a 93161i bk12: 140a 93153i bk13: 140a 93171i bk14: 141a 93134i bk15: 135a 93295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944923
Row_Buffer_Locality_read = 0.944923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.382089
Bank_Level_Parallism_Col = 1.394311
Bank_Level_Parallism_Ready = 1.147989
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389571 

BW Util details:
bwutil = 0.022334 
total_CMD = 93488 
util_bw = 2088 
Wasted_Col = 1583 
Wasted_Row = 896 
Idle = 88921 

BW Util Bottlenecks: 
RCDc_limit = 1203 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 518 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91209 
Read = 2088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 115 
n_pre = 99 
n_ref = 0 
n_req = 2088 
total_req = 2088 

Dual Bus Interface Util: 
issued_total_row = 214 
issued_total_col = 2088 
Row_Bus_Util =  0.002289 
CoL_Bus_Util = 0.022334 
Either_Row_CoL_Bus_Util = 0.024377 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.010092 
queue_avg = 0.150554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.150554
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91195 n_act=118 n_pre=102 n_ref_event=0 n_req=2098 n_rd=2098 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02244
n_activity=8073 dram_eff=0.2599
bk0: 133a 93252i bk1: 137a 93218i bk2: 133a 93329i bk3: 142a 93064i bk4: 134a 93264i bk5: 132a 93246i bk6: 96a 93264i bk7: 97a 93228i bk8: 134a 93070i bk9: 136a 93049i bk10: 136a 93330i bk11: 135a 93294i bk12: 137a 93291i bk13: 139a 93346i bk14: 141a 93031i bk15: 136a 93280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943756
Row_Buffer_Locality_read = 0.943756
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.344200
Bank_Level_Parallism_Col = 1.387312
Bank_Level_Parallism_Ready = 1.122498
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385086 

BW Util details:
bwutil = 0.022441 
total_CMD = 93488 
util_bw = 2098 
Wasted_Col = 1588 
Wasted_Row = 1038 
Idle = 88764 

BW Util Bottlenecks: 
RCDc_limit = 1210 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91195 
Read = 2098 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 118 
n_pre = 102 
n_ref = 0 
n_req = 2098 
total_req = 2098 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 2098 
Row_Bus_Util =  0.002353 
CoL_Bus_Util = 0.022441 
Either_Row_CoL_Bus_Util = 0.024527 
Issued_on_Two_Bus_Simul_Util = 0.000267 
issued_two_Eff = 0.010903 
queue_avg = 0.157582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.157582
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93488 n_nop=91153 n_act=127 n_pre=111 n_ref_event=0 n_req=2121 n_rd=2121 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02269
n_activity=8611 dram_eff=0.2463
bk0: 135a 93292i bk1: 136a 93176i bk2: 135a 93272i bk3: 141a 93161i bk4: 134a 93260i bk5: 132a 93306i bk6: 100a 93203i bk7: 92a 93356i bk8: 129a 93215i bk9: 136a 93160i bk10: 138a 93162i bk11: 146a 93113i bk12: 138a 93266i bk13: 138a 93148i bk14: 149a 93137i bk15: 142a 93157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940123
Row_Buffer_Locality_read = 0.940123
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321421
Bank_Level_Parallism_Col = 1.341341
Bank_Level_Parallism_Ready = 1.113626
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.337117 

BW Util details:
bwutil = 0.022687 
total_CMD = 93488 
util_bw = 2121 
Wasted_Col = 1767 
Wasted_Row = 1065 
Idle = 88535 

BW Util Bottlenecks: 
RCDc_limit = 1315 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 564 
rwq = 0 
CCDLc_limit_alone = 564 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 93488 
n_nop = 91153 
Read = 2121 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 111 
n_ref = 0 
n_req = 2121 
total_req = 2121 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 2121 
Row_Bus_Util =  0.002546 
CoL_Bus_Util = 0.022687 
Either_Row_CoL_Bus_Util = 0.024976 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.010278 
queue_avg = 0.137215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.137215

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5439, Miss = 1058, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5470, Miss = 1075, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5442, Miss = 1046, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 5466, Miss = 1068, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5403, Miss = 1080, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 5511, Miss = 1059, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5478, Miss = 1080, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5529, Miss = 1082, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5482, Miss = 1076, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5473, Miss = 1062, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5410, Miss = 1060, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10023, Miss = 1076, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5394, Miss = 1060, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5413, Miss = 1078, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5501, Miss = 1070, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5502, Miss = 1069, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5379, Miss = 1041, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5439, Miss = 1079, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5536, Miss = 1067, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5429, Miss = 1075, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5429, Miss = 1048, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5431, Miss = 1053, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5411, Miss = 1068, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5456, Miss = 1090, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5452, Miss = 1060, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5505, Miss = 1082, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5455, Miss = 1054, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5438, Miss = 1070, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5421, Miss = 1061, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5433, Miss = 1047, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 5478, Miss = 1054, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5496, Miss = 1062, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5425, Miss = 1064, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 5446, Miss = 1038, Miss_rate = 0.191, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5412, Miss = 1066, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 5434, Miss = 1081, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5453, Miss = 1063, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[37]: Access = 5373, Miss = 1048, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5447, Miss = 1070, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 5416, Miss = 1055, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[40]: Access = 5429, Miss = 1038, Miss_rate = 0.191, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 5421, Miss = 1069, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5386, Miss = 1041, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 5446, Miss = 1052, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5427, Miss = 1052, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5426, Miss = 1046, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5481, Miss = 1100, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[47]: Access = 5406, Miss = 1042, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 5406, Miss = 1064, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 5372, Miss = 1066, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 5370, Miss = 1060, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 5473, Miss = 1049, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[52]: Access = 5522, Miss = 1061, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 5482, Miss = 1073, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 5460, Miss = 1065, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 5505, Miss = 1088, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 5422, Miss = 1061, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 5432, Miss = 1065, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 5392, Miss = 1048, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 5391, Miss = 1046, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 5463, Miss = 1056, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 5340, Miss = 1046, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 5462, Miss = 1077, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 5412, Miss = 1047, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 352856
L2_total_cache_misses = 68007
L2_total_cache_miss_rate = 0.1927
L2_total_cache_pending_hits = 6
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 254957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29886
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 322769
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30093
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=352856
icnt_total_pkts_simt_to_mem=352856
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 352856
Req_Network_cycles = 124508
Req_Network_injected_packets_per_cycle =       2.8340 
Req_Network_conflicts_per_cycle =       1.0757
Req_Network_conflicts_per_cycle_util =       3.1781
Req_Bank_Level_Parallism =       8.3728
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1269
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0443

Reply_Network_injected_packets_num = 352856
Reply_Network_cycles = 124508
Reply_Network_injected_packets_per_cycle =        2.8340
Reply_Network_conflicts_per_cycle =        0.1918
Reply_Network_conflicts_per_cycle_util =       0.5709
Reply_Bank_Level_Parallism =       8.4361
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0063
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0354
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 54 sec (714 sec)
gpgpu_simulation_rate = 252451 (inst/sec)
gpgpu_simulation_rate = 174 (cycle/sec)
gpgpu_silicon_slowdown = 6505747x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 77 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 78 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 36966
gpu_sim_insn = 19645908
gpu_ipc =     531.4589
gpu_tot_sim_cycle = 161474
gpu_tot_sim_insn = 199896176
gpu_tot_ipc =    1237.9465
gpu_tot_issued_cta = 21494
gpu_occupancy = 20.0919% 
gpu_tot_occupancy = 52.5874% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.6187
partiton_level_parallism_total  =       3.0136
partiton_level_parallism_util =       4.7696
partiton_level_parallism_util_total  =       6.9331
L2_BW  =     131.0829 GB/Sec
L2_BW_total  =     109.1660 GB/Sec
gpu_total_sim_rate=234619

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7718, Miss = 5886, Miss_rate = 0.763, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 7331, Miss = 5725, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 7699, Miss = 5985, Miss_rate = 0.777, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 7621, Miss = 5959, Miss_rate = 0.782, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 7659, Miss = 5940, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 7306, Miss = 5807, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 7476, Miss = 5815, Miss_rate = 0.778, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[7]: Access = 7581, Miss = 5962, Miss_rate = 0.786, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 7928, Miss = 6104, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7518, Miss = 5969, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 7074, Miss = 5633, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 7449, Miss = 5847, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 7600, Miss = 5826, Miss_rate = 0.767, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7389, Miss = 5773, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 7966, Miss = 5973, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 7452, Miss = 5789, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 7551, Miss = 5921, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 8070, Miss = 6064, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 7881, Miss = 6022, Miss_rate = 0.764, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[19]: Access = 7559, Miss = 5950, Miss_rate = 0.787, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[20]: Access = 7618, Miss = 6012, Miss_rate = 0.789, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[21]: Access = 7615, Miss = 5874, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 8167, Miss = 6203, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 7265, Miss = 5697, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 7175, Miss = 5680, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 7210, Miss = 5713, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 7644, Miss = 5912, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[27]: Access = 7513, Miss = 5871, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 7711, Miss = 6059, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 7581, Miss = 5951, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 7400, Miss = 5786, Miss_rate = 0.782, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[31]: Access = 8012, Miss = 5996, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 7411, Miss = 5838, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 7638, Miss = 5969, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 7167, Miss = 5713, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 8025, Miss = 6042, Miss_rate = 0.753, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 7374, Miss = 5693, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 7872, Miss = 5963, Miss_rate = 0.757, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 7867, Miss = 6019, Miss_rate = 0.765, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[39]: Access = 7363, Miss = 5875, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 7196, Miss = 5719, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 7544, Miss = 5960, Miss_rate = 0.790, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[42]: Access = 7694, Miss = 5979, Miss_rate = 0.777, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[43]: Access = 7529, Miss = 5850, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 7903, Miss = 6025, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 7553, Miss = 5882, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 7277, Miss = 5589, Miss_rate = 0.768, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[47]: Access = 7305, Miss = 5748, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 7376, Miss = 5866, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 6960, Miss = 5610, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 7416, Miss = 5909, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 7139, Miss = 5740, Miss_rate = 0.804, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[52]: Access = 7904, Miss = 6177, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 7643, Miss = 5987, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 6964, Miss = 5631, Miss_rate = 0.809, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[55]: Access = 8234, Miss = 6369, Miss_rate = 0.774, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[56]: Access = 7250, Miss = 5736, Miss_rate = 0.791, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[57]: Access = 7593, Miss = 5904, Miss_rate = 0.778, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[58]: Access = 7793, Miss = 5975, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 7095, Miss = 5818, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 7518, Miss = 5797, Miss_rate = 0.771, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[61]: Access = 7569, Miss = 5898, Miss_rate = 0.779, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[62]: Access = 7721, Miss = 5971, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 7245, Miss = 5755, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 7137, Miss = 5712, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 7384, Miss = 5767, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 7550, Miss = 5943, Miss_rate = 0.787, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[67]: Access = 7110, Miss = 5703, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 7413, Miss = 5727, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 7537, Miss = 5796, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 7671, Miss = 5838, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 7536, Miss = 5933, Miss_rate = 0.787, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[72]: Access = 7096, Miss = 5562, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 7516, Miss = 5863, Miss_rate = 0.780, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[74]: Access = 7239, Miss = 5692, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 7361, Miss = 5800, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 7571, Miss = 5976, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 7382, Miss = 5904, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 7532, Miss = 5800, Miss_rate = 0.770, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[79]: Access = 6984, Miss = 5647, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 600896
	L1D_total_cache_misses = 469374
	L1D_total_cache_miss_rate = 0.7811
	L1D_total_cache_pending_hits = 35
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 138161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 263586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 35
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84877

Total_core_cache_fail_stats:
ctas_completed 21494, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1924, 1475, 1236, 1466, 1236, 1247, 1434, 1236, 1247, 1371, 1258, 1506, 1340, 1424, 1767, 1393, 1588, 1546, 1400, 1588, 1577, 1680, 1400, 1599, 1567, 1691, 1400, 1400, 1400, 2037, 1411, 1649, 1300, 1320, 1122, 1330, 1508, 1155, 1133, 1331, 1485, 1236, 1268, 1258, 1664, 1270, 1247, 1362, 1379, 1586, 1503, 1224, 1379, 1295, 1327, 1504, 1202, 1388, 1202, 1472, 1224, 1295, 1461, 1369, 
gpgpu_n_tot_thrd_icount = 234693056
gpgpu_n_tot_w_icount = 7334158
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 401747
gpgpu_n_mem_write_global = 84877
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11178778
gpgpu_n_store_insn = 90212
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 67030016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3157
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5996254	W0_Idle:3023027	W0_Scoreboard:11183577	W1:660845	W2:102627	W3:5710	W4:460	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6564516
single_issue_nums: WS0:1833497	WS1:1833786	WS2:1831962	WS3:1834913	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3213976 {8:401747,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3395080 {40:84877,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16069880 {40:401747,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 679016 {8:84877,}
maxmflatency = 730 
max_icnt2mem_latency = 565 
maxmrqlatency = 108 
max_icnt2sh_latency = 18 
averagemflatency = 216 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:38368 	14678 	9019 	10224 	14161 	5406 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	391049 	94879 	696 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	471906 	8216 	3378 	1750 	1321 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	477114 	8414 	1089 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	184 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8155      8391      8546      8510      9364      9314     10224     10150      5783      9693      6054      7595      6750      6710      7550      7581 
dram[1]:      8110      8384      8569      8537      9376      9298     10215     10174      6324      5795      5908      7507      6706      6691      7525      7589 
dram[2]:      8182      8293      8534      8516      9391      9339     10183     10191      5783      5782      9510      5930      6746      6678      7573      7553 
dram[3]:      8308      8316      8568      8532      9361      9308     10159     10211      5782      5795      6311      5890      6710      6655      7585      9104 
dram[4]:      8100      8180      8473      8556      9364      9419     10182     10227      5783     14892      5928      5930      6770      6767      7586      7616 
dram[5]:      8292      8363      8490      8544      9344      9396     10178     10215      8450      5795      5908      5890      6765      6775      7545      7588 
dram[6]:      8272      8293      8471      8517      9348      9302     10143     10045      5942      5782      5928      5930     10565      6783      7581      7602 
dram[7]:      8297      8328      8483      8534      9376      9271     10151     10159      5782      5795      5908      5890      6737      6782      7565      7581 
dram[8]:      8064      8190      8488      8554      9360      9330     10118     10130      5784      5782      6258      5908      6770      6757      7565      7590 
dram[9]:      8100      8379      8514      8582      9376      9727     10114     10153      6821      5782      6201      5911      6775      6777      7569      7562 
dram[10]:      8139      8284      8509      8528      9334      9328     10095     10137      5784      6572      5907      5908      6783      6757      7588      7600 
dram[11]:      8107      8317      8489      8565      9312      9314     10069     10166      5783      6792      5910      5911      6774      6778      7562      7564 
dram[12]:      8268      8104      8504      8552      9303      9343     10207     10185      5784      5782      5907      5908      6759      6787      7578      9763 
dram[13]:      8147      8300      8513      8538      9267      9332     10182     10167      5784      7483      5910      5911      6705      6770      7545      7532 
dram[14]:      6153     10571      8502      8510      9355      9348     10211     10166      6288      5782      5907      5908      6766      7693      7593      7596 
dram[15]:      8296      8399      8502      8544      9376      9341     10192     10135      5783      6262      6677      5911      6702      6762      7592      7558 
dram[16]:      8070      8292      8493      8506      9311      9258     10118     10151      7224      5782      5928      6690      6761      6757      7560      7570 
dram[17]:      8104      8313      8501      8550      9274      9302     10099     10181      5782      7253      8015      5924      6733      6757      7537      7546 
dram[18]:      8261      8400      8497      8512      9279      9330     10114     10167      5783      7711      5928      8510      6746      6770      7572      7570 
dram[19]:      8284      8415      8521      8518      9259      9310     10090     10187      9293      5795      5911      5924      7976      6742      7537      7541 
dram[20]:      8260     12385      8529      8489      9345      9335     10214     10046      6613      5782      5928      9452      6763      6781      7596      7570 
dram[21]:      8280      8320      8532      8521      9364     11097     10181     10081      7161      5795      8482      5924      6727      6775      7580      7588 
dram[22]:      8138      8292      8483      8509      9376      9335     10198     10150      5783      5782      5928      6233      6755      6779      7570      7568 
dram[23]:      8168      8332      8528      8508      9326      9327     10218     10119      5782      5833      6900      5924      7102      6778      7549      7565 
dram[24]:      8257      8288      8494      8498      9250      9371     10141     10119      5783      5782      5928      5930      7683      6787      7557      7600 
dram[25]:      8280      8325      8516      8506      9266      9349     10150     10090      6440      5795      5911      5924      6751      6734      7664      7590 
dram[26]:      8044      8288      8542      8534      9399      9377     10151     10142      5783      5782      5928      5930      9476      6774      7561      7573 
dram[27]:      8092      8311      8533      8522      9372      9364     10185     10154      6408      5795      6476      5924      7117      6777      7538      7580 
dram[28]:      8123      8174      8485      8533      9371      9368     10054     10154      5783      6478      5928      5930      6733      6798      7642      7550 
dram[29]:      8092      8184      8532      8538      9341      9351     10066     10137      6048      5795      5911      5924      6757      6730      7537      7656 
dram[30]:      8146      8087      8526      8516      9299      9348     10103     10174      5783      6894      5928      5930      6725      6775      7568      7557 
dram[31]:      8186      8104      9770      8536      9271      9302     10095     10183      5782      5795      5911      5924      6751      6735      7540      7533 
average row accesses per activate:
dram[0]:  3.631579  5.054054  5.437500  6.961538  4.536585  6.259259  3.948718  4.322581  4.450000  3.596154  6.428571  6.133333  4.750000  8.136364  5.677419  5.727273 
dram[1]:  4.000000  6.107143  6.846154  4.897436  4.921052  4.045455  3.547619  3.631579  3.833333  4.204545  4.736842  8.000000  4.463415  4.842105  6.888889  5.352941 
dram[2]:  4.318182  6.640000  5.935484  4.707317  4.120000  5.896552  5.230769  5.680000  3.803921  4.386364  4.850000  5.903226  4.086957  6.032258  5.171429  3.206349 
dram[3]:  4.125000  5.176471  5.666667  4.348837  5.812500  4.041667  3.595238  4.600000  3.527273  4.063830  4.441861  4.897436  4.921052  7.269231  4.395349  7.200000 
dram[4]:  4.500000  4.317073  3.833333  4.511628  4.083333  6.000000  3.145833  4.620690  4.547619  7.208333  4.743590  5.636364  3.921569  4.477273  4.743590  9.210526 
dram[5]:  4.789474  5.314286  4.148936  4.815790  7.636364  4.127660  3.810811  3.418605  5.500000  4.045455  4.829268  6.096774  4.571429  3.698113  4.775000  6.285714 
dram[6]:  4.971428  5.312500  4.020408  5.870968  4.650000  4.222222  3.731707  3.140000  5.323529  4.729730  4.666667  4.061224  6.100000  4.272727  5.342857  4.222222 
dram[7]:  3.959184  4.780488  4.487805  5.500000  5.000000  6.379310  3.921053  3.355556  5.606061  5.866667  3.882353  4.083333  4.355556  4.743590  5.323529  4.363636 
dram[8]:  5.352941  4.595238  5.222222  5.687500  6.103448  6.178571  3.545455  3.428571  5.354839  4.487179  8.894737  4.707317  5.741935  8.238095  5.709677  3.673077 
dram[9]:  6.800000  5.441176  5.315790  5.666667  5.406250  5.078948  3.760870  4.724138  5.343750  3.360656  4.738095  6.310345  5.393939  5.222222  4.270833  5.000000 
dram[10]:  5.406250  6.464286  6.066667  5.625000  4.575000  5.257143  4.294117  4.709677  3.673469  5.965517  5.966667  3.328125  4.641026  5.257143  5.529412  6.920000 
dram[11]:  5.656250  4.625000  3.921569  5.055555  4.650000  6.172414  3.595238  3.234043  5.566667  4.113636  4.634146  5.081081  4.769231  4.534883  6.880000  4.875000 
dram[12]:  4.717949  5.645161  4.319149  4.441861  5.111111  6.307693  4.225000  3.972973  5.156250  4.650000  4.000000  3.843137  4.170213  6.960000  5.806452  5.781250 
dram[13]:  4.159091  5.700000  5.228571  5.371428  5.857143  4.585366  4.085714  3.348837  7.318182  5.387097  5.545455  5.025641  4.642857  7.200000  4.431818  6.148148 
dram[14]:  5.870968  5.454545  5.257143  6.103448  4.600000  5.312500  4.411765  3.868421  4.275000  4.589744  5.081081  4.815790  5.515152  5.588235  4.571429  6.814815 
dram[15]:  4.794872  5.264706  6.166667  5.666667  5.147059  4.595238  4.114286  4.250000  6.400000  3.634615  3.940000  5.515152  5.055555  4.634146  5.562500  4.585366 
dram[16]:  5.545455  4.428571  5.625000  6.333333  7.521739  5.222222  4.342857  3.096154  6.185185  5.029412  4.800000  4.846154  7.590909  4.641026  5.937500  4.240000 
dram[17]:  5.138889  5.485714  4.511111  4.725000  4.512821  4.897436  4.352941  4.187500  4.868421  4.536585  5.781250  4.377778  4.604651  5.903226  5.111111  4.431818 
dram[18]:  5.382353  4.666667  5.027778  5.264706  5.562500  4.897436  3.717949  3.783784  4.769231  4.159091  4.279070  4.522727  4.815790  4.020833  5.818182  6.100000 
dram[19]:  5.424242  5.382353  6.642857  3.979167  7.125000  7.800000  3.466667  3.657895  5.774194  4.244444  4.947369  4.340909  4.973684  5.088235  6.172414  5.931035 
dram[20]:  6.333333  6.692307  4.743590  4.465117  4.511628  6.800000  3.586957  5.000000  4.309524  4.209302  4.868421  5.774194  4.675000  5.171429  6.857143  7.192307 
dram[21]:  4.512195  6.068965  5.142857  6.888889  5.724138  6.833333  3.191489  5.541667  6.103448  6.103448  9.055555  5.400000  4.311111  8.700000  4.682927  5.766667 
dram[22]:  6.321429  4.227273  6.100000  4.086957  5.285714  5.636364  3.512195  4.142857  4.571429  4.942857  5.200000  5.323529  4.511628  5.166667  4.340909  4.658536 
dram[23]:  4.380952  5.468750  3.589286  6.250000  5.257143  4.589744  4.027778  4.411765  4.272727  5.294117  5.162162  4.595238  5.787879  5.441176  4.829268  4.130435 
dram[24]:  4.815790  5.142857  3.553571  4.454545  4.650000  5.312500  3.195652  4.793103  5.862069  3.877551  3.960784  4.441861  5.393939  5.727273  5.687500  5.687500 
dram[25]:  5.363636  6.000000  6.344828  5.382353  4.177778  3.938776  3.891892  4.533333  4.729730  4.756757  4.650000  5.243243  4.547619  6.233333  7.333333  4.452381 
dram[26]:  4.725000  4.200000  6.333333  5.153846  8.400000  6.923077  3.810811  4.666667  4.589744  3.764706  4.951220  3.500000  6.500000  4.152174  4.040816  5.111111 
dram[27]:  5.700000  5.800000  6.500000  4.130435  4.447369  4.176471  3.842105  4.257143  4.380952  6.461538  3.886792  4.297873  5.843750  5.000000  4.125000  4.973684 
dram[28]:  4.021739  5.171429  4.627907  4.897436  4.825000  4.970588  4.310345  4.827586  3.686275  4.729730  5.235294  4.391304  4.288889  3.655172  8.900000  4.547619 
dram[29]:  4.452381  7.636364  5.625000  8.428572  7.904762  5.171429  3.888889  4.562500  5.085714  4.243902  6.137931  4.619048  4.918919  4.585366  5.054054  6.840000 
dram[30]:  5.303030  5.081081  5.228571  4.547619  5.428571  5.000000  3.743590  3.810811  5.218750  4.972222  5.083333  5.000000  4.820513  7.080000  4.525000  5.000000 
dram[31]:  5.937500  4.500000  6.629630  5.189189  6.000000  4.891892  3.536585  7.235294  5.562500  5.114286  5.194445  4.340425  4.675000  4.136364  5.000000  4.431818 
average row locality = 91996/18917 = 4.863139
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       206       187       173       180       185       168       152       132       175       182       177       182       187       177       176       187 
dram[1]:       188       171       177       191       187       176       148       138       178       180       177       166       181       183       185       181 
dram[2]:       189       166       184       191       204       171       136       137       190       188       193       175       185       183       181       200 
dram[3]:       195       172       185       187       185       190       149       136       189       189       185       189       183       186       188       180 
dram[4]:       187       174       205       193       194       174       148       133       186       169       184       183       198       196       182       174 
dram[5]:       180       186       193       181       166       191       140       147       173       172       195       189       190       195       190       175 
dram[6]:       173       168       195       181       186       189       152       156       179       172       190       193       182       186       184       188 
dram[7]:       191       196       182       186       188       185       148       149       177       171       194       194       194       182       181       191 
dram[8]:       182       191       187       181       176       171       155       143       164       173       168       193       177       171       176       191 
dram[9]:       169       181       201       187       171       189       171       136       167       196       192       180       177       187       201       183 
dram[10]:       171       180       181       178       182       182       146       144       176       170       175       207       177       183       188       173 
dram[11]:       181       184       199       182       184       177       149       151       164       180       188       186       181       192       169       194 
dram[12]:       183       175       202       189       182       163       167       145       161       183       194       193       196       173       180       185 
dram[13]:       181       171       183       187       163       187       142       142       158       165       181       195       192       180       194       165 
dram[14]:       180       179       183       177       182       170       150       146       169       178       185       179       179       190       192       183 
dram[15]:       187       176       181       186       174       192       142       136       157       185       193       179       180       190       178       187 
dram[16]:       182       184       180       189       171       182       148       155       162       167       189       188       167       178       188       210 
dram[17]:       185       189       202       189       174       187       147       134       184       183       183       194       195       181       184       194 
dram[18]:       183       178       180       177       178       188       142       139       185       176       181       197       183       190       187       179 
dram[19]:       176       182       184       191       167       156       155       136       177       186       184       189       187       172       177       171 
dram[20]:       170       172       184       191       193       168       163       135       179       178       185       179       186       180       192       187 
dram[21]:       184       176       179       185       165       164       148       133       175       177       162       187       193       173       191       172 
dram[22]:       177       183       181       187       183       185       139       143       189       171       182       177       190       182       190       189 
dram[23]:       180       173       200       175       182       178       143       144       183       178       188       190       191       185       198       187 
dram[24]:       182       179       198       192       184       170       145       136       168       183       199       189       177       189       182       181 
dram[25]:       176       174       183       181       187       193       143       135       173       175       185       189       191       185       176       186 
dram[26]:       184       186       171       201       167       177       138       151       173       189       201       200       167       190       195       182 
dram[27]:       170       173       181       187       169       208       144       145       180       166       202       201       185       183       197       185 
dram[28]:       183       179       197       188       190       168       123       137       184       175       178       200       189       208       178       189 
dram[29]:       187       168       179       175       165       177       138       145       172       172       178       190       181       187       186       169 
dram[30]:       172       188       181       190       188       163       144       135       164       177       181       197       187       177       179       179 
dram[31]:       189       176       177       191       185       180       144       120       176       175       185       201       184       181       191       191 
total dram reads = 91007
bank skew: 210/120 = 1.75
chip skew: 2909/2764 = 1.05
number of total write accesses:
dram[0]:         1         0         1         1         1         1         2         2         4         5         3         2         4         2         0         2 
dram[1]:         5         0         1         0         0         2         1         0         6         7         5         2         2         1         1         2 
dram[2]:         1         0         0         2         3         0         0         6         6         6         1         8         3         5         0         2 
dram[3]:         3         5         2         0         1         5         2         2         5         2         9         2         4         4         1         0 
dram[4]:         2         3         4         1         2         0         4         2         5         5         1         3         2         1         3         1 
dram[5]:         2         0         2         2         3         5         2         0         3         6         3         0         2         1         1         1 
dram[6]:         1         2         2         1         0         1         1         1         4         4         7         7         1         2         3         2 
dram[7]:         4         0         2         1         3         0         1         2        10         6         4         4         2         3         0         1 
dram[8]:         0         2         2         1         1         2         1         1         4         3         1         0         1         2         1         0 
dram[9]:         1         5         3         0         2         5         3         1         4        10         8         3         1         1         5         2 
dram[10]:         2         1         1         3         1         2         0         4         4         5         6        10         4         1         0         0 
dram[11]:         0         1         1         0         2         2         2         1         3         1         4         3         7         3         3         1 
dram[12]:         1         0         1         2         4         2         2         3         5         3         2         4         0         1         0         0 
dram[13]:         2         0         0         1         1         1         1         2         3         2         2         2         3         0         1         1 
dram[14]:         2         1         1         0         4         0         0         1         3         1         3         4         3         0         0         1 
dram[15]:         0         3         4         1         1         1         4         0         3         4         6         4         3         0         0         1 
dram[16]:         1         2         0         1         2         6         5         7         5         4         3         1         0         4         2         2 
dram[17]:         0         3         1         0         2         6         3         0         1         3         2         4         4         2         0         1 
dram[18]:         0         4         1         2         0         4         3         1         1         8         3         2         0         4         5         5 
dram[19]:         4         1         3         0         5         0         2         3         2         6         5         2         3         1         4         1 
dram[20]:         2         2         2         1         1         2         2         0         2         3         0         0         1         1         0         0 
dram[21]:         1         0         1         1         1         0         2         0         5         0         2         2         1         1         1         1 
dram[22]:         0         3         3         1         2         1         6         2         4         2         0         4         6         5         2         3 
dram[23]:         5         2         1         0         2         2         3         7         5         2         3         4         0         0         0         4 
dram[24]:         1         2         1         5         3         0         2         3         2         8         3         2         1         0         0         1 
dram[25]:         1         0         1         2         1         0         1         1         2         1         1         7         0         2         0         1 
dram[26]:         6         3         0         0         2         4         3         5         6         3         3         3         3         1         3         2 
dram[27]:         2         1         1         3         0         6         3         4         4         2         5         1         2         3         1         4 
dram[28]:         3         2         2         3         3         1         2         5         4         0         0         2         4         4         0         2 
dram[29]:         0         0         1         3         1         4         4         1         7         2         0         5         1         1         1         2 
dram[30]:         4         0         2         1         2         2         2         6         3         2         2         3         1         0         2         1 
dram[31]:         2         4         2         1         1         1         1         4         3         4         3         5         3         1         4         5 
total dram writes = 1150
min_bank_accesses = 0!
chip skew: 54/19 = 2.84
average mf latency per bank:
dram[0]:       1010      1139      1216      1143      1130      1217      1090      1158      1201      1117      1145      1199      1150      1144      1136      1085
dram[1]:       1056      1175      1140      1102      1099      1207      1141      1082      1159      1189      1146      1210      1115      1169      1139      1158
dram[2]:       1085      1243      1094      1079      1012      1161      1123      1025      1053      1125      1207      1178      1107      1129      1182      1060
dram[3]:       1053      1205      1104      1131      1100      1076      1120      1104      1101      1116      1122      1150      1139      1137      1130      1184
dram[4]:       1113      1227      1064      1110      1083      1196      1043      1155      1152      1217      1164      1185      1106      1059      1129      1177
dram[5]:       1142      1151      6535      1159      1196      1028      1134      1082      1198      1131      1096      1145      1111      1121      1154      1150
dram[6]:       1208      1248      1130      1116      1127      1108       968      1006      1100      1151      1133      1058      1156      1123      1131      1115
dram[7]:       1098      1101      1104      1164      1115      1157      1109      1024      1100      1184      1117      1149      1063      1161      1127      1124
dram[8]:       1096      1089      1111      1106      1161      1160      1085      1038      1191      1174      1248      1126      1143      1175      1209      1105
dram[9]:       1162      1166      1070      1166      1194      1016       983      1111      1144      1032      1153      1255      1170      1175      1062      1162
dram[10]:       1172      1158      1130      1147      1129      1164      1101      1084      1038      1202      1139      1133      1144      1133      1140      1221
dram[11]:       1107      1140      1098      1165      1170      1116      1071      1044      1147      1164      1187      1141      1106      1081      1239      1068
dram[12]:       1155      1149      1037      1125      1164      1203       989      1060      1232      1136      1142      1167      1065      1166      1223      1150
dram[13]:       1167      1182      1109      1106      1270      1123      1090      1073      1217      1132      1181      1150      1125      1188      1114      1211
dram[14]:       1170      1129      1125      1122      1189      1225      1106      1071      1106      1070      1119      1180      1160      1146      1140      1155
dram[15]:       1228      1125      1122      1089      1218      1064      1149      1114      1215      1149      1145      1160      1185      1135      1167      1108
dram[16]:       1168      1075      1119      1089      1095      1122       990      1000      1220      1253      1208      1122      1254      1186      1119      1066
dram[17]:       1111      1117      1071      1110      1189      1056      1019      1117      1133      1164      1108      1106      1075      1126      1149      1122
dram[18]:       1158      1175      1138      1169      1135      1099      1073      1086      1149      1046      1118      1163      1126      1131      1076      1104
dram[19]:       1139      1150      1144      1076      1187      1249       967      1058      1171      1113      1161      1176      1144      1205      1135      1152
dram[20]:       1227      1143      1141      1126      1079      1194      1014      1073      1199      1133      1140      1134      1093      1200      1093      1129
dram[21]:       1187      1180      1142      1163      1243      1238       990      1087      1170      1128      1250      1192      1068      1191      1097      1200
dram[22]:       1167      1135      1159      1068      1132      1107      1088      1063      1102      1184      1163      1166      1078      1132      1114      1125
dram[23]:       1192      1136      1038      1137      1095      1141      1091      1054      1091      1146      1110      1101      1121      1140      1103      1100
dram[24]:       1123      1159      1073      1000      1092      1155      1111      1103      1150      1109      1118      1114      1204      1111      1140      1145
dram[25]:       1130      1217      1083      1151      1139      1044      1095      1121      1126      1178      1146      1133      1116      1112      1154      1172
dram[26]:       1187      1152      1189      1096      1213      1140      1162      1013      1104      1132      1126      1136      1167      1140      1075      1161
dram[27]:       1221      1235      1190      1162      1191      1019      1031      1080      1085      1206      1065      1123      1163      1137      1096      1119
dram[28]:       1115      1159      1086      1109      1023      1208      1230      1078      1126      1187      1166      1077      1139      1026      1213      1133
dram[29]:       1093      1204      1171      1173      1243      1071      1081      1010      1140      1219      1139      1117      1123      1132      1170      1203
dram[30]:       1194      1110      1114      1097      1055      1191      1080      1119      1254      1138      1195      1064      1107      1199      1160      1129
dram[31]:       1055      1131      1151      1098      1127      1152      1068      1164      1119      1159      1100      1121      1147      1129      1124      1090
maximum mf latency per bank:
dram[0]:        390       386       355       380       380       379       403       470       703       674       452       651       366       389       364       386
dram[1]:        359       364       377       365       362       394       390       527       673       655       688       412       389       384       361       380
dram[2]:        345       351       389       390       373       378       368       368       687       624       579       495       376       402       359       387
dram[3]:        377       362       400       357       382       385       586       379       682       676       584       558       396       402       379       380
dram[4]:        360       378       380       382       376       409       600       504       642       657       713       646       383       385       391       378
dram[5]:        451       363       722       347       347       393       551       598       730       649       666       661       388       386       382       374
dram[6]:        360       359       392       360       376       346       553       562       623       642       676       596       375       400       389       380
dram[7]:        387       390       354       393       378       369       377       367       627       653       676       648       385       381       357       377
dram[8]:        374       385       379       381       372       389       397       416       713       587       543       424       397       389       354       388
dram[9]:        374       381       365       385       393       394       359       513       607       650       644       548       388       393       378       377
dram[10]:        374       365       370       400       377       365       463       358       690       654       588       600       393       374       411       385
dram[11]:        382       391       383       369       368       404       351       366       711       670       722       632       413       397       378       388
dram[12]:        395       360       398       392       382       359       401       370       638       611       662       597       393       401       375       386
dram[13]:        392       358       391       350       376       396       379       368       696       479       450       624       397       387       383       386
dram[14]:        355       354       380       361       367       381       456       368       613       610       618       560       376       377       391       388
dram[15]:        379       368       364       369       381       415       430       360       664       690       616       454       385       387       408       382
dram[16]:        381       383       352       379       442       383       353       353       620       573       516       596       384       387       369       385
dram[17]:        351       366       354       393       363       430       369       375       596       600       541       507       406       413       358       383
dram[18]:        391       389       406       401       391       355       479       359       669       565       483       560       376       385       367       383
dram[19]:        396       422       377       407       363       385       416       389       528       616       495       594       379       403       377       392
dram[20]:        355       389       393       378       384       358       423       392       656       617       471       392       389       389       372       370
dram[21]:        392       356       368       393       391       360       369       381       632       594       555       393       397       397       378       364
dram[22]:        375       386       393       395       365       393       488       402       619       556       559       483       391       396       386       370
dram[23]:        380       375       390       359       347       379       365       457       591       651       396       393       409       392       388       380
dram[24]:        354       346       390       368       393       392       375       374       669       683       531       555       392       384       359       386
dram[25]:        389       400       391       368       402       413       380       378       632       524       593       552       407       399       361       394
dram[26]:        386       360       369       395       374       375       403       414       612       662       598       474       402       407       374       366
dram[27]:        380       359       393       374       388       388       408       453       662       601       565       393       375       387       395       412
dram[28]:        384       394       392       371       359       371       464       394       679       627       558       497       435       408       373       389
dram[29]:        392       394       392       381       354       372       377       372       571       680       448       645       392       421       378       366
dram[30]:        362       359       353       374       363       393       418       431       598       618       626       651       400       413       377       366
dram[31]:        368       379       373       375       393       366       448       432       568       683       525       651       427       394       393       369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117323 n_act=566 n_pre=550 n_ref_event=0 n_req=2855 n_rd=2826 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02356
n_activity=23127 dram_eff=0.1235
bk0: 206a 119653i bk1: 187a 120233i bk2: 173a 120389i bk3: 180a 120515i bk4: 185a 120150i bk5: 168a 120482i bk6: 152a 120190i bk7: 132a 120399i bk8: 175a 120182i bk9: 182a 119827i bk10: 177a 120448i bk11: 182a 120406i bk12: 187a 120207i bk13: 177a 120572i bk14: 176a 120396i bk15: 187a 120287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801751
Row_Buffer_Locality_read = 0.809979
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.347683
Bank_Level_Parallism_Col = 1.251823
Bank_Level_Parallism_Ready = 1.080504
write_to_read_ratio_blp_rw_average = 0.038209
GrpLevelPara = 1.218840 

BW Util details:
bwutil = 0.023564 
total_CMD = 121245 
util_bw = 2857 
Wasted_Col = 6200 
Wasted_Row = 4625 
Idle = 107563 

BW Util Bottlenecks: 
RCDc_limit = 6048 
RCDWRc_limit = 248 
WTRc_limit = 55 
RTWc_limit = 171 
CCDLc_limit = 635 
rwq = 0 
CCDLc_limit_alone = 622 
WTRc_limit_alone = 45 
RTWc_limit_alone = 168 

Commands details: 
total_CMD = 121245 
n_nop = 117323 
Read = 2826 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 566 
n_pre = 550 
n_ref = 0 
n_req = 2855 
total_req = 2857 

Dual Bus Interface Util: 
issued_total_row = 1116 
issued_total_col = 2857 
Row_Bus_Util =  0.009205 
CoL_Bus_Util = 0.023564 
Either_Row_CoL_Bus_Util = 0.032348 
Issued_on_Two_Bus_Simul_Util = 0.000421 
issued_two_Eff = 0.013004 
queue_avg = 0.125655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.125655
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117277 n_act=594 n_pre=578 n_ref_event=0 n_req=2836 n_rd=2807 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02344
n_activity=23478 dram_eff=0.121
bk0: 188a 120013i bk1: 171a 120456i bk2: 177a 120513i bk3: 191a 120211i bk4: 187a 120206i bk5: 176a 120029i bk6: 148a 120150i bk7: 138a 120267i bk8: 178a 119910i bk9: 180a 120007i bk10: 177a 120173i bk11: 166a 120588i bk12: 181a 120143i bk13: 183a 120251i bk14: 185a 120469i bk15: 181a 120288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790550
Row_Buffer_Locality_read = 0.798361
Row_Buffer_Locality_write = 0.034483
Bank_Level_Parallism = 1.343519
Bank_Level_Parallism_Col = 1.237481
Bank_Level_Parallism_Ready = 1.096411
write_to_read_ratio_blp_rw_average = 0.039710
GrpLevelPara = 1.221678 

BW Util details:
bwutil = 0.023440 
total_CMD = 121245 
util_bw = 2842 
Wasted_Col = 6580 
Wasted_Row = 4781 
Idle = 107042 

BW Util Bottlenecks: 
RCDc_limit = 6411 
RCDWRc_limit = 244 
WTRc_limit = 36 
RTWc_limit = 218 
CCDLc_limit = 631 
rwq = 0 
CCDLc_limit_alone = 626 
WTRc_limit_alone = 35 
RTWc_limit_alone = 214 

Commands details: 
total_CMD = 121245 
n_nop = 117277 
Read = 2807 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 594 
n_pre = 578 
n_ref = 0 
n_req = 2836 
total_req = 2842 

Dual Bus Interface Util: 
issued_total_row = 1172 
issued_total_col = 2842 
Row_Bus_Util =  0.009666 
CoL_Bus_Util = 0.023440 
Either_Row_CoL_Bus_Util = 0.032727 
Issued_on_Two_Bus_Simul_Util = 0.000379 
issued_two_Eff = 0.011593 
queue_avg = 0.130034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.130034
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117171 n_act=612 n_pre=596 n_ref_event=0 n_req=2910 n_rd=2873 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02405
n_activity=23320 dram_eff=0.125
bk0: 189a 120094i bk1: 166a 120542i bk2: 184a 120369i bk3: 191a 120123i bk4: 204a 119860i bk5: 171a 120442i bk6: 136a 120529i bk7: 137a 120521i bk8: 190a 119877i bk9: 188a 120025i bk10: 193a 120163i bk11: 175a 120351i bk12: 185a 120024i bk13: 183a 120381i bk14: 181a 120302i bk15: 200a 119566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789691
Row_Buffer_Locality_read = 0.799165
Row_Buffer_Locality_write = 0.054054
Bank_Level_Parallism = 1.391732
Bank_Level_Parallism_Col = 1.264778
Bank_Level_Parallism_Ready = 1.079561
write_to_read_ratio_blp_rw_average = 0.051620
GrpLevelPara = 1.232898 

BW Util details:
bwutil = 0.024050 
total_CMD = 121245 
util_bw = 2916 
Wasted_Col = 6545 
Wasted_Row = 4666 
Idle = 107118 

BW Util Bottlenecks: 
RCDc_limit = 6504 
RCDWRc_limit = 307 
WTRc_limit = 63 
RTWc_limit = 353 
CCDLc_limit = 680 
rwq = 0 
CCDLc_limit_alone = 666 
WTRc_limit_alone = 60 
RTWc_limit_alone = 342 

Commands details: 
total_CMD = 121245 
n_nop = 117171 
Read = 2873 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 2910 
total_req = 2916 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 2916 
Row_Bus_Util =  0.009963 
CoL_Bus_Util = 0.024050 
Either_Row_CoL_Bus_Util = 0.033601 
Issued_on_Two_Bus_Simul_Util = 0.000412 
issued_two_Eff = 0.012273 
queue_avg = 0.123527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.123527
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117129 n_act=626 n_pre=610 n_ref_event=0 n_req=2929 n_rd=2888 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02421
n_activity=23951 dram_eff=0.1225
bk0: 195a 119965i bk1: 172a 120276i bk2: 185a 120334i bk3: 187a 120129i bk4: 185a 120385i bk5: 190a 119906i bk6: 149a 120140i bk7: 136a 120427i bk8: 189a 119704i bk9: 189a 119946i bk10: 185a 119990i bk11: 189a 120163i bk12: 183a 120184i bk13: 186a 120476i bk14: 188a 120051i bk15: 180a 120537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786275
Row_Buffer_Locality_read = 0.796745
Row_Buffer_Locality_write = 0.048780
Bank_Level_Parallism = 1.386692
Bank_Level_Parallism_Col = 1.255699
Bank_Level_Parallism_Ready = 1.086542
write_to_read_ratio_blp_rw_average = 0.055299
GrpLevelPara = 1.227634 

BW Util details:
bwutil = 0.024207 
total_CMD = 121245 
util_bw = 2935 
Wasted_Col = 6807 
Wasted_Row = 4851 
Idle = 106652 

BW Util Bottlenecks: 
RCDc_limit = 6633 
RCDWRc_limit = 334 
WTRc_limit = 90 
RTWc_limit = 379 
CCDLc_limit = 613 
rwq = 0 
CCDLc_limit_alone = 596 
WTRc_limit_alone = 83 
RTWc_limit_alone = 369 

Commands details: 
total_CMD = 121245 
n_nop = 117129 
Read = 2888 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 626 
n_pre = 610 
n_ref = 0 
n_req = 2929 
total_req = 2935 

Dual Bus Interface Util: 
issued_total_row = 1236 
issued_total_col = 2935 
Row_Bus_Util =  0.010194 
CoL_Bus_Util = 0.024207 
Either_Row_CoL_Bus_Util = 0.033948 
Issued_on_Two_Bus_Simul_Util = 0.000454 
issued_two_Eff = 0.013362 
queue_avg = 0.112442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.112442
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117139 n_act=625 n_pre=609 n_ref_event=0 n_req=2914 n_rd=2880 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.02408
n_activity=24702 dram_eff=0.1182
bk0: 187a 120129i bk1: 174a 120121i bk2: 205a 119801i bk3: 193a 120033i bk4: 194a 119892i bk5: 174a 120430i bk6: 148a 119975i bk7: 133a 120450i bk8: 186a 120109i bk9: 169a 120556i bk10: 184a 120154i bk11: 183a 120316i bk12: 198a 119866i bk13: 196a 120074i bk14: 182a 120175i bk15: 174a 120689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785518
Row_Buffer_Locality_read = 0.793750
Row_Buffer_Locality_write = 0.088235
Bank_Level_Parallism = 1.353846
Bank_Level_Parallism_Col = 1.232802
Bank_Level_Parallism_Ready = 1.066461
write_to_read_ratio_blp_rw_average = 0.043169
GrpLevelPara = 1.208837 

BW Util details:
bwutil = 0.024075 
total_CMD = 121245 
util_bw = 2919 
Wasted_Col = 6877 
Wasted_Row = 5024 
Idle = 106425 

BW Util Bottlenecks: 
RCDc_limit = 6725 
RCDWRc_limit = 272 
WTRc_limit = 42 
RTWc_limit = 287 
CCDLc_limit = 661 
rwq = 0 
CCDLc_limit_alone = 651 
WTRc_limit_alone = 38 
RTWc_limit_alone = 281 

Commands details: 
total_CMD = 121245 
n_nop = 117139 
Read = 2880 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 625 
n_pre = 609 
n_ref = 0 
n_req = 2914 
total_req = 2919 

Dual Bus Interface Util: 
issued_total_row = 1234 
issued_total_col = 2919 
Row_Bus_Util =  0.010178 
CoL_Bus_Util = 0.024075 
Either_Row_CoL_Bus_Util = 0.033865 
Issued_on_Two_Bus_Simul_Util = 0.000388 
issued_two_Eff = 0.011447 
queue_avg = 0.133548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.133548
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117182 n_act=618 n_pre=602 n_ref_event=0 n_req=2892 n_rd=2863 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.02389
n_activity=23692 dram_eff=0.1222
bk0: 180a 120186i bk1: 186a 120287i bk2: 193a 119947i bk3: 181a 120235i bk4: 166a 120622i bk5: 191a 119963i bk6: 140a 120233i bk7: 147a 120105i bk8: 173a 120326i bk9: 172a 119966i bk10: 195a 120122i bk11: 189a 120353i bk12: 190a 120114i bk13: 195a 119803i bk14: 190a 120164i bk15: 175a 120452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786307
Row_Buffer_Locality_read = 0.793573
Row_Buffer_Locality_write = 0.068966
Bank_Level_Parallism = 1.376752
Bank_Level_Parallism_Col = 1.252681
Bank_Level_Parallism_Ready = 1.085981
write_to_read_ratio_blp_rw_average = 0.043729
GrpLevelPara = 1.225171 

BW Util details:
bwutil = 0.023886 
total_CMD = 121245 
util_bw = 2896 
Wasted_Col = 6775 
Wasted_Row = 4808 
Idle = 106766 

BW Util Bottlenecks: 
RCDc_limit = 6697 
RCDWRc_limit = 234 
WTRc_limit = 56 
RTWc_limit = 381 
CCDLc_limit = 619 
rwq = 0 
CCDLc_limit_alone = 609 
WTRc_limit_alone = 54 
RTWc_limit_alone = 373 

Commands details: 
total_CMD = 121245 
n_nop = 117182 
Read = 2863 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 618 
n_pre = 602 
n_ref = 0 
n_req = 2892 
total_req = 2896 

Dual Bus Interface Util: 
issued_total_row = 1220 
issued_total_col = 2896 
Row_Bus_Util =  0.010062 
CoL_Bus_Util = 0.023886 
Either_Row_CoL_Bus_Util = 0.033511 
Issued_on_Two_Bus_Simul_Util = 0.000437 
issued_two_Eff = 0.013045 
queue_avg = 0.134414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.134414
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117123 n_act=639 n_pre=623 n_ref_event=0 n_req=2908 n_rd=2874 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.02403
n_activity=23886 dram_eff=0.122
bk0: 173a 120293i bk1: 168a 120342i bk2: 195a 119918i bk3: 181a 120386i bk4: 186a 120156i bk5: 189a 120061i bk6: 152a 120163i bk7: 156a 119951i bk8: 179a 120255i bk9: 172a 120181i bk10: 190a 120036i bk11: 193a 119775i bk12: 182a 120376i bk13: 186a 120057i bk14: 184a 120259i bk15: 188a 119976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780261
Row_Buffer_Locality_read = 0.788100
Row_Buffer_Locality_write = 0.117647
Bank_Level_Parallism = 1.407253
Bank_Level_Parallism_Col = 1.262355
Bank_Level_Parallism_Ready = 1.093374
write_to_read_ratio_blp_rw_average = 0.044508
GrpLevelPara = 1.229800 

BW Util details:
bwutil = 0.024026 
total_CMD = 121245 
util_bw = 2913 
Wasted_Col = 6902 
Wasted_Row = 4854 
Idle = 106576 

BW Util Bottlenecks: 
RCDc_limit = 6890 
RCDWRc_limit = 258 
WTRc_limit = 41 
RTWc_limit = 319 
CCDLc_limit = 667 
rwq = 0 
CCDLc_limit_alone = 657 
WTRc_limit_alone = 40 
RTWc_limit_alone = 310 

Commands details: 
total_CMD = 121245 
n_nop = 117123 
Read = 2874 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 639 
n_pre = 623 
n_ref = 0 
n_req = 2908 
total_req = 2913 

Dual Bus Interface Util: 
issued_total_row = 1262 
issued_total_col = 2913 
Row_Bus_Util =  0.010409 
CoL_Bus_Util = 0.024026 
Either_Row_CoL_Bus_Util = 0.033997 
Issued_on_Two_Bus_Simul_Util = 0.000437 
issued_two_Eff = 0.012858 
queue_avg = 0.131659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.131659
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117081 n_act=639 n_pre=623 n_ref_event=0 n_req=2945 n_rd=2909 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02435
n_activity=24583 dram_eff=0.1201
bk0: 191a 119943i bk1: 196a 120105i bk2: 182a 120131i bk3: 186a 120343i bk4: 188a 120189i bk5: 185a 120449i bk6: 148a 120249i bk7: 149a 120033i bk8: 177a 120230i bk9: 171a 120332i bk10: 194a 119913i bk11: 194a 119893i bk12: 194a 120016i bk13: 182a 120191i bk14: 181a 120328i bk15: 191a 120078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783022
Row_Buffer_Locality_read = 0.791337
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 1.383460
Bank_Level_Parallism_Col = 1.255649
Bank_Level_Parallism_Ready = 1.096206
write_to_read_ratio_blp_rw_average = 0.048856
GrpLevelPara = 1.221436 

BW Util details:
bwutil = 0.024347 
total_CMD = 121245 
util_bw = 2952 
Wasted_Col = 6964 
Wasted_Row = 4860 
Idle = 106469 

BW Util Bottlenecks: 
RCDc_limit = 6837 
RCDWRc_limit = 276 
WTRc_limit = 64 
RTWc_limit = 407 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 708 
WTRc_limit_alone = 61 
RTWc_limit_alone = 391 

Commands details: 
total_CMD = 121245 
n_nop = 117081 
Read = 2909 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 639 
n_pre = 623 
n_ref = 0 
n_req = 2945 
total_req = 2952 

Dual Bus Interface Util: 
issued_total_row = 1262 
issued_total_col = 2952 
Row_Bus_Util =  0.010409 
CoL_Bus_Util = 0.024347 
Either_Row_CoL_Bus_Util = 0.034344 
Issued_on_Two_Bus_Simul_Util = 0.000412 
issued_two_Eff = 0.012008 
queue_avg = 0.148946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.148946
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117376 n_act=552 n_pre=536 n_ref_event=0 n_req=2817 n_rd=2799 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.02327
n_activity=22560 dram_eff=0.125
bk0: 182a 120328i bk1: 191a 120072i bk2: 187a 120265i bk3: 181a 120377i bk4: 176a 120406i bk5: 171a 120422i bk6: 155a 120057i bk7: 143a 120116i bk8: 164a 120338i bk9: 173a 120146i bk10: 168a 120699i bk11: 193a 120116i bk12: 177a 120415i bk13: 171a 120614i bk14: 176a 120384i bk15: 191a 119827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804047
Row_Buffer_Locality_read = 0.808503
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 1.348511
Bank_Level_Parallism_Col = 1.247917
Bank_Level_Parallism_Ready = 1.099964
write_to_read_ratio_blp_rw_average = 0.026790
GrpLevelPara = 1.229966 

BW Util details:
bwutil = 0.023267 
total_CMD = 121245 
util_bw = 2821 
Wasted_Col = 6113 
Wasted_Row = 4529 
Idle = 107782 

BW Util Bottlenecks: 
RCDc_limit = 6044 
RCDWRc_limit = 143 
WTRc_limit = 16 
RTWc_limit = 132 
CCDLc_limit = 620 
rwq = 0 
CCDLc_limit_alone = 616 
WTRc_limit_alone = 14 
RTWc_limit_alone = 130 

Commands details: 
total_CMD = 121245 
n_nop = 117376 
Read = 2799 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 552 
n_pre = 536 
n_ref = 0 
n_req = 2817 
total_req = 2821 

Dual Bus Interface Util: 
issued_total_row = 1088 
issued_total_col = 2821 
Row_Bus_Util =  0.008974 
CoL_Bus_Util = 0.023267 
Either_Row_CoL_Bus_Util = 0.031911 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.010339 
queue_avg = 0.113448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.113448
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117183 n_act=593 n_pre=577 n_ref_event=0 n_req=2934 n_rd=2888 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.02426
n_activity=24070 dram_eff=0.1222
bk0: 169a 120545i bk1: 181a 120298i bk2: 201a 120212i bk3: 187a 120310i bk4: 171a 120349i bk5: 189a 120174i bk6: 171a 120060i bk7: 136a 120460i bk8: 167a 120341i bk9: 196a 119513i bk10: 192a 120005i bk11: 180a 120404i bk12: 177a 120342i bk13: 187a 120296i bk14: 201a 119921i bk15: 183a 120211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797887
Row_Buffer_Locality_read = 0.809903
Row_Buffer_Locality_write = 0.043478
Bank_Level_Parallism = 1.336523
Bank_Level_Parallism_Col = 1.235211
Bank_Level_Parallism_Ready = 1.078518
write_to_read_ratio_blp_rw_average = 0.064738
GrpLevelPara = 1.211070 

BW Util details:
bwutil = 0.024265 
total_CMD = 121245 
util_bw = 2942 
Wasted_Col = 6703 
Wasted_Row = 4880 
Idle = 106720 

BW Util Bottlenecks: 
RCDc_limit = 6221 
RCDWRc_limit = 378 
WTRc_limit = 88 
RTWc_limit = 481 
CCDLc_limit = 697 
rwq = 0 
CCDLc_limit_alone = 670 
WTRc_limit_alone = 83 
RTWc_limit_alone = 459 

Commands details: 
total_CMD = 121245 
n_nop = 117183 
Read = 2888 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 2934 
total_req = 2942 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 2942 
Row_Bus_Util =  0.009650 
CoL_Bus_Util = 0.024265 
Either_Row_CoL_Bus_Util = 0.033502 
Issued_on_Two_Bus_Simul_Util = 0.000412 
issued_two_Eff = 0.012309 
queue_avg = 0.132121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.132121
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117310 n_act=567 n_pre=551 n_ref_event=0 n_req=2846 n_rd=2813 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02356
n_activity=22488 dram_eff=0.127
bk0: 171a 120388i bk1: 180a 120466i bk2: 181a 120449i bk3: 178a 120327i bk4: 182a 120155i bk5: 182a 120258i bk6: 146a 120338i bk7: 144a 120395i bk8: 176a 119926i bk9: 170a 120410i bk10: 175a 120430i bk11: 207a 119437i bk12: 177a 120157i bk13: 183a 120292i bk14: 188a 120288i bk15: 173a 120525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800773
Row_Buffer_Locality_read = 0.809101
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 1.373952
Bank_Level_Parallism_Col = 1.266961
Bank_Level_Parallism_Ready = 1.094155
write_to_read_ratio_blp_rw_average = 0.048688
GrpLevelPara = 1.245622 

BW Util details:
bwutil = 0.023564 
total_CMD = 121245 
util_bw = 2857 
Wasted_Col = 6174 
Wasted_Row = 4452 
Idle = 107762 

BW Util Bottlenecks: 
RCDc_limit = 6051 
RCDWRc_limit = 264 
WTRc_limit = 60 
RTWc_limit = 259 
CCDLc_limit = 604 
rwq = 0 
CCDLc_limit_alone = 593 
WTRc_limit_alone = 54 
RTWc_limit_alone = 254 

Commands details: 
total_CMD = 121245 
n_nop = 117310 
Read = 2813 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 567 
n_pre = 551 
n_ref = 0 
n_req = 2846 
total_req = 2857 

Dual Bus Interface Util: 
issued_total_row = 1118 
issued_total_col = 2857 
Row_Bus_Util =  0.009221 
CoL_Bus_Util = 0.023564 
Either_Row_CoL_Bus_Util = 0.032455 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.010165 
queue_avg = 0.117828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.117828
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117187 n_act=616 n_pre=600 n_ref_event=0 n_req=2890 n_rd=2861 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.02388
n_activity=24053 dram_eff=0.1204
bk0: 181a 120373i bk1: 184a 120140i bk2: 199a 119835i bk3: 182a 120274i bk4: 184a 120127i bk5: 177a 120381i bk6: 149a 120178i bk7: 151a 120017i bk8: 164a 120410i bk9: 180a 120022i bk10: 188a 120141i bk11: 186a 120153i bk12: 181a 120126i bk13: 192a 119963i bk14: 169a 120525i bk15: 194a 120157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786851
Row_Buffer_Locality_read = 0.794128
Row_Buffer_Locality_write = 0.068966
Bank_Level_Parallism = 1.350814
Bank_Level_Parallism_Col = 1.247901
Bank_Level_Parallism_Ready = 1.086010
write_to_read_ratio_blp_rw_average = 0.045389
GrpLevelPara = 1.220129 

BW Util details:
bwutil = 0.023877 
total_CMD = 121245 
util_bw = 2895 
Wasted_Col = 6843 
Wasted_Row = 5059 
Idle = 106448 

BW Util Bottlenecks: 
RCDc_limit = 6677 
RCDWRc_limit = 232 
WTRc_limit = 30 
RTWc_limit = 307 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 685 
WTRc_limit_alone = 28 
RTWc_limit_alone = 280 

Commands details: 
total_CMD = 121245 
n_nop = 117187 
Read = 2861 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 616 
n_pre = 600 
n_ref = 0 
n_req = 2890 
total_req = 2895 

Dual Bus Interface Util: 
issued_total_row = 1216 
issued_total_col = 2895 
Row_Bus_Util =  0.010029 
CoL_Bus_Util = 0.023877 
Either_Row_CoL_Bus_Util = 0.033469 
Issued_on_Two_Bus_Simul_Util = 0.000437 
issued_two_Eff = 0.013061 
queue_avg = 0.133210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.13321
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117189 n_act=606 n_pre=590 n_ref_event=0 n_req=2895 n_rd=2871 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.02393
n_activity=24079 dram_eff=0.1205
bk0: 183a 120165i bk1: 175a 120372i bk2: 202a 119951i bk3: 189a 120028i bk4: 182a 120223i bk5: 163a 120504i bk6: 167a 120126i bk7: 145a 120258i bk8: 161a 120340i bk9: 183a 120081i bk10: 194a 119951i bk11: 193a 119850i bk12: 196a 119999i bk13: 173a 120512i bk14: 180a 120374i bk15: 185a 120361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790674
Row_Buffer_Locality_read = 0.796935
Row_Buffer_Locality_write = 0.041667
Bank_Level_Parallism = 1.364706
Bank_Level_Parallism_Col = 1.262750
Bank_Level_Parallism_Ready = 1.102378
write_to_read_ratio_blp_rw_average = 0.030313
GrpLevelPara = 1.243500 

BW Util details:
bwutil = 0.023927 
total_CMD = 121245 
util_bw = 2901 
Wasted_Col = 6587 
Wasted_Row = 4962 
Idle = 106795 

BW Util Bottlenecks: 
RCDc_limit = 6599 
RCDWRc_limit = 203 
WTRc_limit = 53 
RTWc_limit = 159 
CCDLc_limit = 582 
rwq = 0 
CCDLc_limit_alone = 575 
WTRc_limit_alone = 52 
RTWc_limit_alone = 153 

Commands details: 
total_CMD = 121245 
n_nop = 117189 
Read = 2871 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 606 
n_pre = 590 
n_ref = 0 
n_req = 2895 
total_req = 2901 

Dual Bus Interface Util: 
issued_total_row = 1196 
issued_total_col = 2901 
Row_Bus_Util =  0.009864 
CoL_Bus_Util = 0.023927 
Either_Row_CoL_Bus_Util = 0.033453 
Issued_on_Two_Bus_Simul_Util = 0.000338 
issued_two_Eff = 0.010108 
queue_avg = 0.159223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.159223
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117392 n_act=554 n_pre=538 n_ref_event=0 n_req=2807 n_rd=2786 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.02316
n_activity=22532 dram_eff=0.1246
bk0: 181a 120010i bk1: 171a 120414i bk2: 183a 120281i bk3: 187a 120317i bk4: 163a 120431i bk5: 187a 120150i bk6: 142a 120320i bk7: 142a 120126i bk8: 158a 120562i bk9: 165a 120386i bk10: 181a 120322i bk11: 195a 120177i bk12: 192a 120039i bk13: 180a 120523i bk14: 194a 120029i bk15: 165a 120441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802636
Row_Buffer_Locality_read = 0.808686
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.340922
Bank_Level_Parallism_Col = 1.244640
Bank_Level_Parallism_Ready = 1.096154
write_to_read_ratio_blp_rw_average = 0.028862
GrpLevelPara = 1.229291 

BW Util details:
bwutil = 0.023160 
total_CMD = 121245 
util_bw = 2808 
Wasted_Col = 6143 
Wasted_Row = 4621 
Idle = 107673 

BW Util Bottlenecks: 
RCDc_limit = 6017 
RCDWRc_limit = 185 
WTRc_limit = 34 
RTWc_limit = 146 
CCDLc_limit = 593 
rwq = 0 
CCDLc_limit_alone = 592 
WTRc_limit_alone = 34 
RTWc_limit_alone = 145 

Commands details: 
total_CMD = 121245 
n_nop = 117392 
Read = 2786 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 554 
n_pre = 538 
n_ref = 0 
n_req = 2807 
total_req = 2808 

Dual Bus Interface Util: 
issued_total_row = 1092 
issued_total_col = 2808 
Row_Bus_Util =  0.009007 
CoL_Bus_Util = 0.023160 
Either_Row_CoL_Bus_Util = 0.031779 
Issued_on_Two_Bus_Simul_Util = 0.000388 
issued_two_Eff = 0.012198 
queue_avg = 0.118512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.118512
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117340 n_act=562 n_pre=546 n_ref_event=0 n_req=2843 n_rd=2822 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02347
n_activity=23266 dram_eff=0.1223
bk0: 180a 120367i bk1: 179a 120322i bk2: 183a 120296i bk3: 177a 120458i bk4: 182a 120184i bk5: 170a 120345i bk6: 150a 120276i bk7: 146a 120247i bk8: 169a 120124i bk9: 178a 120170i bk10: 185a 120258i bk11: 179a 120208i bk12: 179a 120347i bk13: 190a 120313i bk14: 192a 120113i bk15: 183a 120465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802321
Row_Buffer_Locality_read = 0.808292
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.313727
Bank_Level_Parallism_Col = 1.228607
Bank_Level_Parallism_Ready = 1.085032
write_to_read_ratio_blp_rw_average = 0.030371
GrpLevelPara = 1.206558 

BW Util details:
bwutil = 0.023473 
total_CMD = 121245 
util_bw = 2846 
Wasted_Col = 6334 
Wasted_Row = 4727 
Idle = 107338 

BW Util Bottlenecks: 
RCDc_limit = 6133 
RCDWRc_limit = 183 
WTRc_limit = 19 
RTWc_limit = 153 
CCDLc_limit = 690 
rwq = 0 
CCDLc_limit_alone = 680 
WTRc_limit_alone = 18 
RTWc_limit_alone = 144 

Commands details: 
total_CMD = 121245 
n_nop = 117340 
Read = 2822 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 562 
n_pre = 546 
n_ref = 0 
n_req = 2843 
total_req = 2846 

Dual Bus Interface Util: 
issued_total_row = 1108 
issued_total_col = 2846 
Row_Bus_Util =  0.009139 
CoL_Bus_Util = 0.023473 
Either_Row_CoL_Bus_Util = 0.032208 
Issued_on_Two_Bus_Simul_Util = 0.000404 
issued_two_Eff = 0.012548 
queue_avg = 0.130595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.130595
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117267 n_act=589 n_pre=573 n_ref_event=0 n_req=2852 n_rd=2823 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02357
n_activity=22995 dram_eff=0.1243
bk0: 187a 120182i bk1: 176a 120263i bk2: 181a 120458i bk3: 186a 120329i bk4: 174a 120305i bk5: 192a 120080i bk6: 142a 120316i bk7: 136a 120380i bk8: 157a 120528i bk9: 185a 119754i bk10: 193a 119908i bk11: 179a 120308i bk12: 180a 120299i bk13: 190a 120120i bk14: 178a 120304i bk15: 187a 120094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793478
Row_Buffer_Locality_read = 0.801275
Row_Buffer_Locality_write = 0.034483
Bank_Level_Parallism = 1.378357
Bank_Level_Parallism_Col = 1.267908
Bank_Level_Parallism_Ready = 1.106368
write_to_read_ratio_blp_rw_average = 0.038591
GrpLevelPara = 1.247344 

BW Util details:
bwutil = 0.023572 
total_CMD = 121245 
util_bw = 2858 
Wasted_Col = 6318 
Wasted_Row = 4713 
Idle = 107356 

BW Util Bottlenecks: 
RCDc_limit = 6319 
RCDWRc_limit = 246 
WTRc_limit = 65 
RTWc_limit = 174 
CCDLc_limit = 548 
rwq = 0 
CCDLc_limit_alone = 544 
WTRc_limit_alone = 64 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 121245 
n_nop = 117267 
Read = 2823 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 589 
n_pre = 573 
n_ref = 0 
n_req = 2852 
total_req = 2858 

Dual Bus Interface Util: 
issued_total_row = 1162 
issued_total_col = 2858 
Row_Bus_Util =  0.009584 
CoL_Bus_Util = 0.023572 
Either_Row_CoL_Bus_Util = 0.032810 
Issued_on_Two_Bus_Simul_Util = 0.000346 
issued_two_Eff = 0.010558 
queue_avg = 0.108260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.10826
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117283 n_act=566 n_pre=550 n_ref_event=0 n_req=2882 n_rd=2840 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.02379
n_activity=22063 dram_eff=0.1308
bk0: 182a 120299i bk1: 184a 120087i bk2: 180a 120395i bk3: 189a 120400i bk4: 171a 120568i bk5: 182a 120169i bk6: 148a 120339i bk7: 155a 119834i bk8: 162a 120447i bk9: 167a 120292i bk10: 189a 120153i bk11: 188a 120167i bk12: 167a 120595i bk13: 178a 120142i bk14: 188a 120320i bk15: 210a 119892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803609
Row_Buffer_Locality_read = 0.814437
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 1.415071
Bank_Level_Parallism_Col = 1.296855
Bank_Level_Parallism_Ready = 1.103293
write_to_read_ratio_blp_rw_average = 0.057492
GrpLevelPara = 1.264585 

BW Util details:
bwutil = 0.023795 
total_CMD = 121245 
util_bw = 2885 
Wasted_Col = 6067 
Wasted_Row = 4265 
Idle = 108028 

BW Util Bottlenecks: 
RCDc_limit = 5934 
RCDWRc_limit = 331 
WTRc_limit = 86 
RTWc_limit = 407 
CCDLc_limit = 571 
rwq = 0 
CCDLc_limit_alone = 554 
WTRc_limit_alone = 81 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 121245 
n_nop = 117283 
Read = 2840 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 566 
n_pre = 550 
n_ref = 0 
n_req = 2882 
total_req = 2885 

Dual Bus Interface Util: 
issued_total_row = 1116 
issued_total_col = 2885 
Row_Bus_Util =  0.009205 
CoL_Bus_Util = 0.023795 
Either_Row_CoL_Bus_Util = 0.032678 
Issued_on_Two_Bus_Simul_Util = 0.000322 
issued_two_Eff = 0.009844 
queue_avg = 0.125638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.125638
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117139 n_act=610 n_pre=594 n_ref_event=0 n_req=2931 n_rd=2905 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02422
n_activity=23901 dram_eff=0.1229
bk0: 185a 120282i bk1: 189a 120257i bk2: 202a 120086i bk3: 189a 120156i bk4: 174a 120219i bk5: 187a 120145i bk6: 147a 120357i bk7: 134a 120374i bk8: 184a 120221i bk9: 183a 120071i bk10: 183a 120344i bk11: 194a 120007i bk12: 195a 120016i bk13: 181a 120383i bk14: 184a 120276i bk15: 194a 120030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791880
Row_Buffer_Locality_read = 0.797590
Row_Buffer_Locality_write = 0.153846
Bank_Level_Parallism = 1.357894
Bank_Level_Parallism_Col = 1.240126
Bank_Level_Parallism_Ready = 1.101464
write_to_read_ratio_blp_rw_average = 0.034388
GrpLevelPara = 1.221137 

BW Util details:
bwutil = 0.024224 
total_CMD = 121245 
util_bw = 2937 
Wasted_Col = 6730 
Wasted_Row = 4787 
Idle = 106791 

BW Util Bottlenecks: 
RCDc_limit = 6667 
RCDWRc_limit = 192 
WTRc_limit = 47 
RTWc_limit = 186 
CCDLc_limit = 623 
rwq = 0 
CCDLc_limit_alone = 617 
WTRc_limit_alone = 43 
RTWc_limit_alone = 184 

Commands details: 
total_CMD = 121245 
n_nop = 117139 
Read = 2905 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 610 
n_pre = 594 
n_ref = 0 
n_req = 2931 
total_req = 2937 

Dual Bus Interface Util: 
issued_total_row = 1204 
issued_total_col = 2937 
Row_Bus_Util =  0.009930 
CoL_Bus_Util = 0.024224 
Either_Row_CoL_Bus_Util = 0.033865 
Issued_on_Two_Bus_Simul_Util = 0.000289 
issued_two_Eff = 0.008524 
queue_avg = 0.129416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.129416
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117205 n_act=609 n_pre=593 n_ref_event=0 n_req=2882 n_rd=2843 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.0238
n_activity=23543 dram_eff=0.1226
bk0: 183a 120338i bk1: 178a 120161i bk2: 180a 120305i bk3: 177a 120309i bk4: 178a 120359i bk5: 188a 120153i bk6: 142a 120214i bk7: 139a 120255i bk8: 185a 120180i bk9: 176a 119948i bk10: 181a 120088i bk11: 197a 120032i bk12: 183a 120214i bk13: 190a 119945i bk14: 187a 120322i bk15: 179a 120424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788688
Row_Buffer_Locality_read = 0.799508
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.371318
Bank_Level_Parallism_Col = 1.251467
Bank_Level_Parallism_Ready = 1.088358
write_to_read_ratio_blp_rw_average = 0.054470
GrpLevelPara = 1.224228 

BW Util details:
bwutil = 0.023803 
total_CMD = 121245 
util_bw = 2886 
Wasted_Col = 6583 
Wasted_Row = 4791 
Idle = 106985 

BW Util Bottlenecks: 
RCDc_limit = 6430 
RCDWRc_limit = 336 
WTRc_limit = 43 
RTWc_limit = 309 
CCDLc_limit = 579 
rwq = 0 
CCDLc_limit_alone = 571 
WTRc_limit_alone = 42 
RTWc_limit_alone = 302 

Commands details: 
total_CMD = 121245 
n_nop = 117205 
Read = 2843 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 609 
n_pre = 593 
n_ref = 0 
n_req = 2882 
total_req = 2886 

Dual Bus Interface Util: 
issued_total_row = 1202 
issued_total_col = 2886 
Row_Bus_Util =  0.009914 
CoL_Bus_Util = 0.023803 
Either_Row_CoL_Bus_Util = 0.033321 
Issued_on_Two_Bus_Simul_Util = 0.000396 
issued_two_Eff = 0.011881 
queue_avg = 0.115807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.115807
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117361 n_act=558 n_pre=542 n_ref_event=0 n_req=2823 n_rd=2790 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02336
n_activity=22778 dram_eff=0.1243
bk0: 176a 120299i bk1: 182a 120322i bk2: 184a 120493i bk3: 191a 119925i bk4: 167a 120580i bk5: 156a 120660i bk6: 155a 120080i bk7: 136a 120223i bk8: 177a 120318i bk9: 186a 120001i bk10: 184a 120201i bk11: 189a 120063i bk12: 187a 120203i bk13: 172a 120279i bk14: 177a 120409i bk15: 171a 120410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802338
Row_Buffer_Locality_read = 0.811111
Row_Buffer_Locality_write = 0.060606
Bank_Level_Parallism = 1.345480
Bank_Level_Parallism_Col = 1.263084
Bank_Level_Parallism_Ready = 1.108051
write_to_read_ratio_blp_rw_average = 0.043720
GrpLevelPara = 1.238676 

BW Util details:
bwutil = 0.023358 
total_CMD = 121245 
util_bw = 2832 
Wasted_Col = 6108 
Wasted_Row = 4644 
Idle = 107661 

BW Util Bottlenecks: 
RCDc_limit = 5962 
RCDWRc_limit = 261 
WTRc_limit = 44 
RTWc_limit = 231 
CCDLc_limit = 606 
rwq = 0 
CCDLc_limit_alone = 593 
WTRc_limit_alone = 42 
RTWc_limit_alone = 220 

Commands details: 
total_CMD = 121245 
n_nop = 117361 
Read = 2790 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 558 
n_pre = 542 
n_ref = 0 
n_req = 2823 
total_req = 2832 

Dual Bus Interface Util: 
issued_total_row = 1100 
issued_total_col = 2832 
Row_Bus_Util =  0.009073 
CoL_Bus_Util = 0.023358 
Either_Row_CoL_Bus_Util = 0.032034 
Issued_on_Two_Bus_Simul_Util = 0.000396 
issued_two_Eff = 0.012358 
queue_avg = 0.125407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.125407
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117324 n_act=559 n_pre=543 n_ref_event=0 n_req=2859 n_rd=2842 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.0236
n_activity=22883 dram_eff=0.125
bk0: 170a 120500i bk1: 172a 120495i bk2: 184a 120160i bk3: 191a 120089i bk4: 193a 120076i bk5: 168a 120524i bk6: 163a 120033i bk7: 135a 120506i bk8: 179a 120080i bk9: 178a 120049i bk10: 185a 120193i bk11: 179a 120392i bk12: 186a 120181i bk13: 180a 120270i bk14: 192a 120460i bk15: 187a 120519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804477
Row_Buffer_Locality_read = 0.808937
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 1.343936
Bank_Level_Parallism_Col = 1.236295
Bank_Level_Parallism_Ready = 1.081440
write_to_read_ratio_blp_rw_average = 0.026434
GrpLevelPara = 1.217906 

BW Util details:
bwutil = 0.023597 
total_CMD = 121245 
util_bw = 2861 
Wasted_Col = 6257 
Wasted_Row = 4463 
Idle = 107664 

BW Util Bottlenecks: 
RCDc_limit = 6127 
RCDWRc_limit = 141 
WTRc_limit = 51 
RTWc_limit = 185 
CCDLc_limit = 655 
rwq = 0 
CCDLc_limit_alone = 649 
WTRc_limit_alone = 48 
RTWc_limit_alone = 182 

Commands details: 
total_CMD = 121245 
n_nop = 117324 
Read = 2842 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 559 
n_pre = 543 
n_ref = 0 
n_req = 2859 
total_req = 2861 

Dual Bus Interface Util: 
issued_total_row = 1102 
issued_total_col = 2861 
Row_Bus_Util =  0.009089 
CoL_Bus_Util = 0.023597 
Either_Row_CoL_Bus_Util = 0.032339 
Issued_on_Two_Bus_Simul_Util = 0.000346 
issued_two_Eff = 0.010712 
queue_avg = 0.132863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.132863
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117510 n_act=503 n_pre=487 n_ref_event=0 n_req=2779 n_rd=2764 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.02295
n_activity=21730 dram_eff=0.1281
bk0: 184a 120095i bk1: 176a 120439i bk2: 179a 120299i bk3: 185a 120417i bk4: 165a 120433i bk5: 164a 120568i bk6: 148a 120026i bk7: 133a 120562i bk8: 175a 120410i bk9: 177a 120436i bk10: 162a 120723i bk11: 187a 120286i bk12: 193a 120037i bk13: 173a 120669i bk14: 191a 120107i bk15: 172a 120426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819000
Row_Buffer_Locality_read = 0.823444
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.321927
Bank_Level_Parallism_Col = 1.250967
Bank_Level_Parallism_Ready = 1.095940
write_to_read_ratio_blp_rw_average = 0.023346
GrpLevelPara = 1.232132 

BW Util details:
bwutil = 0.022954 
total_CMD = 121245 
util_bw = 2783 
Wasted_Col = 5609 
Wasted_Row = 4291 
Idle = 108562 

BW Util Bottlenecks: 
RCDc_limit = 5510 
RCDWRc_limit = 132 
WTRc_limit = 22 
RTWc_limit = 93 
CCDLc_limit = 599 
rwq = 0 
CCDLc_limit_alone = 596 
WTRc_limit_alone = 22 
RTWc_limit_alone = 90 

Commands details: 
total_CMD = 121245 
n_nop = 117510 
Read = 2764 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 503 
n_pre = 487 
n_ref = 0 
n_req = 2779 
total_req = 2783 

Dual Bus Interface Util: 
issued_total_row = 990 
issued_total_col = 2783 
Row_Bus_Util =  0.008165 
CoL_Bus_Util = 0.022954 
Either_Row_CoL_Bus_Util = 0.030805 
Issued_on_Two_Bus_Simul_Util = 0.000313 
issued_two_Eff = 0.010174 
queue_avg = 0.109811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.109811
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117222 n_act=602 n_pre=586 n_ref_event=0 n_req=2884 n_rd=2848 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02385
n_activity=23137 dram_eff=0.125
bk0: 177a 120420i bk1: 183a 120040i bk2: 181a 120375i bk3: 187a 119986i bk4: 183a 120285i bk5: 185a 120298i bk6: 139a 120158i bk7: 143a 120256i bk8: 189a 120060i bk9: 171a 120296i bk10: 182a 120277i bk11: 177a 120280i bk12: 190a 120122i bk13: 182a 120233i bk14: 190a 120026i bk15: 189a 120118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791262
Row_Buffer_Locality_read = 0.799860
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 1.374868
Bank_Level_Parallism_Col = 1.256761
Bank_Level_Parallism_Ready = 1.091286
write_to_read_ratio_blp_rw_average = 0.043591
GrpLevelPara = 1.234613 

BW Util details:
bwutil = 0.023853 
total_CMD = 121245 
util_bw = 2892 
Wasted_Col = 6521 
Wasted_Row = 4824 
Idle = 107008 

BW Util Bottlenecks: 
RCDc_limit = 6413 
RCDWRc_limit = 276 
WTRc_limit = 56 
RTWc_limit = 227 
CCDLc_limit = 648 
rwq = 0 
CCDLc_limit_alone = 640 
WTRc_limit_alone = 54 
RTWc_limit_alone = 221 

Commands details: 
total_CMD = 121245 
n_nop = 117222 
Read = 2848 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 602 
n_pre = 586 
n_ref = 0 
n_req = 2884 
total_req = 2892 

Dual Bus Interface Util: 
issued_total_row = 1188 
issued_total_col = 2892 
Row_Bus_Util =  0.009798 
CoL_Bus_Util = 0.023853 
Either_Row_CoL_Bus_Util = 0.033181 
Issued_on_Two_Bus_Simul_Util = 0.000470 
issued_two_Eff = 0.014169 
queue_avg = 0.140154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.140154
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117171 n_act=613 n_pre=597 n_ref_event=0 n_req=2909 n_rd=2875 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.02404
n_activity=24173 dram_eff=0.1206
bk0: 180a 120146i bk1: 173a 120365i bk2: 200a 119717i bk3: 175a 120475i bk4: 182a 120322i bk5: 178a 120198i bk6: 143a 120268i bk7: 144a 120316i bk8: 183a 120045i bk9: 178a 120259i bk10: 188a 120178i bk11: 190a 120058i bk12: 191a 120354i bk13: 185a 120295i bk14: 198a 120149i bk15: 187a 120015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789275
Row_Buffer_Locality_read = 0.797913
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 1.361082
Bank_Level_Parallism_Col = 1.247308
Bank_Level_Parallism_Ready = 1.082333
write_to_read_ratio_blp_rw_average = 0.040156
GrpLevelPara = 1.223028 

BW Util details:
bwutil = 0.024042 
total_CMD = 121245 
util_bw = 2915 
Wasted_Col = 6636 
Wasted_Row = 4900 
Idle = 106794 

BW Util Bottlenecks: 
RCDc_limit = 6572 
RCDWRc_limit = 280 
WTRc_limit = 64 
RTWc_limit = 181 
CCDLc_limit = 631 
rwq = 0 
CCDLc_limit_alone = 623 
WTRc_limit_alone = 62 
RTWc_limit_alone = 175 

Commands details: 
total_CMD = 121245 
n_nop = 117171 
Read = 2875 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 613 
n_pre = 597 
n_ref = 0 
n_req = 2909 
total_req = 2915 

Dual Bus Interface Util: 
issued_total_row = 1210 
issued_total_col = 2915 
Row_Bus_Util =  0.009980 
CoL_Bus_Util = 0.024042 
Either_Row_CoL_Bus_Util = 0.033601 
Issued_on_Two_Bus_Simul_Util = 0.000421 
issued_two_Eff = 0.012518 
queue_avg = 0.128772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.128772
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117169 n_act=622 n_pre=606 n_ref_event=0 n_req=2884 n_rd=2854 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.02382
n_activity=24584 dram_eff=0.1175
bk0: 182a 120233i bk1: 179a 120291i bk2: 198a 119783i bk3: 192a 120001i bk4: 184a 120165i bk5: 170a 120319i bk6: 145a 120057i bk7: 136a 120443i bk8: 168a 120406i bk9: 183a 119864i bk10: 199a 119897i bk11: 189a 120100i bk12: 177a 120335i bk13: 189a 120375i bk14: 182a 120374i bk15: 181a 120354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784327
Row_Buffer_Locality_read = 0.792572
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.345401
Bank_Level_Parallism_Col = 1.233506
Bank_Level_Parallism_Ready = 1.092452
write_to_read_ratio_blp_rw_average = 0.042367
GrpLevelPara = 1.215502 

BW Util details:
bwutil = 0.023820 
total_CMD = 121245 
util_bw = 2888 
Wasted_Col = 6852 
Wasted_Row = 4982 
Idle = 106523 

BW Util Bottlenecks: 
RCDc_limit = 6747 
RCDWRc_limit = 262 
WTRc_limit = 40 
RTWc_limit = 273 
CCDLc_limit = 594 
rwq = 0 
CCDLc_limit_alone = 586 
WTRc_limit_alone = 38 
RTWc_limit_alone = 267 

Commands details: 
total_CMD = 121245 
n_nop = 117169 
Read = 2854 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 622 
n_pre = 606 
n_ref = 0 
n_req = 2884 
total_req = 2888 

Dual Bus Interface Util: 
issued_total_row = 1228 
issued_total_col = 2888 
Row_Bus_Util =  0.010128 
CoL_Bus_Util = 0.023820 
Either_Row_CoL_Bus_Util = 0.033618 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.009814 
queue_avg = 0.109588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.109588
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117307 n_act=575 n_pre=559 n_ref_event=0 n_req=2851 n_rd=2832 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02353
n_activity=23082 dram_eff=0.1236
bk0: 176a 120334i bk1: 174a 120392i bk2: 183a 120446i bk3: 181a 120321i bk4: 187a 119964i bk5: 193a 119920i bk6: 143a 120226i bk7: 135a 120429i bk8: 173a 120251i bk9: 175a 120225i bk10: 185a 120175i bk11: 189a 120172i bk12: 191a 120142i bk13: 185a 120434i bk14: 176a 120571i bk15: 186a 120115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798316
Row_Buffer_Locality_read = 0.803319
Row_Buffer_Locality_write = 0.052632
Bank_Level_Parallism = 1.355176
Bank_Level_Parallism_Col = 1.248826
Bank_Level_Parallism_Ready = 1.112864
write_to_read_ratio_blp_rw_average = 0.026234
GrpLevelPara = 1.223508 

BW Util details:
bwutil = 0.023531 
total_CMD = 121245 
util_bw = 2853 
Wasted_Col = 6294 
Wasted_Row = 4618 
Idle = 107480 

BW Util Bottlenecks: 
RCDc_limit = 6298 
RCDWRc_limit = 160 
WTRc_limit = 40 
RTWc_limit = 126 
CCDLc_limit = 615 
rwq = 0 
CCDLc_limit_alone = 604 
WTRc_limit_alone = 38 
RTWc_limit_alone = 117 

Commands details: 
total_CMD = 121245 
n_nop = 117307 
Read = 2832 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 575 
n_pre = 559 
n_ref = 0 
n_req = 2851 
total_req = 2853 

Dual Bus Interface Util: 
issued_total_row = 1134 
issued_total_col = 2853 
Row_Bus_Util =  0.009353 
CoL_Bus_Util = 0.023531 
Either_Row_CoL_Bus_Util = 0.032480 
Issued_on_Two_Bus_Simul_Util = 0.000404 
issued_two_Eff = 0.012443 
queue_avg = 0.121036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.121036
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117162 n_act=613 n_pre=597 n_ref_event=0 n_req=2912 n_rd=2872 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02408
n_activity=23691 dram_eff=0.1232
bk0: 184a 120122i bk1: 186a 119972i bk2: 171a 120497i bk3: 201a 120170i bk4: 167a 120707i bk5: 177a 120494i bk6: 138a 120246i bk7: 151a 120327i bk8: 173a 120161i bk9: 189a 119864i bk10: 201a 120134i bk11: 200a 119653i bk12: 167a 120477i bk13: 190a 120015i bk14: 195a 119925i bk15: 182a 120245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789492
Row_Buffer_Locality_read = 0.799443
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.388943
Bank_Level_Parallism_Col = 1.264745
Bank_Level_Parallism_Ready = 1.083590
write_to_read_ratio_blp_rw_average = 0.052995
GrpLevelPara = 1.238654 

BW Util details:
bwutil = 0.024075 
total_CMD = 121245 
util_bw = 2919 
Wasted_Col = 6643 
Wasted_Row = 4710 
Idle = 106973 

BW Util Bottlenecks: 
RCDc_limit = 6508 
RCDWRc_limit = 316 
WTRc_limit = 93 
RTWc_limit = 359 
CCDLc_limit = 643 
rwq = 0 
CCDLc_limit_alone = 626 
WTRc_limit_alone = 88 
RTWc_limit_alone = 347 

Commands details: 
total_CMD = 121245 
n_nop = 117162 
Read = 2872 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 613 
n_pre = 597 
n_ref = 0 
n_req = 2912 
total_req = 2919 

Dual Bus Interface Util: 
issued_total_row = 1210 
issued_total_col = 2919 
Row_Bus_Util =  0.009980 
CoL_Bus_Util = 0.024075 
Either_Row_CoL_Bus_Util = 0.033676 
Issued_on_Two_Bus_Simul_Util = 0.000379 
issued_two_Eff = 0.011266 
queue_avg = 0.135470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.13547
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117152 n_act=619 n_pre=603 n_ref_event=0 n_req=2913 n_rd=2876 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02407
n_activity=24222 dram_eff=0.1205
bk0: 170a 120373i bk1: 173a 120408i bk2: 181a 120455i bk3: 187a 119999i bk4: 169a 120234i bk5: 208a 119818i bk6: 144a 120237i bk7: 145a 120337i bk8: 180a 120065i bk9: 166a 120477i bk10: 202a 119815i bk11: 201a 119925i bk12: 185a 120382i bk13: 183a 120248i bk14: 197a 119943i bk15: 185a 120097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787504
Row_Buffer_Locality_read = 0.795897
Row_Buffer_Locality_write = 0.135135
Bank_Level_Parallism = 1.359962
Bank_Level_Parallism_Col = 1.251821
Bank_Level_Parallism_Ready = 1.080535
write_to_read_ratio_blp_rw_average = 0.041363
GrpLevelPara = 1.235403 

BW Util details:
bwutil = 0.024067 
total_CMD = 121245 
util_bw = 2918 
Wasted_Col = 6731 
Wasted_Row = 5072 
Idle = 106524 

BW Util Bottlenecks: 
RCDc_limit = 6672 
RCDWRc_limit = 276 
WTRc_limit = 51 
RTWc_limit = 218 
CCDLc_limit = 566 
rwq = 0 
CCDLc_limit_alone = 563 
WTRc_limit_alone = 50 
RTWc_limit_alone = 216 

Commands details: 
total_CMD = 121245 
n_nop = 117152 
Read = 2876 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 619 
n_pre = 603 
n_ref = 0 
n_req = 2913 
total_req = 2918 

Dual Bus Interface Util: 
issued_total_row = 1222 
issued_total_col = 2918 
Row_Bus_Util =  0.010079 
CoL_Bus_Util = 0.024067 
Either_Row_CoL_Bus_Util = 0.033758 
Issued_on_Two_Bus_Simul_Util = 0.000388 
issued_two_Eff = 0.011483 
queue_avg = 0.118289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.118289
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117148 n_act=628 n_pre=612 n_ref_event=0 n_req=2900 n_rd=2866 n_rd_L2_A=0 n_write=0 n_wr_bk=37 bw_util=0.02394
n_activity=24256 dram_eff=0.1197
bk0: 183a 120023i bk1: 179a 120283i bk2: 197a 120070i bk3: 188a 120171i bk4: 190a 120187i bk5: 168a 120325i bk6: 123a 120486i bk7: 137a 120402i bk8: 184a 119848i bk9: 175a 120238i bk10: 178a 120306i bk11: 200a 119948i bk12: 189a 119978i bk13: 208a 119701i bk14: 178a 120650i bk15: 189a 120048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783448
Row_Buffer_Locality_read = 0.791347
Row_Buffer_Locality_write = 0.117647
Bank_Level_Parallism = 1.372183
Bank_Level_Parallism_Col = 1.248605
Bank_Level_Parallism_Ready = 1.098174
write_to_read_ratio_blp_rw_average = 0.047139
GrpLevelPara = 1.217382 

BW Util details:
bwutil = 0.023943 
total_CMD = 121245 
util_bw = 2903 
Wasted_Col = 6882 
Wasted_Row = 4904 
Idle = 106556 

BW Util Bottlenecks: 
RCDc_limit = 6777 
RCDWRc_limit = 265 
WTRc_limit = 74 
RTWc_limit = 311 
CCDLc_limit = 582 
rwq = 0 
CCDLc_limit_alone = 568 
WTRc_limit_alone = 71 
RTWc_limit_alone = 300 

Commands details: 
total_CMD = 121245 
n_nop = 117148 
Read = 2866 
Write = 0 
L2_Alloc = 0 
L2_WB = 37 
n_act = 628 
n_pre = 612 
n_ref = 0 
n_req = 2900 
total_req = 2903 

Dual Bus Interface Util: 
issued_total_row = 1240 
issued_total_col = 2903 
Row_Bus_Util =  0.010227 
CoL_Bus_Util = 0.023943 
Either_Row_CoL_Bus_Util = 0.033791 
Issued_on_Two_Bus_Simul_Util = 0.000379 
issued_two_Eff = 0.011228 
queue_avg = 0.125935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.125935
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117438 n_act=528 n_pre=512 n_ref_event=0 n_req=2797 n_rd=2769 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.02311
n_activity=22242 dram_eff=0.126
bk0: 187a 120095i bk1: 168a 120598i bk2: 179a 120348i bk3: 175a 120569i bk4: 165a 120642i bk5: 177a 120286i bk6: 138a 120238i bk7: 145a 120361i bk8: 172a 120281i bk9: 172a 120071i bk10: 178a 120438i bk11: 190a 120115i bk12: 181a 120242i bk13: 187a 120087i bk14: 186a 120248i bk15: 169a 120498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811226
Row_Buffer_Locality_read = 0.818346
Row_Buffer_Locality_write = 0.107143
Bank_Level_Parallism = 1.338912
Bank_Level_Parallism_Col = 1.258897
Bank_Level_Parallism_Ready = 1.115632
write_to_read_ratio_blp_rw_average = 0.042969
GrpLevelPara = 1.241525 

BW Util details:
bwutil = 0.023110 
total_CMD = 121245 
util_bw = 2802 
Wasted_Col = 5878 
Wasted_Row = 4465 
Idle = 108100 

BW Util Bottlenecks: 
RCDc_limit = 5670 
RCDWRc_limit = 221 
WTRc_limit = 34 
RTWc_limit = 213 
CCDLc_limit = 612 
rwq = 0 
CCDLc_limit_alone = 607 
WTRc_limit_alone = 32 
RTWc_limit_alone = 210 

Commands details: 
total_CMD = 121245 
n_nop = 117438 
Read = 2769 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 528 
n_pre = 512 
n_ref = 0 
n_req = 2797 
total_req = 2802 

Dual Bus Interface Util: 
issued_total_row = 1040 
issued_total_col = 2802 
Row_Bus_Util =  0.008578 
CoL_Bus_Util = 0.023110 
Either_Row_CoL_Bus_Util = 0.031399 
Issued_on_Two_Bus_Simul_Util = 0.000289 
issued_two_Eff = 0.009194 
queue_avg = 0.126034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.126034
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117328 n_act=575 n_pre=559 n_ref_event=0 n_req=2834 n_rd=2802 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.02338
n_activity=23023 dram_eff=0.1231
bk0: 172a 120345i bk1: 188a 120222i bk2: 181a 120322i bk3: 190a 120143i bk4: 188a 120282i bk5: 163a 120329i bk6: 144a 120192i bk7: 135a 120219i bk8: 164a 120329i bk9: 177a 120280i bk10: 181a 120271i bk11: 197a 120154i bk12: 187a 120159i bk13: 177a 120571i bk14: 179a 120163i bk15: 179a 120239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797107
Row_Buffer_Locality_read = 0.804782
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.335976
Bank_Level_Parallism_Col = 1.249599
Bank_Level_Parallism_Ready = 1.096649
write_to_read_ratio_blp_rw_average = 0.039980
GrpLevelPara = 1.226929 

BW Util details:
bwutil = 0.023382 
total_CMD = 121245 
util_bw = 2835 
Wasted_Col = 6332 
Wasted_Row = 4706 
Idle = 107372 

BW Util Bottlenecks: 
RCDc_limit = 6166 
RCDWRc_limit = 243 
WTRc_limit = 39 
RTWc_limit = 217 
CCDLc_limit = 565 
rwq = 0 
CCDLc_limit_alone = 556 
WTRc_limit_alone = 36 
RTWc_limit_alone = 211 

Commands details: 
total_CMD = 121245 
n_nop = 117328 
Read = 2802 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 575 
n_pre = 559 
n_ref = 0 
n_req = 2834 
total_req = 2835 

Dual Bus Interface Util: 
issued_total_row = 1134 
issued_total_col = 2835 
Row_Bus_Util =  0.009353 
CoL_Bus_Util = 0.023382 
Either_Row_CoL_Bus_Util = 0.032306 
Issued_on_Two_Bus_Simul_Util = 0.000429 
issued_two_Eff = 0.013275 
queue_avg = 0.132245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.132245
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121245 n_nop=117265 n_act=579 n_pre=563 n_ref_event=0 n_req=2883 n_rd=2846 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02384
n_activity=23324 dram_eff=0.1239
bk0: 189a 120337i bk1: 176a 120152i bk2: 177a 120508i bk3: 191a 120234i bk4: 185a 120400i bk5: 180a 120240i bk6: 144a 120168i bk7: 120a 120753i bk8: 176a 120354i bk9: 175a 120248i bk10: 185a 120265i bk11: 201a 119917i bk12: 184a 120192i bk13: 181a 120092i bk14: 191a 120165i bk15: 191a 120059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799168
Row_Buffer_Locality_read = 0.809206
Row_Buffer_Locality_write = 0.027027
Bank_Level_Parallism = 1.350967
Bank_Level_Parallism_Col = 1.236640
Bank_Level_Parallism_Ready = 1.088581
write_to_read_ratio_blp_rw_average = 0.049079
GrpLevelPara = 1.215558 

BW Util details:
bwutil = 0.023836 
total_CMD = 121245 
util_bw = 2890 
Wasted_Col = 6400 
Wasted_Row = 4566 
Idle = 107389 

BW Util Bottlenecks: 
RCDc_limit = 6121 
RCDWRc_limit = 316 
WTRc_limit = 70 
RTWc_limit = 257 
CCDLc_limit = 650 
rwq = 0 
CCDLc_limit_alone = 639 
WTRc_limit_alone = 69 
RTWc_limit_alone = 247 

Commands details: 
total_CMD = 121245 
n_nop = 117265 
Read = 2846 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 579 
n_pre = 563 
n_ref = 0 
n_req = 2883 
total_req = 2890 

Dual Bus Interface Util: 
issued_total_row = 1142 
issued_total_col = 2890 
Row_Bus_Util =  0.009419 
CoL_Bus_Util = 0.023836 
Either_Row_CoL_Bus_Util = 0.032826 
Issued_on_Two_Bus_Simul_Util = 0.000429 
issued_two_Eff = 0.013065 
queue_avg = 0.113341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.113341

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7566, Miss = 1537, Miss_rate = 0.203, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7529, Miss = 1519, Miss_rate = 0.202, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7478, Miss = 1505, Miss_rate = 0.201, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 7529, Miss = 1517, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 7465, Miss = 1592, Miss_rate = 0.213, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 7550, Miss = 1547, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7553, Miss = 1551, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 7680, Miss = 1589, Miss_rate = 0.207, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7681, Miss = 1595, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 7606, Miss = 1500, Miss_rate = 0.197, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 7480, Miss = 1551, Miss_rate = 0.207, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12104, Miss = 1531, Miss_rate = 0.126, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 7441, Miss = 1533, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 7584, Miss = 1572, Miss_rate = 0.207, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 7628, Miss = 1597, Miss_rate = 0.209, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7622, Miss = 1551, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 7403, Miss = 1475, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 7483, Miss = 1533, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7766, Miss = 1563, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 7527, Miss = 1571, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 7524, Miss = 1513, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7537, Miss = 1531, Miss_rate = 0.203, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7496, Miss = 1538, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7582, Miss = 1561, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 7561, Miss = 1567, Miss_rate = 0.207, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 7629, Miss = 1553, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 7495, Miss = 1466, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 7525, Miss = 1562, Miss_rate = 0.208, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 7534, Miss = 1539, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 7475, Miss = 1514, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 7576, Miss = 1537, Miss_rate = 0.203, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 7604, Miss = 1517, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 7497, Miss = 1584, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 7608, Miss = 1506, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 7507, Miss = 1588, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 7527, Miss = 1549, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 7534, Miss = 1542, Miss_rate = 0.205, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[37]: Access = 7446, Miss = 1535, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 7510, Miss = 1504, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[39]: Access = 7467, Miss = 1509, Miss_rate = 0.202, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[40]: Access = 7558, Miss = 1507, Miss_rate = 0.199, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 7461, Miss = 1585, Miss_rate = 0.212, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[42]: Access = 7459, Miss = 1483, Miss_rate = 0.199, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[43]: Access = 7536, Miss = 1501, Miss_rate = 0.199, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[44]: Access = 7563, Miss = 1573, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[45]: Access = 7479, Miss = 1540, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 7593, Miss = 1561, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[47]: Access = 7393, Miss = 1544, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[48]: Access = 7488, Miss = 1573, Miss_rate = 0.210, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 7416, Miss = 1525, Miss_rate = 0.206, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[50]: Access = 7378, Miss = 1520, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 7532, Miss = 1529, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[52]: Access = 7762, Miss = 1599, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 7589, Miss = 1556, Miss_rate = 0.205, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[54]: Access = 7612, Miss = 1534, Miss_rate = 0.202, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 7667, Miss = 1597, Miss_rate = 0.208, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[56]: Access = 7536, Miss = 1572, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 7548, Miss = 1557, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 7471, Miss = 1482, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 7402, Miss = 1517, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 7493, Miss = 1502, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 7390, Miss = 1554, Miss_rate = 0.210, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[62]: Access = 7535, Miss = 1563, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[63]: Access = 7454, Miss = 1521, Miss_rate = 0.204, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 486624
L2_total_cache_misses = 98639
L2_total_cache_miss_rate = 0.2027
L2_total_cache_pending_hits = 46
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 310694
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 46
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5973
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1659
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 401793
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84877
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=486624
icnt_total_pkts_simt_to_mem=486624
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 486624
Req_Network_cycles = 161474
Req_Network_injected_packets_per_cycle =       3.0136 
Req_Network_conflicts_per_cycle =       0.8723
Req_Network_conflicts_per_cycle_util =       2.0068
Req_Bank_Level_Parallism =       6.9331
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0989
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0471

Reply_Network_injected_packets_num = 486624
Reply_Network_cycles = 161474
Reply_Network_injected_packets_per_cycle =        3.0136
Reply_Network_conflicts_per_cycle =        0.1703
Reply_Network_conflicts_per_cycle_util =       0.3939
Reply_Bank_Level_Parallism =       6.9702
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0053
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0377
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 12 sec (852 sec)
gpgpu_simulation_rate = 234619 (inst/sec)
gpgpu_simulation_rate = 189 (cycle/sec)
gpgpu_silicon_slowdown = 5989417x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 77 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 78 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 23017
gpu_sim_insn = 17259646
gpu_ipc =     749.8652
gpu_tot_sim_cycle = 184491
gpu_tot_sim_insn = 217155822
gpu_tot_ipc =    1177.0537
gpu_tot_issued_cta = 23448
gpu_occupancy = 64.9213% 
gpu_tot_occupancy = 54.6829% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1360
partiton_level_parallism_total  =       3.1537
partiton_level_parallism_util =       5.4952
partiton_level_parallism_util_total  =       6.6484
L2_BW  =     149.8220 GB/Sec
L2_BW_total  =     114.2382 GB/Sec
gpu_total_sim_rate=225031

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8974, Miss = 6932, Miss_rate = 0.772, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 8619, Miss = 6795, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8923, Miss = 6999, Miss_rate = 0.784, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8789, Miss = 6927, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8827, Miss = 6908, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8490, Miss = 6791, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8604, Miss = 6753, Miss_rate = 0.785, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8865, Miss = 7025, Miss_rate = 0.792, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[8]: Access = 9164, Miss = 7135, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8762, Miss = 6998, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8186, Miss = 6559, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8587, Miss = 6793, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8692, Miss = 6733, Miss_rate = 0.775, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8585, Miss = 6774, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 9014, Miss = 6847, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 8616, Miss = 6758, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 8795, Miss = 6954, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 9250, Miss = 7045, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 9129, Miss = 7066, Miss_rate = 0.774, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[19]: Access = 8759, Miss = 6950, Miss_rate = 0.793, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[20]: Access = 8758, Miss = 6959, Miss_rate = 0.795, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[21]: Access = 8823, Miss = 6880, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 9375, Miss = 7213, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 8521, Miss = 6743, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 8355, Miss = 6661, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 8294, Miss = 6618, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 8844, Miss = 6912, Miss_rate = 0.782, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[27]: Access = 8705, Miss = 6865, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 8827, Miss = 6984, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 8661, Miss = 6845, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 8636, Miss = 6817, Miss_rate = 0.789, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[31]: Access = 9204, Miss = 6986, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 8543, Miss = 6783, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 8786, Miss = 6926, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 8207, Miss = 6577, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 9293, Miss = 7101, Miss_rate = 0.764, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[36]: Access = 8570, Miss = 6682, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 9068, Miss = 6960, Miss_rate = 0.768, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 9007, Miss = 6970, Miss_rate = 0.774, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[39]: Access = 8587, Miss = 6897, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 8344, Miss = 6676, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 8736, Miss = 6950, Miss_rate = 0.796, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[42]: Access = 8806, Miss = 6905, Miss_rate = 0.784, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[43]: Access = 8801, Miss = 6912, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 9171, Miss = 7080, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 8705, Miss = 6842, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 8497, Miss = 6604, Miss_rate = 0.777, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[47]: Access = 8445, Miss = 6699, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 8588, Miss = 6875, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 8204, Miss = 6647, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 8596, Miss = 6898, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 8359, Miss = 6755, Miss_rate = 0.808, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[52]: Access = 9144, Miss = 7211, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 8879, Miss = 7018, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 8136, Miss = 6602, Miss_rate = 0.811, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[55]: Access = 9494, Miss = 7414, Miss_rate = 0.781, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[56]: Access = 8558, Miss = 6825, Miss_rate = 0.797, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[57]: Access = 8785, Miss = 6902, Miss_rate = 0.786, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[58]: Access = 8993, Miss = 6967, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 8307, Miss = 6823, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 8706, Miss = 6784, Miss_rate = 0.779, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[61]: Access = 8885, Miss = 6997, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[62]: Access = 8785, Miss = 6853, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 8541, Miss = 6835, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 8381, Miss = 6749, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 8676, Miss = 6844, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 8654, Miss = 6859, Miss_rate = 0.793, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[67]: Access = 8334, Miss = 6721, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 8545, Miss = 6668, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 8853, Miss = 6891, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 8815, Miss = 6792, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 8680, Miss = 6883, Miss_rate = 0.793, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[72]: Access = 8264, Miss = 6526, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 8760, Miss = 6896, Miss_rate = 0.787, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[74]: Access = 8271, Miss = 6550, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 8549, Miss = 6787, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 8739, Miss = 6948, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 8566, Miss = 6892, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 8636, Miss = 6712, Miss_rate = 0.777, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[79]: Access = 8212, Miss = 6672, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 696094
	L1D_total_cache_misses = 548585
	L1D_total_cache_miss_rate = 0.7881
	L1D_total_cache_pending_hits = 35
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.052
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 145974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 287023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 35
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 547304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148825

Total_core_cache_fail_stats:
ctas_completed 23448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2105, 1634, 1406, 1647, 1406, 1417, 1571, 1406, 1406, 1530, 1417, 1654, 1488, 1561, 1937, 1552, 1718, 1698, 1563, 1729, 1718, 1832, 1530, 1762, 1708, 1843, 1541, 1530, 1530, 2189, 1541, 1790, 1492, 1479, 1281, 1500, 1700, 1314, 1314, 1479, 1666, 1384, 1438, 1428, 1801, 1429, 1395, 1543, 1509, 1727, 1633, 1354, 1520, 1436, 1479, 1634, 1343, 1551, 1365, 1602, 1354, 1447, 1613, 1521, 
gpgpu_n_tot_thrd_icount = 258325856
gpgpu_n_tot_w_icount = 8072683
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 432997
gpgpu_n_mem_write_global = 148825
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12178778
gpgpu_n_store_insn = 191920
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 72032256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3157
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6409015	W0_Idle:3646699	W0_Scoreboard:15044391	W1:762925	W2:153612	W3:22650	W4:5146	W5:968	W6:143	W7:55	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7127184
single_issue_nums: WS0:2018508	WS1:2017950	WS2:2017264	WS3:2018961	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3463976 {8:432997,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5953000 {40:148825,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17319880 {40:432997,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1190600 {8:148825,}
maxmflatency = 3681 
max_icnt2mem_latency = 3513 
maxmrqlatency = 108 
max_icnt2sh_latency = 28 
averagemflatency = 344 
avg_icnt2mem_latency = 157 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:39386 	14947 	9054 	10240 	14360 	5856 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	402268 	106637 	29758 	38104 	5055 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	481586 	9448 	5925 	7107 	14325 	30642 	29638 	3151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	536853 	35078 	9296 	595 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	186 	23 	15 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8155      8391      8546      8510      9364      9314     10224     10150      5783      9693      6054      7595      6750      6710      7550      7581 
dram[1]:      8110      8384      8569      8537      9376      9298     10215     10174      6324      5795      5908      7507      6706      6691      7525      7589 
dram[2]:      8182      8293      8534      8516      9391      9339     10183     14555      5783      5782      9510      5930      6746      6678      7573     11746 
dram[3]:      8308      8316      8568      8532     10220     10008     10159     10211      5782      5795      6311      5890     11023      6655      7585      9104 
dram[4]:      8100      8180      8473      8556      9364      9419     10182     10227      5783     14892      5928      5930      6770      6767      7586      7616 
dram[5]:      8292     15688      8490      8544      9344      9396     10178     10215     10920      5795      5908      5890      6765      6775      7545      7588 
dram[6]:      8272      8293      8471      8517      9348      9302     10143     10045      5942      5782      5928      5930     10565      6783      7581      7602 
dram[7]:      8297      8328      8483      8869      9376      9271     10151     15897      5782     16136      5908      5890     15899      6782      7565      7581 
dram[8]:      8064      8190      8488      8554      9360      9330     14912     16060      5784      5782      6258      5908      6770      6757      7565      7590 
dram[9]:      8100      8379      8514      8582      9376      9727     10114     10153      6821      5782      6201      5911      6775      6777      7569      7562 
dram[10]:      8139      8284      8509      8528      9334      9328     15523     10137      5784      6572      5907      5908      6783      6757      7588      7600 
dram[11]:      8107      8317      9117      8565      9312      9314     10069     10166      5783      6792      5910      5911      6774      6778      7562      7564 
dram[12]:      8268      9244      8504      8552      9303      9343     10207     10185      5784      5782      5907      5908      6759      6787      7578      9763 
dram[13]:      8147      8300     11248      8538      9267      9332     10182     15852      5784     11978      5910      5911      6705      6770      7545      7532 
dram[14]:      6153     10571      8502      8510      9355      9348     10211     10166      6288      5782     12128      5908      6766      7693      7593      7596 
dram[15]:     11629      8399      9157      8544     11442      9341     15185     10135      5783     11954      6677      5911      6702      6762      7592      7558 
dram[16]:      8070      8292      8493      8506      9311      9258     10118     10151      7224      5782      5928      6690      6761      6757      9989      7570 
dram[17]:      8104      8313      8501      8550      9274     15406     10099     10181      5782      7253      8015      5924      6733      6757      7537      7546 
dram[18]:      8261      8400     12014      8512      9279      9330     10114     10167      5783      7711      5928      8510      6746      6770      7572      7570 
dram[19]:      8284      8415      8521      9943      9259      9310     13022     10187      9293      7194     14468      5924      7976      6742      7537      7541 
dram[20]:      8260     12385      8529      8489      9345      9335     10214     10046      6613      5782      5928      9452      6763      6781      7596      7570 
dram[21]:      8280     11794      9696      9694      9364     11097     10181     10081      7161      5795      8482      5924      6727      6775      7580      7588 
dram[22]:      8138      9440     10450      8509      9376     11245     10198     10150      5783      5782      5928      6233      6755      6779      7570      7568 
dram[23]:      8168      9877      8528      8508     10617      9327     10218     10119      5782      5833     12507      5924      7102      7970      7549      7565 
dram[24]:      8257      8288      8494      8498      9250      9371     10141     10119      5783     11927      5928      5930      7683      6787      7557      7600 
dram[25]:      8280      8325      8516      8506      9266      9349     10150     10090      6440      5795      5911      5924      6751      6734      7664      7685 
dram[26]:      8909      8288      8542     11272      9399      9377     10151     10142      5783      9617      5928      5930      9476      6774      7561      7573 
dram[27]:      8092      8311      8533      8522      9372      9364     10185     10154      6408      5795      6476      5924      7117      6777      7538      7580 
dram[28]:      8123      8174      8485      8916      9371      9368     10054     10643      5783      6478      5928      5930      6733      6798      7642      7550 
dram[29]:      8092      8184      8532      8538      9341     13526     10951     10137      6048      5795      5911      5924      6757      6730      7537      7656 
dram[30]:      8146      8087      8526      8516      9299      9348     10103     13445      5783      6894      5928      5930      6725      6775      7568      7557 
dram[31]:      8186      8104      9770      8536      9271      9302     10095     10183      5782      5795      5911      5924      6751      6735      7540      7533 
average row accesses per activate:
dram[0]:  3.637931  5.026316  5.303030  6.851852  4.619048  6.259259  3.804878  4.218750  4.465117  3.555556  6.241379  5.617647  4.642857  7.833333  5.470588  5.676471 
dram[1]:  4.020000  5.766667  6.888889  4.707317  4.800000  4.045455  3.547619  3.564103  3.775510  4.304348  4.736842  7.521739  4.380952  4.743590  6.678571  5.228571 
dram[2]:  4.318182  6.333333  5.875000  4.785714  4.196078  5.866667  5.074074  5.535714  3.905660  4.377778  4.756098  5.628572  4.080000  6.322581  5.138889  3.138462 
dram[3]:  4.125000  5.055555  5.735294  4.348837  5.647059  3.980000  3.636364  4.468750  3.491228  4.062500  4.291667  4.800000  4.800000  7.074074  4.477273  7.076923 
dram[4]:  4.500000  4.232558  3.833333  4.511628  4.039216  6.000000  3.145833  4.387097  4.547619  6.846154  4.725000  5.333333  3.865385  4.400000  4.743590  9.210526 
dram[5]:  4.789474  5.108108  4.148936  4.923077  7.347826  4.062500  3.810811  3.431818  5.200000  4.045455  4.720930  5.937500  4.488372  3.600000  4.682927  6.206897 
dram[6]:  4.971428  5.147059  3.943396  5.718750  4.560976  4.270833  3.767442  3.098039  5.054054  4.525000  4.651163  4.000000  6.032258  4.266667  5.305555  4.152174 
dram[7]:  3.959184  4.690476  4.595238  5.333333  4.974359  6.300000  3.921053  3.382979  5.558824  5.781250  3.882353  4.020408  4.212766  4.725000  5.166667  4.217391 
dram[8]:  5.352941  4.511628  5.108108  5.687500  6.033333  6.241379  3.500000  3.386364  4.970588  4.731707  8.500000  4.604651  5.545455  7.608696  5.656250  3.673077 
dram[9]:  6.692307  5.194445  5.282051  5.529412  5.147059  5.289474  3.708333  4.724138  5.212121  3.435484  4.711111  6.310345  5.352941  4.923077  4.270833  4.794872 
dram[10]:  5.406250  6.310345  5.843750  5.625000  4.487805  5.138889  4.305555  4.606061  3.620000  5.800000  6.032258  3.328358  4.536585  5.128205  5.243243  6.481482 
dram[11]:  5.470588  4.523809  3.814815  5.055555  4.634146  6.100000  3.595238  3.117647  5.500000  3.978723  4.634146  5.052631  4.769231  4.613636  6.880000  4.785714 
dram[12]:  4.609756  5.323529  4.326530  4.545455  5.081081  6.555555  4.071429  3.921053  5.030303  4.560976  3.905660  3.685185  4.166667  6.884615  5.656250  5.781250 
dram[13]:  4.088889  5.548387  5.189189  5.472222  5.800000  4.585366  4.000000  3.377778  6.916667  5.363636  5.545455  4.720930  4.477273  7.200000  4.431818  6.071429 
dram[14]:  5.870968  5.400000  5.250000  5.870968  4.585366  5.181818  4.314286  3.666667  4.275000  4.585366  4.948718  4.815790  5.470588  5.588235  4.571429  6.642857 
dram[15]:  4.707317  5.264706  6.062500  5.666667  5.111111  4.595238  4.027027  4.058824  6.192307  3.666667  3.773585  5.342857  4.921052  4.558139  5.562500  4.571429 
dram[16]:  5.400000  4.454545  5.515152  6.161290  7.625000  5.297297  4.250000  3.115385  6.107143  4.888889  4.690476  4.750000  7.304348  4.558139  5.676471  4.240000 
dram[17]:  5.027027  5.361111  4.510638  4.634146  4.500000  4.780488  4.250000  4.181818  4.769231  4.547619  5.457143  4.304348  4.604651  5.606061  5.111111  4.377778 
dram[18]:  5.382353  4.650000  4.675000  5.228571  5.562500  4.875000  3.820513  3.710526  4.769231  4.260870  4.204545  4.522727  4.815790  4.020408  5.378378  6.100000 
dram[19]:  5.294117  5.382353  6.448276  3.920000  7.125000  7.800000  3.395833  3.666667  5.806452  4.106383  4.775000  4.340909  4.948718  5.088235  6.233333  5.900000 
dram[20]:  6.333333  6.592593  4.725000  4.386364  4.500000  6.615385  3.586957  5.148148  4.488372  4.209302  4.769231  5.558824  4.571429  5.171429  6.857143  7.192307 
dram[21]:  4.512195  5.741935  4.894737  6.400000  5.666667  6.833333  3.102041  5.541667  5.933333  5.933333  9.055555  5.243243  4.304348  8.136364  4.666667  5.709677 
dram[22]:  6.137931  4.173913  5.875000  4.191489  5.194445  5.333333  3.523809  4.055555  4.400000  4.945946  5.054054  5.323529  4.511628  5.135135  4.333333  4.558139 
dram[23]:  4.571429  5.294117  3.589286  5.900000  5.210526  4.487805  4.027778  4.676471  4.272727  5.250000  5.128205  4.581395  5.787879  5.222222  4.750000  4.127660 
dram[24]:  4.815790  5.142857  3.631579  4.533333  4.829268  5.312500  3.104167  4.531250  5.645161  3.769231  3.961539  4.363636  5.393939  5.676471  5.636364  5.500000 
dram[25]:  5.363636  5.774194  6.344828  5.342857  4.104167  3.940000  3.815789  4.533333  4.615385  4.736842  4.650000  5.102564  4.465117  6.193548  7.080000  4.363636 
dram[26]:  4.619048  4.304348  6.178571  5.024390  8.380953  6.923077  3.736842  4.558824  4.589744  3.792453  4.857143  3.500000  6.296296  4.040816  4.058824  5.000000 
dram[27]:  5.548387  5.774194  6.310345  4.130435  4.447369  4.176471  3.947368  4.257143  4.386364  6.500000  3.886792  4.160000  5.676471  4.973684  4.061224  5.051282 
dram[28]:  4.021276  5.055555  4.704545  4.902439  4.825000  4.729730  4.300000  4.545455  3.686275  4.729730  5.083333  4.180000  4.212766  3.796610  8.900000  4.391304 
dram[29]:  4.452381  7.347826  5.575758  8.227273  7.375000  5.027027  3.736842  4.352941  5.054054  4.428571  6.137931  4.558139  4.725000  4.500000  5.081081  6.730769 
dram[30]:  5.303030  5.081081  5.189189  4.534883  5.500000  4.882353  3.609756  3.846154  5.090909  4.972222  5.052631  4.880952  4.804878  6.961538  4.609756  4.894737 
dram[31]:  5.878788  4.500000  6.629630  5.157895  6.000000  4.692307  3.476191  6.789474  5.424242  5.000000  5.051282  4.340425  4.488372  4.222222  4.878049  4.297873 
average row locality = 93993/19572 = 4.802422
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       210       191       173       184       193       168       152       132       187       186       177       186       191       185       184       191 
dram[1]:       196       171       185       191       191       176       148       138       178       192       177       170       181       183       185       181 
dram[2]:       189       170       188       199       212       175       136       149       202       192       193       187       197       191       185       200 
dram[3]:       195       176       193       187       189       194       157       140       193       193       197       189       187       186       196       184 
dram[4]:       187       178       205       193       202       174       148       133       186       173       188       187       198       196       182       174 
dram[5]:       180       186       193       189       166       191       140       151       177       172       199       189       190       195       190       179 
dram[6]:       173       172       203       181       186       201       160       156       183       176       194       193       186       190       188       188 
dram[7]:       191       196       190       190       192       189       148       157       181       179       194       194       194       186       185       191 
dram[8]:       182       191       187       181       180       179       159       147       164       189       168       197       181       171       180       191 
dram[9]:       173       181       205       187       171       197       175       136       167       204       204       180       181       187       201       183 
dram[10]:       171       180       185       178       182       182       154       148       176       170       183       215       181       195       192       173 
dram[11]:       185       188       203       182       188       181       149       155       172       184       188       190       181       200       169       198 
dram[12]:       187       179       210       197       186       175       167       145       161       183       202       193       200       177       180       185 
dram[13]:       181       171       191       195       171       187       142       150       162       173       181       199       192       180       194       169 
dram[14]:       180       187       187       181       186       170       150       150       169       186       189       179       183       190       192       183 
dram[15]:       191       176       189       186       182       192       146       136       157       193       193       183       184       194       178       191 
dram[16]:       186       192       180       189       179       190       148       155       166       171       193       188       167       190       188       210 
dram[17]:       185       189       210       189       186       191       151       138       184       187       187       194       195       181       184       194 
dram[18]:       183       182       184       181       178       192       146       139       185       188       181       197       183       194       191       179 
dram[19]:       176       182       184       195       167       156       159       140       177       186       184       189       191       172       185       175 
dram[20]:       170       176       188       191       197       168       163       139       191       178       185       187       190       180       192       187 
dram[21]:       184       176       183       189       169       164       148       133       175       177       162       191       197       177       195       176 
dram[22]:       177       187       185       195       183       189       143       143       193       179       186       177       190       186       194       193 
dram[23]:       188       177       200       175       194       182       143       152       183       186       196       194       191       185       206       191 
dram[24]:       182       179       206       200       196       170       145       140       172       187       203       189       177       193       186       185 
dram[25]:       176       178       183       185       195       197       143       135       177       179       185       193       191       189       176       190 
dram[26]:       188       194       171       205       175       177       138       151       173       197       201       200       167       194       203       182 
dram[27]:       170       177       181       187       169       208       148       145       188       166       202       205       189       187       197       193 
dram[28]:       187       179       205       196       190       172       127       141       184       175       182       204       193       220       178       197 
dram[29]:       187       168       183       179       173       181       138       145       180       184       178       190       185       187       186       173 
dram[30]:       172       188       189       194       196       163       144       143       164       177       189       201       195       181       187       183 
dram[31]:       193       176       177       195       185       180       144       124       176       175       193       201       188       189       195       195 
total dram reads = 92555
bank skew: 220/124 = 1.77
chip skew: 2965/2796 = 1.06
number of total write accesses:
dram[0]:         1         0         2         1         1         1         4         4         6         6         4         7         5         3         2         2 
dram[1]:         6         3         1         2         1         2         1         1         7         8         5         4         3         2         2         3 
dram[2]:         1         1         0         2         3         1         1         7         7         6         2        10         9         6         0         4 
dram[3]:         3         8         2         0         3         7         3         3         6         2        12         3         5         6         1         0 
dram[4]:         2         4         4         1         6         0         4         5         5         6         1         6         3         2         3         1 
dram[5]:         2         3         2         3         5         7         2         0         5         6         4         1         3         3         2         1 
dram[6]:         1         3         7         2         1         4         2         2         6         6         7         8         1         2         3         3 
dram[7]:         4         1         3         2         3         0         1         2        10         7         4         5         4         3         1         3 
dram[8]:         0         4         3         1         1         2         2         2         7         7         2         1         2         4         1         0 
dram[9]:         1         7         3         1         4         5         4         1         5        10        10         3         1         7         5         4 
dram[10]:         2         3         2         3         2         3         1         7         5         6         6        12         5         7         2         2 
dram[11]:         1         2         3         0         2         2         2         4         4         3         4         3         7         3         3         4 
dram[12]:         2         3         2         3         4         3         4         5         6         4         7         8         0         2         1         0 
dram[13]:         3         2         1         2         4         1         2         2         4         4         2         5         5         0         1         1 
dram[14]:         2         2         2         1         4         1         1         5         3         2         4         4         3         0         0         3 
dram[15]:         2         3         5         1         2         1         5         3         4         6        10         5         4         4         0         1 
dram[16]:         3         5         2         3         5         6         6         8         5         6         4         2         2         8         5         2 
dram[17]:         1         4         2         1         4         7         5         0         2         4         4         5         4         4         0         3 
dram[18]:         0         4         4         2         0         4         3         2         1         9         4         2         0         4         8         5 
dram[19]:         5         1         4         2         5         0         6         3         3         8         9         2         3         1         4         2 
dram[20]:         2         2         2         2         1         4         2         0         2         3         1         4         2         1         0         0 
dram[21]:         1         2         5         3         1         0         4         0         6         1         2         4         1         2         1         1 
dram[22]:         1         5         4         3         4         3         6         3         6         4         1         4         6         5         2         5 
dram[23]:         5         3         1         2         4         4         3         8         5         3         4         4         0         4         4         4 
dram[24]:         1         2         1         5         3         0         4         5         4        10         3         3         1         0         0         2 
dram[25]:         1         1         1         2         4         0         2         1         3         1         1         8         1         3         1         2 
dram[26]:         8         5         2         1         2         4         4         7         6         4         4         3         4         5         4         4 
dram[27]:         4         2         2         3         0         6         3         4         5         3         5         3         4         3         2         4 
dram[28]:         3         3         2         5         3         3         2        14         4         0         1         6         5         4         0         5 
dram[29]:         0         2         1         3         4         6         6         4         8         2         0         7         4         2         2         2 
dram[30]:         4         0         3         1         2         3         4         7         4         2         3         4         2         0         2         3 
dram[31]:         2         4         2         1         1         3         3         7         4         5         7         5         6         1         5         8 
total dram writes = 1679
min_bank_accesses = 0!
chip skew: 72/28 = 2.57
average mf latency per bank:
dram[0]:       1823      2017      2141      2026      1878      2261      1675      1685      1921      1940      2120      1897      1875      2062      2010      1812
dram[1]:       1997      2161      2058      1931      1901      2175      1914      1582      1839      1896      1987      2076      1826      2036      2090      2020
dram[2]:       2076      2238      2112      1848      1822      1973      1793      1351      1713      1965      2104      2058      1596      1992      2027      1943
dram[3]:       1881      2083      1902      2157      1934      1918      1780      1632      1755      1786      1877      2031      1861      2044      1872      2041
dram[4]:       2075      2196      1960      2210      1850      2134      1669      1821      1851      1940      2084      2038      2065      1888      1882      2198
dram[5]:       2075      2216     98453      2060      2232      1867      1762      1706      2030      1891      2179      2177      2063      2081      2078      2339
dram[6]:       2217      2215      1919      1980      1964      1803      1533      1564      1780      1938      2013      1950      2005      1948      2048      2105
dram[7]:       2095      2046      1862      2092      2116      1972      1747      1501      1740      1912      2093      2126      1873      1892      1915      1940
dram[8]:       1991      1846      1952      2074      2085      2154      1660      1520      2050      1726      2260      1925      1942      2077      1979      1858
dram[9]:       1938      2100      1877      1944      2109      1675      1514      1619      1993      1564      1841      2189      2013      2001      1837      1964
dram[10]:       2042      2173      1928      2204      2096      2000      1672      1657      1832      2014      1793      1856      1969      1897      2023      2038
dram[11]:       1910      1787      1964      2215      2097      1890      1681      1479      1972      1761      2029      1927      1870      1865      2168      1790
dram[12]:       2068      1946      1693      1904      1986      2001      1547      1561      2071      1950      1772      2091      1932      1956      2127      1891
dram[13]:       2082      2080      1787      1852      2093      2115      1661      1492      1901      1698      2044      2045      2082      2142      2027      2010
dram[14]:       2162      1788      1887      1887      2035      2236      1799      1562      1852      1703      1896      2043      2023      1999      1945      1965
dram[15]:       2044      1893      1819      1861      2063      1863      1770      1659      2087      1702      1984      2042      2076      2009      2065      1817
dram[16]:       2052      1835      1962      1899      1928      1900      1497      1530      1998      2018      2053      1948      2086      1853      2076      1921
dram[17]:       2096      1893      1782      1940      1949      1862      1487      1538      1922      1964      1881      1913      1735      2069      2088      1989
dram[18]:       2002      2008      2054      1976      1940      1968      1656      1701      1899      1709      2026      1976      1940      1962      1833      1991
dram[19]:       1896      1972      2139      1804      1980      2192      1369      1545      1979      1849      2075      2041      1838      2078      1893      2063
dram[20]:       2109      1993      1890      1961      1888      2076      1474      1641      1750      1941      1965      1934      1909      2070      1931      2054
dram[21]:       2139      2106      1913      1981      2227      2222      1429      1586      1808      1924      2199      2194      1886      2053      1863      2115
dram[22]:       2138      1842      1962      1800      1941      1782      1627      1505      1796      1802      1979      2066      1763      1931      1935      1894
dram[23]:       1875      1847      1881      1946      1767      1875      1659      1481      1833      1855      1984      1870      1996      1999      1772      1819
dram[24]:       2063      2196      1951      1599      1876      2183      1603      1699      1772      1742      2010      1993      2062      1861      1863      1986
dram[25]:       1988      2033      1992      1978      1887      1716      1589      1738      1797      1855      1963      1950      1777      1882      2014      1962
dram[26]:       1946      1794      2027      1858      2191      2018      1768      1598      1829      1806      1928      1962      2025      1863      1781      2032
dram[27]:       2084      2119      2148      1972      2133      1880      1565      1723      1666      2056      1924      1989      1978      1877      2023      1904
dram[28]:       1833      2066      1833      1930      1893      2055      1695      1507      1813      1911      1970      1819      1859      1669      2205      1947
dram[29]:       1995      2131      1983      2164      1974      1770      1663      1564      1747      1812      2071      1984      1911      2046      1967      2088
dram[30]:       2106      1871      1848      1879      1870      2176      1538      1582      2011      1892      2010      1794      1854      2031      1970      1972
dram[31]:       1813      2141      2234      1976      2158      2110      1514      1766      1873      1873      1838      2000      1989      1827      1978      1806
maximum mf latency per bank:
dram[0]:       3677      2216      2034      2450      1775      1813      1735      2506      3055      3110      2864      2120      2076      2353      2477      2162
dram[1]:       2785      2190      2304      2238      2337      1954      1922      2495      2566      3600      2584      2486      1835      2274      2907      2311
dram[2]:       2831      2186      2704      2043      1806      2040      1918      2758      3258      3028      2511      2475      1945      2768      2465      3681
dram[3]:       2156      1994      1751      2320      1981      2261      2731      2592      2728      3665      2473      3046      1993      2136      2112      2372
dram[4]:       2386      2660      2832      2294      2422      2509      2589      2052      2766      2756      2738      2650      2283      2278      2546      2830
dram[5]:       2461      2646      3680      2342      2608      2466      1835      2668      3126      3088      3057      2827      2649      2780      2923      3678
dram[6]:       2448      2514      2800      2406      2768      1982      2125      2303      2537      3129      3038      3052      2647      2436      2976      2686
dram[7]:       2603      2338      2016      2286      2424      1905      1753      2969      2927      3038      2564      3533      2128      2089      2330      2614
dram[8]:       2321      2349      2158      2795      2131      2386      2406      2158      2807      2686      2136      2999      2179      2873      2662      2276
dram[9]:       2171      2277      2194      2187      2272      2172      2356      1709      2705      3088      2540      2902      2698      2393      2727      2117
dram[10]:       2523      2508      2821      2055      2270      1815      2297      1898      2561      2633      2332      2303      2460      2275      2115      2174
dram[11]:       2610      1762      2655      2792      2021      1781      1873      2065      2746      2664      2710      2317      1966      2057      2957      1781
dram[12]:       2673      2427      1877      2070      2328      1681      2435      2427      2629      3532      2578      2520      2105      1969      2957      1862
dram[13]:       2666      2732      2020      2099      1988      2101      2116      2808      2940      3097      2563      2679      2637      2055      2423      2163
dram[14]:       2341      2805      1787      1845      1820      2090      2113      2743      2773      2582      2213      2406      2640      2157      2414      2162
dram[15]:       2296      1932      1773      1624      2328      2388      1637      1576      2735      2702      2508      2650      2244      2433      1902      2423
dram[16]:       2266      2423      2332      2317      2076      2006      2518      1520      2618      2761      2295      2413      2569      2195      2226      2057
dram[17]:       2641      2419      2291      2098      2039      2087      2405      1814      2694      2896      2654      2645      2299      2909      1844      2277
dram[18]:       2424      2056      2649      1799      2221      2079      1458      2246      2546      2694      2421      2531      2007      2824      1856      2123
dram[19]:       2323      2424      2545      2017      1774      1881      1324      1678      2572      2778      2812      2575      2632      2191      2361      2348
dram[20]:       2195      2054      2713      2326      2060      1868      1446      2167      2782      2610      2165      2418      2927      1981      1919      2068
dram[21]:       1943      2051      1913      2361      1847      2148      1365      1868      2699      2574      2315      2734      2210      2181      2113      1835
dram[22]:       2292      1799      2199      2357      2040      1956      2002      2258      2695      2625      2391      2467      2131      2696      1893      1837
dram[23]:       2596      2478      1939      2382      2060      1868      2056      2267      2902      2858      2149      2579      2834      1988      1994      1786
dram[24]:       2084      2641      2297      2028      2038      2346      2121      1591      2591      2566      2796      2396      2109      1965      2040      2041
dram[25]:       2426      1906      2145      2090      1875      1956      1530      2115      2740      2666      2567      2599      2072      1944      1944      1899
dram[26]:       2424      1564      2451      2801      2095      2393      1954      2173      3122      2990      2396      2265      1973      2066      2154      2208
dram[27]:       2119      2192      2419      2063      2036      2551      2123      2626      2590      2573      2603      2490      2279      2301      2117      2066
dram[28]:       1986      1940      2664      2167      2334      1732      1801      1458      2952      2490      2227      2053      1924      1938      2304      2346
dram[29]:       2747      1894      2395      2798      2641      1938      2176      1791      2800      2852      2544      2337      1947      1962      2208      2326
dram[30]:       2672      1983      2531      2317      2644      1912      2722      2677      2770      2734      2296      2530      2104      2386      2204      1908
dram[31]:       2005      3669      2746      2588      2341      2351      2126      2714      2821      2568      2645      2449      2110      1972      2159      2424
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134474 n_act=592 n_pre=576 n_ref_event=0 n_req=2934 n_rd=2890 n_rd_L2_A=0 n_write=0 n_wr_bk=49 bw_util=0.02122
n_activity=24424 dram_eff=0.1203
bk0: 210a 136910i bk1: 191a 137489i bk2: 173a 137651i bk3: 184a 137771i bk4: 193a 137405i bk5: 168a 137765i bk6: 152a 137431i bk7: 132a 137659i bk8: 187a 137387i bk9: 186a 137062i bk10: 177a 137710i bk11: 186a 137595i bk12: 191a 137442i bk13: 185a 137805i bk14: 184a 137610i bk15: 191a 137543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798228
Row_Buffer_Locality_read = 0.810381
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.336894
Bank_Level_Parallism_Col = 1.244410
Bank_Level_Parallism_Ready = 1.078258
write_to_read_ratio_blp_rw_average = 0.050970
GrpLevelPara = 1.212037 

BW Util details:
bwutil = 0.021216 
total_CMD = 138528 
util_bw = 2939 
Wasted_Col = 6489 
Wasted_Row = 4894 
Idle = 124206 

BW Util Bottlenecks: 
RCDc_limit = 6175 
RCDWRc_limit = 380 
WTRc_limit = 55 
RTWc_limit = 171 
CCDLc_limit = 682 
rwq = 0 
CCDLc_limit_alone = 669 
WTRc_limit_alone = 45 
RTWc_limit_alone = 168 

Commands details: 
total_CMD = 138528 
n_nop = 134474 
Read = 2890 
Write = 0 
L2_Alloc = 0 
L2_WB = 49 
n_act = 592 
n_pre = 576 
n_ref = 0 
n_req = 2934 
total_req = 2939 

Dual Bus Interface Util: 
issued_total_row = 1168 
issued_total_col = 2939 
Row_Bus_Util =  0.008432 
CoL_Bus_Util = 0.021216 
Either_Row_CoL_Bus_Util = 0.029265 
Issued_on_Two_Bus_Simul_Util = 0.000383 
issued_two_Eff = 0.013074 
queue_avg = 0.114554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.114554
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134470 n_act=613 n_pre=597 n_ref_event=0 n_req=2886 n_rd=2843 n_rd_L2_A=0 n_write=0 n_wr_bk=51 bw_util=0.02089
n_activity=24473 dram_eff=0.1183
bk0: 196a 137248i bk1: 171a 137695i bk2: 185a 137766i bk3: 191a 137452i bk4: 191a 137421i bk5: 176a 137312i bk6: 148a 137433i bk7: 138a 137529i bk8: 178a 137172i bk9: 192a 137234i bk10: 177a 137456i bk11: 170a 137821i bk12: 181a 137405i bk13: 183a 137513i bk14: 185a 137731i bk15: 181a 137550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787595
Row_Buffer_Locality_read = 0.799156
Row_Buffer_Locality_write = 0.023256
Bank_Level_Parallism = 1.334241
Bank_Level_Parallism_Col = 1.232677
Bank_Level_Parallism_Ready = 1.095024
write_to_read_ratio_blp_rw_average = 0.053956
GrpLevelPara = 1.215678 

BW Util details:
bwutil = 0.020891 
total_CMD = 138528 
util_bw = 2894 
Wasted_Col = 6796 
Wasted_Row = 4997 
Idle = 123841 

BW Util Bottlenecks: 
RCDc_limit = 6471 
RCDWRc_limit = 370 
WTRc_limit = 36 
RTWc_limit = 233 
CCDLc_limit = 662 
rwq = 0 
CCDLc_limit_alone = 653 
WTRc_limit_alone = 35 
RTWc_limit_alone = 225 

Commands details: 
total_CMD = 138528 
n_nop = 134470 
Read = 2843 
Write = 0 
L2_Alloc = 0 
L2_WB = 51 
n_act = 613 
n_pre = 597 
n_ref = 0 
n_req = 2886 
total_req = 2894 

Dual Bus Interface Util: 
issued_total_row = 1210 
issued_total_col = 2894 
Row_Bus_Util =  0.008735 
CoL_Bus_Util = 0.020891 
Either_Row_CoL_Bus_Util = 0.029294 
Issued_on_Two_Bus_Simul_Util = 0.000332 
issued_two_Eff = 0.011336 
queue_avg = 0.117449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.117449
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134296 n_act=637 n_pre=621 n_ref_event=0 n_req=3017 n_rd=2965 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.02184
n_activity=24555 dram_eff=0.1232
bk0: 189a 137377i bk1: 170a 137775i bk2: 188a 137628i bk3: 199a 137378i bk4: 212a 137116i bk5: 175a 137702i bk6: 136a 137791i bk7: 149a 137729i bk8: 202a 137105i bk9: 192a 137281i bk10: 193a 137404i bk11: 187a 137515i bk12: 197a 137196i bk13: 191a 137662i bk14: 185a 137558i bk15: 200a 136786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788863
Row_Buffer_Locality_read = 0.801686
Row_Buffer_Locality_write = 0.057692
Bank_Level_Parallism = 1.388855
Bank_Level_Parallism_Col = 1.263488
Bank_Level_Parallism_Ready = 1.077686
write_to_read_ratio_blp_rw_average = 0.065961
GrpLevelPara = 1.230605 

BW Util details:
bwutil = 0.021837 
total_CMD = 138528 
util_bw = 3025 
Wasted_Col = 6817 
Wasted_Row = 4891 
Idle = 123795 

BW Util Bottlenecks: 
RCDc_limit = 6625 
RCDWRc_limit = 430 
WTRc_limit = 65 
RTWc_limit = 412 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 709 
WTRc_limit_alone = 62 
RTWc_limit_alone = 397 

Commands details: 
total_CMD = 138528 
n_nop = 134296 
Read = 2965 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 637 
n_pre = 621 
n_ref = 0 
n_req = 3017 
total_req = 3025 

Dual Bus Interface Util: 
issued_total_row = 1258 
issued_total_col = 3025 
Row_Bus_Util =  0.009081 
CoL_Bus_Util = 0.021837 
Either_Row_CoL_Bus_Util = 0.030550 
Issued_on_Two_Bus_Simul_Util = 0.000368 
issued_two_Eff = 0.012051 
queue_avg = 0.113782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.113782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134277 n_act=651 n_pre=635 n_ref_event=0 n_req=3012 n_rd=2956 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0218
n_activity=25175 dram_eff=0.12
bk0: 195a 137248i bk1: 176a 137513i bk2: 193a 137588i bk3: 187a 137412i bk4: 189a 137620i bk5: 194a 137139i bk6: 157a 137371i bk7: 140a 137662i bk8: 193a 136937i bk9: 193a 137202i bk10: 197a 137130i bk11: 189a 137425i bk12: 187a 137419i bk13: 186a 137738i bk14: 196a 137306i bk15: 184a 137793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783865
Row_Buffer_Locality_read = 0.797361
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 1.375221
Bank_Level_Parallism_Col = 1.249948
Bank_Level_Parallism_Ready = 1.084106
write_to_read_ratio_blp_rw_average = 0.067486
GrpLevelPara = 1.220750 

BW Util details:
bwutil = 0.021801 
total_CMD = 138528 
util_bw = 3020 
Wasted_Col = 7103 
Wasted_Row = 5116 
Idle = 123289 

BW Util Bottlenecks: 
RCDc_limit = 6775 
RCDWRc_limit = 450 
WTRc_limit = 90 
RTWc_limit = 410 
CCDLc_limit = 665 
rwq = 0 
CCDLc_limit_alone = 640 
WTRc_limit_alone = 83 
RTWc_limit_alone = 392 

Commands details: 
total_CMD = 138528 
n_nop = 134277 
Read = 2956 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 651 
n_pre = 635 
n_ref = 0 
n_req = 3012 
total_req = 3020 

Dual Bus Interface Util: 
issued_total_row = 1286 
issued_total_col = 3020 
Row_Bus_Util =  0.009283 
CoL_Bus_Util = 0.021801 
Either_Row_CoL_Bus_Util = 0.030687 
Issued_on_Two_Bus_Simul_Util = 0.000397 
issued_two_Eff = 0.012938 
queue_avg = 0.105076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.105076
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134354 n_act=640 n_pre=624 n_ref_event=0 n_req=2948 n_rd=2904 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.02135
n_activity=25469 dram_eff=0.1161
bk0: 187a 137412i bk1: 178a 137337i bk2: 205a 137084i bk3: 193a 137316i bk4: 202a 137099i bk5: 174a 137713i bk6: 148a 137258i bk7: 133a 137689i bk8: 186a 137392i bk9: 173a 137791i bk10: 188a 137410i bk11: 187a 137509i bk12: 198a 137128i bk13: 196a 137336i bk14: 182a 137458i bk15: 174a 137972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782904
Row_Buffer_Locality_read = 0.793733
Row_Buffer_Locality_write = 0.068182
Bank_Level_Parallism = 1.346563
Bank_Level_Parallism_Col = 1.229592
Bank_Level_Parallism_Ready = 1.065945
write_to_read_ratio_blp_rw_average = 0.053757
GrpLevelPara = 1.206120 

BW Util details:
bwutil = 0.021346 
total_CMD = 138528 
util_bw = 2957 
Wasted_Col = 7049 
Wasted_Row = 5212 
Idle = 123310 

BW Util Bottlenecks: 
RCDc_limit = 6785 
RCDWRc_limit = 362 
WTRc_limit = 42 
RTWc_limit = 302 
CCDLc_limit = 680 
rwq = 0 
CCDLc_limit_alone = 670 
WTRc_limit_alone = 38 
RTWc_limit_alone = 296 

Commands details: 
total_CMD = 138528 
n_nop = 134354 
Read = 2904 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 640 
n_pre = 624 
n_ref = 0 
n_req = 2948 
total_req = 2957 

Dual Bus Interface Util: 
issued_total_row = 1264 
issued_total_col = 2957 
Row_Bus_Util =  0.009125 
CoL_Bus_Util = 0.021346 
Either_Row_CoL_Bus_Util = 0.030131 
Issued_on_Two_Bus_Simul_Util = 0.000339 
issued_two_Eff = 0.011260 
queue_avg = 0.119608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.119608
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134391 n_act=635 n_pre=619 n_ref_event=0 n_req=2930 n_rd=2887 n_rd_L2_A=0 n_write=0 n_wr_bk=49 bw_util=0.02119
n_activity=24652 dram_eff=0.1191
bk0: 180a 137469i bk1: 186a 137528i bk2: 193a 137230i bk3: 189a 137497i bk4: 166a 137882i bk5: 191a 137223i bk6: 140a 137516i bk7: 151a 137361i bk8: 177a 137540i bk9: 172a 137249i bk10: 199a 137357i bk11: 189a 137615i bk12: 190a 137376i bk13: 195a 137023i bk14: 190a 137426i bk15: 179a 137711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783276
Row_Buffer_Locality_read = 0.793904
Row_Buffer_Locality_write = 0.069767
Bank_Level_Parallism = 1.368368
Bank_Level_Parallism_Col = 1.248834
Bank_Level_Parallism_Ready = 1.085150
write_to_read_ratio_blp_rw_average = 0.056936
GrpLevelPara = 1.221916 

BW Util details:
bwutil = 0.021194 
total_CMD = 138528 
util_bw = 2936 
Wasted_Col = 6954 
Wasted_Row = 5000 
Idle = 123638 

BW Util Bottlenecks: 
RCDc_limit = 6745 
RCDWRc_limit = 351 
WTRc_limit = 56 
RTWc_limit = 396 
CCDLc_limit = 630 
rwq = 0 
CCDLc_limit_alone = 620 
WTRc_limit_alone = 54 
RTWc_limit_alone = 388 

Commands details: 
total_CMD = 138528 
n_nop = 134391 
Read = 2887 
Write = 0 
L2_Alloc = 0 
L2_WB = 49 
n_act = 635 
n_pre = 619 
n_ref = 0 
n_req = 2930 
total_req = 2936 

Dual Bus Interface Util: 
issued_total_row = 1254 
issued_total_col = 2936 
Row_Bus_Util =  0.009052 
CoL_Bus_Util = 0.021194 
Either_Row_CoL_Bus_Util = 0.029864 
Issued_on_Two_Bus_Simul_Util = 0.000383 
issued_two_Eff = 0.012811 
queue_avg = 0.119138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.119138
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134280 n_act=665 n_pre=649 n_ref_event=0 n_req=2982 n_rd=2930 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02157
n_activity=25122 dram_eff=0.1189
bk0: 173a 137576i bk1: 172a 137577i bk2: 203a 137107i bk3: 181a 137648i bk4: 186a 137418i bk5: 201a 137232i bk6: 160a 137395i bk7: 156a 137213i bk8: 183a 137469i bk9: 176a 137386i bk10: 194a 137291i bk11: 193a 137037i bk12: 186a 137634i bk13: 190a 137315i bk14: 188a 137517i bk15: 188a 137237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776995
Row_Buffer_Locality_read = 0.789078
Row_Buffer_Locality_write = 0.096154
Bank_Level_Parallism = 1.401652
Bank_Level_Parallism_Col = 1.258923
Bank_Level_Parallism_Ready = 1.091365
write_to_read_ratio_blp_rw_average = 0.060553
GrpLevelPara = 1.226222 

BW Util details:
bwutil = 0.021570 
total_CMD = 138528 
util_bw = 2988 
Wasted_Col = 7173 
Wasted_Row = 5091 
Idle = 123276 

BW Util Bottlenecks: 
RCDc_limit = 6996 
RCDWRc_limit = 407 
WTRc_limit = 41 
RTWc_limit = 351 
CCDLc_limit = 693 
rwq = 0 
CCDLc_limit_alone = 682 
WTRc_limit_alone = 40 
RTWc_limit_alone = 341 

Commands details: 
total_CMD = 138528 
n_nop = 134280 
Read = 2930 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 665 
n_pre = 649 
n_ref = 0 
n_req = 2982 
total_req = 2988 

Dual Bus Interface Util: 
issued_total_row = 1314 
issued_total_col = 2988 
Row_Bus_Util =  0.009485 
CoL_Bus_Util = 0.021570 
Either_Row_CoL_Bus_Util = 0.030665 
Issued_on_Two_Bus_Simul_Util = 0.000390 
issued_two_Eff = 0.012712 
queue_avg = 0.118135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.118135
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134270 n_act=658 n_pre=642 n_ref_event=0 n_req=3003 n_rd=2957 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.02173
n_activity=25460 dram_eff=0.1182
bk0: 191a 137226i bk1: 196a 137367i bk2: 190a 137389i bk3: 190a 137578i bk4: 192a 137445i bk5: 189a 137705i bk6: 148a 137532i bk7: 157a 137262i bk8: 181a 137486i bk9: 179a 137565i bk10: 194a 137196i bk11: 194a 137155i bk12: 194a 137216i bk13: 186a 137447i bk14: 185a 137563i bk15: 191a 137319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780886
Row_Buffer_Locality_read = 0.791681
Row_Buffer_Locality_write = 0.086957
Bank_Level_Parallism = 1.376959
Bank_Level_Parallism_Col = 1.251821
Bank_Level_Parallism_Ready = 1.095017
write_to_read_ratio_blp_rw_average = 0.058919
GrpLevelPara = 1.218574 

BW Util details:
bwutil = 0.021728 
total_CMD = 138528 
util_bw = 3010 
Wasted_Col = 7197 
Wasted_Row = 5044 
Idle = 123277 

BW Util Bottlenecks: 
RCDc_limit = 6944 
RCDWRc_limit = 366 
WTRc_limit = 69 
RTWc_limit = 443 
CCDLc_limit = 760 
rwq = 0 
CCDLc_limit_alone = 741 
WTRc_limit_alone = 66 
RTWc_limit_alone = 427 

Commands details: 
total_CMD = 138528 
n_nop = 134270 
Read = 2957 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 658 
n_pre = 642 
n_ref = 0 
n_req = 3003 
total_req = 3010 

Dual Bus Interface Util: 
issued_total_row = 1300 
issued_total_col = 3010 
Row_Bus_Util =  0.009384 
CoL_Bus_Util = 0.021728 
Either_Row_CoL_Bus_Util = 0.030737 
Issued_on_Two_Bus_Simul_Util = 0.000375 
issued_two_Eff = 0.012212 
queue_avg = 0.134825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.134825
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134554 n_act=573 n_pre=557 n_ref_event=0 n_req=2880 n_rd=2847 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.02083
n_activity=23520 dram_eff=0.1227
bk0: 182a 137611i bk1: 191a 137332i bk2: 187a 137506i bk3: 181a 137660i bk4: 180a 137662i bk5: 179a 137680i bk6: 159a 137292i bk7: 147a 137353i bk8: 164a 137537i bk9: 189a 137376i bk10: 168a 137961i bk11: 197a 137351i bk12: 181a 137650i bk13: 171a 137833i bk14: 180a 137640i bk15: 191a 137110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801042
Row_Buffer_Locality_read = 0.809273
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 1.342726
Bank_Level_Parallism_Col = 1.243449
Bank_Level_Parallism_Ready = 1.098406
write_to_read_ratio_blp_rw_average = 0.043940
GrpLevelPara = 1.222462 

BW Util details:
bwutil = 0.020833 
total_CMD = 138528 
util_bw = 2886 
Wasted_Col = 6357 
Wasted_Row = 4739 
Idle = 124546 

BW Util Bottlenecks: 
RCDc_limit = 6127 
RCDWRc_limit = 267 
WTRc_limit = 16 
RTWc_limit = 177 
CCDLc_limit = 657 
rwq = 0 
CCDLc_limit_alone = 643 
WTRc_limit_alone = 14 
RTWc_limit_alone = 165 

Commands details: 
total_CMD = 138528 
n_nop = 134554 
Read = 2847 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 573 
n_pre = 557 
n_ref = 0 
n_req = 2880 
total_req = 2886 

Dual Bus Interface Util: 
issued_total_row = 1130 
issued_total_col = 2886 
Row_Bus_Util =  0.008157 
CoL_Bus_Util = 0.020833 
Either_Row_CoL_Bus_Util = 0.028687 
Issued_on_Two_Bus_Simul_Util = 0.000303 
issued_two_Eff = 0.010569 
queue_avg = 0.101849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.101849
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134365 n_act=613 n_pre=597 n_ref_event=0 n_req=2992 n_rd=2932 n_rd_L2_A=0 n_write=0 n_wr_bk=71 bw_util=0.02168
n_activity=24899 dram_eff=0.1206
bk0: 173a 137801i bk1: 181a 137518i bk2: 205a 137469i bk3: 187a 137572i bk4: 171a 137569i bk5: 197a 137457i bk6: 175a 137274i bk7: 136a 137743i bk8: 167a 137603i bk9: 204a 136765i bk10: 204a 137210i bk11: 180a 137687i bk12: 181a 137598i bk13: 187a 137511i bk14: 201a 137204i bk15: 183a 137434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795120
Row_Buffer_Locality_read = 0.810368
Row_Buffer_Locality_write = 0.050000
Bank_Level_Parallism = 1.335980
Bank_Level_Parallism_Col = 1.234337
Bank_Level_Parallism_Ready = 1.078255
write_to_read_ratio_blp_rw_average = 0.079539
GrpLevelPara = 1.207713 

BW Util details:
bwutil = 0.021678 
total_CMD = 138528 
util_bw = 3003 
Wasted_Col = 6927 
Wasted_Row = 5059 
Idle = 123539 

BW Util Bottlenecks: 
RCDc_limit = 6303 
RCDWRc_limit = 495 
WTRc_limit = 88 
RTWc_limit = 524 
CCDLc_limit = 731 
rwq = 0 
CCDLc_limit_alone = 696 
WTRc_limit_alone = 83 
RTWc_limit_alone = 494 

Commands details: 
total_CMD = 138528 
n_nop = 134365 
Read = 2932 
Write = 0 
L2_Alloc = 0 
L2_WB = 71 
n_act = 613 
n_pre = 597 
n_ref = 0 
n_req = 2992 
total_req = 3003 

Dual Bus Interface Util: 
issued_total_row = 1210 
issued_total_col = 3003 
Row_Bus_Util =  0.008735 
CoL_Bus_Util = 0.021678 
Either_Row_CoL_Bus_Util = 0.030052 
Issued_on_Two_Bus_Simul_Util = 0.000361 
issued_two_Eff = 0.012011 
queue_avg = 0.119203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.119203
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134466 n_act=593 n_pre=577 n_ref_event=0 n_req=2919 n_rd=2865 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.02117
n_activity=23836 dram_eff=0.123
bk0: 171a 137671i bk1: 180a 137728i bk2: 185a 137682i bk3: 178a 137610i bk4: 182a 137417i bk5: 182a 137520i bk6: 154a 137572i bk7: 148a 137633i bk8: 176a 137188i bk9: 170a 137664i bk10: 183a 137685i bk11: 215a 136650i bk12: 181a 137393i bk13: 195a 137480i bk14: 192a 137502i bk15: 173a 137750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796848
Row_Buffer_Locality_read = 0.810122
Row_Buffer_Locality_write = 0.092593
Bank_Level_Parallism = 1.361331
Bank_Level_Parallism_Col = 1.258854
Bank_Level_Parallism_Ready = 1.092056
write_to_read_ratio_blp_rw_average = 0.067181
GrpLevelPara = 1.238297 

BW Util details:
bwutil = 0.021173 
total_CMD = 138528 
util_bw = 2933 
Wasted_Col = 6450 
Wasted_Row = 4737 
Idle = 124408 

BW Util Bottlenecks: 
RCDc_limit = 6135 
RCDWRc_limit = 434 
WTRc_limit = 60 
RTWc_limit = 281 
CCDLc_limit = 629 
rwq = 0 
CCDLc_limit_alone = 618 
WTRc_limit_alone = 54 
RTWc_limit_alone = 276 

Commands details: 
total_CMD = 138528 
n_nop = 134466 
Read = 2865 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 2919 
total_req = 2933 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 2933 
Row_Bus_Util =  0.008446 
CoL_Bus_Util = 0.021173 
Either_Row_CoL_Bus_Util = 0.029323 
Issued_on_Two_Bus_Simul_Util = 0.000296 
issued_two_Eff = 0.010094 
queue_avg = 0.105560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.10556
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134361 n_act=638 n_pre=622 n_ref_event=0 n_req=2954 n_rd=2913 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02137
n_activity=25184 dram_eff=0.1175
bk0: 185a 137599i bk1: 188a 137375i bk2: 203a 137049i bk3: 182a 137557i bk4: 188a 137383i bk5: 181a 137637i bk6: 149a 137461i bk7: 155a 137202i bk8: 172a 137643i bk9: 184a 137227i bk10: 188a 137424i bk11: 190a 137409i bk12: 181a 137409i bk13: 200a 137217i bk14: 169a 137808i bk15: 198a 137394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784022
Row_Buffer_Locality_read = 0.794370
Row_Buffer_Locality_write = 0.048780
Bank_Level_Parallism = 1.337140
Bank_Level_Parallism_Col = 1.239946
Bank_Level_Parallism_Ready = 1.084122
write_to_read_ratio_blp_rw_average = 0.055393
GrpLevelPara = 1.213065 

BW Util details:
bwutil = 0.021368 
total_CMD = 138528 
util_bw = 2960 
Wasted_Col = 7108 
Wasted_Row = 5344 
Idle = 123116 

BW Util Bottlenecks: 
RCDc_limit = 6797 
RCDWRc_limit = 340 
WTRc_limit = 30 
RTWc_limit = 307 
CCDLc_limit = 751 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 28 
RTWc_limit_alone = 280 

Commands details: 
total_CMD = 138528 
n_nop = 134361 
Read = 2913 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 638 
n_pre = 622 
n_ref = 0 
n_req = 2954 
total_req = 2960 

Dual Bus Interface Util: 
issued_total_row = 1260 
issued_total_col = 2960 
Row_Bus_Util =  0.009096 
CoL_Bus_Util = 0.021368 
Either_Row_CoL_Bus_Util = 0.030081 
Issued_on_Two_Bus_Simul_Util = 0.000383 
issued_two_Eff = 0.012719 
queue_avg = 0.121896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.121896
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134342 n_act=631 n_pre=615 n_ref_event=0 n_req=2971 n_rd=2927 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.02152
n_activity=25427 dram_eff=0.1172
bk0: 187a 137400i bk1: 179a 137584i bk2: 210a 137184i bk3: 197a 137286i bk4: 186a 137479i bk5: 175a 137764i bk6: 167a 137367i bk7: 145a 137520i bk8: 161a 137602i bk9: 183a 137343i bk10: 202a 137121i bk11: 193a 137068i bk12: 200a 137255i bk13: 177a 137772i bk14: 180a 137636i bk15: 185a 137644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787614
Row_Buffer_Locality_read = 0.798770
Row_Buffer_Locality_write = 0.045455
Bank_Level_Parallism = 1.350328
Bank_Level_Parallism_Col = 1.253469
Bank_Level_Parallism_Ready = 1.099631
write_to_read_ratio_blp_rw_average = 0.048453
GrpLevelPara = 1.234899 

BW Util details:
bwutil = 0.021519 
total_CMD = 138528 
util_bw = 2981 
Wasted_Col = 6863 
Wasted_Row = 5259 
Idle = 123425 

BW Util Bottlenecks: 
RCDc_limit = 6671 
RCDWRc_limit = 374 
WTRc_limit = 53 
RTWc_limit = 177 
CCDLc_limit = 615 
rwq = 0 
CCDLc_limit_alone = 608 
WTRc_limit_alone = 52 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 138528 
n_nop = 134342 
Read = 2927 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 631 
n_pre = 615 
n_ref = 0 
n_req = 2971 
total_req = 2981 

Dual Bus Interface Util: 
issued_total_row = 1246 
issued_total_col = 2981 
Row_Bus_Util =  0.008995 
CoL_Bus_Util = 0.021519 
Either_Row_CoL_Bus_Util = 0.030218 
Issued_on_Two_Bus_Simul_Util = 0.000296 
issued_two_Eff = 0.009795 
queue_avg = 0.143105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.143105
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134564 n_act=575 n_pre=559 n_ref_event=0 n_req=2874 n_rd=2838 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.02077
n_activity=23567 dram_eff=0.1221
bk0: 181a 137272i bk1: 171a 137674i bk2: 191a 137514i bk3: 195a 137575i bk4: 171a 137664i bk5: 187a 137433i bk6: 142a 137574i bk7: 150a 137357i bk8: 162a 137797i bk9: 173a 137579i bk10: 181a 137605i bk11: 199a 137361i bk12: 192a 137280i bk13: 180a 137806i bk14: 194a 137312i bk15: 169a 137697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799930
Row_Buffer_Locality_read = 0.809725
Row_Buffer_Locality_write = 0.027778
Bank_Level_Parallism = 1.333758
Bank_Level_Parallism_Col = 1.240571
Bank_Level_Parallism_Ready = 1.094195
write_to_read_ratio_blp_rw_average = 0.045513
GrpLevelPara = 1.225733 

BW Util details:
bwutil = 0.020768 
total_CMD = 138528 
util_bw = 2877 
Wasted_Col = 6387 
Wasted_Row = 4848 
Idle = 124416 

BW Util Bottlenecks: 
RCDc_limit = 6095 
RCDWRc_limit = 311 
WTRc_limit = 34 
RTWc_limit = 173 
CCDLc_limit = 626 
rwq = 0 
CCDLc_limit_alone = 625 
WTRc_limit_alone = 34 
RTWc_limit_alone = 172 

Commands details: 
total_CMD = 138528 
n_nop = 134564 
Read = 2838 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 575 
n_pre = 559 
n_ref = 0 
n_req = 2874 
total_req = 2877 

Dual Bus Interface Util: 
issued_total_row = 1134 
issued_total_col = 2877 
Row_Bus_Util =  0.008186 
CoL_Bus_Util = 0.020768 
Either_Row_CoL_Bus_Util = 0.028615 
Issued_on_Two_Bus_Simul_Util = 0.000339 
issued_two_Eff = 0.011857 
queue_avg = 0.107393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.107393
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134534 n_act=580 n_pre=564 n_ref_event=0 n_req=2895 n_rd=2862 n_rd_L2_A=0 n_write=0 n_wr_bk=37 bw_util=0.02093
n_activity=24240 dram_eff=0.1196
bk0: 180a 137650i bk1: 187a 137556i bk2: 187a 137556i bk3: 181a 137693i bk4: 186a 137440i bk5: 170a 137607i bk6: 150a 137517i bk7: 150a 137438i bk8: 169a 137407i bk9: 186a 137401i bk10: 189a 137496i bk11: 179a 137491i bk12: 183a 137605i bk13: 190a 137596i bk14: 192a 137396i bk15: 183a 137727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799655
Row_Buffer_Locality_read = 0.808526
Row_Buffer_Locality_write = 0.030303
Bank_Level_Parallism = 1.305621
Bank_Level_Parallism_Col = 1.224025
Bank_Level_Parallism_Ready = 1.083822
write_to_read_ratio_blp_rw_average = 0.042153
GrpLevelPara = 1.202578 

BW Util details:
bwutil = 0.020927 
total_CMD = 138528 
util_bw = 2899 
Wasted_Col = 6544 
Wasted_Row = 4931 
Idle = 124154 

BW Util Bottlenecks: 
RCDc_limit = 6217 
RCDWRc_limit = 282 
WTRc_limit = 19 
RTWc_limit = 168 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 704 
WTRc_limit_alone = 18 
RTWc_limit_alone = 159 

Commands details: 
total_CMD = 138528 
n_nop = 134534 
Read = 2862 
Write = 0 
L2_Alloc = 0 
L2_WB = 37 
n_act = 580 
n_pre = 564 
n_ref = 0 
n_req = 2895 
total_req = 2899 

Dual Bus Interface Util: 
issued_total_row = 1144 
issued_total_col = 2899 
Row_Bus_Util =  0.008258 
CoL_Bus_Util = 0.020927 
Either_Row_CoL_Bus_Util = 0.028832 
Issued_on_Two_Bus_Simul_Util = 0.000354 
issued_two_Eff = 0.012268 
queue_avg = 0.117117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.117117
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134435 n_act=612 n_pre=596 n_ref_event=0 n_req=2916 n_rd=2871 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.02113
n_activity=24152 dram_eff=0.1212
bk0: 191a 137392i bk1: 176a 137546i bk2: 189a 137693i bk3: 186a 137612i bk4: 182a 137538i bk5: 192a 137363i bk6: 146a 137550i bk7: 136a 137619i bk8: 157a 137790i bk9: 193a 136965i bk10: 193a 137125i bk11: 183a 137543i bk12: 184a 137534i bk13: 194a 137353i bk14: 178a 137587i bk15: 191a 137352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790123
Row_Buffer_Locality_read = 0.801811
Row_Buffer_Locality_write = 0.044444
Bank_Level_Parallism = 1.370191
Bank_Level_Parallism_Col = 1.262966
Bank_Level_Parallism_Ready = 1.104544
write_to_read_ratio_blp_rw_average = 0.055372
GrpLevelPara = 1.242220 

BW Util details:
bwutil = 0.021129 
total_CMD = 138528 
util_bw = 2927 
Wasted_Col = 6578 
Wasted_Row = 4947 
Idle = 124076 

BW Util Bottlenecks: 
RCDc_limit = 6415 
RCDWRc_limit = 379 
WTRc_limit = 65 
RTWc_limit = 220 
CCDLc_limit = 580 
rwq = 0 
CCDLc_limit_alone = 576 
WTRc_limit_alone = 64 
RTWc_limit_alone = 217 

Commands details: 
total_CMD = 138528 
n_nop = 134435 
Read = 2871 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 2916 
total_req = 2927 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 2927 
Row_Bus_Util =  0.008720 
CoL_Bus_Util = 0.021129 
Either_Row_CoL_Bus_Util = 0.029546 
Issued_on_Two_Bus_Simul_Util = 0.000303 
issued_two_Eff = 0.010261 
queue_avg = 0.097821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0978214
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134446 n_act=588 n_pre=572 n_ref_event=0 n_req=2955 n_rd=2892 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.0214
n_activity=23018 dram_eff=0.1288
bk0: 186a 137534i bk1: 192a 137304i bk2: 180a 137636i bk3: 189a 137639i bk4: 179a 137825i bk5: 190a 137425i bk6: 148a 137601i bk7: 155a 137117i bk8: 166a 137702i bk9: 171a 137515i bk10: 193a 137387i bk11: 188a 137429i bk12: 167a 137854i bk13: 190a 137322i bk14: 188a 137561i bk15: 210a 137175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801015
Row_Buffer_Locality_read = 0.815699
Row_Buffer_Locality_write = 0.126984
Bank_Level_Parallism = 1.413760
Bank_Level_Parallism_Col = 1.295156
Bank_Level_Parallism_Ready = 1.101215
write_to_read_ratio_blp_rw_average = 0.075513
GrpLevelPara = 1.262110 

BW Util details:
bwutil = 0.021396 
total_CMD = 138528 
util_bw = 2964 
Wasted_Col = 6285 
Wasted_Row = 4457 
Idle = 124822 

BW Util Bottlenecks: 
RCDc_limit = 6001 
RCDWRc_limit = 463 
WTRc_limit = 86 
RTWc_limit = 458 
CCDLc_limit = 606 
rwq = 0 
CCDLc_limit_alone = 585 
WTRc_limit_alone = 81 
RTWc_limit_alone = 442 

Commands details: 
total_CMD = 138528 
n_nop = 134446 
Read = 2892 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 588 
n_pre = 572 
n_ref = 0 
n_req = 2955 
total_req = 2964 

Dual Bus Interface Util: 
issued_total_row = 1160 
issued_total_col = 2964 
Row_Bus_Util =  0.008374 
CoL_Bus_Util = 0.021396 
Either_Row_CoL_Bus_Util = 0.029467 
Issued_on_Two_Bus_Simul_Util = 0.000303 
issued_two_Eff = 0.010289 
queue_avg = 0.113002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.113002
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134320 n_act=632 n_pre=616 n_ref_event=0 n_req=2987 n_rd=2945 n_rd_L2_A=0 n_write=0 n_wr_bk=50 bw_util=0.02162
n_activity=24893 dram_eff=0.1203
bk0: 185a 137544i bk1: 189a 137519i bk2: 210a 137292i bk3: 189a 137397i bk4: 186a 137404i bk5: 191a 137378i bk6: 151a 137590i bk7: 138a 137631i bk8: 184a 137483i bk9: 187a 137330i bk10: 187a 137558i bk11: 194a 137269i bk12: 195a 137299i bk13: 181a 137624i bk14: 184a 137559i bk15: 194a 137292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788416
Row_Buffer_Locality_read = 0.797963
Row_Buffer_Locality_write = 0.119048
Bank_Level_Parallism = 1.349088
Bank_Level_Parallism_Col = 1.236123
Bank_Level_Parallism_Ready = 1.100501
write_to_read_ratio_blp_rw_average = 0.050454
GrpLevelPara = 1.216148 

BW Util details:
bwutil = 0.021620 
total_CMD = 138528 
util_bw = 2995 
Wasted_Col = 6988 
Wasted_Row = 5039 
Idle = 123506 

BW Util Bottlenecks: 
RCDc_limit = 6751 
RCDWRc_limit = 327 
WTRc_limit = 52 
RTWc_limit = 223 
CCDLc_limit = 655 
rwq = 0 
CCDLc_limit_alone = 645 
WTRc_limit_alone = 48 
RTWc_limit_alone = 217 

Commands details: 
total_CMD = 138528 
n_nop = 134320 
Read = 2945 
Write = 0 
L2_Alloc = 0 
L2_WB = 50 
n_act = 632 
n_pre = 616 
n_ref = 0 
n_req = 2987 
total_req = 2995 

Dual Bus Interface Util: 
issued_total_row = 1248 
issued_total_col = 2995 
Row_Bus_Util =  0.009009 
CoL_Bus_Util = 0.021620 
Either_Row_CoL_Bus_Util = 0.030377 
Issued_on_Two_Bus_Simul_Util = 0.000253 
issued_two_Eff = 0.008317 
queue_avg = 0.117110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.11711
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134409 n_act=625 n_pre=609 n_ref_event=0 n_req=2930 n_rd=2883 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.02119
n_activity=24451 dram_eff=0.12
bk0: 183a 137621i bk1: 182a 137419i bk2: 184a 137457i bk3: 181a 137565i bk4: 178a 137642i bk5: 192a 137411i bk6: 146a 137496i bk7: 139a 137517i bk8: 185a 137463i bk9: 188a 137176i bk10: 181a 137350i bk11: 197a 137315i bk12: 183a 137497i bk13: 194a 137204i bk14: 191a 137515i bk15: 179a 137707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786689
Row_Buffer_Locality_read = 0.799514
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.360720
Bank_Level_Parallism_Col = 1.245301
Bank_Level_Parallism_Ready = 1.086882
write_to_read_ratio_blp_rw_average = 0.061559
GrpLevelPara = 1.218730 

BW Util details:
bwutil = 0.021187 
total_CMD = 138528 
util_bw = 2935 
Wasted_Col = 6776 
Wasted_Row = 5004 
Idle = 123813 

BW Util Bottlenecks: 
RCDc_limit = 6526 
RCDWRc_limit = 407 
WTRc_limit = 43 
RTWc_limit = 321 
CCDLc_limit = 601 
rwq = 0 
CCDLc_limit_alone = 593 
WTRc_limit_alone = 42 
RTWc_limit_alone = 314 

Commands details: 
total_CMD = 138528 
n_nop = 134409 
Read = 2883 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 625 
n_pre = 609 
n_ref = 0 
n_req = 2930 
total_req = 2935 

Dual Bus Interface Util: 
issued_total_row = 1234 
issued_total_col = 2935 
Row_Bus_Util =  0.008908 
CoL_Bus_Util = 0.021187 
Either_Row_CoL_Bus_Util = 0.029734 
Issued_on_Two_Bus_Simul_Util = 0.000361 
issued_two_Eff = 0.012139 
queue_avg = 0.103965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.103965
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134570 n_act=573 n_pre=557 n_ref_event=0 n_req=2864 n_rd=2818 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02076
n_activity=23533 dram_eff=0.1222
bk0: 176a 137561i bk1: 182a 137605i bk2: 184a 137755i bk3: 195a 137158i bk4: 167a 137863i bk5: 156a 137943i bk6: 159a 137292i bk7: 140a 137478i bk8: 177a 137601i bk9: 186a 137206i bk10: 184a 137440i bk11: 189a 137346i bk12: 191a 137460i bk13: 172a 137562i bk14: 185a 137665i bk15: 175a 137672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799930
Row_Buffer_Locality_read = 0.811214
Row_Buffer_Locality_write = 0.108696
Bank_Level_Parallism = 1.342593
Bank_Level_Parallism_Col = 1.261533
Bank_Level_Parallism_Ready = 1.107093
write_to_read_ratio_blp_rw_average = 0.056222
GrpLevelPara = 1.237664 

BW Util details:
bwutil = 0.020761 
total_CMD = 138528 
util_bw = 2876 
Wasted_Col = 6268 
Wasted_Row = 4788 
Idle = 124596 

BW Util Bottlenecks: 
RCDc_limit = 6019 
RCDWRc_limit = 348 
WTRc_limit = 44 
RTWc_limit = 260 
CCDLc_limit = 622 
rwq = 0 
CCDLc_limit_alone = 609 
WTRc_limit_alone = 42 
RTWc_limit_alone = 249 

Commands details: 
total_CMD = 138528 
n_nop = 134570 
Read = 2818 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 573 
n_pre = 557 
n_ref = 0 
n_req = 2864 
total_req = 2876 

Dual Bus Interface Util: 
issued_total_row = 1130 
issued_total_col = 2876 
Row_Bus_Util =  0.008157 
CoL_Bus_Util = 0.020761 
Either_Row_CoL_Bus_Util = 0.028572 
Issued_on_Two_Bus_Simul_Util = 0.000347 
issued_two_Eff = 0.012127 
queue_avg = 0.111443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111443
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134534 n_act=571 n_pre=555 n_ref_event=0 n_req=2906 n_rd=2882 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02101
n_activity=23507 dram_eff=0.1238
bk0: 170a 137783i bk1: 176a 137751i bk2: 188a 137418i bk3: 191a 137330i bk4: 197a 137332i bk5: 168a 137786i bk6: 163a 137316i bk7: 139a 137787i bk8: 191a 137334i bk9: 178a 137332i bk10: 185a 137455i bk11: 187a 137599i bk12: 190a 137417i bk13: 180a 137553i bk14: 192a 137743i bk15: 187a 137802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803510
Row_Buffer_Locality_read = 0.809507
Row_Buffer_Locality_write = 0.083333
Bank_Level_Parallism = 1.339570
Bank_Level_Parallism_Col = 1.232906
Bank_Level_Parallism_Ready = 1.080412
write_to_read_ratio_blp_rw_average = 0.033794
GrpLevelPara = 1.213225 

BW Util details:
bwutil = 0.021007 
total_CMD = 138528 
util_bw = 2910 
Wasted_Col = 6410 
Wasted_Row = 4577 
Idle = 124631 

BW Util Bottlenecks: 
RCDc_limit = 6199 
RCDWRc_limit = 195 
WTRc_limit = 51 
RTWc_limit = 200 
CCDLc_limit = 683 
rwq = 0 
CCDLc_limit_alone = 673 
WTRc_limit_alone = 48 
RTWc_limit_alone = 193 

Commands details: 
total_CMD = 138528 
n_nop = 134534 
Read = 2882 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 571 
n_pre = 555 
n_ref = 0 
n_req = 2906 
total_req = 2910 

Dual Bus Interface Util: 
issued_total_row = 1126 
issued_total_col = 2910 
Row_Bus_Util =  0.008128 
CoL_Bus_Util = 0.021007 
Either_Row_CoL_Bus_Util = 0.028832 
Issued_on_Two_Bus_Simul_Util = 0.000303 
issued_two_Eff = 0.010516 
queue_avg = 0.118871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.118871
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134706 n_act=523 n_pre=507 n_ref_event=0 n_req=2823 n_rd=2796 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.02043
n_activity=22680 dram_eff=0.1248
bk0: 184a 137378i bk1: 176a 137679i bk2: 183a 137503i bk3: 189a 137631i bk4: 169a 137689i bk5: 164a 137851i bk6: 148a 137252i bk7: 133a 137845i bk8: 175a 137672i bk9: 177a 137698i bk10: 162a 138006i bk11: 191a 137522i bk12: 197a 137295i bk13: 177a 137905i bk14: 195a 137363i bk15: 176a 137682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814736
Row_Buffer_Locality_read = 0.822604
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.316190
Bank_Level_Parallism_Col = 1.247426
Bank_Level_Parallism_Ready = 1.095053
write_to_read_ratio_blp_rw_average = 0.036938
GrpLevelPara = 1.229139 

BW Util details:
bwutil = 0.020429 
total_CMD = 138528 
util_bw = 2830 
Wasted_Col = 5819 
Wasted_Row = 4495 
Idle = 125384 

BW Util Bottlenecks: 
RCDc_limit = 5602 
RCDWRc_limit = 240 
WTRc_limit = 32 
RTWc_limit = 105 
CCDLc_limit = 618 
rwq = 0 
CCDLc_limit_alone = 615 
WTRc_limit_alone = 32 
RTWc_limit_alone = 102 

Commands details: 
total_CMD = 138528 
n_nop = 134706 
Read = 2796 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 523 
n_pre = 507 
n_ref = 0 
n_req = 2823 
total_req = 2830 

Dual Bus Interface Util: 
issued_total_row = 1030 
issued_total_col = 2830 
Row_Bus_Util =  0.007435 
CoL_Bus_Util = 0.020429 
Either_Row_CoL_Bus_Util = 0.027590 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.009942 
queue_avg = 0.098861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0988609
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134389 n_act=625 n_pre=609 n_ref_event=0 n_req=2952 n_rd=2900 n_rd_L2_A=0 n_write=0 n_wr_bk=62 bw_util=0.02138
n_activity=24253 dram_eff=0.1221
bk0: 177a 137682i bk1: 187a 137254i bk2: 185a 137610i bk3: 195a 137243i bk4: 183a 137547i bk5: 189a 137512i bk6: 143a 137414i bk7: 143a 137490i bk8: 193a 137273i bk9: 179a 137527i bk10: 186a 137512i bk11: 177a 137563i bk12: 190a 137405i bk13: 186a 137491i bk14: 194a 137283i bk15: 193a 137351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788279
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.134615
Bank_Level_Parallism = 1.366201
Bank_Level_Parallism_Col = 1.252633
Bank_Level_Parallism_Ready = 1.090142
write_to_read_ratio_blp_rw_average = 0.057597
GrpLevelPara = 1.229637 

BW Util details:
bwutil = 0.021382 
total_CMD = 138528 
util_bw = 2962 
Wasted_Col = 6792 
Wasted_Row = 5063 
Idle = 123711 

BW Util Bottlenecks: 
RCDc_limit = 6533 
RCDWRc_limit = 392 
WTRc_limit = 56 
RTWc_limit = 260 
CCDLc_limit = 687 
rwq = 0 
CCDLc_limit_alone = 675 
WTRc_limit_alone = 54 
RTWc_limit_alone = 250 

Commands details: 
total_CMD = 138528 
n_nop = 134389 
Read = 2900 
Write = 0 
L2_Alloc = 0 
L2_WB = 62 
n_act = 625 
n_pre = 609 
n_ref = 0 
n_req = 2952 
total_req = 2962 

Dual Bus Interface Util: 
issued_total_row = 1234 
issued_total_col = 2962 
Row_Bus_Util =  0.008908 
CoL_Bus_Util = 0.021382 
Either_Row_CoL_Bus_Util = 0.029878 
Issued_on_Two_Bus_Simul_Util = 0.000411 
issued_two_Eff = 0.013771 
queue_avg = 0.126682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.126682
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134329 n_act=633 n_pre=617 n_ref_event=0 n_req=2992 n_rd=2943 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02166
n_activity=25203 dram_eff=0.1191
bk0: 188a 137426i bk1: 177a 137601i bk2: 200a 137000i bk3: 175a 137716i bk4: 194a 137531i bk5: 182a 137431i bk6: 143a 137551i bk7: 152a 137595i bk8: 183a 137328i bk9: 186a 137494i bk10: 196a 137388i bk11: 194a 137314i bk12: 191a 137637i bk13: 185a 137507i bk14: 206a 137360i bk15: 191a 137271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788436
Row_Buffer_Locality_read = 0.799864
Row_Buffer_Locality_write = 0.102041
Bank_Level_Parallism = 1.354473
Bank_Level_Parallism_Col = 1.242781
Bank_Level_Parallism_Ready = 1.080640
write_to_read_ratio_blp_rw_average = 0.053450
GrpLevelPara = 1.219321 

BW Util details:
bwutil = 0.021663 
total_CMD = 138528 
util_bw = 3001 
Wasted_Col = 6884 
Wasted_Row = 5095 
Idle = 123548 

BW Util Bottlenecks: 
RCDc_limit = 6668 
RCDWRc_limit = 386 
WTRc_limit = 64 
RTWc_limit = 236 
CCDLc_limit = 674 
rwq = 0 
CCDLc_limit_alone = 665 
WTRc_limit_alone = 62 
RTWc_limit_alone = 229 

Commands details: 
total_CMD = 138528 
n_nop = 134329 
Read = 2943 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 633 
n_pre = 617 
n_ref = 0 
n_req = 2992 
total_req = 3001 

Dual Bus Interface Util: 
issued_total_row = 1250 
issued_total_col = 3001 
Row_Bus_Util =  0.009023 
CoL_Bus_Util = 0.021663 
Either_Row_CoL_Bus_Util = 0.030312 
Issued_on_Two_Bus_Simul_Util = 0.000375 
issued_two_Eff = 0.012384 
queue_avg = 0.116966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.116966
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134349 n_act=641 n_pre=625 n_ref_event=0 n_req=2949 n_rd=2910 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02132
n_activity=25540 dram_eff=0.1157
bk0: 182a 137516i bk1: 179a 137574i bk2: 206a 137038i bk3: 200a 137256i bk4: 196a 137415i bk5: 170a 137602i bk6: 145a 137298i bk7: 140a 137657i bk8: 172a 137639i bk9: 187a 137077i bk10: 203a 137153i bk11: 189a 137362i bk12: 177a 137618i bk13: 193a 137631i bk14: 186a 137630i bk15: 185a 137589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782638
Row_Buffer_Locality_read = 0.793127
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.336794
Bank_Level_Parallism_Col = 1.228425
Bank_Level_Parallism_Ready = 1.090386
write_to_read_ratio_blp_rw_average = 0.049853
GrpLevelPara = 1.210934 

BW Util details:
bwutil = 0.021324 
total_CMD = 138528 
util_bw = 2954 
Wasted_Col = 7076 
Wasted_Row = 5187 
Idle = 123311 

BW Util Bottlenecks: 
RCDc_limit = 6865 
RCDWRc_limit = 343 
WTRc_limit = 40 
RTWc_limit = 287 
CCDLc_limit = 629 
rwq = 0 
CCDLc_limit_alone = 621 
WTRc_limit_alone = 38 
RTWc_limit_alone = 281 

Commands details: 
total_CMD = 138528 
n_nop = 134349 
Read = 2910 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 641 
n_pre = 625 
n_ref = 0 
n_req = 2949 
total_req = 2954 

Dual Bus Interface Util: 
issued_total_row = 1266 
issued_total_col = 2954 
Row_Bus_Util =  0.009139 
CoL_Bus_Util = 0.021324 
Either_Row_CoL_Bus_Util = 0.030167 
Issued_on_Two_Bus_Simul_Util = 0.000296 
issued_two_Eff = 0.009811 
queue_avg = 0.101019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.101019
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134503 n_act=593 n_pre=577 n_ref_event=0 n_req=2900 n_rd=2872 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02096
n_activity=23892 dram_eff=0.1215
bk0: 176a 137617i bk1: 178a 137627i bk2: 183a 137729i bk3: 185a 137577i bk4: 195a 137153i bk5: 197a 137176i bk6: 143a 137473i bk7: 135a 137712i bk8: 177a 137484i bk9: 179a 137481i bk10: 185a 137458i bk11: 193a 137398i bk12: 191a 137404i bk13: 189a 137693i bk14: 176a 137833i bk15: 190a 137350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795517
Row_Buffer_Locality_read = 0.802925
Row_Buffer_Locality_write = 0.035714
Bank_Level_Parallism = 1.348068
Bank_Level_Parallism_Col = 1.244928
Bank_Level_Parallism_Ready = 1.111570
write_to_read_ratio_blp_rw_average = 0.035953
GrpLevelPara = 1.220290 

BW Util details:
bwutil = 0.020963 
total_CMD = 138528 
util_bw = 2904 
Wasted_Col = 6500 
Wasted_Row = 4826 
Idle = 124298 

BW Util Bottlenecks: 
RCDc_limit = 6404 
RCDWRc_limit = 241 
WTRc_limit = 42 
RTWc_limit = 138 
CCDLc_limit = 641 
rwq = 0 
CCDLc_limit_alone = 630 
WTRc_limit_alone = 40 
RTWc_limit_alone = 129 

Commands details: 
total_CMD = 138528 
n_nop = 134503 
Read = 2872 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 2900 
total_req = 2904 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 2904 
Row_Bus_Util =  0.008446 
CoL_Bus_Util = 0.020963 
Either_Row_CoL_Bus_Util = 0.029055 
Issued_on_Two_Bus_Simul_Util = 0.000354 
issued_two_Eff = 0.012174 
queue_avg = 0.110685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.110685
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134344 n_act=632 n_pre=616 n_ref_event=0 n_req=2971 n_rd=2916 n_rd_L2_A=0 n_write=0 n_wr_bk=67 bw_util=0.02153
n_activity=24705 dram_eff=0.1207
bk0: 188a 137355i bk1: 194a 137226i bk2: 171a 137759i bk3: 205a 137405i bk4: 175a 137961i bk5: 177a 137777i bk6: 138a 137507i bk7: 151a 137587i bk8: 173a 137444i bk9: 197a 137084i bk10: 201a 137396i bk11: 200a 136936i bk12: 167a 137739i bk13: 194a 137210i bk14: 203a 137159i bk15: 182a 137505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787277
Row_Buffer_Locality_read = 0.800754
Row_Buffer_Locality_write = 0.072727
Bank_Level_Parallism = 1.379173
Bank_Level_Parallism_Col = 1.258786
Bank_Level_Parallism_Ready = 1.082132
write_to_read_ratio_blp_rw_average = 0.067403
GrpLevelPara = 1.233440 

BW Util details:
bwutil = 0.021534 
total_CMD = 138528 
util_bw = 2983 
Wasted_Col = 6865 
Wasted_Row = 4921 
Idle = 123759 

BW Util Bottlenecks: 
RCDc_limit = 6568 
RCDWRc_limit = 442 
WTRc_limit = 93 
RTWc_limit = 389 
CCDLc_limit = 675 
rwq = 0 
CCDLc_limit_alone = 658 
WTRc_limit_alone = 88 
RTWc_limit_alone = 377 

Commands details: 
total_CMD = 138528 
n_nop = 134344 
Read = 2916 
Write = 0 
L2_Alloc = 0 
L2_WB = 67 
n_act = 632 
n_pre = 616 
n_ref = 0 
n_req = 2971 
total_req = 2983 

Dual Bus Interface Util: 
issued_total_row = 1248 
issued_total_col = 2983 
Row_Bus_Util =  0.009009 
CoL_Bus_Util = 0.021534 
Either_Row_CoL_Bus_Util = 0.030203 
Issued_on_Two_Bus_Simul_Util = 0.000339 
issued_two_Eff = 0.011233 
queue_avg = 0.121131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.121131
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134362 n_act=632 n_pre=616 n_ref_event=0 n_req=2959 n_rd=2912 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.0214
n_activity=24937 dram_eff=0.1189
bk0: 170a 137633i bk1: 177a 137668i bk2: 181a 137717i bk3: 187a 137282i bk4: 169a 137517i bk5: 208a 137101i bk6: 148a 137518i bk7: 145a 137620i bk8: 188a 137297i bk9: 166a 137760i bk10: 202a 137098i bk11: 205a 137118i bk12: 189a 137621i bk13: 187a 137504i bk14: 197a 137205i bk15: 193a 137352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786414
Row_Buffer_Locality_read = 0.797047
Row_Buffer_Locality_write = 0.127660
Bank_Level_Parallism = 1.354136
Bank_Level_Parallism_Col = 1.248322
Bank_Level_Parallism_Ready = 1.079595
write_to_read_ratio_blp_rw_average = 0.050700
GrpLevelPara = 1.232236 

BW Util details:
bwutil = 0.021404 
total_CMD = 138528 
util_bw = 2965 
Wasted_Col = 6886 
Wasted_Row = 5211 
Idle = 123466 

BW Util Bottlenecks: 
RCDc_limit = 6720 
RCDWRc_limit = 357 
WTRc_limit = 52 
RTWc_limit = 239 
CCDLc_limit = 588 
rwq = 0 
CCDLc_limit_alone = 585 
WTRc_limit_alone = 51 
RTWc_limit_alone = 237 

Commands details: 
total_CMD = 138528 
n_nop = 134362 
Read = 2912 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 632 
n_pre = 616 
n_ref = 0 
n_req = 2959 
total_req = 2965 

Dual Bus Interface Util: 
issued_total_row = 1248 
issued_total_col = 2965 
Row_Bus_Util =  0.009009 
CoL_Bus_Util = 0.021404 
Either_Row_CoL_Bus_Util = 0.030073 
Issued_on_Two_Bus_Simul_Util = 0.000339 
issued_two_Eff = 0.011282 
queue_avg = 0.105625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.105625
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134292 n_act=654 n_pre=638 n_ref_event=0 n_req=2983 n_rd=2930 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.02158
n_activity=25547 dram_eff=0.117
bk0: 187a 137279i bk1: 179a 137524i bk2: 205a 137327i bk3: 196a 137405i bk4: 190a 137470i bk5: 172a 137530i bk6: 127a 137742i bk7: 141a 137551i bk8: 184a 137131i bk9: 175a 137521i bk10: 182a 137541i bk11: 204a 137130i bk12: 193a 137198i bk13: 220a 136952i bk14: 178a 137933i bk15: 197a 137219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780758
Row_Buffer_Locality_read = 0.792150
Row_Buffer_Locality_write = 0.150943
Bank_Level_Parallism = 1.365222
Bank_Level_Parallism_Col = 1.244780
Bank_Level_Parallism_Ready = 1.096655
write_to_read_ratio_blp_rw_average = 0.066783
GrpLevelPara = 1.211149 

BW Util details:
bwutil = 0.021584 
total_CMD = 138528 
util_bw = 2990 
Wasted_Col = 7219 
Wasted_Row = 5157 
Idle = 123162 

BW Util Bottlenecks: 
RCDc_limit = 6909 
RCDWRc_limit = 397 
WTRc_limit = 74 
RTWc_limit = 396 
CCDLc_limit = 636 
rwq = 0 
CCDLc_limit_alone = 611 
WTRc_limit_alone = 71 
RTWc_limit_alone = 374 

Commands details: 
total_CMD = 138528 
n_nop = 134292 
Read = 2930 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 654 
n_pre = 638 
n_ref = 0 
n_req = 2983 
total_req = 2990 

Dual Bus Interface Util: 
issued_total_row = 1292 
issued_total_col = 2990 
Row_Bus_Util =  0.009327 
CoL_Bus_Util = 0.021584 
Either_Row_CoL_Bus_Util = 0.030579 
Issued_on_Two_Bus_Simul_Util = 0.000332 
issued_two_Eff = 0.010859 
queue_avg = 0.114013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.114013
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134612 n_act=549 n_pre=533 n_ref_event=0 n_req=2862 n_rd=2817 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.02072
n_activity=23190 dram_eff=0.1238
bk0: 187a 137378i bk1: 168a 137858i bk2: 183a 137604i bk3: 179a 137825i bk4: 173a 137834i bk5: 181a 137519i bk6: 138a 137479i bk7: 145a 137600i bk8: 180a 137512i bk9: 184a 137320i bk10: 178a 137721i bk11: 190a 137360i bk12: 185a 137447i bk13: 187a 137328i bk14: 186a 137531i bk15: 173a 137756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808176
Row_Buffer_Locality_read = 0.818601
Row_Buffer_Locality_write = 0.155556
Bank_Level_Parallism = 1.333187
Bank_Level_Parallism_Col = 1.254770
Bank_Level_Parallism_Ready = 1.113589
write_to_read_ratio_blp_rw_average = 0.059291
GrpLevelPara = 1.236040 

BW Util details:
bwutil = 0.020718 
total_CMD = 138528 
util_bw = 2870 
Wasted_Col = 6134 
Wasted_Row = 4676 
Idle = 124848 

BW Util Bottlenecks: 
RCDc_limit = 5766 
RCDWRc_limit = 335 
WTRc_limit = 34 
RTWc_limit = 257 
CCDLc_limit = 654 
rwq = 0 
CCDLc_limit_alone = 645 
WTRc_limit_alone = 32 
RTWc_limit_alone = 250 

Commands details: 
total_CMD = 138528 
n_nop = 134612 
Read = 2817 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 549 
n_pre = 533 
n_ref = 0 
n_req = 2862 
total_req = 2870 

Dual Bus Interface Util: 
issued_total_row = 1082 
issued_total_col = 2870 
Row_Bus_Util =  0.007811 
CoL_Bus_Util = 0.020718 
Either_Row_CoL_Bus_Util = 0.028269 
Issued_on_Two_Bus_Simul_Util = 0.000260 
issued_two_Eff = 0.009193 
queue_avg = 0.115081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.115081
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134496 n_act=595 n_pre=579 n_ref_event=0 n_req=2909 n_rd=2866 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02101
n_activity=24081 dram_eff=0.1208
bk0: 172a 137628i bk1: 188a 137505i bk2: 189a 137554i bk3: 194a 137400i bk4: 196a 137537i bk5: 163a 137570i bk6: 144a 137433i bk7: 143a 137453i bk8: 164a 137591i bk9: 177a 137563i bk10: 189a 137504i bk11: 201a 137389i bk12: 195a 137394i bk13: 181a 137821i bk14: 187a 137417i bk15: 183a 137456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795462
Row_Buffer_Locality_read = 0.805652
Row_Buffer_Locality_write = 0.116279
Bank_Level_Parallism = 1.330969
Bank_Level_Parallism_Col = 1.245905
Bank_Level_Parallism_Ready = 1.095189
write_to_read_ratio_blp_rw_average = 0.050762
GrpLevelPara = 1.222333 

BW Util details:
bwutil = 0.021007 
total_CMD = 138528 
util_bw = 2910 
Wasted_Col = 6575 
Wasted_Row = 4897 
Idle = 124146 

BW Util Bottlenecks: 
RCDc_limit = 6284 
RCDWRc_limit = 333 
WTRc_limit = 44 
RTWc_limit = 247 
CCDLc_limit = 604 
rwq = 0 
CCDLc_limit_alone = 591 
WTRc_limit_alone = 41 
RTWc_limit_alone = 237 

Commands details: 
total_CMD = 138528 
n_nop = 134496 
Read = 2866 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 2909 
total_req = 2910 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 2910 
Row_Bus_Util =  0.008475 
CoL_Bus_Util = 0.021007 
Either_Row_CoL_Bus_Util = 0.029106 
Issued_on_Two_Bus_Simul_Util = 0.000375 
issued_two_Eff = 0.012897 
queue_avg = 0.118936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.118936
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138528 n_nop=134446 n_act=600 n_pre=584 n_ref_event=0 n_req=2938 n_rd=2886 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0213
n_activity=24269 dram_eff=0.1216
bk0: 193a 137593i bk1: 176a 137435i bk2: 177a 137791i bk3: 195a 137490i bk4: 185a 137683i bk5: 180a 137454i bk6: 144a 137428i bk7: 124a 137968i bk8: 176a 137616i bk9: 175a 137510i bk10: 193a 137458i bk11: 201a 137200i bk12: 188a 137392i bk13: 189a 137345i bk14: 195a 137403i bk15: 195a 137277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795779
Row_Buffer_Locality_read = 0.809425
Row_Buffer_Locality_write = 0.038462
Bank_Level_Parallism = 1.347569
Bank_Level_Parallism_Col = 1.235275
Bank_Level_Parallism_Ready = 1.087797
write_to_read_ratio_blp_rw_average = 0.065858
GrpLevelPara = 1.211562 

BW Util details:
bwutil = 0.021295 
total_CMD = 138528 
util_bw = 2950 
Wasted_Col = 6638 
Wasted_Row = 4766 
Idle = 124174 

BW Util Bottlenecks: 
RCDc_limit = 6202 
RCDWRc_limit = 441 
WTRc_limit = 70 
RTWc_limit = 301 
CCDLc_limit = 686 
rwq = 0 
CCDLc_limit_alone = 667 
WTRc_limit_alone = 69 
RTWc_limit_alone = 283 

Commands details: 
total_CMD = 138528 
n_nop = 134446 
Read = 2886 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 600 
n_pre = 584 
n_ref = 0 
n_req = 2938 
total_req = 2950 

Dual Bus Interface Util: 
issued_total_row = 1184 
issued_total_col = 2950 
Row_Bus_Util =  0.008547 
CoL_Bus_Util = 0.021295 
Either_Row_CoL_Bus_Util = 0.029467 
Issued_on_Two_Bus_Simul_Util = 0.000375 
issued_two_Eff = 0.012739 
queue_avg = 0.102369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.102369

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8773, Miss = 1607, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8775, Miss = 1560, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8725, Miss = 1546, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 8748, Miss = 1566, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8707, Miss = 1668, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 8786, Miss = 1610, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8805, Miss = 1626, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 8949, Miss = 1644, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8900, Miss = 1636, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 8876, Miss = 1529, Miss_rate = 0.172, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 8699, Miss = 1586, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 29326, Miss = 1564, Miss_rate = 0.053, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 8675, Miss = 1559, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8837, Miss = 1647, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8875, Miss = 1658, Miss_rate = 0.187, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 8896, Miss = 1589, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 8592, Miss = 1512, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8725, Miss = 1580, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 8992, Miss = 1615, Miss_rate = 0.180, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 8755, Miss = 1618, Miss_rate = 0.185, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 8773, Miss = 1576, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8788, Miss = 1582, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 8726, Miss = 1570, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 8819, Miss = 1614, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 8776, Miss = 1628, Miss_rate = 0.186, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 8898, Miss = 1601, Miss_rate = 0.180, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 8672, Miss = 1485, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 8746, Miss = 1633, Miss_rate = 0.187, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8793, Miss = 1581, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 8698, Miss = 1552, Miss_rate = 0.178, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 8818, Miss = 1586, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 8832, Miss = 1563, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 8749, Miss = 1636, Miss_rate = 0.187, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 8867, Miss = 1558, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 8768, Miss = 1650, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 8802, Miss = 1574, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 8790, Miss = 1574, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[37]: Access = 8702, Miss = 1577, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 8741, Miss = 1529, Miss_rate = 0.175, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[39]: Access = 8677, Miss = 1556, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[40]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 8705, Miss = 1612, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[42]: Access = 8722, Miss = 1502, Miss_rate = 0.172, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[43]: Access = 8760, Miss = 1543, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[44]: Access = 8786, Miss = 1634, Miss_rate = 0.186, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[45]: Access = 8658, Miss = 1588, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 8859, Miss = 1614, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[47]: Access = 8625, Miss = 1615, Miss_rate = 0.187, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[48]: Access = 8704, Miss = 1618, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 8659, Miss = 1576, Miss_rate = 0.182, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[50]: Access = 8596, Miss = 1553, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 8766, Miss = 1575, Miss_rate = 0.180, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[52]: Access = 9033, Miss = 1677, Miss_rate = 0.186, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 8819, Miss = 1581, Miss_rate = 0.179, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[54]: Access = 8892, Miss = 1548, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 8946, Miss = 1661, Miss_rate = 0.186, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[56]: Access = 8783, Miss = 1622, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 8784, Miss = 1607, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 8684, Miss = 1528, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 8630, Miss = 1562, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 8696, Miss = 1544, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 8597, Miss = 1616, Miss_rate = 0.188, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[62]: Access = 8761, Miss = 1616, Miss_rate = 0.184, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[63]: Access = 8702, Miss = 1548, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 581822
L2_total_cache_misses = 101635
L2_total_cache_miss_rate = 0.1747
L2_total_cache_pending_hits = 46
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 340396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 60542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 46
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 139745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2414
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 433043
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148825
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=581822
icnt_total_pkts_simt_to_mem=581822
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 581822
Req_Network_cycles = 184491
Req_Network_injected_packets_per_cycle =       3.1537 
Req_Network_conflicts_per_cycle =       7.4241
Req_Network_conflicts_per_cycle_util =      15.6512
Req_Bank_Level_Parallism =       6.6484
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.2885
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0493

Reply_Network_injected_packets_num = 581822
Reply_Network_cycles = 184491
Reply_Network_injected_packets_per_cycle =        3.1537
Reply_Network_conflicts_per_cycle =        0.5320
Reply_Network_conflicts_per_cycle_util =       1.1259
Reply_Bank_Level_Parallism =       6.6744
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0192
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0394
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 5 sec (965 sec)
gpgpu_simulation_rate = 225031 (inst/sec)
gpgpu_simulation_rate = 191 (cycle/sec)
gpgpu_silicon_slowdown = 5926701x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 49825
gpu_sim_insn = 22547686
gpu_ipc =     452.5376
gpu_tot_sim_cycle = 234316
gpu_tot_sim_insn = 239703508
gpu_tot_ipc =    1022.9925
gpu_tot_issued_cta = 25402
gpu_occupancy = 41.8955% 
gpu_tot_occupancy = 50.9952% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.4780
partiton_level_parallism_total  =       4.9237
partiton_level_parallism_util =      13.6835
partiton_level_parallism_util_total  =       8.9223
L2_BW  =     415.7781 GB/Sec
L2_BW_total  =     178.3577 GB/Sec
gpu_total_sim_rate=190391

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 22595, Miss = 13450, Miss_rate = 0.595, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[1]: Access = 21684, Miss = 13064, Miss_rate = 0.602, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[2]: Access = 21315, Miss = 12988, Miss_rate = 0.609, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[3]: Access = 21645, Miss = 13155, Miss_rate = 0.608, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 22210, Miss = 13326, Miss_rate = 0.600, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[5]: Access = 22389, Miss = 13476, Miss_rate = 0.602, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[6]: Access = 22499, Miss = 13424, Miss_rate = 0.597, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[7]: Access = 21381, Miss = 13086, Miss_rate = 0.612, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 22887, Miss = 13761, Miss_rate = 0.601, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[9]: Access = 21624, Miss = 13196, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 22389, Miss = 13424, Miss_rate = 0.600, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[11]: Access = 21135, Miss = 12842, Miss_rate = 0.608, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[12]: Access = 21678, Miss = 13002, Miss_rate = 0.600, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 21924, Miss = 13221, Miss_rate = 0.603, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[14]: Access = 21886, Miss = 13032, Miss_rate = 0.595, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[15]: Access = 21738, Miss = 13108, Miss_rate = 0.603, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[16]: Access = 21030, Miss = 12882, Miss_rate = 0.613, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[17]: Access = 22654, Miss = 13505, Miss_rate = 0.596, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[18]: Access = 21926, Miss = 13205, Miss_rate = 0.602, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[19]: Access = 22200, Miss = 13412, Miss_rate = 0.604, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[20]: Access = 21727, Miss = 13225, Miss_rate = 0.609, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[21]: Access = 23287, Miss = 13833, Miss_rate = 0.594, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[22]: Access = 21920, Miss = 13289, Miss_rate = 0.606, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[23]: Access = 22535, Miss = 13462, Miss_rate = 0.597, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[24]: Access = 21549, Miss = 13062, Miss_rate = 0.606, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[25]: Access = 22483, Miss = 13445, Miss_rate = 0.598, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[26]: Access = 23905, Miss = 14101, Miss_rate = 0.590, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[27]: Access = 21363, Miss = 13012, Miss_rate = 0.609, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[28]: Access = 21808, Miss = 13241, Miss_rate = 0.607, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[29]: Access = 21492, Miss = 13038, Miss_rate = 0.607, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[30]: Access = 21418, Miss = 12982, Miss_rate = 0.606, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[31]: Access = 24107, Miss = 14141, Miss_rate = 0.587, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[32]: Access = 21929, Miss = 13254, Miss_rate = 0.604, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[33]: Access = 23862, Miss = 14194, Miss_rate = 0.595, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[34]: Access = 21860, Miss = 13191, Miss_rate = 0.603, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[35]: Access = 23133, Miss = 13776, Miss_rate = 0.596, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[36]: Access = 22587, Miss = 13451, Miss_rate = 0.596, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 24091, Miss = 14175, Miss_rate = 0.588, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[38]: Access = 21654, Miss = 13087, Miss_rate = 0.604, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[39]: Access = 23417, Miss = 13999, Miss_rate = 0.598, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[40]: Access = 22212, Miss = 13329, Miss_rate = 0.600, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[41]: Access = 24074, Miss = 14278, Miss_rate = 0.593, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[42]: Access = 20863, Miss = 12744, Miss_rate = 0.611, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[43]: Access = 22686, Miss = 13581, Miss_rate = 0.599, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[44]: Access = 21832, Miss = 13198, Miss_rate = 0.605, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[45]: Access = 21405, Miss = 12955, Miss_rate = 0.605, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[46]: Access = 20425, Miss = 12394, Miss_rate = 0.607, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[47]: Access = 20118, Miss = 12342, Miss_rate = 0.613, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[48]: Access = 22142, Miss = 13434, Miss_rate = 0.607, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[49]: Access = 21416, Miss = 13000, Miss_rate = 0.607, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[50]: Access = 22176, Miss = 13450, Miss_rate = 0.607, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[51]: Access = 21846, Miss = 13248, Miss_rate = 0.606, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[52]: Access = 22016, Miss = 13420, Miss_rate = 0.610, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[53]: Access = 22704, Miss = 13666, Miss_rate = 0.602, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[54]: Access = 22388, Miss = 13467, Miss_rate = 0.602, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[55]: Access = 22606, Miss = 13720, Miss_rate = 0.607, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[56]: Access = 23122, Miss = 13814, Miss_rate = 0.597, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[57]: Access = 21359, Miss = 12945, Miss_rate = 0.606, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[58]: Access = 22151, Miss = 13317, Miss_rate = 0.601, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[59]: Access = 21489, Miss = 13162, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 23317, Miss = 13819, Miss_rate = 0.593, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[61]: Access = 22179, Miss = 13399, Miss_rate = 0.604, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[62]: Access = 20799, Miss = 12666, Miss_rate = 0.609, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[63]: Access = 20871, Miss = 12784, Miss_rate = 0.613, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[64]: Access = 21872, Miss = 13238, Miss_rate = 0.605, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[65]: Access = 21940, Miss = 13203, Miss_rate = 0.602, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[66]: Access = 22369, Miss = 13475, Miss_rate = 0.602, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[67]: Access = 20776, Miss = 12730, Miss_rate = 0.613, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[68]: Access = 23678, Miss = 13921, Miss_rate = 0.588, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[69]: Access = 22360, Miss = 13380, Miss_rate = 0.598, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[70]: Access = 23312, Miss = 13729, Miss_rate = 0.589, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[71]: Access = 23302, Miss = 13904, Miss_rate = 0.597, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[72]: Access = 22872, Miss = 13549, Miss_rate = 0.592, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[73]: Access = 22818, Miss = 13631, Miss_rate = 0.597, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[74]: Access = 22956, Miss = 13589, Miss_rate = 0.592, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[75]: Access = 22816, Miss = 13673, Miss_rate = 0.599, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[76]: Access = 21973, Miss = 13328, Miss_rate = 0.607, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[77]: Access = 22872, Miss = 13777, Miss_rate = 0.602, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[78]: Access = 23116, Miss = 13750, Miss_rate = 0.595, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[79]: Access = 21880, Miss = 13284, Miss_rate = 0.607, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 1776024
	L1D_total_cache_misses = 1068810
	L1D_total_cache_miss_rate = 0.6018
	L1D_total_cache_pending_hits = 476
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.062
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 621874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 360027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 359486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 438
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 344749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1342263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 434199

Total_core_cache_fail_stats:
ctas_completed 25402, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2609, 2170, 1775, 2579, 2131, 2057, 2295, 1954, 2370, 2004, 1849, 2399, 2202, 1858, 2598, 2047, 2400, 2275, 2265, 2672, 2318, 2471, 2265, 2484, 2275, 2721, 1952, 2054, 2034, 2850, 2369, 2264, 2507, 2485, 1671, 2014, 2122, 2110, 1870, 2067, 2036, 2306, 2348, 1890, 2607, 2007, 1932, 1964, 2191, 2315, 2054, 2463, 2609, 2377, 2317, 2388, 1983, 2233, 2110, 2701, 2264, 1744, 2379, 1881, 
gpgpu_n_tot_thrd_icount = 362855808
gpgpu_n_tot_w_icount = 11339244
gpgpu_n_stall_shd_mem = 49879
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 719513
gpgpu_n_mem_write_global = 434199
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13991376
gpgpu_n_store_insn = 498683
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79035392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 49683
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7047426	W0_Idle:4059056	W0_Scoreboard:24169430	W1:2562847	W2:777956	W3:191708	W4:44506	W5:8303	W6:1101	W7:443	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752380
single_issue_nums: WS0:2838107	WS1:2828438	WS2:2842737	WS3:2829962	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5756104 {8:719513,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17367960 {40:434199,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28780520 {40:719513,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3473592 {8:434199,}
maxmflatency = 3681 
max_icnt2mem_latency = 3513 
maxmrqlatency = 692 
max_icnt2sh_latency = 28 
averagemflatency = 286 
avg_icnt2mem_latency = 90 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 2 
mrq_lat_table:112534 	38005 	13931 	17603 	33270 	35088 	19461 	7757 	1236 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	845456 	232131 	32965 	38105 	5055 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1053039 	9885 	5925 	7107 	14325 	30642 	29638 	3151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1093576 	49977 	9564 	595 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	261 	37 	15 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8155      8391      8546      8510      9364      9314     10224     10150      5783      9693      6054      7595      6750      6710      7550      7581 
dram[1]:      8110      8384      8569      8537      9376      9298     10215     10174      6324      5795      5908      7507      6706      6691      7525      7589 
dram[2]:      8182      8293      8534      8516      9391      9339     10183     14555      5783      5782      9510      5930      6746      6678      7573     11746 
dram[3]:      8308      8316      8568      8532     10220     10008     10159     10211      5782      5795      6311      5890     11023      6655      7585      9104 
dram[4]:      8100      8180      8473      8556      9364      9419     10182     10227      5783     14892      5928      5930      6770      6767      7586      7616 
dram[5]:      8292     15688      8490      8544      9344      9396     10178     10215     10920      5795      5908      5890      6765      6775      7545      7588 
dram[6]:      8272      8293      8471      8517      9348      9302     10143     10045      5942      5782      5928      5930     10565      6783      7581      7602 
dram[7]:      8297      8328      8483      8869      9376      9271     10151     15897      5782     16136      5908      5890     15899      6782      7565      7581 
dram[8]:      8064      8190      8488      8554      9360      9330     14912     16060      5784      5782      6258      5908      6770      6757      7565      7590 
dram[9]:      8100      8379      8514      8582      9376      9727     10114     10153      6821      5782      6201      5911      6775      6777      7569      7562 
dram[10]:      8139      8284      8509      8528      9334      9328     15523     10137      5784      6572      5907      5908      6783      6757      7588      7600 
dram[11]:      8107      8317      9117      8565      9312      9314     10069     10166      5783      6792      5910      5911      6774      6778      7562      7564 
dram[12]:      8268      9244      8504      8552      9303      9343     10207     10185      5784      5782      5907      5908      6759      6787      7578      9763 
dram[13]:      8147      8300     11248      8538      9267      9332     10182     15852      5784     11978      5910      5911      6705      6770      7545      7532 
dram[14]:      6153     10571      8502      8510      9355      9348     10211     10166      6288      5782     12128      5908      6766      7693      7593      7596 
dram[15]:     11629      8399      9157      8544     11442      9341     15185     10135      5783     11954      6677      5911      6702      6762      7592      7558 
dram[16]:      8070      8292      8493      8506      9311      9258     10118     10151      7224      5782      5928      6690      6761      6757      9989      7570 
dram[17]:      8104      8313      8501      8550      9274     15406     10099     10181      5782      7253      8015      5924      6733      6757      7537      7546 
dram[18]:      8261      8400     12014      8512      9279      9330     10114     10167      5783      7711      5928      8510      6746      6770      7572      7570 
dram[19]:      8284      8415      8521      9943      9259      9310     13022     10187      9293      7194     14468      5924      7976      6742      7537      7541 
dram[20]:      8260     12385      8529      8489      9345      9335     10214     10046      6613      5782      5928      9452      6763      6781      7596      7570 
dram[21]:      8280     11794      9696      9694      9364     11097     10181     10081      7161      5795      8482      5924      6727      6775      7580      7588 
dram[22]:      8138      9440     10450      8509      9376     11245     10198     10150      5783      5782      5928      6233      6755      6779      7570      7568 
dram[23]:      8168      9877      8528      8508     10617      9327     10218     10119      5782      5833     12507      5924      7102      7970      7549      7565 
dram[24]:      8257      8288      8494      8498      9250      9371     10141     10119      5783     11927      5928      5930      7683      6787      7557      7600 
dram[25]:      8280      8325      8516      8506      9266      9349     10150     10090      6440      5795      5911      5924      6751      6734      7664      7685 
dram[26]:      8909      8288      8542     11272      9399      9377     10151     10142      5783      9617      5928      5930      9476      6774      7561      7573 
dram[27]:      8092      8311      8533      8522      9372      9364     10185     10154      6408      5795      6476      5924      7117      6777      7538      7580 
dram[28]:      8123      8174      8485      8916      9371      9368     10054     10643      5783      6478      5928      5930      6733      6798      7642      7550 
dram[29]:      8092      8184      8532      8538      9341     13526     10951     10137      6048      5795      5911      5924      6757      6730      7537      7656 
dram[30]:      8146      8087      8526      8516      9299      9348     10103     13445      5783      6894      5928      5930      6725      6775      7568      7557 
dram[31]:      8186      8104      9770      8536      9271      9302     10095     10183      5782      5795      5911      5924      6751      6735      7540      7533 
average row accesses per activate:
dram[0]:  2.157706  2.101083  2.194444  2.183267  2.495455  2.441314  2.079832  2.093617  2.228571  1.926199  2.315068  2.198413  2.097378  2.168000  2.237154  2.289157 
dram[1]:  2.029703  2.115385  2.360996  2.184115  2.225296  2.187755  1.961832  2.051064  1.941818  2.006849  2.108949  2.267281  2.089286  2.148148  2.309322  2.142857 
dram[2]:  2.155555  2.470874  2.257028  2.265152  2.209126  2.361991  2.141464  2.092437  2.013793  2.375587  2.132530  2.247934  2.169811  2.244898  2.161049  2.029221 
dram[3]:  2.054422  2.166667  2.321285  2.216535  2.280992  2.266932  2.035573  2.096916  2.018587  2.057762  2.219124  2.163180  2.087452  2.263158  2.232283  2.207692 
dram[4]:  2.145455  2.069091  2.064847  2.229249  2.294118  2.240000  1.985130  2.069124  2.179916  2.027778  2.019157  2.075397  2.121569  2.111969  2.038461  2.304167 
dram[5]:  2.143411  2.244361  2.123636  2.459091  2.424528  2.248062  2.024096  2.019455  2.083700  2.184332  2.239496  2.212121  2.157447  1.976510  2.351465  2.226562 
dram[6]:  2.076923  2.071942  2.174658  2.300411  2.161654  2.391489  2.039841  1.976378  1.988095  2.189873  2.123506  2.039855  2.269565  2.135246  2.122744  2.081633 
dram[7]:  2.131868  2.222222  2.288538  2.404255  2.353712  2.385965  2.101695  2.041985  2.281250  2.157447  2.049430  2.161417  2.045627  2.131086  2.150000  2.006896 
dram[8]:  2.213439  2.082143  2.385281  2.257936  2.173077  2.266094  2.000000  1.958506  2.034935  2.062016  2.218182  2.213389  2.132000  2.223176  2.311966  2.110714 
dram[9]:  2.298755  2.175373  2.250996  2.197628  2.159184  2.295359  2.166667  2.139640  2.100840  2.188755  2.193416  2.196507  2.181070  2.121864  2.180451  2.380165 
dram[10]:  2.256000  2.351695  2.238461  2.188462  2.196653  2.300885  2.060345  2.258216  1.885305  2.210526  2.211207  1.987013  2.044281  2.248031  2.137324  2.081481 
dram[11]:  2.178707  2.180769  2.080000  2.296154  2.213675  2.472222  2.016529  2.034091  2.137778  2.032787  2.199187  2.243478  2.162393  2.007220  2.182509  2.218391 
dram[12]:  2.151751  2.190114  2.142349  2.149635  2.230159  2.308370  2.063241  2.085603  2.063025  2.000000  2.018116  2.081712  2.022222  2.159836  2.301255  2.306452 
dram[13]:  2.094406  2.230469  2.296000  2.284644  2.379147  2.367965  2.016000  2.101322  2.152174  2.046218  2.087137  2.231092  2.128514  2.423810  2.192157  2.288210 
dram[14]:  2.300813  2.212687  2.342857  2.192453  2.258772  2.187234  2.153192  2.024096  1.909449  2.062241  2.155303  2.160714  2.066176  2.082677  2.321429  2.330739 
dram[15]:  2.202247  2.071161  2.277311  2.344262  2.294372  2.267206  2.025532  2.051282  1.987805  2.045627  2.071713  2.234568  2.114695  2.143911  2.156863  2.149635 
dram[16]:  2.267717  2.226054  2.286885  2.269841  2.485148  2.365639  2.119816  2.072034  2.158139  2.115385  2.073260  2.039062  2.245455  2.014493  2.288538  2.216028 
dram[17]:  2.054607  2.201465  2.128572  2.170543  2.370892  2.201550  2.119658  2.077922  2.242991  2.044177  2.047809  2.037313  1.988930  2.193799  2.194757  2.176245 
dram[18]:  2.263375  2.166052  2.049822  2.186131  2.222689  2.301587  2.243523  2.062780  2.051587  2.056452  2.040892  2.113360  2.058219  2.152941  2.393162  2.260163 
dram[19]:  2.076125  2.100000  2.455752  2.231618  2.435644  2.495000  2.096639  2.066116  2.134921  2.050725  2.167382  2.075697  2.117409  2.138996  2.185328  2.355856 
dram[20]:  2.316667  2.102662  2.274900  2.199234  2.241245  2.392523  2.065134  2.117117  1.992395  1.940520  1.992727  2.215190  2.191406  2.081395  2.359307  2.305344 
dram[21]:  2.316206  2.166008  2.265918  2.442060  2.197309  2.301370  1.947170  2.241206  2.245536  2.020325  2.111111  2.084291  2.193182  2.242424  2.221344  2.138462 
dram[22]:  2.344538  2.042253  2.282869  2.262357  2.202429  2.411505  2.061224  2.113821  2.065892  2.003584  2.157258  2.057692  2.156863  2.164179  2.040678  2.168498 
dram[23]:  2.349593  2.316239  2.198581  2.199248  2.318965  2.151394  2.144796  1.957692  2.030651  2.061224  2.164609  2.188841  2.228814  2.214592  2.305439  2.169742 
dram[24]:  2.178030  2.212245  2.217228  2.145455  2.207843  2.127572  1.988461  2.038793  2.083333  2.043137  2.063670  2.108949  2.073643  2.144000  2.276000  2.157143 
dram[25]:  2.267490  2.100372  2.215139  2.232653  2.215385  2.166052  2.024000  2.159091  2.127753  2.089431  1.973978  2.203390  2.061818  2.179775  2.258065  2.091575 
dram[26]:  2.200000  2.198473  2.324894  2.265233  2.239496  2.452261  1.956044  2.116379  2.029630  2.062271  2.051282  1.895973  2.091603  2.045113  2.117647  2.151408 
dram[27]:  2.206349  2.285714  2.345528  2.186813  2.193676  2.427351  2.079295  2.111111  1.945455  2.280193  2.037175  2.036101  2.094340  2.202479  2.125475  2.251969 
dram[28]:  2.155303  2.224000  2.134948  2.279835  2.247863  2.150407  2.050926  2.289720  2.043956  1.995885  2.057692  2.163424  2.082397  2.165441  2.333333  2.179577 
dram[29]:  2.094203  2.211321  2.277344  2.258621  2.570000  2.245968  1.871094  2.170940  2.174089  2.014760  2.169492  2.104651  2.242152  2.128405  2.232558  2.207692 
dram[30]:  2.172285  2.039867  2.229885  2.194656  2.445455  2.121849  2.031250  2.040486  1.983539  2.126050  2.125899  2.178295  2.132076  2.212500  2.214286  2.192771 
dram[31]:  2.341667  2.174089  2.311203  2.420833  2.532710  2.307692  2.008000  2.095891  2.228448  2.007782  2.059479  2.060606  2.130111  2.112033  2.298755  2.080139 
average row locality = 278914/128864 = 2.164406
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       483       464       441       433       461       432       383       388       429       408       400       435       441       420       435       448 
dram[1]:       489       429       444       481       474       443       418       378       419       462       427       387       456       456       436       469 
dram[2]:       452       398       454       480       492       432       346       382       461       406       418       417       447       425       458       499 
dram[3]:       467       466       465       450       451       469       405       369       440       458       434       400       424       395       450       446 
dram[4]:       465       442       484       458       485       422       430       343       415       388       417       405       417       434       459       429 
dram[5]:       429       469       463       449       427       485       399       414       377       374       423       401       405       466       441       448 
dram[6]:       457       441       501       451       477       468       413       395       392       410       418       436       405       405       457       477 
dram[7]:       454       459       456       450       444       457       400       423       396       393       428       441       418       446       450       450 
dram[8]:       440       464       444       444       453       439       431       376       360       426       384       421       415       400       430       473 
dram[9]:       432       460       451       434       435       456       423       372       390       442       421       388       424       462       458       454 
dram[10]:       444       429       466       443       442       432       377       389       417       363       407       490       431       448       481       431 
dram[11]:       459       438       506       482       427       442       385       427       364       391       433       411       392       428       443       458 
dram[12]:       423       449       484       469       465       432       422       423       371       414       432       422       433       413       429       444 
dram[13]:       473       442       468       487       409       454       399       380       383       371       398       420       418       406       443       399 
dram[14]:       436       471       460       461       416       433       400       397       384       400       453       373       431       407       469       476 
dram[15]:       459       431       433       462       437       482       371       377       381       431       412       435       463       457       433       460 
dram[16]:       451       464       441       460       417       441       355       396       355       434       451       419       392       440       444       506 
dram[17]:       470       472       478       450       416       461       389       384       387       398       395       432       425       431       460       442 
dram[18]:       440       458       454       481       435       479       336       360       416       407       439       415       484       441       443       433 
dram[19]:       468       473       436       486       398       403       398       407       416       448       386       403       420       435       441       412 
dram[20]:       433       427       464       462       485       422       439       374       410       409       436       411       435       417       435       476 
dram[21]:       459       417       473       460       402       416       415       347       409       388       411       431       464       405       442       429 
dram[22]:       437       452       452       484       447       442       398       415       419       436       423       420       431       447       469       475 
dram[23]:       450       428       502       460       459       448       376       398       420       397       402       407       413       405       446       461 
dram[24]:       443       421       466       478       467       424       401       369       377       405       441       436       429       425       459       467 
dram[25]:       433       443       441       441       481       495       398       375       376       392       422       412       447       456       432       451 
dram[26]:       482       450       429       502       431       396       427       379       426       446       440       433       423       430       480       472 
dram[27]:       427       454       450       484       465       484       378       402       411       374       444       444       434       423       430       452 
dram[28]:       452       429       491       445       438       433       341       379       451       376       419       440       446       466       418       480 
dram[29]:       460       448       456       407       421       452       377       398       420       431       390       422       397       428       455       449 
dram[30]:       448       485       456       461       457       409       416       396       373       390       468       452       452       418       432       425 
dram[31]:       445       430       448       472       448       429       401       358       414       412       436       428       444       402       437       471 
total dram reads = 221062
bank skew: 506/336 = 1.51
chip skew: 7068/6750 = 1.05
number of total write accesses:
dram[0]:       207       228       225       189       162       176       212       170       211       220       189       234       214       227       253       203 
dram[1]:       240       216       239       256       168       163       174       197       215       230       226       205       248       237       207       295 
dram[2]:       226       192       200       229       167       178       155       196       221       195       208       242       245       242       213       249 
dram[3]:       237       262       224       214       195       190       196       179       186       212       221       220       223       230       202       248 
dram[4]:       228       235       224       193       194       163       192       188       205       223       210       211       228       204       225       237 
dram[5]:       222       239       225       173       164       165       196       209       190       175       201       191       182       236       234       242 
dram[6]:       260       241       247       198       198       170       184       199       195       204       196       226       209       206       251       259 
dram[7]:       236       225       213       228       171       163       168       217       202       206       219       201       228       229       212       244 
dram[8]:       223       227       200       229       221       178       196       167       205       202       197       194       207       191       204       207 
dram[9]:       223       224       202       248       168       157       171       189       227       181       201       206       206       259       227       223 
dram[10]:       216       226       221       249       162       163       196       159       201       189       214       239       216       235       241       248 
dram[11]:       208       240       246       229       175       167       179       214       205       171       209       200       201       255       239       229 
dram[12]:       238       239       215       209       185       186       165       204       217       214       229       207       205       192       233       243 
dram[13]:       244       240       202       248       158       157       185       178       190       204       184       204       206       206       215       234 
dram[14]:       235       235       204       230       182       152       197       183       171       159       202       184       240       241       209       215 
dram[15]:       245       209       216       213       179       137       194       191       201       201       202       196       239       240       224       243 
dram[16]:       253       196       198       214       144       180       208       174       202       225       218       198       200       214       248       270 
dram[17]:       249       246       255       208       167       211       190       168       177       202       220       211       212       258       232       229 
dram[18]:       221       248       234       243       174       203       173       194       191       174       213       189       222       204       211       218 
dram[19]:       236       264       213       234       185       181       174       160       212       213       224       211       191       226       233       201 
dram[20]:       242       236       202       229       180       164       190       189       207       197       212       200       223       233       206       235 
dram[21]:       263       239       242       214       179       180       177       171       162       184       237       227       224       188       218       229 
dram[22]:       218       224       216       187       167       170       184       206       220       215       205       210       225       243       245       216 
dram[23]:       257       213       209       245       135       170       182       208       188       209       222       205       219       193       183       248 
dram[24]:       241       225       227       189       175       164       213       202       166       207       229       194       195       213       206       248 
dram[25]:       221       217       213       198       189       159       199       182       188       215       197       202       232       234       265       214 
dram[26]:       255       238       234       250       207       163       207       208       212       232       239       256       244       212       253       254 
dram[27]:       227       241       242       194       163       166       158       218       223       186       207       220       234       214       257       217 
dram[28]:       220       229       250       205       178       195       190       202       200       207       189       222       194       233       240       272 
dram[29]:       214       261       224       229       180       193       185       197       229       218       214       220       194       204       242       233 
dram[30]:       247       239       225       202       143       166       184       217       201       193       229       202       198       209       228       227 
dram[31]:       222       199       199       199       174       154       210       173       196       195       204       212       247       188       205       239 
total dram writes = 107351
bank skew: 295/135 = 2.19
chip skew: 3664/3216 = 1.14
average mf latency per bank:
dram[0]:        941       943       944       998      1007      1027       817       804      1000       982      1078       953       987       976       905       932
dram[1]:        911       999       930       879       958      1059       866       763       945       951       949      1047       852       921      1001       854
dram[2]:        962      1096       991       894       967       970       896       726       919      1074      1060      1011       852      1005       949       907
dram[3]:        906       906       921       991       939       969       856       820       989       922       998      1027       956      1053       956       942
dram[4]:        948      1001       935      1067       939      1056       789       868      1015       994      1038      1042      1050       981       889       975
dram[5]:        974       982     28270      1049      1049       931       800       793      1100      1040      1125      1117      1096       977       974       994
dram[6]:        938       962       896       945       920       971       767       791       983       997      1073       996      1019      1004       931       919
dram[7]:        979       988       918       986      1067      1009       837       730       963      1021      1055      1083       952       935       947       920
dram[8]:        927       901       970       923       933      1029       800       812      1075       942      1109      1064       977      1035       977       924
dram[9]:        899       984       986       924      1015       956       838       786       968       954      1043      1098       985       917       935       937
dram[10]:        937      1000       916       942      1048      1045       818       878       937      1076       953       974       964       937       916       902
dram[11]:        924       867       913       973      1069       965       827       733      1049      1019      1025      1021      1000       915       950       915
dram[12]:        970       881       876       912       976       972       823       734      1018       989       953      1085      1014      1003       991       898
dram[13]:        936       903       896       868      1069      1066       804       773      1010       930      1068      1107      1068      1042      1002       923
dram[14]:        991       850       926       866      1054      1087       833       797      1003      1012       961      1095       946       980       945       924
dram[15]:        957       909       927       903      1017       980       842       809       997       949      1077      1037       952       963       953       856
dram[16]:        946       945       956       928      1041       975       791       823      1045       957      1024       992      1018       957       964       909
dram[17]:        928       878       873       956      1052       920       773       786      1086      1037       976       984       940       924       952       978
dram[18]:        961       893       923       864       946       951       875       800       990       996       978      1070       908      1019       937       947
dram[19]:        882       855      1047       857      1002      1008       753       775       993       956      1083      1068      1004       924       923       984
dram[20]:        934       915       929       959       933      1009       751       777       967      1021       968      1021       946       997       991       931
dram[21]:        931       954       881       943      1059      1028       753       781      1012      1032       963      1081       944      1033       947       963
dram[22]:        984       919       964       924       989       931       805       721       975       908       982      1013       920       918       894       934
dram[23]:        896       931       912       854      1006       945       823       747       992       974      1058      1021      1013      1041      1001       882
dram[24]:        946      1012       945       863       966      1050       770       823      1017       956      1016      1017       995       964       944       917
dram[25]:        928       954       957       982       943       902       747       807      1009       951      1009      1052       899       895       867       955
dram[26]:        914       918       919       878       987      1058       792       807       907       921       974       968       899       972       867       910
dram[27]:        955       956       955       947       974      1009       844       782       900      1049      1024      1023       973       955       963       934
dram[28]:        912       962       871       993       973       964       786       781       933      1007      1008       971       986       918      1001       897
dram[29]:        947       878       925       998       970       884       796       759       918       948      1022      1026      1037      1029       923       941
dram[30]:        907       883       892       953      1009      1042       752       753      1003      1021       965       946       970       992       947       950
dram[31]:        901      1012      1016       968      1032      1086       750       829       966       994       972      1056       945       997      1033       892
maximum mf latency per bank:
dram[0]:       3677      2216      2034      2450      1775      1813      1735      2506      3055      3110      2864      2120      2076      2353      2477      2162
dram[1]:       2785      2190      2304      2238      2337      1954      1922      2495      2566      3600      2584      2486      1835      2274      2907      2311
dram[2]:       2831      2186      2704      2043      1806      2040      1918      2758      3258      3028      2511      2475      1945      2768      2465      3681
dram[3]:       2156      1994      1751      2320      1981      2261      2731      2592      2728      3665      2473      3046      1993      2136      2112      2372
dram[4]:       2386      2660      2832      2294      2422      2509      2589      2052      2766      2756      2738      2650      2283      2278      2546      2830
dram[5]:       2461      2646      3680      2342      2608      2466      1835      2668      3126      3088      3057      2827      2649      2780      2923      3678
dram[6]:       2448      2514      2800      2406      2768      1982      2125      2303      2537      3129      3038      3052      2647      2436      2976      2686
dram[7]:       2603      2338      2016      2286      2424      1905      1753      2969      2927      3038      2564      3533      2128      2089      2330      2614
dram[8]:       2321      2349      2158      2795      2131      2386      2406      2158      2807      2686      2136      2999      2179      2873      2662      2276
dram[9]:       2171      2277      2194      2187      2272      2172      2356      1709      2705      3088      2540      2902      2698      2393      2727      2117
dram[10]:       2523      2508      2821      2055      2270      1815      2297      1898      2561      2633      2332      2303      2460      2275      2115      2174
dram[11]:       2610      1762      2655      2792      2021      1781      1873      2065      2746      2664      2710      2317      1966      2057      2957      1781
dram[12]:       2673      2427      1877      2070      2328      1681      2435      2427      2629      3532      2578      2520      2105      1969      2957      1862
dram[13]:       2666      2732      2020      2099      1988      2101      2116      2808      2940      3097      2563      2679      2637      2055      2423      2163
dram[14]:       2341      2805      1787      1845      1820      2090      2113      2743      2773      2582      2213      2406      2640      2157      2414      2162
dram[15]:       2296      1932      1773      1624      2328      2388      1637      1576      2735      2702      2508      2650      2244      2433      1902      2423
dram[16]:       2266      2423      2332      2317      2076      2006      2518      1520      2618      2761      2295      2413      2569      2195      2226      2057
dram[17]:       2641      2419      2291      2098      2039      2087      2405      1814      2694      2896      2654      2645      2299      2909      1844      2277
dram[18]:       2424      2056      2649      1799      2221      2079      1458      2246      2546      2694      2421      2531      2007      2824      1856      2123
dram[19]:       2323      2424      2545      2017      1774      1881      1324      1678      2572      2778      2812      2575      2632      2191      2361      2348
dram[20]:       2195      2054      2713      2326      2060      1868      1446      2167      2782      2610      2165      2418      2927      1981      1919      2068
dram[21]:       1943      2051      1913      2361      1847      2148      1365      1868      2699      2574      2315      2734      2210      2181      2113      1835
dram[22]:       2292      1799      2199      2357      2040      1956      2002      2258      2695      2625      2391      2467      2131      2696      1893      1837
dram[23]:       2596      2478      1939      2382      2060      1868      2056      2267      2902      2858      2149      2579      2834      1988      1994      1786
dram[24]:       2084      2641      2297      2028      2038      2346      2121      1591      2591      2566      2796      2396      2109      1965      2040      2041
dram[25]:       2426      1906      2145      2090      1875      1956      1530      2115      2740      2666      2567      2599      2072      1944      1944      1899
dram[26]:       2424      1564      2451      2801      2095      2393      1954      2173      3122      2990      2396      2265      1973      2066      2154      2208
dram[27]:       2119      2192      2419      2063      2036      2551      2123      2626      2590      2573      2603      2490      2279      2301      2117      2066
dram[28]:       1986      1940      2664      2167      2334      1732      1801      1458      2952      2490      2227      2053      1924      1938      2304      2346
dram[29]:       2747      1894      2395      2798      2641      1938      2176      1791      2800      2852      2544      2337      1947      1962      2208      2326
dram[30]:       2672      1983      2531      2317      2644      1912      2722      2677      2770      2734      2296      2530      2104      2386      2204      1908
dram[31]:       2005      3669      2746      2588      2341      2351      2126      2714      2821      2568      2645      2449      2110      1972      2159      2424
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159486 n_act=3971 n_pre=3955 n_ref_event=0 n_req=8708 n_rd=6901 n_rd_L2_A=0 n_write=0 n_wr_bk=3320 bw_util=0.05809
n_activity=54270 dram_eff=0.1883
bk0: 483a 165416i bk1: 464a 165400i bk2: 441a 166051i bk3: 433a 166339i bk4: 461a 167699i bk5: 432a 168023i bk6: 383a 166931i bk7: 388a 167400i bk8: 429a 166818i bk9: 408a 166074i bk10: 400a 167145i bk11: 435a 166253i bk12: 441a 165466i bk13: 420a 166102i bk14: 435a 165837i bk15: 448a 166631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543983
Row_Buffer_Locality_read = 0.646863
Row_Buffer_Locality_write = 0.151079
Bank_Level_Parallism = 3.735605
Bank_Level_Parallism_Col = 2.548289
Bank_Level_Parallism_Ready = 1.350944
write_to_read_ratio_blp_rw_average = 0.403523
GrpLevelPara = 1.953857 

BW Util details:
bwutil = 0.058093 
total_CMD = 175941 
util_bw = 10221 
Wasted_Col = 25049 
Wasted_Row = 7609 
Idle = 133062 

BW Util Bottlenecks: 
RCDc_limit = 23109 
RCDWRc_limit = 10220 
WTRc_limit = 6715 
RTWc_limit = 26492 
CCDLc_limit = 4959 
rwq = 0 
CCDLc_limit_alone = 3437 
WTRc_limit_alone = 6254 
RTWc_limit_alone = 25431 

Commands details: 
total_CMD = 175941 
n_nop = 159486 
Read = 6901 
Write = 0 
L2_Alloc = 0 
L2_WB = 3320 
n_act = 3971 
n_pre = 3955 
n_ref = 0 
n_req = 8708 
total_req = 10221 

Dual Bus Interface Util: 
issued_total_row = 7926 
issued_total_col = 10221 
Row_Bus_Util =  0.045049 
CoL_Bus_Util = 0.058093 
Either_Row_CoL_Bus_Util = 0.093526 
Issued_on_Two_Bus_Simul_Util = 0.009617 
issued_two_Eff = 0.102826 
queue_avg = 0.748160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.74816
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=158878 n_act=4190 n_pre=4174 n_ref_event=0 n_req=8913 n_rd=7068 n_rd_L2_A=0 n_write=0 n_wr_bk=3516 bw_util=0.06016
n_activity=54713 dram_eff=0.1934
bk0: 489a 164701i bk1: 429a 165725i bk2: 444a 166448i bk3: 481a 165503i bk4: 474a 166741i bk5: 443a 166791i bk6: 418a 165774i bk7: 378a 166893i bk8: 419a 165888i bk9: 462a 164577i bk10: 427a 166370i bk11: 387a 167146i bk12: 456a 164876i bk13: 456a 165538i bk14: 436a 166446i bk15: 469a 164579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529900
Row_Buffer_Locality_read = 0.631154
Row_Buffer_Locality_write = 0.142005
Bank_Level_Parallism = 3.883233
Bank_Level_Parallism_Col = 2.604125
Bank_Level_Parallism_Ready = 1.365174
write_to_read_ratio_blp_rw_average = 0.401121
GrpLevelPara = 1.969700 

BW Util details:
bwutil = 0.060157 
total_CMD = 175941 
util_bw = 10584 
Wasted_Col = 25558 
Wasted_Row = 7629 
Idle = 132170 

BW Util Bottlenecks: 
RCDc_limit = 24375 
RCDWRc_limit = 10374 
WTRc_limit = 7371 
RTWc_limit = 27058 
CCDLc_limit = 5320 
rwq = 0 
CCDLc_limit_alone = 3662 
WTRc_limit_alone = 6882 
RTWc_limit_alone = 25889 

Commands details: 
total_CMD = 175941 
n_nop = 158878 
Read = 7068 
Write = 0 
L2_Alloc = 0 
L2_WB = 3516 
n_act = 4190 
n_pre = 4174 
n_ref = 0 
n_req = 8913 
total_req = 10584 

Dual Bus Interface Util: 
issued_total_row = 8364 
issued_total_col = 10584 
Row_Bus_Util =  0.047539 
CoL_Bus_Util = 0.060157 
Either_Row_CoL_Bus_Util = 0.096981 
Issued_on_Two_Bus_Simul_Util = 0.010714 
issued_two_Eff = 0.110473 
queue_avg = 0.817325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.817325
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159322 n_act=3995 n_pre=3979 n_ref_event=0 n_req=8783 n_rd=6967 n_rd_L2_A=0 n_write=0 n_wr_bk=3358 bw_util=0.05868
n_activity=54671 dram_eff=0.1889
bk0: 452a 165635i bk1: 398a 168068i bk2: 454a 166678i bk3: 480a 166137i bk4: 492a 166542i bk5: 432a 167872i bk6: 346a 168270i bk7: 382a 166991i bk8: 461a 164889i bk9: 406a 168195i bk10: 418a 166272i bk11: 417a 166854i bk12: 447a 165569i bk13: 425a 166208i bk14: 458a 165949i bk15: 499a 164668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545144
Row_Buffer_Locality_read = 0.649347
Row_Buffer_Locality_write = 0.145374
Bank_Level_Parallism = 3.643073
Bank_Level_Parallism_Col = 2.472972
Bank_Level_Parallism_Ready = 1.324939
write_to_read_ratio_blp_rw_average = 0.408055
GrpLevelPara = 1.891063 

BW Util details:
bwutil = 0.058684 
total_CMD = 175941 
util_bw = 10325 
Wasted_Col = 25604 
Wasted_Row = 7727 
Idle = 132285 

BW Util Bottlenecks: 
RCDc_limit = 23278 
RCDWRc_limit = 10305 
WTRc_limit = 6835 
RTWc_limit = 25201 
CCDLc_limit = 5197 
rwq = 0 
CCDLc_limit_alone = 3631 
WTRc_limit_alone = 6342 
RTWc_limit_alone = 24128 

Commands details: 
total_CMD = 175941 
n_nop = 159322 
Read = 6967 
Write = 0 
L2_Alloc = 0 
L2_WB = 3358 
n_act = 3995 
n_pre = 3979 
n_ref = 0 
n_req = 8783 
total_req = 10325 

Dual Bus Interface Util: 
issued_total_row = 7974 
issued_total_col = 10325 
Row_Bus_Util =  0.045322 
CoL_Bus_Util = 0.058684 
Either_Row_CoL_Bus_Util = 0.094458 
Issued_on_Two_Bus_Simul_Util = 0.009549 
issued_two_Eff = 0.101089 
queue_avg = 0.800587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.800587
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159081 n_act=4093 n_pre=4077 n_ref_event=0 n_req=8861 n_rd=6989 n_rd_L2_A=0 n_write=0 n_wr_bk=3439 bw_util=0.05927
n_activity=55378 dram_eff=0.1883
bk0: 467a 164686i bk1: 466a 165062i bk2: 465a 166438i bk3: 450a 166378i bk4: 451a 166797i bk5: 469a 166358i bk6: 405a 166278i bk7: 369a 167588i bk8: 440a 166133i bk9: 458a 165228i bk10: 434a 166253i bk11: 400a 166970i bk12: 424a 165741i bk13: 395a 167338i bk14: 450a 166311i bk15: 446a 165130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538088
Row_Buffer_Locality_read = 0.642581
Row_Buffer_Locality_write = 0.147970
Bank_Level_Parallism = 3.741915
Bank_Level_Parallism_Col = 2.514076
Bank_Level_Parallism_Ready = 1.338128
write_to_read_ratio_blp_rw_average = 0.405867
GrpLevelPara = 1.919397 

BW Util details:
bwutil = 0.059270 
total_CMD = 175941 
util_bw = 10428 
Wasted_Col = 25988 
Wasted_Row = 7740 
Idle = 131785 

BW Util Bottlenecks: 
RCDc_limit = 23698 
RCDWRc_limit = 10641 
WTRc_limit = 6835 
RTWc_limit = 27328 
CCDLc_limit = 5286 
rwq = 0 
CCDLc_limit_alone = 3649 
WTRc_limit_alone = 6347 
RTWc_limit_alone = 26179 

Commands details: 
total_CMD = 175941 
n_nop = 159081 
Read = 6989 
Write = 0 
L2_Alloc = 0 
L2_WB = 3439 
n_act = 4093 
n_pre = 4077 
n_ref = 0 
n_req = 8861 
total_req = 10428 

Dual Bus Interface Util: 
issued_total_row = 8170 
issued_total_col = 10428 
Row_Bus_Util =  0.046436 
CoL_Bus_Util = 0.059270 
Either_Row_CoL_Bus_Util = 0.095828 
Issued_on_Two_Bus_Simul_Util = 0.009878 
issued_two_Eff = 0.103084 
queue_avg = 0.788980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.78898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159212 n_act=4106 n_pre=4090 n_ref_event=0 n_req=8706 n_rd=6893 n_rd_L2_A=0 n_write=0 n_wr_bk=3360 bw_util=0.05828
n_activity=55714 dram_eff=0.184
bk0: 465a 165550i bk1: 442a 165477i bk2: 484a 164492i bk3: 458a 166477i bk4: 485a 166592i bk5: 422a 167709i bk6: 430a 166326i bk7: 343a 167660i bk8: 415a 167008i bk9: 388a 166541i bk10: 417a 166164i bk11: 405a 166407i bk12: 417a 166183i bk13: 434a 166382i bk14: 459a 165154i bk15: 429a 166382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528371
Row_Buffer_Locality_read = 0.629769
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 3.684367
Bank_Level_Parallism_Col = 2.475420
Bank_Level_Parallism_Ready = 1.320882
write_to_read_ratio_blp_rw_average = 0.400917
GrpLevelPara = 1.914180 

BW Util details:
bwutil = 0.058275 
total_CMD = 175941 
util_bw = 10253 
Wasted_Col = 26097 
Wasted_Row = 7961 
Idle = 131630 

BW Util Bottlenecks: 
RCDc_limit = 24375 
RCDWRc_limit = 10347 
WTRc_limit = 6907 
RTWc_limit = 25674 
CCDLc_limit = 4854 
rwq = 0 
CCDLc_limit_alone = 3407 
WTRc_limit_alone = 6441 
RTWc_limit_alone = 24693 

Commands details: 
total_CMD = 175941 
n_nop = 159212 
Read = 6893 
Write = 0 
L2_Alloc = 0 
L2_WB = 3360 
n_act = 4106 
n_pre = 4090 
n_ref = 0 
n_req = 8706 
total_req = 10253 

Dual Bus Interface Util: 
issued_total_row = 8196 
issued_total_col = 10253 
Row_Bus_Util =  0.046584 
CoL_Bus_Util = 0.058275 
Either_Row_CoL_Bus_Util = 0.095083 
Issued_on_Two_Bus_Simul_Util = 0.009776 
issued_two_Eff = 0.102815 
queue_avg = 0.752457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.752457
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159631 n_act=3936 n_pre=3920 n_ref_event=0 n_req=8611 n_rd=6870 n_rd_L2_A=0 n_write=0 n_wr_bk=3244 bw_util=0.05749
n_activity=54884 dram_eff=0.1843
bk0: 429a 166201i bk1: 469a 165999i bk2: 463a 165492i bk3: 449a 168089i bk4: 427a 168066i bk5: 485a 166265i bk6: 399a 166621i bk7: 414a 166348i bk8: 377a 167787i bk9: 374a 167985i bk10: 423a 167182i bk11: 401a 167297i bk12: 405a 166880i bk13: 466a 164542i bk14: 441a 166715i bk15: 448a 166035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542910
Row_Buffer_Locality_read = 0.643523
Row_Buffer_Locality_write = 0.145893
Bank_Level_Parallism = 3.566017
Bank_Level_Parallism_Col = 2.434449
Bank_Level_Parallism_Ready = 1.324995
write_to_read_ratio_blp_rw_average = 0.400438
GrpLevelPara = 1.876088 

BW Util details:
bwutil = 0.057485 
total_CMD = 175941 
util_bw = 10114 
Wasted_Col = 25769 
Wasted_Row = 7909 
Idle = 132149 

BW Util Bottlenecks: 
RCDc_limit = 23428 
RCDWRc_limit = 9877 
WTRc_limit = 6581 
RTWc_limit = 24881 
CCDLc_limit = 4967 
rwq = 0 
CCDLc_limit_alone = 3512 
WTRc_limit_alone = 6146 
RTWc_limit_alone = 23861 

Commands details: 
total_CMD = 175941 
n_nop = 159631 
Read = 6870 
Write = 0 
L2_Alloc = 0 
L2_WB = 3244 
n_act = 3936 
n_pre = 3920 
n_ref = 0 
n_req = 8611 
total_req = 10114 

Dual Bus Interface Util: 
issued_total_row = 7856 
issued_total_col = 10114 
Row_Bus_Util =  0.044651 
CoL_Bus_Util = 0.057485 
Either_Row_CoL_Bus_Util = 0.092702 
Issued_on_Two_Bus_Simul_Util = 0.009435 
issued_two_Eff = 0.101778 
queue_avg = 0.711858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.711858
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=158943 n_act=4166 n_pre=4150 n_ref_event=0 n_req=8874 n_rd=7003 n_rd_L2_A=0 n_write=0 n_wr_bk=3443 bw_util=0.05937
n_activity=55149 dram_eff=0.1894
bk0: 457a 164959i bk1: 441a 165337i bk2: 501a 164239i bk3: 451a 166723i bk4: 477a 165942i bk5: 468a 166905i bk6: 413a 166735i bk7: 395a 166573i bk8: 392a 166607i bk9: 410a 166821i bk10: 418a 166356i bk11: 436a 165663i bk12: 405a 166434i bk13: 405a 166567i bk14: 457a 165075i bk15: 477a 164730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530539
Row_Buffer_Locality_read = 0.632300
Row_Buffer_Locality_write = 0.149653
Bank_Level_Parallism = 3.807826
Bank_Level_Parallism_Col = 2.539701
Bank_Level_Parallism_Ready = 1.354298
write_to_read_ratio_blp_rw_average = 0.402222
GrpLevelPara = 1.926080 

BW Util details:
bwutil = 0.059372 
total_CMD = 175941 
util_bw = 10446 
Wasted_Col = 26119 
Wasted_Row = 7624 
Idle = 131752 

BW Util Bottlenecks: 
RCDc_limit = 24604 
RCDWRc_limit = 10540 
WTRc_limit = 6807 
RTWc_limit = 27349 
CCDLc_limit = 5319 
rwq = 0 
CCDLc_limit_alone = 3714 
WTRc_limit_alone = 6358 
RTWc_limit_alone = 26193 

Commands details: 
total_CMD = 175941 
n_nop = 158943 
Read = 7003 
Write = 0 
L2_Alloc = 0 
L2_WB = 3443 
n_act = 4166 
n_pre = 4150 
n_ref = 0 
n_req = 8874 
total_req = 10446 

Dual Bus Interface Util: 
issued_total_row = 8316 
issued_total_col = 10446 
Row_Bus_Util =  0.047266 
CoL_Bus_Util = 0.059372 
Either_Row_CoL_Bus_Util = 0.096612 
Issued_on_Two_Bus_Simul_Util = 0.010026 
issued_two_Eff = 0.103777 
queue_avg = 0.906770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.90677
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159293 n_act=4033 n_pre=4017 n_ref_event=0 n_req=8774 n_rd=6965 n_rd_L2_A=0 n_write=0 n_wr_bk=3362 bw_util=0.0587
n_activity=55466 dram_eff=0.1862
bk0: 454a 165316i bk1: 459a 165987i bk2: 456a 166318i bk3: 450a 166806i bk4: 444a 167745i bk5: 457a 167337i bk6: 400a 167699i bk7: 423a 166186i bk8: 396a 167074i bk9: 393a 166562i bk10: 428a 166152i bk11: 441a 166630i bk12: 418a 165877i bk13: 446a 165755i bk14: 450a 166264i bk15: 450a 165327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540347
Row_Buffer_Locality_read = 0.642785
Row_Buffer_Locality_write = 0.145937
Bank_Level_Parallism = 3.639708
Bank_Level_Parallism_Col = 2.468147
Bank_Level_Parallism_Ready = 1.324102
write_to_read_ratio_blp_rw_average = 0.411870
GrpLevelPara = 1.903011 

BW Util details:
bwutil = 0.058696 
total_CMD = 175941 
util_bw = 10327 
Wasted_Col = 26136 
Wasted_Row = 7715 
Idle = 131763 

BW Util Bottlenecks: 
RCDc_limit = 23691 
RCDWRc_limit = 10288 
WTRc_limit = 7049 
RTWc_limit = 26226 
CCDLc_limit = 5339 
rwq = 0 
CCDLc_limit_alone = 3764 
WTRc_limit_alone = 6590 
RTWc_limit_alone = 25110 

Commands details: 
total_CMD = 175941 
n_nop = 159293 
Read = 6965 
Write = 0 
L2_Alloc = 0 
L2_WB = 3362 
n_act = 4033 
n_pre = 4017 
n_ref = 0 
n_req = 8774 
total_req = 10327 

Dual Bus Interface Util: 
issued_total_row = 8050 
issued_total_col = 10327 
Row_Bus_Util =  0.045754 
CoL_Bus_Util = 0.058696 
Either_Row_CoL_Bus_Util = 0.094623 
Issued_on_Two_Bus_Simul_Util = 0.009827 
issued_two_Eff = 0.103856 
queue_avg = 0.793539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.793539
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159641 n_act=3964 n_pre=3948 n_ref_event=0 n_req=8568 n_rd=6800 n_rd_L2_A=0 n_write=0 n_wr_bk=3248 bw_util=0.05711
n_activity=53506 dram_eff=0.1878
bk0: 440a 166192i bk1: 464a 165367i bk2: 444a 167423i bk3: 444a 166194i bk4: 453a 166147i bk5: 439a 167302i bk6: 431a 165932i bk7: 376a 167055i bk8: 360a 167265i bk9: 426a 166437i bk10: 384a 167442i bk11: 421a 166809i bk12: 415a 166578i bk13: 400a 166735i bk14: 430a 167083i bk15: 473a 165421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537348
Row_Buffer_Locality_read = 0.645147
Row_Buffer_Locality_write = 0.122738
Bank_Level_Parallism = 3.713729
Bank_Level_Parallism_Col = 2.473594
Bank_Level_Parallism_Ready = 1.314391
write_to_read_ratio_blp_rw_average = 0.411223
GrpLevelPara = 1.913874 

BW Util details:
bwutil = 0.057110 
total_CMD = 175941 
util_bw = 10048 
Wasted_Col = 25253 
Wasted_Row = 7309 
Idle = 133331 

BW Util Bottlenecks: 
RCDc_limit = 22872 
RCDWRc_limit = 10321 
WTRc_limit = 6864 
RTWc_limit = 25567 
CCDLc_limit = 4983 
rwq = 0 
CCDLc_limit_alone = 3501 
WTRc_limit_alone = 6385 
RTWc_limit_alone = 24564 

Commands details: 
total_CMD = 175941 
n_nop = 159641 
Read = 6800 
Write = 0 
L2_Alloc = 0 
L2_WB = 3248 
n_act = 3964 
n_pre = 3948 
n_ref = 0 
n_req = 8568 
total_req = 10048 

Dual Bus Interface Util: 
issued_total_row = 7912 
issued_total_col = 10048 
Row_Bus_Util =  0.044970 
CoL_Bus_Util = 0.057110 
Either_Row_CoL_Bus_Util = 0.092645 
Issued_on_Two_Bus_Simul_Util = 0.009435 
issued_two_Eff = 0.101840 
queue_avg = 0.739555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.739555
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159507 n_act=3946 n_pre=3930 n_ref_event=0 n_req=8685 n_rd=6902 n_rd_L2_A=0 n_write=0 n_wr_bk=3312 bw_util=0.05805
n_activity=54894 dram_eff=0.1861
bk0: 432a 166852i bk1: 460a 165592i bk2: 451a 166210i bk3: 434a 166335i bk4: 435a 167516i bk5: 456a 166805i bk6: 423a 166861i bk7: 372a 167178i bk8: 390a 166163i bk9: 442a 166616i bk10: 421a 166782i bk11: 388a 166591i bk12: 424a 166623i bk13: 462a 165309i bk14: 458a 166141i bk15: 454a 166702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545653
Row_Buffer_Locality_read = 0.649522
Row_Buffer_Locality_write = 0.143578
Bank_Level_Parallism = 3.637846
Bank_Level_Parallism_Col = 2.480036
Bank_Level_Parallism_Ready = 1.334835
write_to_read_ratio_blp_rw_average = 0.411135
GrpLevelPara = 1.903827 

BW Util details:
bwutil = 0.058054 
total_CMD = 175941 
util_bw = 10214 
Wasted_Col = 25564 
Wasted_Row = 8057 
Idle = 132106 

BW Util Bottlenecks: 
RCDc_limit = 23162 
RCDWRc_limit = 10255 
WTRc_limit = 6471 
RTWc_limit = 25858 
CCDLc_limit = 5148 
rwq = 0 
CCDLc_limit_alone = 3584 
WTRc_limit_alone = 6066 
RTWc_limit_alone = 24699 

Commands details: 
total_CMD = 175941 
n_nop = 159507 
Read = 6902 
Write = 0 
L2_Alloc = 0 
L2_WB = 3312 
n_act = 3946 
n_pre = 3930 
n_ref = 0 
n_req = 8685 
total_req = 10214 

Dual Bus Interface Util: 
issued_total_row = 7876 
issued_total_col = 10214 
Row_Bus_Util =  0.044765 
CoL_Bus_Util = 0.058054 
Either_Row_CoL_Bus_Util = 0.093406 
Issued_on_Two_Bus_Simul_Util = 0.009412 
issued_two_Eff = 0.100767 
queue_avg = 0.774174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.774174
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159384 n_act=4023 n_pre=4007 n_ref_event=0 n_req=8681 n_rd=6890 n_rd_L2_A=0 n_write=0 n_wr_bk=3375 bw_util=0.05834
n_activity=53846 dram_eff=0.1906
bk0: 444a 166508i bk1: 429a 166837i bk2: 466a 166162i bk3: 443a 165716i bk4: 442a 167252i bk5: 432a 167634i bk6: 377a 167547i bk7: 389a 167959i bk8: 417a 165699i bk9: 363a 168014i bk10: 407a 166868i bk11: 490a 164515i bk12: 431a 165538i bk13: 448a 166279i bk14: 481a 165004i bk15: 431a 165285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536574
Row_Buffer_Locality_read = 0.640639
Row_Buffer_Locality_write = 0.136237
Bank_Level_Parallism = 3.744590
Bank_Level_Parallism_Col = 2.498278
Bank_Level_Parallism_Ready = 1.328495
write_to_read_ratio_blp_rw_average = 0.415938
GrpLevelPara = 1.923125 

BW Util details:
bwutil = 0.058343 
total_CMD = 175941 
util_bw = 10265 
Wasted_Col = 25642 
Wasted_Row = 7067 
Idle = 132967 

BW Util Bottlenecks: 
RCDc_limit = 23547 
RCDWRc_limit = 10285 
WTRc_limit = 6890 
RTWc_limit = 26484 
CCDLc_limit = 5167 
rwq = 0 
CCDLc_limit_alone = 3569 
WTRc_limit_alone = 6435 
RTWc_limit_alone = 25341 

Commands details: 
total_CMD = 175941 
n_nop = 159384 
Read = 6890 
Write = 0 
L2_Alloc = 0 
L2_WB = 3375 
n_act = 4023 
n_pre = 4007 
n_ref = 0 
n_req = 8681 
total_req = 10265 

Dual Bus Interface Util: 
issued_total_row = 8030 
issued_total_col = 10265 
Row_Bus_Util =  0.045640 
CoL_Bus_Util = 0.058343 
Either_Row_CoL_Bus_Util = 0.094105 
Issued_on_Two_Bus_Simul_Util = 0.009878 
issued_two_Eff = 0.104971 
queue_avg = 0.736991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.736991
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159315 n_act=4019 n_pre=4003 n_ref_event=0 n_req=8687 n_rd=6886 n_rd_L2_A=0 n_write=0 n_wr_bk=3367 bw_util=0.05828
n_activity=55545 dram_eff=0.1846
bk0: 459a 166063i bk1: 438a 165772i bk2: 506a 164722i bk3: 482a 165823i bk4: 427a 167145i bk5: 442a 167903i bk6: 385a 166670i bk7: 427a 166202i bk8: 364a 167589i bk9: 391a 167093i bk10: 433a 166720i bk11: 411a 167062i bk12: 392a 167295i bk13: 428a 165314i bk14: 443a 165568i bk15: 458a 166122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537355
Row_Buffer_Locality_read = 0.641011
Row_Buffer_Locality_write = 0.141033
Bank_Level_Parallism = 3.604064
Bank_Level_Parallism_Col = 2.482691
Bank_Level_Parallism_Ready = 1.347020
write_to_read_ratio_blp_rw_average = 0.402820
GrpLevelPara = 1.886085 

BW Util details:
bwutil = 0.058275 
total_CMD = 175941 
util_bw = 10253 
Wasted_Col = 26170 
Wasted_Row = 8160 
Idle = 131358 

BW Util Bottlenecks: 
RCDc_limit = 23802 
RCDWRc_limit = 10364 
WTRc_limit = 6701 
RTWc_limit = 26475 
CCDLc_limit = 5213 
rwq = 0 
CCDLc_limit_alone = 3538 
WTRc_limit_alone = 6183 
RTWc_limit_alone = 25318 

Commands details: 
total_CMD = 175941 
n_nop = 159315 
Read = 6886 
Write = 0 
L2_Alloc = 0 
L2_WB = 3367 
n_act = 4019 
n_pre = 4003 
n_ref = 0 
n_req = 8687 
total_req = 10253 

Dual Bus Interface Util: 
issued_total_row = 8022 
issued_total_col = 10253 
Row_Bus_Util =  0.045595 
CoL_Bus_Util = 0.058275 
Either_Row_CoL_Bus_Util = 0.094498 
Issued_on_Two_Bus_Simul_Util = 0.009372 
issued_two_Eff = 0.099182 
queue_avg = 0.720952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.720952
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159132 n_act=4098 n_pre=4082 n_ref_event=0 n_req=8766 n_rd=6925 n_rd_L2_A=0 n_write=0 n_wr_bk=3381 bw_util=0.05858
n_activity=55838 dram_eff=0.1846
bk0: 423a 166284i bk1: 449a 166048i bk2: 484a 165451i bk3: 469a 165916i bk4: 465a 167034i bk5: 432a 167352i bk6: 422a 166457i bk7: 423a 166136i bk8: 371a 166768i bk9: 414a 166311i bk10: 432a 165466i bk11: 422a 166555i bk12: 433a 165475i bk13: 413a 166683i bk14: 429a 166295i bk15: 444a 166494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532512
Row_Buffer_Locality_read = 0.638700
Row_Buffer_Locality_write = 0.133080
Bank_Level_Parallism = 3.674597
Bank_Level_Parallism_Col = 2.470014
Bank_Level_Parallism_Ready = 1.310402
write_to_read_ratio_blp_rw_average = 0.406014
GrpLevelPara = 1.912243 

BW Util details:
bwutil = 0.058576 
total_CMD = 175941 
util_bw = 10306 
Wasted_Col = 25936 
Wasted_Row = 8143 
Idle = 131556 

BW Util Bottlenecks: 
RCDc_limit = 23794 
RCDWRc_limit = 10627 
WTRc_limit = 6984 
RTWc_limit = 25739 
CCDLc_limit = 5072 
rwq = 0 
CCDLc_limit_alone = 3446 
WTRc_limit_alone = 6527 
RTWc_limit_alone = 24570 

Commands details: 
total_CMD = 175941 
n_nop = 159132 
Read = 6925 
Write = 0 
L2_Alloc = 0 
L2_WB = 3381 
n_act = 4098 
n_pre = 4082 
n_ref = 0 
n_req = 8766 
total_req = 10306 

Dual Bus Interface Util: 
issued_total_row = 8180 
issued_total_col = 10306 
Row_Bus_Util =  0.046493 
CoL_Bus_Util = 0.058576 
Either_Row_CoL_Bus_Util = 0.095538 
Issued_on_Two_Bus_Simul_Util = 0.009532 
issued_two_Eff = 0.099768 
queue_avg = 0.766928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.766928
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159817 n_act=3868 n_pre=3852 n_ref_event=0 n_req=8522 n_rd=6750 n_rd_L2_A=0 n_write=0 n_wr_bk=3255 bw_util=0.05687
n_activity=53544 dram_eff=0.1869
bk0: 473a 165484i bk1: 442a 165954i bk2: 468a 166750i bk3: 487a 166061i bk4: 409a 168236i bk5: 454a 167222i bk6: 399a 166832i bk7: 380a 167744i bk8: 383a 167298i bk9: 371a 166714i bk10: 398a 167216i bk11: 420a 167346i bk12: 418a 167036i bk13: 406a 167785i bk14: 443a 166460i bk15: 399a 167038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546116
Row_Buffer_Locality_read = 0.652889
Row_Buffer_Locality_write = 0.139391
Bank_Level_Parallism = 3.551335
Bank_Level_Parallism_Col = 2.387191
Bank_Level_Parallism_Ready = 1.297951
write_to_read_ratio_blp_rw_average = 0.408613
GrpLevelPara = 1.886916 

BW Util details:
bwutil = 0.056866 
total_CMD = 175941 
util_bw = 10005 
Wasted_Col = 25247 
Wasted_Row = 7662 
Idle = 133027 

BW Util Bottlenecks: 
RCDc_limit = 22414 
RCDWRc_limit = 10266 
WTRc_limit = 6417 
RTWc_limit = 24262 
CCDLc_limit = 4998 
rwq = 0 
CCDLc_limit_alone = 3507 
WTRc_limit_alone = 5988 
RTWc_limit_alone = 23200 

Commands details: 
total_CMD = 175941 
n_nop = 159817 
Read = 6750 
Write = 0 
L2_Alloc = 0 
L2_WB = 3255 
n_act = 3868 
n_pre = 3852 
n_ref = 0 
n_req = 8522 
total_req = 10005 

Dual Bus Interface Util: 
issued_total_row = 7720 
issued_total_col = 10005 
Row_Bus_Util =  0.043878 
CoL_Bus_Util = 0.056866 
Either_Row_CoL_Bus_Util = 0.091644 
Issued_on_Two_Bus_Simul_Util = 0.009100 
issued_two_Eff = 0.099293 
queue_avg = 0.690453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.690453
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159499 n_act=3989 n_pre=3973 n_ref_event=0 n_req=8663 n_rd=6867 n_rd_L2_A=0 n_write=0 n_wr_bk=3239 bw_util=0.05744
n_activity=54541 dram_eff=0.1853
bk0: 436a 165977i bk1: 471a 165526i bk2: 460a 166686i bk3: 461a 165756i bk4: 416a 167164i bk5: 433a 167092i bk6: 400a 166915i bk7: 397a 166350i bk8: 384a 166775i bk9: 400a 167413i bk10: 453a 165818i bk11: 373a 167678i bk12: 431a 165398i bk13: 407a 166103i bk14: 469a 166089i bk15: 476a 165815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539536
Row_Buffer_Locality_read = 0.640891
Row_Buffer_Locality_write = 0.152004
Bank_Level_Parallism = 3.714398
Bank_Level_Parallism_Col = 2.532750
Bank_Level_Parallism_Ready = 1.370176
write_to_read_ratio_blp_rw_average = 0.404713
GrpLevelPara = 1.927363 

BW Util details:
bwutil = 0.057440 
total_CMD = 175941 
util_bw = 10106 
Wasted_Col = 25473 
Wasted_Row = 7810 
Idle = 132552 

BW Util Bottlenecks: 
RCDc_limit = 23504 
RCDWRc_limit = 10188 
WTRc_limit = 6161 
RTWc_limit = 27302 
CCDLc_limit = 5011 
rwq = 0 
CCDLc_limit_alone = 3401 
WTRc_limit_alone = 5713 
RTWc_limit_alone = 26140 

Commands details: 
total_CMD = 175941 
n_nop = 159499 
Read = 6867 
Write = 0 
L2_Alloc = 0 
L2_WB = 3239 
n_act = 3989 
n_pre = 3973 
n_ref = 0 
n_req = 8663 
total_req = 10106 

Dual Bus Interface Util: 
issued_total_row = 7962 
issued_total_col = 10106 
Row_Bus_Util =  0.045254 
CoL_Bus_Util = 0.057440 
Either_Row_CoL_Bus_Util = 0.093452 
Issued_on_Two_Bus_Simul_Util = 0.009242 
issued_two_Eff = 0.098893 
queue_avg = 0.810897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.810897
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159317 n_act=4045 n_pre=4029 n_ref_event=0 n_req=8701 n_rd=6924 n_rd_L2_A=0 n_write=0 n_wr_bk=3330 bw_util=0.05828
n_activity=53990 dram_eff=0.1899
bk0: 459a 165464i bk1: 431a 165614i bk2: 433a 166984i bk3: 462a 166302i bk4: 437a 166941i bk5: 482a 166950i bk6: 371a 167478i bk7: 377a 166799i bk8: 381a 166686i bk9: 431a 165726i bk10: 412a 166469i bk11: 435a 166491i bk12: 463a 165225i bk13: 457a 165189i bk14: 433a 165974i bk15: 460a 165771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535111
Row_Buffer_Locality_read = 0.638937
Row_Buffer_Locality_write = 0.130557
Bank_Level_Parallism = 3.782995
Bank_Level_Parallism_Col = 2.574477
Bank_Level_Parallism_Ready = 1.338892
write_to_read_ratio_blp_rw_average = 0.410630
GrpLevelPara = 1.961438 

BW Util details:
bwutil = 0.058281 
total_CMD = 175941 
util_bw = 10254 
Wasted_Col = 25474 
Wasted_Row = 7543 
Idle = 132670 

BW Util Bottlenecks: 
RCDc_limit = 23728 
RCDWRc_limit = 10197 
WTRc_limit = 6986 
RTWc_limit = 27350 
CCDLc_limit = 5086 
rwq = 0 
CCDLc_limit_alone = 3395 
WTRc_limit_alone = 6521 
RTWc_limit_alone = 26124 

Commands details: 
total_CMD = 175941 
n_nop = 159317 
Read = 6924 
Write = 0 
L2_Alloc = 0 
L2_WB = 3330 
n_act = 4045 
n_pre = 4029 
n_ref = 0 
n_req = 8701 
total_req = 10254 

Dual Bus Interface Util: 
issued_total_row = 8074 
issued_total_col = 10254 
Row_Bus_Util =  0.045890 
CoL_Bus_Util = 0.058281 
Either_Row_CoL_Bus_Util = 0.094486 
Issued_on_Two_Bus_Simul_Util = 0.009685 
issued_two_Eff = 0.102502 
queue_avg = 0.824924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.824924
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159556 n_act=3933 n_pre=3917 n_ref_event=0 n_req=8642 n_rd=6866 n_rd_L2_A=0 n_write=0 n_wr_bk=3342 bw_util=0.05802
n_activity=52990 dram_eff=0.1926
bk0: 451a 166429i bk1: 464a 166384i bk2: 441a 166453i bk3: 460a 166615i bk4: 417a 168412i bk5: 441a 167663i bk6: 355a 167314i bk7: 396a 167009i bk8: 355a 167087i bk9: 434a 165806i bk10: 451a 165519i bk11: 419a 166438i bk12: 392a 167364i bk13: 440a 165686i bk14: 444a 165766i bk15: 506a 164960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544897
Row_Buffer_Locality_read = 0.650160
Row_Buffer_Locality_write = 0.137950
Bank_Level_Parallism = 3.741324
Bank_Level_Parallism_Col = 2.528790
Bank_Level_Parallism_Ready = 1.349628
write_to_read_ratio_blp_rw_average = 0.413803
GrpLevelPara = 1.933708 

BW Util details:
bwutil = 0.058019 
total_CMD = 175941 
util_bw = 10208 
Wasted_Col = 24872 
Wasted_Row = 7363 
Idle = 133498 

BW Util Bottlenecks: 
RCDc_limit = 22708 
RCDWRc_limit = 10293 
WTRc_limit = 6716 
RTWc_limit = 25742 
CCDLc_limit = 5077 
rwq = 0 
CCDLc_limit_alone = 3484 
WTRc_limit_alone = 6220 
RTWc_limit_alone = 24645 

Commands details: 
total_CMD = 175941 
n_nop = 159556 
Read = 6866 
Write = 0 
L2_Alloc = 0 
L2_WB = 3342 
n_act = 3933 
n_pre = 3917 
n_ref = 0 
n_req = 8642 
total_req = 10208 

Dual Bus Interface Util: 
issued_total_row = 7850 
issued_total_col = 10208 
Row_Bus_Util =  0.044617 
CoL_Bus_Util = 0.058019 
Either_Row_CoL_Bus_Util = 0.093128 
Issued_on_Two_Bus_Simul_Util = 0.009509 
issued_two_Eff = 0.102106 
queue_avg = 0.795892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.795892
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159173 n_act=4079 n_pre=4063 n_ref_event=0 n_req=8716 n_rd=6890 n_rd_L2_A=0 n_write=0 n_wr_bk=3435 bw_util=0.05868
n_activity=55153 dram_eff=0.1872
bk0: 470a 164521i bk1: 472a 165510i bk2: 478a 165327i bk3: 450a 166405i bk4: 416a 168329i bk5: 461a 166235i bk6: 389a 167340i bk7: 384a 167404i bk8: 387a 168087i bk9: 398a 166472i bk10: 395a 166331i bk11: 432a 165915i bk12: 425a 166178i bk13: 431a 166077i bk14: 460a 165499i bk15: 442a 166199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532010
Row_Buffer_Locality_read = 0.638171
Row_Buffer_Locality_write = 0.131435
Bank_Level_Parallism = 3.660391
Bank_Level_Parallism_Col = 2.458925
Bank_Level_Parallism_Ready = 1.332010
write_to_read_ratio_blp_rw_average = 0.401837
GrpLevelPara = 1.900435 

BW Util details:
bwutil = 0.058684 
total_CMD = 175941 
util_bw = 10325 
Wasted_Col = 25901 
Wasted_Row = 8016 
Idle = 131699 

BW Util Bottlenecks: 
RCDc_limit = 23751 
RCDWRc_limit = 10520 
WTRc_limit = 6535 
RTWc_limit = 25393 
CCDLc_limit = 5028 
rwq = 0 
CCDLc_limit_alone = 3486 
WTRc_limit_alone = 6054 
RTWc_limit_alone = 24332 

Commands details: 
total_CMD = 175941 
n_nop = 159173 
Read = 6890 
Write = 0 
L2_Alloc = 0 
L2_WB = 3435 
n_act = 4079 
n_pre = 4063 
n_ref = 0 
n_req = 8716 
total_req = 10325 

Dual Bus Interface Util: 
issued_total_row = 8142 
issued_total_col = 10325 
Row_Bus_Util =  0.046277 
CoL_Bus_Util = 0.058684 
Either_Row_CoL_Bus_Util = 0.095305 
Issued_on_Two_Bus_Simul_Util = 0.009657 
issued_two_Eff = 0.101324 
queue_avg = 0.774788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.774788
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159443 n_act=4018 n_pre=4002 n_ref_event=0 n_req=8678 n_rd=6921 n_rd_L2_A=0 n_write=0 n_wr_bk=3312 bw_util=0.05816
n_activity=54663 dram_eff=0.1872
bk0: 440a 166570i bk1: 458a 165648i bk2: 454a 165445i bk3: 481a 165468i bk4: 435a 167032i bk5: 479a 166446i bk6: 336a 168320i bk7: 360a 167389i bk8: 416a 166637i bk9: 407a 166444i bk10: 439a 165729i bk11: 415a 166211i bk12: 484a 165105i bk13: 441a 165951i bk14: 443a 166589i bk15: 433a 166157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536990
Row_Buffer_Locality_read = 0.638781
Row_Buffer_Locality_write = 0.136027
Bank_Level_Parallism = 3.718621
Bank_Level_Parallism_Col = 2.540796
Bank_Level_Parallism_Ready = 1.349164
write_to_read_ratio_blp_rw_average = 0.407230
GrpLevelPara = 1.929779 

BW Util details:
bwutil = 0.058162 
total_CMD = 175941 
util_bw = 10233 
Wasted_Col = 25681 
Wasted_Row = 7810 
Idle = 132217 

BW Util Bottlenecks: 
RCDc_limit = 23772 
RCDWRc_limit = 10080 
WTRc_limit = 6855 
RTWc_limit = 26674 
CCDLc_limit = 4896 
rwq = 0 
CCDLc_limit_alone = 3248 
WTRc_limit_alone = 6373 
RTWc_limit_alone = 25508 

Commands details: 
total_CMD = 175941 
n_nop = 159443 
Read = 6921 
Write = 0 
L2_Alloc = 0 
L2_WB = 3312 
n_act = 4018 
n_pre = 4002 
n_ref = 0 
n_req = 8678 
total_req = 10233 

Dual Bus Interface Util: 
issued_total_row = 8020 
issued_total_col = 10233 
Row_Bus_Util =  0.045583 
CoL_Bus_Util = 0.058162 
Either_Row_CoL_Bus_Util = 0.093770 
Issued_on_Two_Bus_Simul_Util = 0.009975 
issued_two_Eff = 0.106377 
queue_avg = 0.757140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.75714
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159549 n_act=3958 n_pre=3942 n_ref_event=0 n_req=8657 n_rd=6830 n_rd_L2_A=0 n_write=0 n_wr_bk=3358 bw_util=0.05791
n_activity=53422 dram_eff=0.1907
bk0: 468a 165115i bk1: 473a 165066i bk2: 436a 167304i bk3: 486a 165388i bk4: 398a 168242i bk5: 403a 168110i bk6: 398a 167397i bk7: 407a 166485i bk8: 416a 166465i bk9: 448a 165337i bk10: 386a 167078i bk11: 403a 166478i bk12: 420a 166742i bk13: 435a 165986i bk14: 441a 166153i bk15: 412a 167481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542798
Row_Buffer_Locality_read = 0.647584
Row_Buffer_Locality_write = 0.151067
Bank_Level_Parallism = 3.722640
Bank_Level_Parallism_Col = 2.512581
Bank_Level_Parallism_Ready = 1.350805
write_to_read_ratio_blp_rw_average = 0.412867
GrpLevelPara = 1.933349 

BW Util details:
bwutil = 0.057906 
total_CMD = 175941 
util_bw = 10188 
Wasted_Col = 25016 
Wasted_Row = 7477 
Idle = 133260 

BW Util Bottlenecks: 
RCDc_limit = 22729 
RCDWRc_limit = 10376 
WTRc_limit = 6895 
RTWc_limit = 25552 
CCDLc_limit = 4939 
rwq = 0 
CCDLc_limit_alone = 3354 
WTRc_limit_alone = 6427 
RTWc_limit_alone = 24435 

Commands details: 
total_CMD = 175941 
n_nop = 159549 
Read = 6830 
Write = 0 
L2_Alloc = 0 
L2_WB = 3358 
n_act = 3958 
n_pre = 3942 
n_ref = 0 
n_req = 8657 
total_req = 10188 

Dual Bus Interface Util: 
issued_total_row = 7900 
issued_total_col = 10188 
Row_Bus_Util =  0.044901 
CoL_Bus_Util = 0.057906 
Either_Row_CoL_Bus_Util = 0.093168 
Issued_on_Two_Bus_Simul_Util = 0.009640 
issued_two_Eff = 0.103465 
queue_avg = 0.777778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.777778
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159304 n_act=4020 n_pre=4004 n_ref_event=0 n_req=8717 n_rd=6935 n_rd_L2_A=0 n_write=0 n_wr_bk=3345 bw_util=0.05843
n_activity=53699 dram_eff=0.1914
bk0: 433a 166642i bk1: 427a 165900i bk2: 464a 166518i bk3: 462a 165839i bk4: 485a 166613i bk5: 422a 167724i bk6: 439a 166351i bk7: 374a 167014i bk8: 410a 165803i bk9: 409a 165777i bk10: 436a 164870i bk11: 411a 166685i bk12: 435a 165986i bk13: 417a 165715i bk14: 435a 166613i bk15: 476a 165563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538832
Row_Buffer_Locality_read = 0.639654
Row_Buffer_Locality_write = 0.146465
Bank_Level_Parallism = 3.827109
Bank_Level_Parallism_Col = 2.577669
Bank_Level_Parallism_Ready = 1.351070
write_to_read_ratio_blp_rw_average = 0.403386
GrpLevelPara = 1.945550 

BW Util details:
bwutil = 0.058429 
total_CMD = 175941 
util_bw = 10280 
Wasted_Col = 25325 
Wasted_Row = 7289 
Idle = 133047 

BW Util Bottlenecks: 
RCDc_limit = 23654 
RCDWRc_limit = 10060 
WTRc_limit = 6875 
RTWc_limit = 26986 
CCDLc_limit = 5392 
rwq = 0 
CCDLc_limit_alone = 3650 
WTRc_limit_alone = 6356 
RTWc_limit_alone = 25763 

Commands details: 
total_CMD = 175941 
n_nop = 159304 
Read = 6935 
Write = 0 
L2_Alloc = 0 
L2_WB = 3345 
n_act = 4020 
n_pre = 4004 
n_ref = 0 
n_req = 8717 
total_req = 10280 

Dual Bus Interface Util: 
issued_total_row = 8024 
issued_total_col = 10280 
Row_Bus_Util =  0.045606 
CoL_Bus_Util = 0.058429 
Either_Row_CoL_Bus_Util = 0.094560 
Issued_on_Two_Bus_Simul_Util = 0.009475 
issued_two_Eff = 0.100198 
queue_avg = 0.788543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.788543
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159706 n_act=3903 n_pre=3887 n_ref_event=0 n_req=8555 n_rd=6768 n_rd_L2_A=0 n_write=0 n_wr_bk=3334 bw_util=0.05742
n_activity=52823 dram_eff=0.1912
bk0: 459a 166177i bk1: 417a 166131i bk2: 473a 165390i bk3: 460a 167010i bk4: 402a 167675i bk5: 416a 167557i bk6: 415a 166242i bk7: 347a 168117i bk8: 409a 167242i bk9: 388a 166296i bk10: 411a 166407i bk11: 431a 166058i bk12: 464a 165553i bk13: 405a 167377i bk14: 442a 165961i bk15: 429a 166158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543776
Row_Buffer_Locality_read = 0.647015
Row_Buffer_Locality_write = 0.152770
Bank_Level_Parallism = 3.769890
Bank_Level_Parallism_Col = 2.528606
Bank_Level_Parallism_Ready = 1.338151
write_to_read_ratio_blp_rw_average = 0.410544
GrpLevelPara = 1.929647 

BW Util details:
bwutil = 0.057417 
total_CMD = 175941 
util_bw = 10102 
Wasted_Col = 24663 
Wasted_Row = 7215 
Idle = 133961 

BW Util Bottlenecks: 
RCDc_limit = 22496 
RCDWRc_limit = 10111 
WTRc_limit = 6870 
RTWc_limit = 25354 
CCDLc_limit = 5059 
rwq = 0 
CCDLc_limit_alone = 3475 
WTRc_limit_alone = 6403 
RTWc_limit_alone = 24237 

Commands details: 
total_CMD = 175941 
n_nop = 159706 
Read = 6768 
Write = 0 
L2_Alloc = 0 
L2_WB = 3334 
n_act = 3903 
n_pre = 3887 
n_ref = 0 
n_req = 8555 
total_req = 10102 

Dual Bus Interface Util: 
issued_total_row = 7790 
issued_total_col = 10102 
Row_Bus_Util =  0.044276 
CoL_Bus_Util = 0.057417 
Either_Row_CoL_Bus_Util = 0.092275 
Issued_on_Two_Bus_Simul_Util = 0.009418 
issued_two_Eff = 0.102063 
queue_avg = 0.829619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.829619
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159036 n_act=4136 n_pre=4120 n_ref_event=0 n_req=8906 n_rd=7047 n_rd_L2_A=0 n_write=0 n_wr_bk=3351 bw_util=0.0591
n_activity=54425 dram_eff=0.1911
bk0: 437a 166342i bk1: 452a 165252i bk2: 452a 165633i bk3: 484a 166520i bk4: 447a 166725i bk5: 442a 167397i bk6: 398a 166731i bk7: 415a 166310i bk8: 419a 166070i bk9: 436a 165581i bk10: 423a 166600i bk11: 420a 165893i bk12: 431a 166073i bk13: 447a 165281i bk14: 469a 164390i bk15: 475a 165426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535594
Row_Buffer_Locality_read = 0.640414
Row_Buffer_Locality_write = 0.138246
Bank_Level_Parallism = 3.825443
Bank_Level_Parallism_Col = 2.582551
Bank_Level_Parallism_Ready = 1.370360
write_to_read_ratio_blp_rw_average = 0.408026
GrpLevelPara = 1.956432 

BW Util details:
bwutil = 0.059099 
total_CMD = 175941 
util_bw = 10398 
Wasted_Col = 25952 
Wasted_Row = 7498 
Idle = 132093 

BW Util Bottlenecks: 
RCDc_limit = 24037 
RCDWRc_limit = 10655 
WTRc_limit = 7018 
RTWc_limit = 28082 
CCDLc_limit = 5170 
rwq = 0 
CCDLc_limit_alone = 3578 
WTRc_limit_alone = 6563 
RTWc_limit_alone = 26945 

Commands details: 
total_CMD = 175941 
n_nop = 159036 
Read = 7047 
Write = 0 
L2_Alloc = 0 
L2_WB = 3351 
n_act = 4136 
n_pre = 4120 
n_ref = 0 
n_req = 8906 
total_req = 10398 

Dual Bus Interface Util: 
issued_total_row = 8256 
issued_total_col = 10398 
Row_Bus_Util =  0.046925 
CoL_Bus_Util = 0.059099 
Either_Row_CoL_Bus_Util = 0.096083 
Issued_on_Two_Bus_Simul_Util = 0.009941 
issued_two_Eff = 0.103461 
queue_avg = 0.852485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.852485
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159478 n_act=3953 n_pre=3937 n_ref_event=0 n_req=8638 n_rd=6872 n_rd_L2_A=0 n_write=0 n_wr_bk=3286 bw_util=0.05774
n_activity=55416 dram_eff=0.1833
bk0: 450a 167026i bk1: 428a 167131i bk2: 502a 165820i bk3: 460a 165957i bk4: 459a 167529i bk5: 448a 166873i bk6: 376a 167785i bk7: 398a 165984i bk8: 420a 166688i bk9: 397a 166196i bk10: 402a 166409i bk11: 407a 167533i bk12: 413a 166978i bk13: 405a 166977i bk14: 446a 166921i bk15: 461a 165155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542371
Row_Buffer_Locality_read = 0.644354
Row_Buffer_Locality_write = 0.145527
Bank_Level_Parallism = 3.587448
Bank_Level_Parallism_Col = 2.455990
Bank_Level_Parallism_Ready = 1.309608
write_to_read_ratio_blp_rw_average = 0.406045
GrpLevelPara = 1.875054 

BW Util details:
bwutil = 0.057735 
total_CMD = 175941 
util_bw = 10158 
Wasted_Col = 25474 
Wasted_Row = 8057 
Idle = 132252 

BW Util Bottlenecks: 
RCDc_limit = 23260 
RCDWRc_limit = 10165 
WTRc_limit = 6573 
RTWc_limit = 24749 
CCDLc_limit = 4926 
rwq = 0 
CCDLc_limit_alone = 3407 
WTRc_limit_alone = 6142 
RTWc_limit_alone = 23661 

Commands details: 
total_CMD = 175941 
n_nop = 159478 
Read = 6872 
Write = 0 
L2_Alloc = 0 
L2_WB = 3286 
n_act = 3953 
n_pre = 3937 
n_ref = 0 
n_req = 8638 
total_req = 10158 

Dual Bus Interface Util: 
issued_total_row = 7890 
issued_total_col = 10158 
Row_Bus_Util =  0.044845 
CoL_Bus_Util = 0.057735 
Either_Row_CoL_Bus_Util = 0.093571 
Issued_on_Two_Bus_Simul_Util = 0.009009 
issued_two_Eff = 0.096276 
queue_avg = 0.802439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.802439
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159308 n_act=4086 n_pre=4070 n_ref_event=0 n_req=8702 n_rd=6908 n_rd_L2_A=0 n_write=0 n_wr_bk=3294 bw_util=0.05799
n_activity=55803 dram_eff=0.1828
bk0: 443a 165716i bk1: 421a 166372i bk2: 466a 166082i bk3: 478a 165609i bk4: 467a 166746i bk5: 424a 166872i bk6: 401a 166406i bk7: 369a 167197i bk8: 377a 167287i bk9: 405a 166689i bk10: 441a 166612i bk11: 436a 166582i bk12: 429a 166489i bk13: 425a 166643i bk14: 459a 166148i bk15: 467a 164886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530453
Row_Buffer_Locality_read = 0.633324
Row_Buffer_Locality_write = 0.134337
Bank_Level_Parallism = 3.636368
Bank_Level_Parallism_Col = 2.460874
Bank_Level_Parallism_Ready = 1.337581
write_to_read_ratio_blp_rw_average = 0.395534
GrpLevelPara = 1.905842 

BW Util details:
bwutil = 0.057985 
total_CMD = 175941 
util_bw = 10202 
Wasted_Col = 26043 
Wasted_Row = 8146 
Idle = 131550 

BW Util Bottlenecks: 
RCDc_limit = 24316 
RCDWRc_limit = 10331 
WTRc_limit = 6877 
RTWc_limit = 25453 
CCDLc_limit = 4964 
rwq = 0 
CCDLc_limit_alone = 3386 
WTRc_limit_alone = 6404 
RTWc_limit_alone = 24348 

Commands details: 
total_CMD = 175941 
n_nop = 159308 
Read = 6908 
Write = 0 
L2_Alloc = 0 
L2_WB = 3294 
n_act = 4086 
n_pre = 4070 
n_ref = 0 
n_req = 8702 
total_req = 10202 

Dual Bus Interface Util: 
issued_total_row = 8156 
issued_total_col = 10202 
Row_Bus_Util =  0.046356 
CoL_Bus_Util = 0.057985 
Either_Row_CoL_Bus_Util = 0.094537 
Issued_on_Two_Bus_Simul_Util = 0.009804 
issued_two_Eff = 0.103709 
queue_avg = 0.713148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.713148
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159347 n_act=4050 n_pre=4034 n_ref_event=0 n_req=8691 n_rd=6895 n_rd_L2_A=0 n_write=0 n_wr_bk=3325 bw_util=0.05809
n_activity=54189 dram_eff=0.1886
bk0: 433a 166834i bk1: 443a 165492i bk2: 441a 166488i bk3: 441a 166480i bk4: 481a 166948i bk5: 495a 165948i bk6: 398a 166314i bk7: 375a 167539i bk8: 376a 167528i bk9: 392a 166803i bk10: 422a 166378i bk11: 412a 166908i bk12: 447a 165576i bk13: 456a 165449i bk14: 432a 166238i bk15: 451a 165703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534001
Row_Buffer_Locality_read = 0.635533
Row_Buffer_Locality_write = 0.144209
Bank_Level_Parallism = 3.723103
Bank_Level_Parallism_Col = 2.493496
Bank_Level_Parallism_Ready = 1.340607
write_to_read_ratio_blp_rw_average = 0.403575
GrpLevelPara = 1.933892 

BW Util details:
bwutil = 0.058088 
total_CMD = 175941 
util_bw = 10220 
Wasted_Col = 25332 
Wasted_Row = 7724 
Idle = 132665 

BW Util Bottlenecks: 
RCDc_limit = 23675 
RCDWRc_limit = 10363 
WTRc_limit = 7440 
RTWc_limit = 25104 
CCDLc_limit = 4980 
rwq = 0 
CCDLc_limit_alone = 3427 
WTRc_limit_alone = 6910 
RTWc_limit_alone = 24081 

Commands details: 
total_CMD = 175941 
n_nop = 159347 
Read = 6895 
Write = 0 
L2_Alloc = 0 
L2_WB = 3325 
n_act = 4050 
n_pre = 4034 
n_ref = 0 
n_req = 8691 
total_req = 10220 

Dual Bus Interface Util: 
issued_total_row = 8084 
issued_total_col = 10220 
Row_Bus_Util =  0.045947 
CoL_Bus_Util = 0.058088 
Either_Row_CoL_Bus_Util = 0.094316 
Issued_on_Two_Bus_Simul_Util = 0.009719 
issued_two_Eff = 0.103049 
queue_avg = 0.727693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.727693
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=158684 n_act=4220 n_pre=4204 n_ref_event=0 n_req=8983 n_rd=7046 n_rd_L2_A=0 n_write=0 n_wr_bk=3664 bw_util=0.06087
n_activity=54990 dram_eff=0.1948
bk0: 482a 165184i bk1: 450a 166016i bk2: 429a 166902i bk3: 502a 165146i bk4: 431a 166568i bk5: 396a 167855i bk6: 427a 165991i bk7: 379a 166605i bk8: 426a 165222i bk9: 446a 165155i bk10: 440a 165636i bk11: 433a 164742i bk12: 423a 165826i bk13: 430a 165812i bk14: 480a 165071i bk15: 472a 164965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530224
Row_Buffer_Locality_read = 0.636106
Row_Buffer_Locality_write = 0.145070
Bank_Level_Parallism = 3.905699
Bank_Level_Parallism_Col = 2.622351
Bank_Level_Parallism_Ready = 1.362558
write_to_read_ratio_blp_rw_average = 0.415436
GrpLevelPara = 1.966771 

BW Util details:
bwutil = 0.060873 
total_CMD = 175941 
util_bw = 10710 
Wasted_Col = 25705 
Wasted_Row = 7455 
Idle = 132071 

BW Util Bottlenecks: 
RCDc_limit = 23934 
RCDWRc_limit = 10864 
WTRc_limit = 7598 
RTWc_limit = 27587 
CCDLc_limit = 5327 
rwq = 0 
CCDLc_limit_alone = 3583 
WTRc_limit_alone = 7032 
RTWc_limit_alone = 26409 

Commands details: 
total_CMD = 175941 
n_nop = 158684 
Read = 7046 
Write = 0 
L2_Alloc = 0 
L2_WB = 3664 
n_act = 4220 
n_pre = 4204 
n_ref = 0 
n_req = 8983 
total_req = 10710 

Dual Bus Interface Util: 
issued_total_row = 8424 
issued_total_col = 10710 
Row_Bus_Util =  0.047880 
CoL_Bus_Util = 0.060873 
Either_Row_CoL_Bus_Util = 0.098084 
Issued_on_Two_Bus_Simul_Util = 0.010668 
issued_two_Eff = 0.108767 
queue_avg = 0.849563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.849563
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159243 n_act=4039 n_pre=4023 n_ref_event=0 n_req=8768 n_rd=6956 n_rd_L2_A=0 n_write=0 n_wr_bk=3367 bw_util=0.05867
n_activity=55004 dram_eff=0.1877
bk0: 427a 165967i bk1: 454a 165429i bk2: 450a 166375i bk3: 484a 165199i bk4: 465a 166955i bk5: 484a 167328i bk6: 378a 167464i bk7: 402a 166960i bk8: 411a 165478i bk9: 374a 167892i bk10: 444a 166443i bk11: 444a 165823i bk12: 434a 165832i bk13: 423a 166371i bk14: 430a 165726i bk15: 452a 165645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539348
Row_Buffer_Locality_read = 0.643473
Row_Buffer_Locality_write = 0.139625
Bank_Level_Parallism = 3.716629
Bank_Level_Parallism_Col = 2.527107
Bank_Level_Parallism_Ready = 1.365882
write_to_read_ratio_blp_rw_average = 0.405232
GrpLevelPara = 1.924117 

BW Util details:
bwutil = 0.058673 
total_CMD = 175941 
util_bw = 10323 
Wasted_Col = 25621 
Wasted_Row = 7896 
Idle = 132101 

BW Util Bottlenecks: 
RCDc_limit = 23542 
RCDWRc_limit = 10255 
WTRc_limit = 6790 
RTWc_limit = 26611 
CCDLc_limit = 4966 
rwq = 0 
CCDLc_limit_alone = 3382 
WTRc_limit_alone = 6304 
RTWc_limit_alone = 25513 

Commands details: 
total_CMD = 175941 
n_nop = 159243 
Read = 6956 
Write = 0 
L2_Alloc = 0 
L2_WB = 3367 
n_act = 4039 
n_pre = 4023 
n_ref = 0 
n_req = 8768 
total_req = 10323 

Dual Bus Interface Util: 
issued_total_row = 8062 
issued_total_col = 10323 
Row_Bus_Util =  0.045822 
CoL_Bus_Util = 0.058673 
Either_Row_CoL_Bus_Util = 0.094907 
Issued_on_Two_Bus_Simul_Util = 0.009588 
issued_two_Eff = 0.101030 
queue_avg = 0.750837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.750837
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159263 n_act=4043 n_pre=4027 n_ref_event=0 n_req=8721 n_rd=6904 n_rd_L2_A=0 n_write=0 n_wr_bk=3426 bw_util=0.05871
n_activity=55566 dram_eff=0.1859
bk0: 452a 166083i bk1: 429a 166454i bk2: 491a 164675i bk3: 445a 166426i bk4: 438a 167046i bk5: 433a 166816i bk6: 341a 167382i bk7: 379a 167848i bk8: 451a 165504i bk9: 376a 166491i bk10: 419a 166153i bk11: 440a 166400i bk12: 446a 165921i bk13: 466a 165144i bk14: 418a 166871i bk15: 480a 164473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536406
Row_Buffer_Locality_read = 0.640788
Row_Buffer_Locality_write = 0.139791
Bank_Level_Parallism = 3.705904
Bank_Level_Parallism_Col = 2.541857
Bank_Level_Parallism_Ready = 1.362827
write_to_read_ratio_blp_rw_average = 0.415628
GrpLevelPara = 1.936538 

BW Util details:
bwutil = 0.058713 
total_CMD = 175941 
util_bw = 10330 
Wasted_Col = 25968 
Wasted_Row = 7980 
Idle = 131663 

BW Util Bottlenecks: 
RCDc_limit = 23623 
RCDWRc_limit = 10445 
WTRc_limit = 6487 
RTWc_limit = 28095 
CCDLc_limit = 4966 
rwq = 0 
CCDLc_limit_alone = 3316 
WTRc_limit_alone = 6070 
RTWc_limit_alone = 26862 

Commands details: 
total_CMD = 175941 
n_nop = 159263 
Read = 6904 
Write = 0 
L2_Alloc = 0 
L2_WB = 3426 
n_act = 4043 
n_pre = 4027 
n_ref = 0 
n_req = 8721 
total_req = 10330 

Dual Bus Interface Util: 
issued_total_row = 8070 
issued_total_col = 10330 
Row_Bus_Util =  0.045868 
CoL_Bus_Util = 0.058713 
Either_Row_CoL_Bus_Util = 0.094793 
Issued_on_Two_Bus_Simul_Util = 0.009787 
issued_two_Eff = 0.103250 
queue_avg = 0.792345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.792345
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159473 n_act=3977 n_pre=3961 n_ref_event=0 n_req=8664 n_rd=6811 n_rd_L2_A=0 n_write=0 n_wr_bk=3437 bw_util=0.05825
n_activity=53204 dram_eff=0.1926
bk0: 460a 165607i bk1: 448a 165757i bk2: 456a 166213i bk3: 407a 166813i bk4: 421a 168131i bk5: 452a 166661i bk6: 377a 166577i bk7: 398a 166857i bk8: 420a 166548i bk9: 431a 165409i bk10: 390a 166607i bk11: 422a 166152i bk12: 397a 167646i bk13: 428a 165935i bk14: 455a 165915i bk15: 449a 165452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540974
Row_Buffer_Locality_read = 0.646161
Row_Buffer_Locality_write = 0.154344
Bank_Level_Parallism = 3.802794
Bank_Level_Parallism_Col = 2.557857
Bank_Level_Parallism_Ready = 1.370511
write_to_read_ratio_blp_rw_average = 0.410124
GrpLevelPara = 1.950896 

BW Util details:
bwutil = 0.058247 
total_CMD = 175941 
util_bw = 10248 
Wasted_Col = 24795 
Wasted_Row = 7410 
Idle = 133488 

BW Util Bottlenecks: 
RCDc_limit = 22750 
RCDWRc_limit = 10393 
WTRc_limit = 6661 
RTWc_limit = 26058 
CCDLc_limit = 4916 
rwq = 0 
CCDLc_limit_alone = 3391 
WTRc_limit_alone = 6239 
RTWc_limit_alone = 24955 

Commands details: 
total_CMD = 175941 
n_nop = 159473 
Read = 6811 
Write = 0 
L2_Alloc = 0 
L2_WB = 3437 
n_act = 3977 
n_pre = 3961 
n_ref = 0 
n_req = 8664 
total_req = 10248 

Dual Bus Interface Util: 
issued_total_row = 7938 
issued_total_col = 10248 
Row_Bus_Util =  0.045117 
CoL_Bus_Util = 0.058247 
Either_Row_CoL_Bus_Util = 0.093600 
Issued_on_Two_Bus_Simul_Util = 0.009765 
issued_two_Eff = 0.104324 
queue_avg = 0.837434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.837434
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159291 n_act=4075 n_pre=4059 n_ref_event=0 n_req=8759 n_rd=6938 n_rd_L2_A=0 n_write=0 n_wr_bk=3310 bw_util=0.05825
n_activity=54510 dram_eff=0.188
bk0: 448a 165868i bk1: 485a 164351i bk2: 456a 165833i bk3: 461a 166011i bk4: 457a 167836i bk5: 409a 167040i bk6: 416a 165846i bk7: 396a 166746i bk8: 373a 166848i bk9: 390a 166916i bk10: 468a 165126i bk11: 452a 166299i bk12: 452a 165768i bk13: 418a 166522i bk14: 432a 166560i bk15: 425a 166298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534764
Row_Buffer_Locality_read = 0.638657
Row_Buffer_Locality_write = 0.138935
Bank_Level_Parallism = 3.779584
Bank_Level_Parallism_Col = 2.548324
Bank_Level_Parallism_Ready = 1.356850
write_to_read_ratio_blp_rw_average = 0.405725
GrpLevelPara = 1.951762 

BW Util details:
bwutil = 0.058247 
total_CMD = 175941 
util_bw = 10248 
Wasted_Col = 25467 
Wasted_Row = 7662 
Idle = 132564 

BW Util Bottlenecks: 
RCDc_limit = 23654 
RCDWRc_limit = 10475 
WTRc_limit = 6740 
RTWc_limit = 27196 
CCDLc_limit = 5011 
rwq = 0 
CCDLc_limit_alone = 3382 
WTRc_limit_alone = 6285 
RTWc_limit_alone = 26022 

Commands details: 
total_CMD = 175941 
n_nop = 159291 
Read = 6938 
Write = 0 
L2_Alloc = 0 
L2_WB = 3310 
n_act = 4075 
n_pre = 4059 
n_ref = 0 
n_req = 8759 
total_req = 10248 

Dual Bus Interface Util: 
issued_total_row = 8134 
issued_total_col = 10248 
Row_Bus_Util =  0.046231 
CoL_Bus_Util = 0.058247 
Either_Row_CoL_Bus_Util = 0.094634 
Issued_on_Two_Bus_Simul_Util = 0.009844 
issued_two_Eff = 0.104024 
queue_avg = 0.797472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.797472
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=175941 n_nop=159627 n_act=3932 n_pre=3916 n_ref_event=0 n_req=8614 n_rd=6875 n_rd_L2_A=0 n_write=0 n_wr_bk=3216 bw_util=0.05735
n_activity=54509 dram_eff=0.1851
bk0: 445a 167065i bk1: 430a 166807i bk2: 448a 167293i bk3: 472a 166826i bk4: 448a 167843i bk5: 429a 167978i bk6: 401a 166784i bk7: 358a 167777i bk8: 414a 167068i bk9: 412a 166451i bk10: 436a 165812i bk11: 428a 165427i bk12: 444a 165959i bk13: 402a 167072i bk14: 437a 166403i bk15: 471a 165197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543534
Row_Buffer_Locality_read = 0.647418
Row_Buffer_Locality_write = 0.132835
Bank_Level_Parallism = 3.603643
Bank_Level_Parallism_Col = 2.421472
Bank_Level_Parallism_Ready = 1.319592
write_to_read_ratio_blp_rw_average = 0.405127
GrpLevelPara = 1.874130 

BW Util details:
bwutil = 0.057354 
total_CMD = 175941 
util_bw = 10091 
Wasted_Col = 25529 
Wasted_Row = 7644 
Idle = 132677 

BW Util Bottlenecks: 
RCDc_limit = 23189 
RCDWRc_limit = 10121 
WTRc_limit = 6594 
RTWc_limit = 24664 
CCDLc_limit = 5035 
rwq = 0 
CCDLc_limit_alone = 3495 
WTRc_limit_alone = 6124 
RTWc_limit_alone = 23594 

Commands details: 
total_CMD = 175941 
n_nop = 159627 
Read = 6875 
Write = 0 
L2_Alloc = 0 
L2_WB = 3216 
n_act = 3932 
n_pre = 3916 
n_ref = 0 
n_req = 8614 
total_req = 10091 

Dual Bus Interface Util: 
issued_total_row = 7848 
issued_total_col = 10091 
Row_Bus_Util =  0.044606 
CoL_Bus_Util = 0.057354 
Either_Row_CoL_Bus_Util = 0.092724 
Issued_on_Two_Bus_Simul_Util = 0.009236 
issued_two_Eff = 0.099608 
queue_avg = 0.739060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.73906

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17730, Miss = 5353, Miss_rate = 0.302, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 17684, Miss = 5272, Miss_rate = 0.298, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 17607, Miss = 5451, Miss_rate = 0.310, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 17869, Miss = 5535, Miss_rate = 0.310, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[4]: Access = 17630, Miss = 5486, Miss_rate = 0.311, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[5]: Access = 17744, Miss = 5502, Miss_rate = 0.310, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 17791, Miss = 5691, Miss_rate = 0.320, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 18035, Miss = 5461, Miss_rate = 0.303, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 17971, Miss = 5519, Miss_rate = 0.307, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 17867, Miss = 5130, Miss_rate = 0.287, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 17607, Miss = 5476, Miss_rate = 0.311, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 38168, Miss = 5200, Miss_rate = 0.136, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 17383, Miss = 5256, Miss_rate = 0.302, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 17883, Miss = 5679, Miss_rate = 0.318, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 17877, Miss = 5606, Miss_rate = 0.314, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 17967, Miss = 5328, Miss_rate = 0.297, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[16]: Access = 17616, Miss = 5319, Miss_rate = 0.302, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[17]: Access = 17547, Miss = 5272, Miss_rate = 0.300, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[18]: Access = 18140, Miss = 5439, Miss_rate = 0.300, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 17549, Miss = 5364, Miss_rate = 0.306, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 17650, Miss = 5246, Miss_rate = 0.297, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 17719, Miss = 5425, Miss_rate = 0.306, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[22]: Access = 17719, Miss = 5388, Miss_rate = 0.304, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 17791, Miss = 5413, Miss_rate = 0.304, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[24]: Access = 17458, Miss = 5362, Miss_rate = 0.307, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 17960, Miss = 5377, Miss_rate = 0.299, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[26]: Access = 17563, Miss = 5129, Miss_rate = 0.292, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 17790, Miss = 5428, Miss_rate = 0.305, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 17641, Miss = 5373, Miss_rate = 0.305, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 17551, Miss = 5403, Miss_rate = 0.308, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 17756, Miss = 5433, Miss_rate = 0.306, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 17690, Miss = 5489, Miss_rate = 0.310, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 17604, Miss = 5300, Miss_rate = 0.301, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[33]: Access = 17919, Miss = 5495, Miss_rate = 0.307, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[34]: Access = 17603, Miss = 5537, Miss_rate = 0.315, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[35]: Access = 17765, Miss = 5482, Miss_rate = 0.309, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[36]: Access = 17587, Miss = 5394, Miss_rate = 0.307, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[37]: Access = 17437, Miss = 5368, Miss_rate = 0.308, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 17680, Miss = 5547, Miss_rate = 0.314, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[39]: Access = 17736, Miss = 5353, Miss_rate = 0.302, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[40]: Access = 17943, Miss = 5344, Miss_rate = 0.298, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[41]: Access = 17601, Miss = 5593, Miss_rate = 0.318, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[42]: Access = 17636, Miss = 5335, Miss_rate = 0.303, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[43]: Access = 17624, Miss = 5465, Miss_rate = 0.310, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[44]: Access = 17733, Miss = 5585, Miss_rate = 0.315, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[45]: Access = 17578, Miss = 5427, Miss_rate = 0.309, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[46]: Access = 17817, Miss = 5358, Miss_rate = 0.301, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[47]: Access = 17418, Miss = 5397, Miss_rate = 0.310, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[48]: Access = 17642, Miss = 5364, Miss_rate = 0.304, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[49]: Access = 17647, Miss = 5403, Miss_rate = 0.306, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[50]: Access = 17399, Miss = 5251, Miss_rate = 0.302, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[51]: Access = 17610, Miss = 5533, Miss_rate = 0.314, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[52]: Access = 18248, Miss = 5663, Miss_rate = 0.310, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[53]: Access = 17806, Miss = 5709, Miss_rate = 0.321, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[54]: Access = 17754, Miss = 5160, Miss_rate = 0.291, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[55]: Access = 18106, Miss = 5662, Miss_rate = 0.313, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[56]: Access = 17757, Miss = 5446, Miss_rate = 0.307, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[57]: Access = 17679, Miss = 5490, Miss_rate = 0.311, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[58]: Access = 17686, Miss = 5280, Miss_rate = 0.299, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[59]: Access = 17477, Miss = 5417, Miss_rate = 0.310, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[60]: Access = 17543, Miss = 5262, Miss_rate = 0.300, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[61]: Access = 17486, Miss = 5584, Miss_rate = 0.319, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[62]: Access = 17801, Miss = 5394, Miss_rate = 0.303, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[63]: Access = 17437, Miss = 5265, Miss_rate = 0.302, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 1153712
L2_total_cache_misses = 346668
L2_total_cache_miss_rate = 0.3005
L2_total_cache_pending_hits = 445
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 498050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 129399
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 401
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 308549
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 76700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 719914
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 434199
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1153712
icnt_total_pkts_simt_to_mem=1153712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1153712
Req_Network_cycles = 234316
Req_Network_injected_packets_per_cycle =       4.9237 
Req_Network_conflicts_per_cycle =       6.2358
Req_Network_conflicts_per_cycle_util =      11.2997
Req_Bank_Level_Parallism =       8.9223
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.1724
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0769

Reply_Network_injected_packets_num = 1153712
Reply_Network_cycles = 234316
Reply_Network_injected_packets_per_cycle =        4.9237
Reply_Network_conflicts_per_cycle =        0.6795
Reply_Network_conflicts_per_cycle_util =       1.2340
Reply_Bank_Level_Parallism =       8.9422
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0210
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0615
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 59 sec (1259 sec)
gpgpu_simulation_rate = 190391 (inst/sec)
gpgpu_simulation_rate = 186 (cycle/sec)
gpgpu_silicon_slowdown = 6086021x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 77 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 78 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 38353
gpu_sim_insn = 18317986
gpu_ipc =     477.6155
gpu_tot_sim_cycle = 272669
gpu_tot_sim_insn = 258021494
gpu_tot_ipc =     946.2810
gpu_tot_issued_cta = 27356
gpu_occupancy = 78.1714% 
gpu_tot_occupancy = 56.0057% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0141
partiton_level_parallism_total  =       4.7958
partiton_level_parallism_util =       4.7071
partiton_level_parallism_util_total  =       8.0713
L2_BW  =     145.4079 GB/Sec
L2_BW_total  =     173.7231 GB/Sec
gpu_total_sim_rate=184829

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24627, Miss = 15078, Miss_rate = 0.612, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[1]: Access = 23724, Miss = 14698, Miss_rate = 0.620, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[2]: Access = 23291, Miss = 14570, Miss_rate = 0.626, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[3]: Access = 23701, Miss = 14801, Miss_rate = 0.624, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 24258, Miss = 14966, Miss_rate = 0.617, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[5]: Access = 24281, Miss = 14991, Miss_rate = 0.617, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[6]: Access = 24483, Miss = 15012, Miss_rate = 0.613, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[7]: Access = 23363, Miss = 14673, Miss_rate = 0.628, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 24883, Miss = 15358, Miss_rate = 0.617, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[9]: Access = 23604, Miss = 14781, Miss_rate = 0.626, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24293, Miss = 14948, Miss_rate = 0.615, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[11]: Access = 23107, Miss = 14421, Miss_rate = 0.624, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[12]: Access = 23494, Miss = 14456, Miss_rate = 0.615, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 23816, Miss = 14736, Miss_rate = 0.619, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[14]: Access = 23786, Miss = 14553, Miss_rate = 0.612, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[15]: Access = 23382, Miss = 14425, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[16]: Access = 22926, Miss = 14400, Miss_rate = 0.628, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[17]: Access = 24626, Miss = 15084, Miss_rate = 0.613, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[18]: Access = 23890, Miss = 14778, Miss_rate = 0.619, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[19]: Access = 24172, Miss = 14991, Miss_rate = 0.620, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[20]: Access = 23539, Miss = 14676, Miss_rate = 0.623, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[21]: Access = 25355, Miss = 15488, Miss_rate = 0.611, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[22]: Access = 23812, Miss = 14804, Miss_rate = 0.622, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[23]: Access = 24439, Miss = 14986, Miss_rate = 0.613, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[24]: Access = 23497, Miss = 14623, Miss_rate = 0.622, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[25]: Access = 24371, Miss = 14957, Miss_rate = 0.614, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[26]: Access = 25809, Miss = 15625, Miss_rate = 0.605, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[27]: Access = 23267, Miss = 14536, Miss_rate = 0.625, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[28]: Access = 23632, Miss = 14701, Miss_rate = 0.622, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[29]: Access = 23316, Miss = 14498, Miss_rate = 0.622, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[30]: Access = 23290, Miss = 14482, Miss_rate = 0.622, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[31]: Access = 25983, Miss = 15644, Miss_rate = 0.602, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[32]: Access = 23829, Miss = 14775, Miss_rate = 0.620, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[33]: Access = 25838, Miss = 15776, Miss_rate = 0.611, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[34]: Access = 23756, Miss = 14709, Miss_rate = 0.619, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[35]: Access = 25089, Miss = 15343, Miss_rate = 0.612, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[36]: Access = 24623, Miss = 15082, Miss_rate = 0.613, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 26059, Miss = 15751, Miss_rate = 0.604, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[38]: Access = 23630, Miss = 14669, Miss_rate = 0.621, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[39]: Access = 25309, Miss = 15514, Miss_rate = 0.613, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[40]: Access = 24184, Miss = 14908, Miss_rate = 0.616, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[41]: Access = 25962, Miss = 15790, Miss_rate = 0.608, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[42]: Access = 22747, Miss = 14253, Miss_rate = 0.627, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[43]: Access = 24582, Miss = 15099, Miss_rate = 0.614, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[44]: Access = 23872, Miss = 14832, Miss_rate = 0.621, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[45]: Access = 23285, Miss = 14461, Miss_rate = 0.621, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[46]: Access = 22385, Miss = 13964, Miss_rate = 0.624, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[47]: Access = 22010, Miss = 13857, Miss_rate = 0.630, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[48]: Access = 23966, Miss = 14894, Miss_rate = 0.621, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[49]: Access = 23384, Miss = 14576, Miss_rate = 0.623, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[50]: Access = 23980, Miss = 14895, Miss_rate = 0.621, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[51]: Access = 23902, Miss = 14894, Miss_rate = 0.623, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[52]: Access = 23912, Miss = 14938, Miss_rate = 0.625, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[53]: Access = 24668, Miss = 15239, Miss_rate = 0.618, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[54]: Access = 24444, Miss = 15113, Miss_rate = 0.618, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[55]: Access = 24586, Miss = 15305, Miss_rate = 0.623, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[56]: Access = 24798, Miss = 15155, Miss_rate = 0.611, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[57]: Access = 23399, Miss = 14579, Miss_rate = 0.623, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[58]: Access = 24123, Miss = 14896, Miss_rate = 0.618, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[59]: Access = 23389, Miss = 14683, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 25181, Miss = 15313, Miss_rate = 0.608, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[61]: Access = 24007, Miss = 14862, Miss_rate = 0.619, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[62]: Access = 22615, Miss = 14120, Miss_rate = 0.624, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[63]: Access = 22755, Miss = 14293, Miss_rate = 0.628, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[64]: Access = 23848, Miss = 14820, Miss_rate = 0.621, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[65]: Access = 23888, Miss = 14764, Miss_rate = 0.618, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[66]: Access = 24241, Miss = 14975, Miss_rate = 0.618, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[67]: Access = 22820, Miss = 14367, Miss_rate = 0.630, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[68]: Access = 25582, Miss = 15445, Miss_rate = 0.604, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[69]: Access = 24256, Miss = 14898, Miss_rate = 0.614, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[70]: Access = 25344, Miss = 15357, Miss_rate = 0.606, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[71]: Access = 25330, Miss = 15529, Miss_rate = 0.613, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[72]: Access = 24764, Miss = 15064, Miss_rate = 0.608, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[73]: Access = 24806, Miss = 15222, Miss_rate = 0.614, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[74]: Access = 24840, Miss = 15098, Miss_rate = 0.608, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[75]: Access = 24704, Miss = 15185, Miss_rate = 0.615, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[76]: Access = 23789, Miss = 14782, Miss_rate = 0.621, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[77]: Access = 24672, Miss = 15219, Miss_rate = 0.617, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[78]: Access = 25024, Miss = 15277, Miss_rate = 0.610, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[79]: Access = 23784, Miss = 14808, Miss_rate = 0.623, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 1929978
	L1D_total_cache_misses = 1192088
	L1D_total_cache_miss_rate = 0.6177
	L1D_total_cache_pending_hits = 476
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 621874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 367840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 382923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 438
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 436777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1373513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 556903

Total_core_cache_fail_stats:
ctas_completed 27356, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2783, 2344, 1949, 2753, 2305, 2231, 2469, 2128, 2544, 2178, 2023, 2573, 2376, 2010, 2761, 2221, 2592, 2478, 2457, 2875, 2521, 2674, 2457, 2687, 2478, 2924, 2144, 2257, 2237, 3042, 2561, 2467, 2710, 2688, 1874, 2217, 2325, 2313, 2073, 2270, 2239, 2498, 2551, 2093, 2810, 2199, 2135, 2167, 2365, 2489, 2228, 2626, 2783, 2551, 2491, 2562, 2157, 2407, 2284, 2875, 2438, 1918, 2553, 2055, 
gpgpu_n_tot_thrd_icount = 391659136
gpgpu_n_tot_w_icount = 12239348
gpgpu_n_stall_shd_mem = 49879
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 750763
gpgpu_n_mem_write_global = 556903
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14991376
gpgpu_n_store_insn = 1023727
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84037632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 49683
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7508543	W0_Idle:5706634	W0_Scoreboard:31697403	W1:2584770	W2:822957	W3:252439	W4:110869	W5:64931	W6:41636	W7:25457	W8:12540	W9:5731	W10:2079	W11:627	W12:176	W13:77	W14:11	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8315048
single_issue_nums: WS0:3063279	WS1:3053390	WS2:3067683	WS3:3054996	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6006104 {8:750763,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22276120 {40:556903,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30030520 {40:750763,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4455224 {8:556903,}
maxmflatency = 6524 
max_icnt2mem_latency = 6342 
maxmrqlatency = 692 
max_icnt2sh_latency = 28 
averagemflatency = 475 
avg_icnt2mem_latency = 282 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 2 
mrq_lat_table:119812 	40495 	15176 	18253 	34239 	37499 	19530 	7774 	1236 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	856571 	242349 	53113 	84630 	65342 	5661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1064457 	11074 	8027 	11210 	23497 	52664 	75011 	57738 	3988 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1220227 	74962 	11860 	617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	263 	37 	18 	55 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8442      8391     10105      8510      9364      9314     10224     11086     28999      9693     12828      7595      9869      6710      7550     13504 
dram[1]:     10120     10613     13095      8537      9376     10537     11760     10174      7185     10877     10512      9360      6943     11356     15171      8896 
dram[2]:     11569     10033      8534     12328      9391      9339     10197     14555     10555      9564      9510      7373      7434      6678     13580     11746 
dram[3]:     13721      9244      8568      8532     10220     10008     17580     18334      6638     13263     10767      9761     11023      7542      7585      9104 
dram[4]:     11136      8180     13971      8556      9364     10721     10182     10227     11953     14892      5928      8360      7788     12192      9585      7616 
dram[5]:      8292     15688     10802      8544      9344      9396     10178     15181     17450     16515      5908     11324     10485      6775      7545     11592 
dram[6]:      8305     10522      9024      8517     12536      9302     10143     19378     23649      5782     11115     12834     10565      6783     11581     10789 
dram[7]:      9838      8328      8483      8869     10437      9271     17767     15897      5782     16136      9449      5890     15899      8451      7565      7581 
dram[8]:      8537      8190     10338      8554     15440      9330     15339     16060      5784     10300     16132     14845      8190      6757     10750      7590 
dram[9]:      8100     10316      8514      8582      9376      9727     10114     11456      9180      7032     11714     10681      6775     10786      9762      7562 
dram[10]:      8232     12726      8509     11178      9334      9328     15523     12300     16565      9028      9578     10239      6783     10996     14133      7600 
dram[11]:      8107      8317      9117     18252      9312     11569     10069     10166     10448     10901     11749     13853      6774      6778      8122      7564 
dram[12]:     10526     13818      8504      8552      9303      9343     15001     12904     13218     12027      9201     15344      7964     12351      7578      9985 
dram[13]:      8147      8300     11248     10523     10441     11991     10182     15852     10215     11978     13238     13937      9895      7282      8494     10460 
dram[14]:      7085     10571      8502     14224      9878      9348     10211     10166      6288     12010     12128     12827      6766      7693      7771      7596 
dram[15]:     11629      8399      9366      8544     11442     18337     15185     10135      6309     11954     12847     14422      6702      9005     11388      7558 
dram[16]:      8070      8292      8493     14121     16483      9258     11111     10661     11166     11946     10901      7351      9284      6757      9989      7570 
dram[17]:      9236      8313      8501     16835     13186     15406     10099     11247      9418     13809     12179     14948      6733      8345      9311      7546 
dram[18]:      8756      8400     12014      9419      9279      9330     10114     10167      6004      7711      5928      8510      6746      6770      7572      7570 
dram[19]:     11600     11750      8521      9943      9259      9310     13022     10187     14094      9888     14468     13825      7976      6742     16663      7932 
dram[20]:      8260     12385     10257      8626      9356      9335     11191     10046      6613     12989      5928     13680      8825     12275      8953     10802 
dram[21]:      8280     11794     11817      9694      9364     11097     23918     11665      7161     11725      8482      8016      8036      8723      7952      9979 
dram[22]:      8138     13389     10450     10244     10353     11245     10198     10150      7622     14877      5928     10607      6755      6779     11790      7568 
dram[23]:      9357      9877      9254      8508     10617      9507     11782     16950     14654     15704     12507      8004      7102      9280      7549      8926 
dram[24]:     14139      8288      8494      8498     11419      9371     10141     10929      7458     11927     17717      5930      7683     17547     12081      8214 
dram[25]:      8280     10005     15856      8702      9266      9349     10150     10090     14085      9233      5911     15259      6751      6734     11601      7685 
dram[26]:     10847      8288      8542     11272      9399      9377     10151     10142     15893     15196      8703     18749      9476      6774     10239      7739 
dram[27]:      8092     10884     13017     11328      9372      9364     17024     18883     16261     12573     10650      6147      8871      6777      8908      9814 
dram[28]:      8123      8638      9085     11977      9371      9368     10252     15988     13533     10908     13561      7545      6733     11509      7642      7736 
dram[29]:      8092      8184      8803      8538     13755     13526     10951     10137     14631      9320      9625     12590      6757      8325      7537      7656 
dram[30]:      8146      9623      8526      8516      9299      9348     10103     14139      9621      8234     17799      5930      9455      6775      9139      7557 
dram[31]:      9790      8743      9770      8536      9271      9302     10095     17687      7404      8077     10031      6204      6751      6735      9117     11829 
average row accesses per activate:
dram[0]:  2.181185  2.130282  2.216730  2.209924  2.459228  2.481982  2.146342  2.094262  2.311741  2.035971  2.339286  2.242308  2.121324  2.226562  2.338521  2.355731 
dram[1]:  2.089457  2.145038  2.424603  2.258621  2.262357  2.186770  1.988848  2.132231  2.000000  2.080808  2.200758  2.286995  2.192982  2.203636  2.398340  2.250000 
dram[2]:  2.166065  2.472222  2.291188  2.356618  2.243636  2.462882  2.120370  2.113360  2.077966  2.363636  2.220930  2.339921  2.226277  2.333333  2.183824  2.076190 
dram[3]:  2.102649  2.223776  2.400778  2.306818  2.337301  2.325670  2.080769  2.140425  2.040146  2.150350  2.253846  2.277551  2.136531  2.382979  2.330798  2.262963 
dram[4]:  2.161972  2.115789  2.095710  2.237736  2.335849  2.330435  1.967972  2.090909  2.229508  2.085603  2.041045  2.132296  2.258687  2.139098  2.089347  2.315789 
dram[5]:  2.198502  2.272059  2.215548  2.478261  2.432432  2.288973  2.058594  2.098859  2.168831  2.260274  2.334694  2.260504  2.215768  2.043046  2.401639  2.310077 
dram[6]:  2.150685  2.163701  2.264214  2.320312  2.228261  2.477551  2.038314  2.034749  2.085603  2.300411  2.148438  2.121864  2.317797  2.201581  2.176056  2.166667 
dram[7]:  2.208633  2.230769  2.385214  2.425101  2.407563  2.422594  2.158333  2.099631  2.425439  2.219917  2.099631  2.187023  2.150376  2.155797  2.176030  2.054054 
dram[8]:  2.264151  2.163763  2.430962  2.330769  2.305660  2.348548  2.007194  1.951613  2.140425  2.167300  2.281250  2.246964  2.223938  2.223140  2.334728  2.125000 
dram[9]:  2.352000  2.208791  2.282946  2.250000  2.177866  2.334677  2.208163  2.178261  2.186992  2.213178  2.244980  2.269231  2.230159  2.171329  2.263736  2.400794 
dram[10]:  2.248062  2.395062  2.266667  2.263941  2.258065  2.310924  2.145228  2.245455  1.954064  2.250000  2.202532  2.025078  2.140288  2.333333  2.195205  2.104693 
dram[11]:  2.239852  2.279851  2.109677  2.356877  2.242798  2.468750  1.996047  2.044118  2.193965  2.035856  2.250996  2.324894  2.237500  2.094737  2.255556  2.290566 
dram[12]:  2.221805  2.214022  2.168919  2.206294  2.212121  2.347458  2.058140  2.113208  2.148760  2.062963  2.109541  2.117871  2.109489  2.182540  2.341463  2.313725 
dram[13]:  2.174062  2.281369  2.313953  2.334545  2.453704  2.429787  2.019455  2.100840  2.191489  2.142857  2.161943  2.269388  2.173913  2.433790  2.225191  2.330472 
dram[14]:  2.310757  2.258993  2.390438  2.305970  2.273109  2.223140  2.176955  2.034884  1.920152  2.118367  2.224265  2.225108  2.126354  2.140152  2.350000  2.343511 
dram[15]:  2.257246  2.109091  2.329268  2.393822  2.421277  2.332000  2.095041  2.095436  2.034884  2.122222  2.113725  2.281125  2.227273  2.210145  2.169884  2.238596 
dram[16]:  2.296578  2.226766  2.270916  2.391473  2.514423  2.409091  2.198198  2.115226  2.236364  2.159091  2.109929  2.076046  2.331858  2.057143  2.334586  2.261017 
dram[17]:  2.110368  2.269504  2.236111  2.173585  2.413636  2.269663  2.140496  2.109705  2.319635  2.098039  2.108949  2.090580  2.036101  2.328302  2.226619  2.240741 
dram[18]:  2.313253  2.233813  2.134021  2.262411  2.311741  2.354478  2.300493  2.082609  2.111111  2.135458  2.141304  2.154150  2.076412  2.170455  2.409091  2.284000 
dram[19]:  2.094276  2.183673  2.433333  2.336879  2.507177  2.550239  2.093878  2.060241  2.178988  2.101399  2.259414  2.176471  2.190476  2.185185  2.281369  2.388646 
dram[20]:  2.394422  2.146616  2.305344  2.266917  2.316981  2.438596  2.133829  2.160173  2.077206  1.989011  2.049470  2.268595  2.295019  2.167939  2.386266  2.370786 
dram[21]:  2.400778  2.261539  2.320000  2.471774  2.311404  2.295359  1.988806  2.296117  2.278261  2.047059  2.178295  2.174721  2.276753  2.244726  2.305019  2.213483 
dram[22]:  2.376033  2.127586  2.329457  2.330882  2.192157  2.431624  2.046512  2.173913  2.106464  2.102473  2.214286  2.097378  2.257692  2.207273  2.116667  2.190813 
dram[23]:  2.436508  2.298387  2.216495  2.215054  2.344398  2.212355  2.157895  2.003802  2.097378  2.136000  2.224000  2.213115  2.271255  2.245763  2.303279  2.240876 
dram[24]:  2.211896  2.284585  2.260073  2.164286  2.276515  2.134921  1.992674  2.024691  2.083682  2.130268  2.130111  2.226054  2.135849  2.181102  2.291829  2.212543 
dram[25]:  2.285141  2.140288  2.218750  2.258964  2.277778  2.250896  2.042969  2.188596  2.206897  2.150794  2.007194  2.266667  2.123675  2.256410  2.377953  2.150000 
dram[26]:  2.282313  2.241758  2.394309  2.292683  2.410569  2.490385  2.003559  2.148760  2.071942  2.172662  2.111111  1.986755  2.151852  2.125461  2.203390  2.155172 
dram[27]:  2.287356  2.306818  2.399209  2.225000  2.246212  2.412245  2.090909  2.142857  2.042403  2.314815  2.113971  2.107639  2.211896  2.276000  2.206642  2.280769 
dram[28]:  2.203636  2.259690  2.200000  2.379592  2.318367  2.200772  2.079646  2.345454  2.099644  2.055556  2.101887  2.244275  2.119565  2.236559  2.386555  2.249147 
dram[29]:  2.119718  2.308271  2.335878  2.311476  2.640777  2.320312  1.910112  2.174089  2.282869  2.049822  2.253061  2.232824  2.245690  2.157895  2.275472  2.267658 
dram[30]:  2.218978  2.081169  2.256410  2.177536  2.475982  2.179592  2.048872  2.134921  2.048000  2.163265  2.197183  2.206767  2.181482  2.307692  2.289062  2.240310 
dram[31]:  2.378049  2.180392  2.297619  2.432000  2.560538  2.321739  2.030888  2.096491  2.325000  2.117871  2.109091  2.077778  2.206522  2.187251  2.321138  2.109589 
average row locality = 294043/132656 = 2.216583
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       499       480       461       453       473       452       407       400       453       444       412       455       453       444       467       468 
dram[1]:       521       437       476       517       494       455       434       402       439       490       459       399       492       476       464       505 
dram[2]:       464       414       482       516       516       464       354       398       485       414       454       453       471       449       470       523 
dram[3]:       491       486       497       486       475       497       425       389       448       494       454       436       448       431       486       474 
dram[4]:       481       466       504       474       509       446       438       351       431       408       433       425       453       446       479       441 
dram[5]:       457       485       499       469       439       501       411       442       401       394       455       421       425       490       461       472 
dram[6]:       485       469       537       475       505       500       423       415       420       446       430       460       425       433       481       509 
dram[7]:       482       475       484       474       468       481       416       447       432       413       452       457       450       462       466       470 
dram[8]:       468       496       464       472       493       467       439       380       392       458       404       441       451       412       442       489 
dram[9]:       456       476       467       458       447       476       435       392       422       458       441       412       448       486       490       474 
dram[10]:       452       449       486       475       466       448       405       397       441       379       411       514       467       476       509       447 
dram[11]:       487       474       526       510       443       454       393       439       384       399       453       439       416       464       471       482 
dram[12]:       451       465       512       501       473       452       426       439       395       438       464       438       461       429       449       456 
dram[13]:       501       466       484       511       429       470       407       392       399       403       422       436       434       422       459       415 
dram[14]:       444       499       480       493       432       449       416       409       396       416       481       397       451       435       485       488 
dram[15]:       487       451       457       498       465       498       395       393       405       459       428       455       503       481       441       500 
dram[16]:       471       476       445       500       429       473       379       412       379       450       471       435       420       456       476       530 
dram[17]:       494       504       518       458       432       489       405       400       411       418       419       456       445       475       484       470 
dram[18]:       460       486       490       513       467       511       356       372       440       427       475       431       500       457       459       445 
dram[19]:       484       501       452       526       422       427       406       411       432       472       414       431       444       463       469       428 
dram[20]:       469       443       480       486       513       450       467       394       442       425       460       431       467       445       443       500 
dram[21]:       487       449       497       492       430       440       431       367       425       404       435       463       496       413       470       457 
dram[22]:       449       484       472       516       451       458       410       439       435       468       443       440       463       467       497       495 
dram[23]:       482       444       518       484       475       472       388       414       444       421       426       427       437       417       450       485 
dram[24]:       459       449       486       486       495       436       417       377       389       433       461       472       453       441       471       491 
dram[25]:       445       463       449       453       509       523       410       391       400       412       442       432       475       484       468       475 
dram[26]:       514       478       457       522       479       416       447       399       446       482       464       465       451       454       512       480 
dram[27]:       459       466       474       504       489       496       386       422       447       394       468       476       470       451       462       468 
dram[28]:       480       449       515       469       466       461       357       399       475       400       435       468       466       494       442       512 
dram[29]:       476       476       480       439       445       480       397       414       452       451       422       458       409       448       475       477 
dram[30]:       468       505       480       473       473       429       432       424       397       406       496       468       472       450       456       449 
dram[31]:       461       442       460       492       468       445       417       370       446       448       456       440       472       434       449       483 
total dram reads = 232408
bank skew: 537/351 = 1.53
chip skew: 7466/7050 = 1.06
number of total write accesses:
dram[0]:       229       247       244       212       189       202       228       188       214       232       198       252       224       237       258       218 
dram[1]:       252       225       263       283       192       192       180       219       223       234       241       217       254       249       221       307 
dram[2]:       236       211       218       243       192       199       177       214       231       208       224       266       265       255       228       261 
dram[3]:       247       275       243       240       228       211       210       194       205       229       241       229       236       246       225       264 
dram[4]:       243       259       242       226       216       180       215       194       222       236       215       219       248       224       232       253 
dram[5]:       233       253       236       196       188       177       216       217       196       178       212       199       196       241       245       244 
dram[6]:       271       251       262       217       224       196       205       207       208       213       206       238       219       224       261       271 
dram[7]:       246       250       224       253       192       186       176       240       211       217       231       220       230       245       221       254 
dram[8]:       250       235       215       246       238       203       210       181       219       212       202       213       222       204       213       216 
dram[9]:       240       232       216       264       186       189       190       198       236       201       217       212       220       275       238       236 
dram[10]:       232       242       242       263       182       186       219       168       207       207       220       258       228       243       255       260 
dram[11]:       223       259       269       248       205       182       199       231       219       187       215       211       218       263       258       243 
dram[12]:       264       254       240       227       213       205       172       219       225       231       254       219       211       205       250       253 
dram[13]:       267       252       215       265       175       176       196       200       197       215       202       228       217       223       231       238 
dram[14]:       244       250       216       240       201       169       210       199       181       169       215       194       255       260       232       223 
dram[15]:       260       224       230       245       201       150       212       204       225       211       207       205       252       247       233       264 
dram[16]:       268       209       214       221       162       211       221       192       210       231       235       209       209       221       268       284 
dram[17]:       258       259       274       223       186       232       203       177       186       216       227       228       218       269       250       248 
dram[18]:       235       262       258       258       190       235       196       208       207       184       227       204       242       221       223       221 
dram[19]:       246       275       234       254       199       199       183       177       225       238       238       221       202       246       246       217 
dram[20]:       263       242       237       240       204       199       202       205       228       208       226       211       232       238       215       246 
dram[21]:       267       259       257       235       202       218       179       185       177       199       250       247       239       203       232       244 
dram[22]:       225       234       234       201       180       184       208       215       233       222       211       217       235       260       252       232 
dram[23]:       265       241       231       261       153       189       191       213       196       218       232       224       243       197       198       251 
dram[24]:       248       243       238       203       195       182       236       222       189       220       232       198       207       215       222       262 
dram[25]:       232       235       221       222       218       180       210       204       200       228       214       208       242       245       281       225 
dram[26]:       283       256       247       265       231       182       228       231       229       245       247       261       255       227       263       266 
dram[27]:       243       252       255       206       192       197       166       229       234       205       211       239       241       230       266       227 
dram[28]:       239       241       266       217       206       218       212       215       217       220       203       226       216       247       252       289 
dram[29]:       229       261       235       242       194       209       206       216       241       240       233       231       210       219       256       245 
dram[30]:       264       249       242       235       171       186       201       227       216       208       238       218       206       218       234       246 
dram[31]:       238       211       220       215       190       174       223       188       216       202       215       223       269       204       213       256 
total dram writes = 115011
bank skew: 307/150 = 2.05
chip skew: 3916/3427 = 1.14
average mf latency per bank:
dram[0]:       1642      1560      1540      1672      1524      1605      1292      1238      1712      1689      1851      1514      1603      1641      1562      1562
dram[1]:       1558      1691      1439      1392      1505      1635      1350      1202      1603      1658      1478      1664      1423      1573      1692      1371
dram[2]:       1601      1809      1620      1561      1497      1634      1315      1125      1573      1789      1709      1562      1484      1620      1556      1563
dram[3]:       1494      1496      1497      1620      1574      1505      1257      1291      1576      1557      1644      1674      1689      1684      1529      1591
dram[4]:       1550      1596      1533      1721      1535      1766      1254      1310      1648      1704      1742      1765      1624      1646      1631      1683
dram[5]:       1676      1599    114851      1903      1769      1704      1199      1212      1929      1815      1793      1860      1816      1645      1750      1770
dram[6]:       1527      1547      1474      1630      1560      1570      1172      1168      1633      1771      1832      1618      1734      1667      1464      1582
dram[7]:       1566      1583      1526      1605      1694      1626      1294      1156      1619      1687      1734      1720      1588      1471      1560      1562
dram[8]:       1530      1527      1595      1616      1477      1646      1202      1231      1774      1582      1919      1723      1604      1650      1726      1629
dram[9]:       1554      1611      1631      1574      1722      1596      1196      1220      1595      1581      1729      1768      1605      1438      1559      1575
dram[10]:       1603      1715      1511      1544      1721      1792      1117      1267      1563      1747      1614      1468      1665      1500      1494      1488
dram[11]:       1543      1522      1409      1545      1693      1709      1171      1084      1720      1649      1691      1564      1732      1528      1559      1504
dram[12]:       1603      1489      1466      1560      1604      1652      1267      1043      1720      1634      1490      1736      1640      1645      1523      1493
dram[13]:       1498      1493      1578      1403      1743      1723      1171      1158      1664      1567      1692      1729      1805      1668      1494      1556
dram[14]:       1722      1416      1593      1479      1698      1787      1235      1175      1603      1749      1539      1766      1530      1576      1612      1486
dram[15]:       1560      1580      1628      1465      1618      1650      1223      1178      1636      1584      1726      1690      1450      1551      1613      1353
dram[16]:       1594      1579      1634      1530      1840      1546      1189      1135      1752      1512      1642      1602      1753      1578      1501      1456
dram[17]:       1525      1425      1418      1601      1826      1530      1138      1160      1763      1720      1636      1512      1556      1510      1516      1600
dram[18]:       1599      1419      1517      1493      1661      1513      1293      1174      1575      1705      1700      1760      1536      1670      1616      1527
dram[19]:       1512      1430      1727      1443      1724      1679      1166      1151      1555      1500      1772      1741      1683      1589      1626      1585
dram[20]:       1494      1524      1503      1603      1594      1726      1113      1161      1564      1627      1543      1710      1580      1586      1566      1452
dram[21]:       1537      1499      1403      1589      1760      1683      1153      1170      1621      1730      1639      1623      1530      1704      1528      1478
dram[22]:       1660      1487      1637      1622      1729      1579      1174      1071      1543      1609      1660      1631      1525      1556      1476      1579
dram[23]:       1508      1574      1532      1517      1706      1546      1242      1117      1703      1619      1671      1633      1678      1733      1619      1542
dram[24]:       1610      1580      1593      1492      1577      1775      1125      1165      1664      1545      1612      1622      1721      1674      1583      1555
dram[25]:       1590      1607      1678      1579      1487      1438      1143      1180      1721      1614      1614      1680      1529      1530      1479      1623
dram[26]:       1436      1538      1555      1481      1615      1756      1137      1157      1525      1486      1556      1547      1577      1653      1454      1519
dram[27]:       1627      1566      1530      1630      1586      1684      1255      1157      1449      1755      1625      1638      1675      1597      1579      1552
dram[28]:       1568      1591      1354      1587      1639      1513      1185      1208      1490      1676      1621      1574      1665      1538      1639      1452
dram[29]:       1632      1511      1458      1596      1669      1439      1169      1144      1505      1479      1637      1619      1740      1732      1538      1577
dram[30]:       1514      1541      1491      1528      1629      1801      1182      1121      1633      1677      1473      1543      1664      1620      1610      1592
dram[31]:       1543      1694      1618      1564      1734      1881      1127      1261      1592      1683      1486      1693      1558      1655      1710      1473
maximum mf latency per bank:
dram[0]:       4316      4177      4061      3964      4077      3721      3672      5041      5902      5134      5081      4004      4180      4580      4055      3505
dram[1]:       4405      4306      4276      4315      3600      4006      4773      5030      5615      5732      4991      4670      4028      4936      4025      3945
dram[2]:       4120      3935      4251      4284      4711      4264      3713      3962      6120      5728      4525      4969      4741      4029      4738      5063
dram[3]:       4348      4169      3994      4266      4327      3809      4931      4004      5612      5781      4582      5069      4862      4125      4299      5124
dram[4]:       3762      3645      4062      4541      3624      4245      4402      3772      5477      5299      5427      5179      4290      4060      4509      4134
dram[5]:       4690      4178      6449      5510      4902      4911      4485      4270      6524      5366      5550      5185      4297      4890      4914      5367
dram[6]:       4134      4121      4102      5199      4463      4980      4187      3257      5072      5613      5306      4718      4530      4445      3730      4453
dram[7]:       4188      3830      3799      4297      3618      4109      3559      5130      5101      5508      5010      5353      4269      4564      3815      3897
dram[8]:       4187      4167      3371      4191      3824      4544      4068      4152      4908      4822      4831      5137      3759      4202      4747      3772
dram[9]:       4516      4009      3569      4513      3487      5259      3499      4445      4791      4904      5092      5260      4598      3793      4157      3646
dram[10]:       4231      4682      4051      4320      4721      3749      3914      3798      4918      5426      4172      4968      4120      4028      4441      3875
dram[11]:       3691      4397      4203      4033      3952      3686      3942      4213      4891      5022      5194      4262      3789      3819      3807      3749
dram[12]:       3960      4289      4115      4511      3949      3966      3916      3881      5024      5706      3715      4706      4160      3610      3828      3619
dram[13]:       3798      3799      4399      3770      4180      3912      3671      4849      5694      5184      5412      5051      4564      4226      3700      4174
dram[14]:       4200      3758      4518      3776      4178      4076      3933      4032      5705      5001      4648      4219      4530      4244      5073      4185
dram[15]:       4352      3680      4581      4511      3682      3899      3745      3741      5128      5070      4615      4939      3995      4313      5488      3616
dram[16]:       5546      4121      3811      3844      3511      4177      3694      4134      4968      4834      4637      4059      3836      3677      4749      3739
dram[17]:       4027      3727      4395      3730      4363      4298      3712      4091      4935      4961      4347      4547      4139      5087      4871      4203
dram[18]:       3922      3826      4790      4205      3945      4081      3531      3509      4696      4890      5379      4309      5193      4675      3667      3567
dram[19]:       5354      3587      3940      3761      3599      4271      4306      4191      4649      4846      6212      4612      5054      3793      3897      3896
dram[20]:       3698      3650      3592      3908      3752      3886      3798      3926      4926      4533      4172      4462      3951      4339      3819      3892
dram[21]:       4382      3646      4110      4393      3870      4184      3766      4130      4940      4823      6282      4631      4135      3875      4391      3708
dram[22]:       5497      3484      5769      4411      4234      4171      3846      4172      4898      4846      5751      4630      4333      4525      4383      4177
dram[23]:       4775      4231      5764      4275      3823      4161      4003      3610      4603      4838      4321      4573      4133      4863      3658      3680
dram[24]:       4649      3276      4108      4192      4071      5988      4722      4106      4819      5179      4686      4205      5087      4172      5196      3792
dram[25]:       4147      3762      3708      3384      3571      3653      4257      3987      5280      4790      4377      4569      5981      4277      3668      4136
dram[26]:       4105      4716      4211      3995      4103      3873      4386      3797      5681      5217      4556      4781      3787      4006      4273      4444
dram[27]:       4171      3594      3890      4899      4259      6065      3740      4000      4936      4986      4390      4927      4894      3869      4113      3745
dram[28]:       4240      3575      3788      4790      3728      3738      4312      4063      5027      4863      4597      4644      4853      4632      3927      3694
dram[29]:       4119      3638      4225      3762      3691      3943      4219      3446      5462      5428      4631      5067      4925      4339      4180      4152
dram[30]:       4243      4512      3860      3646      3808      5773      4550      4638      5042      5029      4437      4869      4881      3727      3824      4083
dram[31]:       4119      4572      3764      3807      4180      5773      4266      4834      5221      5239      4661      4368      4278      4200      4002      3834
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187483 n_act=4088 n_pre=4072 n_ref_event=0 n_req=9144 n_rd=7221 n_rd_L2_A=0 n_write=0 n_wr_bk=3572 bw_util=0.05272
n_activity=60105 dram_eff=0.1796
bk0: 499a 193956i bk1: 480a 194011i bk2: 461a 194571i bk3: 453a 194803i bk4: 473a 196155i bk5: 452a 196544i bk6: 407a 195524i bk7: 400a 195920i bk8: 453a 195548i bk9: 444a 194676i bk10: 412a 195818i bk11: 455a 194844i bk12: 453a 194143i bk13: 444a 194718i bk14: 467a 194520i bk15: 468a 195307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552931
Row_Buffer_Locality_read = 0.658912
Row_Buffer_Locality_write = 0.154966
Bank_Level_Parallism = 3.564113
Bank_Level_Parallism_Col = 2.476477
Bank_Level_Parallism_Ready = 1.333272
write_to_read_ratio_blp_rw_average = 0.415914
GrpLevelPara = 1.911494 

BW Util details:
bwutil = 0.052716 
total_CMD = 204739 
util_bw = 10793 
Wasted_Col = 26442 
Wasted_Row = 8754 
Idle = 158750 

BW Util Bottlenecks: 
RCDc_limit = 23395 
RCDWRc_limit = 11008 
WTRc_limit = 6731 
RTWc_limit = 26652 
CCDLc_limit = 5270 
rwq = 0 
CCDLc_limit_alone = 3742 
WTRc_limit_alone = 6268 
RTWc_limit_alone = 25587 

Commands details: 
total_CMD = 204739 
n_nop = 187483 
Read = 7221 
Write = 0 
L2_Alloc = 0 
L2_WB = 3572 
n_act = 4088 
n_pre = 4072 
n_ref = 0 
n_req = 9144 
total_req = 10793 

Dual Bus Interface Util: 
issued_total_row = 8160 
issued_total_col = 10793 
Row_Bus_Util =  0.039856 
CoL_Bus_Util = 0.052716 
Either_Row_CoL_Bus_Util = 0.084283 
Issued_on_Two_Bus_Simul_Util = 0.008289 
issued_two_Eff = 0.098343 
queue_avg = 0.655215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.655215
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=186831 n_act=4304 n_pre=4288 n_ref_event=0 n_req=9423 n_rd=7460 n_rd_L2_A=0 n_write=0 n_wr_bk=3752 bw_util=0.05476
n_activity=60846 dram_eff=0.1843
bk0: 521a 193232i bk1: 437a 194446i bk2: 476a 194937i bk3: 517a 193952i bk4: 494a 195240i bk5: 455a 195249i bk6: 434a 194404i bk7: 402a 195475i bk8: 439a 194571i bk9: 490a 193237i bk10: 459a 194979i bk11: 399a 195788i bk12: 492a 193539i bk13: 476a 194206i bk14: 464a 195061i bk15: 505a 193209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543245
Row_Buffer_Locality_read = 0.647587
Row_Buffer_Locality_write = 0.146714
Bank_Level_Parallism = 3.692050
Bank_Level_Parallism_Col = 2.525406
Bank_Level_Parallism_Ready = 1.346504
write_to_read_ratio_blp_rw_average = 0.411760
GrpLevelPara = 1.924050 

BW Util details:
bwutil = 0.054762 
total_CMD = 204739 
util_bw = 11212 
Wasted_Col = 26994 
Wasted_Row = 8847 
Idle = 157686 

BW Util Bottlenecks: 
RCDc_limit = 24608 
RCDWRc_limit = 11171 
WTRc_limit = 7382 
RTWc_limit = 27266 
CCDLc_limit = 5654 
rwq = 0 
CCDLc_limit_alone = 3991 
WTRc_limit_alone = 6891 
RTWc_limit_alone = 26094 

Commands details: 
total_CMD = 204739 
n_nop = 186831 
Read = 7460 
Write = 0 
L2_Alloc = 0 
L2_WB = 3752 
n_act = 4304 
n_pre = 4288 
n_ref = 0 
n_req = 9423 
total_req = 11212 

Dual Bus Interface Util: 
issued_total_row = 8592 
issued_total_col = 11212 
Row_Bus_Util =  0.041966 
CoL_Bus_Util = 0.054762 
Either_Row_CoL_Bus_Util = 0.087467 
Issued_on_Two_Bus_Simul_Util = 0.009261 
issued_two_Eff = 0.105874 
queue_avg = 0.719540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.71954
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187232 n_act=4129 n_pre=4113 n_ref_event=0 n_req=9271 n_rd=7327 n_rd_L2_A=0 n_write=0 n_wr_bk=3628 bw_util=0.05351
n_activity=61191 dram_eff=0.179
bk0: 464a 194261i bk1: 414a 196559i bk2: 482a 195169i bk3: 516a 194675i bk4: 516a 195014i bk5: 464a 196422i bk6: 354a 196808i bk7: 398a 195561i bk8: 485a 193542i bk9: 414a 196823i bk10: 454a 194814i bk11: 453a 195321i bk12: 471a 194073i bk13: 449a 194889i bk14: 470a 194605i bk15: 523a 193277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554633
Row_Buffer_Locality_read = 0.662345
Row_Buffer_Locality_write = 0.148663
Bank_Level_Parallism = 3.456801
Bank_Level_Parallism_Col = 2.395610
Bank_Level_Parallism_Ready = 1.306983
write_to_read_ratio_blp_rw_average = 0.419615
GrpLevelPara = 1.846843 

BW Util details:
bwutil = 0.053507 
total_CMD = 204739 
util_bw = 10955 
Wasted_Col = 27239 
Wasted_Row = 9041 
Idle = 157504 

BW Util Bottlenecks: 
RCDc_limit = 23623 
RCDWRc_limit = 11185 
WTRc_limit = 6875 
RTWc_limit = 25423 
CCDLc_limit = 5579 
rwq = 0 
CCDLc_limit_alone = 4003 
WTRc_limit_alone = 6380 
RTWc_limit_alone = 24342 

Commands details: 
total_CMD = 204739 
n_nop = 187232 
Read = 7327 
Write = 0 
L2_Alloc = 0 
L2_WB = 3628 
n_act = 4129 
n_pre = 4113 
n_ref = 0 
n_req = 9271 
total_req = 10955 

Dual Bus Interface Util: 
issued_total_row = 8242 
issued_total_col = 10955 
Row_Bus_Util =  0.040256 
CoL_Bus_Util = 0.053507 
Either_Row_CoL_Bus_Util = 0.085509 
Issued_on_Two_Bus_Simul_Util = 0.008254 
issued_two_Eff = 0.096533 
queue_avg = 0.703437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.703437
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=186931 n_act=4221 n_pre=4205 n_ref_event=0 n_req=9418 n_rd=7417 n_rd_L2_A=0 n_write=0 n_wr_bk=3723 bw_util=0.05441
n_activity=61749 dram_eff=0.1804
bk0: 491a 193267i bk1: 486a 193742i bk2: 497a 194966i bk3: 486a 194871i bk4: 475a 195278i bk5: 497a 194888i bk6: 425a 194890i bk7: 389a 196146i bk8: 448a 194794i bk9: 494a 193767i bk10: 454a 194804i bk11: 436a 195554i bk12: 448a 194312i bk13: 431a 195927i bk14: 486a 194865i bk15: 474a 193660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551816
Row_Buffer_Locality_read = 0.659701
Row_Buffer_Locality_write = 0.151924
Bank_Level_Parallism = 3.554658
Bank_Level_Parallism_Col = 2.434927
Bank_Level_Parallism_Ready = 1.318043
write_to_read_ratio_blp_rw_average = 0.417356
GrpLevelPara = 1.872658 

BW Util details:
bwutil = 0.054411 
total_CMD = 204739 
util_bw = 11140 
Wasted_Col = 27570 
Wasted_Row = 8977 
Idle = 157052 

BW Util Bottlenecks: 
RCDc_limit = 23978 
RCDWRc_limit = 11510 
WTRc_limit = 6846 
RTWc_limit = 27625 
CCDLc_limit = 5723 
rwq = 0 
CCDLc_limit_alone = 4077 
WTRc_limit_alone = 6357 
RTWc_limit_alone = 26468 

Commands details: 
total_CMD = 204739 
n_nop = 186931 
Read = 7417 
Write = 0 
L2_Alloc = 0 
L2_WB = 3723 
n_act = 4221 
n_pre = 4205 
n_ref = 0 
n_req = 9418 
total_req = 11140 

Dual Bus Interface Util: 
issued_total_row = 8426 
issued_total_col = 11140 
Row_Bus_Util =  0.041155 
CoL_Bus_Util = 0.054411 
Either_Row_CoL_Bus_Util = 0.086979 
Issued_on_Two_Bus_Simul_Util = 0.008587 
issued_two_Eff = 0.098720 
queue_avg = 0.697263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.697263
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187227 n_act=4222 n_pre=4206 n_ref_event=0 n_req=9122 n_rd=7185 n_rd_L2_A=0 n_write=0 n_wr_bk=3624 bw_util=0.05279
n_activity=61613 dram_eff=0.1754
bk0: 481a 194131i bk1: 466a 194014i bk2: 504a 192986i bk3: 474a 194930i bk4: 509a 195096i bk5: 446a 196353i bk6: 438a 194811i bk7: 351a 196382i bk8: 431a 195671i bk9: 408a 195203i bk10: 433a 194783i bk11: 425a 195076i bk12: 453a 194845i bk13: 446a 194998i bk14: 479a 193827i bk15: 441a 194968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537163
Row_Buffer_Locality_read = 0.641197
Row_Buffer_Locality_write = 0.151265
Bank_Level_Parallism = 3.514205
Bank_Level_Parallism_Col = 2.407288
Bank_Level_Parallism_Ready = 1.305209
write_to_read_ratio_blp_rw_average = 0.412539
GrpLevelPara = 1.872950 

BW Util details:
bwutil = 0.052794 
total_CMD = 204739 
util_bw = 10809 
Wasted_Col = 27504 
Wasted_Row = 9172 
Idle = 157254 

BW Util Bottlenecks: 
RCDc_limit = 24671 
RCDWRc_limit = 11137 
WTRc_limit = 6927 
RTWc_limit = 25815 
CCDLc_limit = 5181 
rwq = 0 
CCDLc_limit_alone = 3723 
WTRc_limit_alone = 6459 
RTWc_limit_alone = 24825 

Commands details: 
total_CMD = 204739 
n_nop = 187227 
Read = 7185 
Write = 0 
L2_Alloc = 0 
L2_WB = 3624 
n_act = 4222 
n_pre = 4206 
n_ref = 0 
n_req = 9122 
total_req = 10809 

Dual Bus Interface Util: 
issued_total_row = 8428 
issued_total_col = 10809 
Row_Bus_Util =  0.041165 
CoL_Bus_Util = 0.052794 
Either_Row_CoL_Bus_Util = 0.085533 
Issued_on_Two_Bus_Simul_Util = 0.008425 
issued_two_Eff = 0.098504 
queue_avg = 0.658653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.658653
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187701 n_act=4034 n_pre=4018 n_ref_event=0 n_req=9062 n_rd=7222 n_rd_L2_A=0 n_write=0 n_wr_bk=3427 bw_util=0.05201
n_activity=61086 dram_eff=0.1743
bk0: 457a 194764i bk1: 485a 194586i bk2: 499a 194099i bk3: 469a 196605i bk4: 439a 196549i bk5: 501a 194930i bk6: 411a 195202i bk7: 442a 194986i bk8: 401a 196476i bk9: 394a 196713i bk10: 455a 195800i bk11: 421a 195930i bk12: 425a 195522i bk13: 490a 193237i bk14: 461a 195343i bk15: 472a 194780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554844
Row_Buffer_Locality_read = 0.657990
Row_Buffer_Locality_write = 0.150000
Bank_Level_Parallism = 3.415724
Bank_Level_Parallism_Col = 2.373235
Bank_Level_Parallism_Ready = 1.310733
write_to_read_ratio_blp_rw_average = 0.409599
GrpLevelPara = 1.840629 

BW Util details:
bwutil = 0.052013 
total_CMD = 204739 
util_bw = 10649 
Wasted_Col = 27030 
Wasted_Row = 8977 
Idle = 158083 

BW Util Bottlenecks: 
RCDc_limit = 23668 
RCDWRc_limit = 10552 
WTRc_limit = 6608 
RTWc_limit = 25160 
CCDLc_limit = 5173 
rwq = 0 
CCDLc_limit_alone = 3716 
WTRc_limit_alone = 6173 
RTWc_limit_alone = 24138 

Commands details: 
total_CMD = 204739 
n_nop = 187701 
Read = 7222 
Write = 0 
L2_Alloc = 0 
L2_WB = 3427 
n_act = 4034 
n_pre = 4018 
n_ref = 0 
n_req = 9062 
total_req = 10649 

Dual Bus Interface Util: 
issued_total_row = 8052 
issued_total_col = 10649 
Row_Bus_Util =  0.039328 
CoL_Bus_Util = 0.052013 
Either_Row_CoL_Bus_Util = 0.083218 
Issued_on_Two_Bus_Simul_Util = 0.008123 
issued_two_Eff = 0.097605 
queue_avg = 0.619941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.619941
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=186890 n_act=4277 n_pre=4261 n_ref_event=0 n_req=9397 n_rd=7413 n_rd_L2_A=0 n_write=0 n_wr_bk=3673 bw_util=0.05415
n_activity=61012 dram_eff=0.1817
bk0: 485a 193603i bk1: 469a 194039i bk2: 537a 192843i bk3: 475a 195192i bk4: 505a 194408i bk5: 500a 195288i bk6: 423a 195286i bk7: 415a 195211i bk8: 420a 195270i bk9: 446a 195352i bk10: 430a 195029i bk11: 460a 194350i bk12: 425a 195082i bk13: 433a 195124i bk14: 481a 193676i bk15: 509a 193332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544855
Row_Buffer_Locality_read = 0.649400
Row_Buffer_Locality_write = 0.154234
Bank_Level_Parallism = 3.649965
Bank_Level_Parallism_Col = 2.474139
Bank_Level_Parallism_Ready = 1.335378
write_to_read_ratio_blp_rw_average = 0.411363
GrpLevelPara = 1.887257 

BW Util details:
bwutil = 0.054147 
total_CMD = 204739 
util_bw = 11086 
Wasted_Col = 27453 
Wasted_Row = 8622 
Idle = 157578 

BW Util Bottlenecks: 
RCDc_limit = 24855 
RCDWRc_limit = 11289 
WTRc_limit = 6854 
RTWc_limit = 27637 
CCDLc_limit = 5686 
rwq = 0 
CCDLc_limit_alone = 4056 
WTRc_limit_alone = 6403 
RTWc_limit_alone = 26458 

Commands details: 
total_CMD = 204739 
n_nop = 186890 
Read = 7413 
Write = 0 
L2_Alloc = 0 
L2_WB = 3673 
n_act = 4277 
n_pre = 4261 
n_ref = 0 
n_req = 9397 
total_req = 11086 

Dual Bus Interface Util: 
issued_total_row = 8538 
issued_total_col = 11086 
Row_Bus_Util =  0.041702 
CoL_Bus_Util = 0.054147 
Either_Row_CoL_Bus_Util = 0.087179 
Issued_on_Two_Bus_Simul_Util = 0.008670 
issued_two_Eff = 0.099445 
queue_avg = 0.794250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.79425
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187270 n_act=4150 n_pre=4134 n_ref_event=0 n_req=9260 n_rd=7329 n_rd_L2_A=0 n_write=0 n_wr_bk=3596 bw_util=0.05336
n_activity=61267 dram_eff=0.1783
bk0: 482a 193961i bk1: 475a 194488i bk2: 484a 194979i bk3: 474a 195280i bk4: 468a 196315i bk5: 481a 195858i bk6: 416a 196396i bk7: 447a 194743i bk8: 432a 195706i bk9: 413a 195212i bk10: 452a 194741i bk11: 457a 195192i bk12: 450a 194586i bk13: 462a 194330i bk14: 466a 194853i bk15: 470a 193958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551836
Row_Buffer_Locality_read = 0.656979
Row_Buffer_Locality_write = 0.152771
Bank_Level_Parallism = 3.474934
Bank_Level_Parallism_Col = 2.401044
Bank_Level_Parallism_Ready = 1.307277
write_to_read_ratio_blp_rw_average = 0.420117
GrpLevelPara = 1.862909 

BW Util details:
bwutil = 0.053361 
total_CMD = 204739 
util_bw = 10925 
Wasted_Col = 27508 
Wasted_Row = 8902 
Idle = 157404 

BW Util Bottlenecks: 
RCDc_limit = 23974 
RCDWRc_limit = 11074 
WTRc_limit = 7073 
RTWc_limit = 26354 
CCDLc_limit = 5672 
rwq = 0 
CCDLc_limit_alone = 4083 
WTRc_limit_alone = 6612 
RTWc_limit_alone = 25226 

Commands details: 
total_CMD = 204739 
n_nop = 187270 
Read = 7329 
Write = 0 
L2_Alloc = 0 
L2_WB = 3596 
n_act = 4150 
n_pre = 4134 
n_ref = 0 
n_req = 9260 
total_req = 10925 

Dual Bus Interface Util: 
issued_total_row = 8284 
issued_total_col = 10925 
Row_Bus_Util =  0.040461 
CoL_Bus_Util = 0.053361 
Either_Row_CoL_Bus_Util = 0.085323 
Issued_on_Two_Bus_Simul_Util = 0.008499 
issued_two_Eff = 0.099605 
queue_avg = 0.696633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.696633
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187615 n_act=4080 n_pre=4064 n_ref_event=0 n_req=9050 n_rd=7168 n_rd_L2_A=0 n_write=0 n_wr_bk=3479 bw_util=0.052
n_activity=59297 dram_eff=0.1796
bk0: 468a 194643i bk1: 496a 193990i bk2: 464a 196007i bk3: 472a 194759i bk4: 493a 194784i bk5: 467a 195865i bk6: 439a 194540i bk7: 380a 195672i bk8: 392a 195893i bk9: 458a 195094i bk10: 404a 196129i bk11: 441a 195389i bk12: 451a 195121i bk13: 412a 195314i bk14: 442a 195755i bk15: 489a 194021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549171
Row_Buffer_Locality_read = 0.659459
Row_Buffer_Locality_write = 0.129118
Bank_Level_Parallism = 3.530420
Bank_Level_Parallism_Col = 2.399490
Bank_Level_Parallism_Ready = 1.298018
write_to_read_ratio_blp_rw_average = 0.418404
GrpLevelPara = 1.868547 

BW Util details:
bwutil = 0.052003 
total_CMD = 204739 
util_bw = 10647 
Wasted_Col = 26691 
Wasted_Row = 8520 
Idle = 158881 

BW Util Bottlenecks: 
RCDc_limit = 23198 
RCDWRc_limit = 11087 
WTRc_limit = 6878 
RTWc_limit = 25660 
CCDLc_limit = 5355 
rwq = 0 
CCDLc_limit_alone = 3872 
WTRc_limit_alone = 6398 
RTWc_limit_alone = 24657 

Commands details: 
total_CMD = 204739 
n_nop = 187615 
Read = 7168 
Write = 0 
L2_Alloc = 0 
L2_WB = 3479 
n_act = 4080 
n_pre = 4064 
n_ref = 0 
n_req = 9050 
total_req = 10647 

Dual Bus Interface Util: 
issued_total_row = 8144 
issued_total_col = 10647 
Row_Bus_Util =  0.039777 
CoL_Bus_Util = 0.052003 
Either_Row_CoL_Bus_Util = 0.083638 
Issued_on_Two_Bus_Simul_Util = 0.008142 
issued_two_Eff = 0.097349 
queue_avg = 0.651434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.651434
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187494 n_act=4067 n_pre=4051 n_ref_event=0 n_req=9142 n_rd=7238 n_rd_L2_A=0 n_write=0 n_wr_bk=3550 bw_util=0.05269
n_activity=60959 dram_eff=0.177
bk0: 456a 195416i bk1: 476a 194253i bk2: 467a 194832i bk3: 458a 194933i bk4: 447a 196112i bk5: 476a 195310i bk6: 435a 195520i bk7: 392a 195760i bk8: 422a 194706i bk9: 458a 195169i bk10: 441a 195387i bk11: 412a 195257i bk12: 448a 195187i bk13: 486a 193914i bk14: 490a 194752i bk15: 474a 195244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555130
Row_Buffer_Locality_read = 0.662338
Row_Buffer_Locality_write = 0.147584
Bank_Level_Parallism = 3.466443
Bank_Level_Parallism_Col = 2.409734
Bank_Level_Parallism_Ready = 1.318409
write_to_read_ratio_blp_rw_average = 0.419991
GrpLevelPara = 1.862327 

BW Util details:
bwutil = 0.052691 
total_CMD = 204739 
util_bw = 10788 
Wasted_Col = 26977 
Wasted_Row = 9319 
Idle = 157655 

BW Util Bottlenecks: 
RCDc_limit = 23429 
RCDWRc_limit = 11099 
WTRc_limit = 6507 
RTWc_limit = 25944 
CCDLc_limit = 5488 
rwq = 0 
CCDLc_limit_alone = 3920 
WTRc_limit_alone = 6099 
RTWc_limit_alone = 24784 

Commands details: 
total_CMD = 204739 
n_nop = 187494 
Read = 7238 
Write = 0 
L2_Alloc = 0 
L2_WB = 3550 
n_act = 4067 
n_pre = 4051 
n_ref = 0 
n_req = 9142 
total_req = 10788 

Dual Bus Interface Util: 
issued_total_row = 8118 
issued_total_col = 10788 
Row_Bus_Util =  0.039650 
CoL_Bus_Util = 0.052691 
Either_Row_CoL_Bus_Util = 0.084229 
Issued_on_Two_Bus_Simul_Util = 0.008113 
issued_two_Eff = 0.096318 
queue_avg = 0.678156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.678156
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187370 n_act=4147 n_pre=4131 n_ref_event=0 n_req=9132 n_rd=7222 n_rd_L2_A=0 n_write=0 n_wr_bk=3612 bw_util=0.05292
n_activity=59844 dram_eff=0.181
bk0: 452a 195110i bk1: 449a 195422i bk2: 486a 194712i bk3: 475a 194253i bk4: 466a 195790i bk5: 448a 196142i bk6: 405a 196069i bk7: 397a 196586i bk8: 441a 194375i bk9: 379a 196595i bk10: 411a 195550i bk11: 514a 193039i bk12: 467a 194117i bk13: 476a 194951i bk14: 509a 193581i bk15: 447a 193884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545883
Row_Buffer_Locality_read = 0.653420
Row_Buffer_Locality_write = 0.139267
Bank_Level_Parallism = 3.558425
Bank_Level_Parallism_Col = 2.425743
Bank_Level_Parallism_Ready = 1.313181
write_to_read_ratio_blp_rw_average = 0.425239
GrpLevelPara = 1.879677 

BW Util details:
bwutil = 0.052916 
total_CMD = 204739 
util_bw = 10834 
Wasted_Col = 27113 
Wasted_Row = 8360 
Idle = 158432 

BW Util Bottlenecks: 
RCDc_limit = 23857 
RCDWRc_limit = 11129 
WTRc_limit = 6901 
RTWc_limit = 26660 
CCDLc_limit = 5496 
rwq = 0 
CCDLc_limit_alone = 3891 
WTRc_limit_alone = 6446 
RTWc_limit_alone = 25510 

Commands details: 
total_CMD = 204739 
n_nop = 187370 
Read = 7222 
Write = 0 
L2_Alloc = 0 
L2_WB = 3612 
n_act = 4147 
n_pre = 4131 
n_ref = 0 
n_req = 9132 
total_req = 10834 

Dual Bus Interface Util: 
issued_total_row = 8278 
issued_total_col = 10834 
Row_Bus_Util =  0.040432 
CoL_Bus_Util = 0.052916 
Either_Row_CoL_Bus_Util = 0.084835 
Issued_on_Two_Bus_Simul_Util = 0.008513 
issued_two_Eff = 0.100351 
queue_avg = 0.644997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.644997
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187265 n_act=4141 n_pre=4125 n_ref_event=0 n_req=9151 n_rd=7234 n_rd_L2_A=0 n_write=0 n_wr_bk=3630 bw_util=0.05306
n_activity=61619 dram_eff=0.1763
bk0: 487a 194652i bk1: 474a 194345i bk2: 526a 193259i bk3: 510a 194330i bk4: 443a 195697i bk5: 454a 196493i bk6: 393a 195142i bk7: 439a 194740i bk8: 384a 196215i bk9: 399a 195685i bk10: 453a 195380i bk11: 439a 195670i bk12: 416a 195919i bk13: 464a 193885i bk14: 471a 194171i bk15: 482a 194797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547481
Row_Buffer_Locality_read = 0.654133
Row_Buffer_Locality_write = 0.145018
Bank_Level_Parallism = 3.431779
Bank_Level_Parallism_Col = 2.409530
Bank_Level_Parallism_Ready = 1.328792
write_to_read_ratio_blp_rw_average = 0.413320
GrpLevelPara = 1.843894 

BW Util details:
bwutil = 0.053063 
total_CMD = 204739 
util_bw = 10864 
Wasted_Col = 27684 
Wasted_Row = 9414 
Idle = 156777 

BW Util Bottlenecks: 
RCDc_limit = 24129 
RCDWRc_limit = 11176 
WTRc_limit = 6730 
RTWc_limit = 26662 
CCDLc_limit = 5586 
rwq = 0 
CCDLc_limit_alone = 3898 
WTRc_limit_alone = 6208 
RTWc_limit_alone = 25496 

Commands details: 
total_CMD = 204739 
n_nop = 187265 
Read = 7234 
Write = 0 
L2_Alloc = 0 
L2_WB = 3630 
n_act = 4141 
n_pre = 4125 
n_ref = 0 
n_req = 9151 
total_req = 10864 

Dual Bus Interface Util: 
issued_total_row = 8266 
issued_total_col = 10864 
Row_Bus_Util =  0.040373 
CoL_Bus_Util = 0.053063 
Either_Row_CoL_Bus_Util = 0.085348 
Issued_on_Two_Bus_Simul_Util = 0.008088 
issued_two_Eff = 0.094769 
queue_avg = 0.635370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.63537
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187105 n_act=4227 n_pre=4211 n_ref_event=0 n_req=9218 n_rd=7249 n_rd_L2_A=0 n_write=0 n_wr_bk=3642 bw_util=0.05319
n_activity=61947 dram_eff=0.1758
bk0: 451a 194823i bk1: 465a 194642i bk2: 512a 193756i bk3: 501a 194394i bk4: 473a 195490i bk5: 452a 195923i bk6: 426a 195140i bk7: 439a 194722i bk8: 395a 195453i bk9: 438a 194856i bk10: 464a 194053i bk11: 438a 195201i bk12: 461a 194167i bk13: 429a 195285i bk14: 449a 194911i bk15: 456a 195125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541441
Row_Buffer_Locality_read = 0.651400
Row_Buffer_Locality_write = 0.136618
Bank_Level_Parallism = 3.502064
Bank_Level_Parallism_Col = 2.399626
Bank_Level_Parallism_Ready = 1.294647
write_to_read_ratio_blp_rw_average = 0.418168
GrpLevelPara = 1.869536 

BW Util details:
bwutil = 0.053195 
total_CMD = 204739 
util_bw = 10891 
Wasted_Col = 27446 
Wasted_Row = 9378 
Idle = 157024 

BW Util Bottlenecks: 
RCDc_limit = 24074 
RCDWRc_limit = 11509 
WTRc_limit = 7009 
RTWc_limit = 25925 
CCDLc_limit = 5428 
rwq = 0 
CCDLc_limit_alone = 3782 
WTRc_limit_alone = 6552 
RTWc_limit_alone = 24736 

Commands details: 
total_CMD = 204739 
n_nop = 187105 
Read = 7249 
Write = 0 
L2_Alloc = 0 
L2_WB = 3642 
n_act = 4227 
n_pre = 4211 
n_ref = 0 
n_req = 9218 
total_req = 10891 

Dual Bus Interface Util: 
issued_total_row = 8438 
issued_total_col = 10891 
Row_Bus_Util =  0.041213 
CoL_Bus_Util = 0.053195 
Either_Row_CoL_Bus_Util = 0.086129 
Issued_on_Two_Bus_Simul_Util = 0.008279 
issued_two_Eff = 0.096121 
queue_avg = 0.673282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.673282
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187870 n_act=3974 n_pre=3958 n_ref_event=0 n_req=8935 n_rd=7050 n_rd_L2_A=0 n_write=0 n_wr_bk=3497 bw_util=0.05151
n_activity=58826 dram_eff=0.1793
bk0: 501a 194081i bk1: 466a 194552i bk2: 484a 195351i bk3: 511a 194654i bk4: 429a 196891i bk5: 470a 195901i bk6: 407a 195463i bk7: 392a 196262i bk8: 399a 195973i bk9: 403a 195329i bk10: 422a 195831i bk11: 436a 195918i bk12: 434a 195723i bk13: 422a 196364i bk14: 459a 195073i bk15: 415a 195737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555232
Row_Buffer_Locality_read = 0.664823
Row_Buffer_Locality_write = 0.145358
Bank_Level_Parallism = 3.408351
Bank_Level_Parallism_Col = 2.327926
Bank_Level_Parallism_Ready = 1.283398
write_to_read_ratio_blp_rw_average = 0.417436
GrpLevelPara = 1.849254 

BW Util details:
bwutil = 0.051514 
total_CMD = 204739 
util_bw = 10547 
Wasted_Col = 26459 
Wasted_Row = 8663 
Idle = 159070 

BW Util Bottlenecks: 
RCDc_limit = 22639 
RCDWRc_limit = 10989 
WTRc_limit = 6428 
RTWc_limit = 24339 
CCDLc_limit = 5306 
rwq = 0 
CCDLc_limit_alone = 3814 
WTRc_limit_alone = 5998 
RTWc_limit_alone = 23277 

Commands details: 
total_CMD = 204739 
n_nop = 187870 
Read = 7050 
Write = 0 
L2_Alloc = 0 
L2_WB = 3497 
n_act = 3974 
n_pre = 3958 
n_ref = 0 
n_req = 8935 
total_req = 10547 

Dual Bus Interface Util: 
issued_total_row = 7932 
issued_total_col = 10547 
Row_Bus_Util =  0.038742 
CoL_Bus_Util = 0.051514 
Either_Row_CoL_Bus_Util = 0.082393 
Issued_on_Two_Bus_Simul_Util = 0.007864 
issued_two_Eff = 0.095441 
queue_avg = 0.605913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.605913
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187553 n_act=4103 n_pre=4087 n_ref_event=0 n_req=9081 n_rd=7171 n_rd_L2_A=0 n_write=0 n_wr_bk=3458 bw_util=0.05191
n_activity=60163 dram_eff=0.1767
bk0: 444a 194659i bk1: 499a 194071i bk2: 480a 195315i bk3: 493a 194429i bk4: 432a 195718i bk5: 449a 195682i bk6: 416a 195510i bk7: 409a 194929i bk8: 396a 195347i bk9: 416a 196090i bk10: 481a 194410i bk11: 397a 196299i bk12: 451a 194059i bk13: 435a 194625i bk14: 485a 194666i bk15: 488a 194485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548178
Row_Buffer_Locality_read = 0.653186
Row_Buffer_Locality_write = 0.153927
Bank_Level_Parallism = 3.552628
Bank_Level_Parallism_Col = 2.465826
Bank_Level_Parallism_Ready = 1.352620
write_to_read_ratio_blp_rw_average = 0.414927
GrpLevelPara = 1.887868 

BW Util details:
bwutil = 0.051915 
total_CMD = 204739 
util_bw = 10629 
Wasted_Col = 26772 
Wasted_Row = 8934 
Idle = 158404 

BW Util Bottlenecks: 
RCDc_limit = 23744 
RCDWRc_limit = 10993 
WTRc_limit = 6161 
RTWc_limit = 27404 
CCDLc_limit = 5312 
rwq = 0 
CCDLc_limit_alone = 3693 
WTRc_limit_alone = 5713 
RTWc_limit_alone = 26233 

Commands details: 
total_CMD = 204739 
n_nop = 187553 
Read = 7171 
Write = 0 
L2_Alloc = 0 
L2_WB = 3458 
n_act = 4103 
n_pre = 4087 
n_ref = 0 
n_req = 9081 
total_req = 10629 

Dual Bus Interface Util: 
issued_total_row = 8190 
issued_total_col = 10629 
Row_Bus_Util =  0.040002 
CoL_Bus_Util = 0.051915 
Either_Row_CoL_Bus_Util = 0.083941 
Issued_on_Two_Bus_Simul_Util = 0.007976 
issued_two_Eff = 0.095019 
queue_avg = 0.707877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.707877
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187254 n_act=4162 n_pre=4146 n_ref_event=0 n_req=9212 n_rd=7316 n_rd_L2_A=0 n_write=0 n_wr_bk=3570 bw_util=0.05317
n_activity=59958 dram_eff=0.1816
bk0: 487a 194007i bk1: 451a 194205i bk2: 457a 195562i bk3: 498a 194658i bk4: 465a 195610i bk5: 498a 195658i bk6: 395a 196086i bk7: 393a 195424i bk8: 405a 195144i bk9: 459a 194338i bk10: 428a 195165i bk11: 455a 195136i bk12: 503a 193826i bk13: 481a 193854i bk14: 441a 194671i bk15: 500a 194269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548198
Row_Buffer_Locality_read = 0.654866
Row_Buffer_Locality_write = 0.136603
Bank_Level_Parallism = 3.595700
Bank_Level_Parallism_Col = 2.494910
Bank_Level_Parallism_Ready = 1.320779
write_to_read_ratio_blp_rw_average = 0.418537
GrpLevelPara = 1.913625 

BW Util details:
bwutil = 0.053170 
total_CMD = 204739 
util_bw = 10886 
Wasted_Col = 26918 
Wasted_Row = 8758 
Idle = 158177 

BW Util Bottlenecks: 
RCDc_limit = 24010 
RCDWRc_limit = 10998 
WTRc_limit = 6998 
RTWc_limit = 27465 
CCDLc_limit = 5473 
rwq = 0 
CCDLc_limit_alone = 3774 
WTRc_limit_alone = 6533 
RTWc_limit_alone = 26231 

Commands details: 
total_CMD = 204739 
n_nop = 187254 
Read = 7316 
Write = 0 
L2_Alloc = 0 
L2_WB = 3570 
n_act = 4162 
n_pre = 4146 
n_ref = 0 
n_req = 9212 
total_req = 10886 

Dual Bus Interface Util: 
issued_total_row = 8308 
issued_total_col = 10886 
Row_Bus_Util =  0.040578 
CoL_Bus_Util = 0.053170 
Either_Row_CoL_Bus_Util = 0.085401 
Issued_on_Two_Bus_Simul_Util = 0.008347 
issued_two_Eff = 0.097741 
queue_avg = 0.724693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.724693
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187563 n_act=4052 n_pre=4036 n_ref_event=0 n_req=9092 n_rd=7202 n_rd_L2_A=0 n_write=0 n_wr_bk=3565 bw_util=0.05259
n_activity=59015 dram_eff=0.1824
bk0: 471a 194995i bk1: 476a 194980i bk2: 445a 195064i bk3: 500a 195240i bk4: 429a 197039i bk5: 473a 196049i bk6: 379a 195949i bk7: 412a 195600i bk8: 379a 195747i bk9: 450a 194497i bk10: 471a 194091i bk11: 435a 195014i bk12: 420a 195989i bk13: 456a 194369i bk14: 476a 194238i bk15: 530a 193553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554334
Row_Buffer_Locality_read = 0.662594
Row_Buffer_Locality_write = 0.141799
Bank_Level_Parallism = 3.559503
Bank_Level_Parallism_Col = 2.456128
Bank_Level_Parallism_Ready = 1.332126
write_to_read_ratio_blp_rw_average = 0.422502
GrpLevelPara = 1.891424 

BW Util details:
bwutil = 0.052589 
total_CMD = 204739 
util_bw = 10767 
Wasted_Col = 26292 
Wasted_Row = 8594 
Idle = 159086 

BW Util Bottlenecks: 
RCDc_limit = 23026 
RCDWRc_limit = 11069 
WTRc_limit = 6746 
RTWc_limit = 25885 
CCDLc_limit = 5412 
rwq = 0 
CCDLc_limit_alone = 3809 
WTRc_limit_alone = 6249 
RTWc_limit_alone = 24779 

Commands details: 
total_CMD = 204739 
n_nop = 187563 
Read = 7202 
Write = 0 
L2_Alloc = 0 
L2_WB = 3565 
n_act = 4052 
n_pre = 4036 
n_ref = 0 
n_req = 9092 
total_req = 10767 

Dual Bus Interface Util: 
issued_total_row = 8088 
issued_total_col = 10767 
Row_Bus_Util =  0.039504 
CoL_Bus_Util = 0.052589 
Either_Row_CoL_Bus_Util = 0.083892 
Issued_on_Two_Bus_Simul_Util = 0.008201 
issued_two_Eff = 0.097753 
queue_avg = 0.699398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.699398
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187136 n_act=4197 n_pre=4181 n_ref_event=0 n_req=9213 n_rd=7278 n_rd_L2_A=0 n_write=0 n_wr_bk=3654 bw_util=0.05339
n_activity=61251 dram_eff=0.1785
bk0: 494a 193159i bk1: 504a 194065i bk2: 518a 193860i bk3: 458a 195007i bk4: 432a 196943i bk5: 489a 194792i bk6: 405a 195930i bk7: 400a 196048i bk8: 411a 196746i bk9: 418a 195112i bk10: 419a 194971i bk11: 456a 194506i bk12: 445a 194827i bk13: 475a 194675i bk14: 484a 194030i bk15: 470a 194732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544448
Row_Buffer_Locality_read = 0.654026
Row_Buffer_Locality_write = 0.132300
Bank_Level_Parallism = 3.489529
Bank_Level_Parallism_Col = 2.389153
Bank_Level_Parallism_Ready = 1.314215
write_to_read_ratio_blp_rw_average = 0.410764
GrpLevelPara = 1.857396 

BW Util details:
bwutil = 0.053395 
total_CMD = 204739 
util_bw = 10932 
Wasted_Col = 27321 
Wasted_Row = 9213 
Idle = 157273 

BW Util Bottlenecks: 
RCDc_limit = 24028 
RCDWRc_limit = 11331 
WTRc_limit = 6538 
RTWc_limit = 25506 
CCDLc_limit = 5407 
rwq = 0 
CCDLc_limit_alone = 3839 
WTRc_limit_alone = 6057 
RTWc_limit_alone = 24419 

Commands details: 
total_CMD = 204739 
n_nop = 187136 
Read = 7278 
Write = 0 
L2_Alloc = 0 
L2_WB = 3654 
n_act = 4197 
n_pre = 4181 
n_ref = 0 
n_req = 9213 
total_req = 10932 

Dual Bus Interface Util: 
issued_total_row = 8378 
issued_total_col = 10932 
Row_Bus_Util =  0.040920 
CoL_Bus_Util = 0.053395 
Either_Row_CoL_Bus_Util = 0.085978 
Issued_on_Two_Bus_Simul_Util = 0.008337 
issued_two_Eff = 0.096972 
queue_avg = 0.680369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.680369
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187369 n_act=4146 n_pre=4130 n_ref_event=0 n_req=9179 n_rd=7289 n_rd_L2_A=0 n_write=0 n_wr_bk=3571 bw_util=0.05304
n_activity=60929 dram_eff=0.1782
bk0: 460a 195216i bk1: 486a 194261i bk2: 490a 193957i bk3: 513a 194053i bk4: 467a 195563i bk5: 511a 194841i bk6: 356a 196818i bk7: 372a 196015i bk8: 440a 195215i bk9: 427a 195154i bk10: 475a 194333i bk11: 431a 194847i bk12: 500a 193674i bk13: 457a 194462i bk14: 459a 195168i bk15: 445a 194857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548317
Row_Buffer_Locality_read = 0.653862
Row_Buffer_Locality_write = 0.141270
Bank_Level_Parallism = 3.534321
Bank_Level_Parallism_Col = 2.464608
Bank_Level_Parallism_Ready = 1.329742
write_to_read_ratio_blp_rw_average = 0.418560
GrpLevelPara = 1.883727 

BW Util details:
bwutil = 0.053043 
total_CMD = 204739 
util_bw = 10860 
Wasted_Col = 27158 
Wasted_Row = 9111 
Idle = 157610 

BW Util Bottlenecks: 
RCDc_limit = 24036 
RCDWRc_limit = 10975 
WTRc_limit = 6855 
RTWc_limit = 26838 
CCDLc_limit = 5261 
rwq = 0 
CCDLc_limit_alone = 3592 
WTRc_limit_alone = 6373 
RTWc_limit_alone = 25651 

Commands details: 
total_CMD = 204739 
n_nop = 187369 
Read = 7289 
Write = 0 
L2_Alloc = 0 
L2_WB = 3571 
n_act = 4146 
n_pre = 4130 
n_ref = 0 
n_req = 9179 
total_req = 10860 

Dual Bus Interface Util: 
issued_total_row = 8276 
issued_total_col = 10860 
Row_Bus_Util =  0.040422 
CoL_Bus_Util = 0.053043 
Either_Row_CoL_Bus_Util = 0.084840 
Issued_on_Two_Bus_Simul_Util = 0.008626 
issued_two_Eff = 0.101670 
queue_avg = 0.662253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.662253
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187525 n_act=4076 n_pre=4060 n_ref_event=0 n_req=9135 n_rd=7182 n_rd_L2_A=0 n_write=0 n_wr_bk=3600 bw_util=0.05266
n_activity=59320 dram_eff=0.1818
bk0: 484a 193702i bk1: 501a 193745i bk2: 452a 195739i bk3: 526a 193910i bk4: 422a 196818i bk5: 427a 196679i bk6: 406a 195998i bk7: 411a 195114i bk8: 432a 195071i bk9: 472a 193849i bk10: 414a 195711i bk11: 431a 195151i bk12: 444a 195395i bk13: 463a 194478i bk14: 469a 194744i bk15: 428a 196088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553804
Row_Buffer_Locality_read = 0.661654
Row_Buffer_Locality_write = 0.157194
Bank_Level_Parallism = 3.545041
Bank_Level_Parallism_Col = 2.438949
Bank_Level_Parallism_Ready = 1.332128
write_to_read_ratio_blp_rw_average = 0.423090
GrpLevelPara = 1.889307 

BW Util details:
bwutil = 0.052662 
total_CMD = 204739 
util_bw = 10782 
Wasted_Col = 26475 
Wasted_Row = 8657 
Idle = 158825 

BW Util Bottlenecks: 
RCDc_limit = 22997 
RCDWRc_limit = 11193 
WTRc_limit = 6910 
RTWc_limit = 25730 
CCDLc_limit = 5313 
rwq = 0 
CCDLc_limit_alone = 3712 
WTRc_limit_alone = 6442 
RTWc_limit_alone = 24597 

Commands details: 
total_CMD = 204739 
n_nop = 187525 
Read = 7182 
Write = 0 
L2_Alloc = 0 
L2_WB = 3600 
n_act = 4076 
n_pre = 4060 
n_ref = 0 
n_req = 9135 
total_req = 10782 

Dual Bus Interface Util: 
issued_total_row = 8136 
issued_total_col = 10782 
Row_Bus_Util =  0.039738 
CoL_Bus_Util = 0.052662 
Either_Row_CoL_Bus_Util = 0.084078 
Issued_on_Two_Bus_Simul_Util = 0.008323 
issued_two_Eff = 0.098989 
queue_avg = 0.683245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.683245
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187257 n_act=4131 n_pre=4115 n_ref_event=0 n_req=9215 n_rd=7315 n_rd_L2_A=0 n_write=0 n_wr_bk=3596 bw_util=0.05329
n_activity=59367 dram_eff=0.1838
bk0: 469a 195150i bk1: 443a 194615i bk2: 480a 195030i bk3: 486a 194492i bk4: 513a 195196i bk5: 450a 196141i bk6: 467a 194916i bk7: 394a 195584i bk8: 442a 194343i bk9: 425a 194446i bk10: 460a 193440i bk11: 431a 195343i bk12: 467a 194650i bk13: 445a 194401i bk14: 443a 195351i bk15: 500a 194223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551709
Row_Buffer_Locality_read = 0.655366
Row_Buffer_Locality_write = 0.152632
Bank_Level_Parallism = 3.651203
Bank_Level_Parallism_Col = 2.504075
Bank_Level_Parallism_Ready = 1.333150
write_to_read_ratio_blp_rw_average = 0.412683
GrpLevelPara = 1.902985 

BW Util details:
bwutil = 0.053292 
total_CMD = 204739 
util_bw = 10911 
Wasted_Col = 26653 
Wasted_Row = 8371 
Idle = 158804 

BW Util Bottlenecks: 
RCDc_limit = 23902 
RCDWRc_limit = 10833 
WTRc_limit = 6881 
RTWc_limit = 27102 
CCDLc_limit = 5742 
rwq = 0 
CCDLc_limit_alone = 3994 
WTRc_limit_alone = 6362 
RTWc_limit_alone = 25873 

Commands details: 
total_CMD = 204739 
n_nop = 187257 
Read = 7315 
Write = 0 
L2_Alloc = 0 
L2_WB = 3596 
n_act = 4131 
n_pre = 4115 
n_ref = 0 
n_req = 9215 
total_req = 10911 

Dual Bus Interface Util: 
issued_total_row = 8246 
issued_total_col = 10911 
Row_Bus_Util =  0.040276 
CoL_Bus_Util = 0.053292 
Either_Row_CoL_Bus_Util = 0.085387 
Issued_on_Two_Bus_Simul_Util = 0.008181 
issued_two_Eff = 0.095813 
queue_avg = 0.692584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.692584
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187624 n_act=4025 n_pre=4009 n_ref_event=0 n_req=9063 n_rd=7156 n_rd_L2_A=0 n_write=0 n_wr_bk=3593 bw_util=0.0525
n_activity=59080 dram_eff=0.1819
bk0: 487a 194864i bk1: 449a 194697i bk2: 497a 193985i bk3: 492a 195411i bk4: 430a 196320i bk5: 440a 195853i bk6: 431a 194954i bk7: 367a 196722i bk8: 425a 195877i bk9: 404a 194862i bk10: 435a 195045i bk11: 463a 194646i bk12: 496a 194155i bk13: 413a 196024i bk14: 470a 194594i bk15: 457a 194767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555887
Row_Buffer_Locality_read = 0.662800
Row_Buffer_Locality_write = 0.154693
Bank_Level_Parallism = 3.570806
Bank_Level_Parallism_Col = 2.446550
Bank_Level_Parallism_Ready = 1.318169
write_to_read_ratio_blp_rw_average = 0.420435
GrpLevelPara = 1.880032 

BW Util details:
bwutil = 0.052501 
total_CMD = 204739 
util_bw = 10749 
Wasted_Col = 26150 
Wasted_Row = 8500 
Idle = 159340 

BW Util Bottlenecks: 
RCDc_limit = 22765 
RCDWRc_limit = 10964 
WTRc_limit = 6880 
RTWc_limit = 25454 
CCDLc_limit = 5470 
rwq = 0 
CCDLc_limit_alone = 3876 
WTRc_limit_alone = 6412 
RTWc_limit_alone = 24328 

Commands details: 
total_CMD = 204739 
n_nop = 187624 
Read = 7156 
Write = 0 
L2_Alloc = 0 
L2_WB = 3593 
n_act = 4025 
n_pre = 4009 
n_ref = 0 
n_req = 9063 
total_req = 10749 

Dual Bus Interface Util: 
issued_total_row = 8034 
issued_total_col = 10749 
Row_Bus_Util =  0.039240 
CoL_Bus_Util = 0.052501 
Either_Row_CoL_Bus_Util = 0.083594 
Issued_on_Two_Bus_Simul_Util = 0.008147 
issued_two_Eff = 0.097458 
queue_avg = 0.726623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.726623
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187090 n_act=4245 n_pre=4229 n_ref_event=0 n_req=9349 n_rd=7387 n_rd_L2_A=0 n_write=0 n_wr_bk=3543 bw_util=0.05339
n_activity=60080 dram_eff=0.1819
bk0: 449a 195041i bk1: 484a 193885i bk2: 472a 194246i bk3: 516a 195053i bk4: 451a 195328i bk5: 458a 195993i bk6: 410a 195211i bk7: 439a 194928i bk8: 435a 194726i bk9: 468a 194255i bk10: 443a 195286i bk11: 440a 194521i bk12: 463a 194720i bk13: 467a 193894i bk14: 497a 193057i bk15: 495a 193958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545941
Row_Buffer_Locality_read = 0.653581
Row_Buffer_Locality_write = 0.140673
Bank_Level_Parallism = 3.652632
Bank_Level_Parallism_Col = 2.512026
Bank_Level_Parallism_Ready = 1.352699
write_to_read_ratio_blp_rw_average = 0.414022
GrpLevelPara = 1.914385 

BW Util details:
bwutil = 0.053385 
total_CMD = 204739 
util_bw = 10930 
Wasted_Col = 27256 
Wasted_Row = 8649 
Idle = 157904 

BW Util Bottlenecks: 
RCDc_limit = 24324 
RCDWRc_limit = 11385 
WTRc_limit = 7026 
RTWc_limit = 28142 
CCDLc_limit = 5493 
rwq = 0 
CCDLc_limit_alone = 3897 
WTRc_limit_alone = 6571 
RTWc_limit_alone = 27001 

Commands details: 
total_CMD = 204739 
n_nop = 187090 
Read = 7387 
Write = 0 
L2_Alloc = 0 
L2_WB = 3543 
n_act = 4245 
n_pre = 4229 
n_ref = 0 
n_req = 9349 
total_req = 10930 

Dual Bus Interface Util: 
issued_total_row = 8474 
issued_total_col = 10930 
Row_Bus_Util =  0.041389 
CoL_Bus_Util = 0.053385 
Either_Row_CoL_Bus_Util = 0.086202 
Issued_on_Two_Bus_Simul_Util = 0.008572 
issued_two_Eff = 0.099439 
queue_avg = 0.746692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.746692
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187513 n_act=4073 n_pre=4057 n_ref_event=0 n_req=9061 n_rd=7184 n_rd_L2_A=0 n_write=0 n_wr_bk=3503 bw_util=0.0522
n_activity=61597 dram_eff=0.1735
bk0: 482a 195652i bk1: 444a 195570i bk2: 518a 194391i bk3: 484a 194440i bk4: 475a 196101i bk5: 472a 195448i bk6: 388a 196416i bk7: 414a 194696i bk8: 444a 195332i bk9: 421a 194843i bk10: 426a 195029i bk11: 427a 196063i bk12: 437a 195482i bk13: 417a 195695i bk14: 450a 195592i bk15: 485a 193877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550491
Row_Buffer_Locality_read = 0.656320
Row_Buffer_Locality_write = 0.145445
Bank_Level_Parallism = 3.419713
Bank_Level_Parallism_Col = 2.388110
Bank_Level_Parallism_Ready = 1.295406
write_to_read_ratio_blp_rw_average = 0.415625
GrpLevelPara = 1.834385 

BW Util details:
bwutil = 0.052198 
total_CMD = 204739 
util_bw = 10687 
Wasted_Col = 26857 
Wasted_Row = 9319 
Idle = 157876 

BW Util Bottlenecks: 
RCDc_limit = 23537 
RCDWRc_limit = 11006 
WTRc_limit = 6588 
RTWc_limit = 24820 
CCDLc_limit = 5219 
rwq = 0 
CCDLc_limit_alone = 3696 
WTRc_limit_alone = 6156 
RTWc_limit_alone = 23729 

Commands details: 
total_CMD = 204739 
n_nop = 187513 
Read = 7184 
Write = 0 
L2_Alloc = 0 
L2_WB = 3503 
n_act = 4073 
n_pre = 4057 
n_ref = 0 
n_req = 9061 
total_req = 10687 

Dual Bus Interface Util: 
issued_total_row = 8130 
issued_total_col = 10687 
Row_Bus_Util =  0.039709 
CoL_Bus_Util = 0.052198 
Either_Row_CoL_Bus_Util = 0.084136 
Issued_on_Two_Bus_Simul_Util = 0.007771 
issued_two_Eff = 0.092360 
queue_avg = 0.704243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.704243
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187355 n_act=4200 n_pre=4184 n_ref_event=0 n_req=9123 n_rd=7216 n_rd_L2_A=0 n_write=0 n_wr_bk=3512 bw_util=0.0524
n_activity=61516 dram_eff=0.1744
bk0: 459a 194384i bk1: 449a 194948i bk2: 486a 194706i bk3: 486a 194281i bk4: 495a 195306i bk5: 436a 195451i bk6: 417a 194846i bk7: 377a 195685i bk8: 389a 195785i bk9: 433a 195328i bk10: 461a 195343i bk11: 472a 195266i bk12: 453a 195092i bk13: 441a 195331i bk14: 471a 194768i bk15: 491a 193499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539625
Row_Buffer_Locality_read = 0.645787
Row_Buffer_Locality_write = 0.137913
Bank_Level_Parallism = 3.477586
Bank_Level_Parallism_Col = 2.396115
Bank_Level_Parallism_Ready = 1.321495
write_to_read_ratio_blp_rw_average = 0.404688
GrpLevelPara = 1.866598 

BW Util details:
bwutil = 0.052398 
total_CMD = 204739 
util_bw = 10728 
Wasted_Col = 27382 
Wasted_Row = 9316 
Idle = 157313 

BW Util Bottlenecks: 
RCDc_limit = 24580 
RCDWRc_limit = 11111 
WTRc_limit = 6892 
RTWc_limit = 25550 
CCDLc_limit = 5290 
rwq = 0 
CCDLc_limit_alone = 3708 
WTRc_limit_alone = 6419 
RTWc_limit_alone = 24441 

Commands details: 
total_CMD = 204739 
n_nop = 187355 
Read = 7216 
Write = 0 
L2_Alloc = 0 
L2_WB = 3512 
n_act = 4200 
n_pre = 4184 
n_ref = 0 
n_req = 9123 
total_req = 10728 

Dual Bus Interface Util: 
issued_total_row = 8384 
issued_total_col = 10728 
Row_Bus_Util =  0.040950 
CoL_Bus_Util = 0.052398 
Either_Row_CoL_Bus_Util = 0.084908 
Issued_on_Two_Bus_Simul_Util = 0.008440 
issued_two_Eff = 0.099402 
queue_avg = 0.627120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.62712
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187363 n_act=4159 n_pre=4143 n_ref_event=0 n_req=9143 n_rd=7231 n_rd_L2_A=0 n_write=0 n_wr_bk=3565 bw_util=0.05273
n_activity=59866 dram_eff=0.1803
bk0: 445a 195482i bk1: 463a 194064i bk2: 449a 195147i bk3: 453a 195107i bk4: 509a 195475i bk5: 523a 194535i bk6: 410a 194958i bk7: 391a 196121i bk8: 400a 196183i bk9: 412a 195436i bk10: 442a 194942i bk11: 432a 195600i bk12: 475a 194144i bk13: 484a 194078i bk14: 468a 194870i bk15: 475a 194310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545116
Row_Buffer_Locality_read = 0.649011
Row_Buffer_Locality_write = 0.152197
Bank_Level_Parallism = 3.553317
Bank_Level_Parallism_Col = 2.425559
Bank_Level_Parallism_Ready = 1.323361
write_to_read_ratio_blp_rw_average = 0.411999
GrpLevelPara = 1.893124 

BW Util details:
bwutil = 0.052731 
total_CMD = 204739 
util_bw = 10796 
Wasted_Col = 26626 
Wasted_Row = 8877 
Idle = 158440 

BW Util Bottlenecks: 
RCDc_limit = 23941 
RCDWRc_limit = 11093 
WTRc_limit = 7450 
RTWc_limit = 25160 
CCDLc_limit = 5289 
rwq = 0 
CCDLc_limit_alone = 3736 
WTRc_limit_alone = 6920 
RTWc_limit_alone = 24137 

Commands details: 
total_CMD = 204739 
n_nop = 187363 
Read = 7231 
Write = 0 
L2_Alloc = 0 
L2_WB = 3565 
n_act = 4159 
n_pre = 4143 
n_ref = 0 
n_req = 9143 
total_req = 10796 

Dual Bus Interface Util: 
issued_total_row = 8302 
issued_total_col = 10796 
Row_Bus_Util =  0.040549 
CoL_Bus_Util = 0.052731 
Either_Row_CoL_Bus_Util = 0.084869 
Issued_on_Two_Bus_Simul_Util = 0.008411 
issued_two_Eff = 0.099102 
queue_avg = 0.638784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.638784
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=186581 n_act=4340 n_pre=4324 n_ref_event=0 n_req=9525 n_rd=7466 n_rd_L2_A=0 n_write=0 n_wr_bk=3916 bw_util=0.05559
n_activity=61175 dram_eff=0.1861
bk0: 514a 193700i bk1: 478a 194505i bk2: 457a 195485i bk3: 522a 193699i bk4: 479a 195127i bk5: 416a 196423i bk6: 447a 194536i bk7: 399a 195148i bk8: 446a 193796i bk9: 482a 193792i bk10: 464a 194276i bk11: 465a 193423i bk12: 451a 194407i bk13: 454a 194468i bk14: 512a 193710i bk15: 480a 193610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544357
Row_Buffer_Locality_read = 0.653496
Row_Buffer_Locality_write = 0.148616
Bank_Level_Parallism = 3.711145
Bank_Level_Parallism_Col = 2.539776
Bank_Level_Parallism_Ready = 1.341768
write_to_read_ratio_blp_rw_average = 0.423669
GrpLevelPara = 1.918723 

BW Util details:
bwutil = 0.055593 
total_CMD = 204739 
util_bw = 11382 
Wasted_Col = 27191 
Wasted_Row = 8648 
Idle = 157518 

BW Util Bottlenecks: 
RCDc_limit = 24197 
RCDWRc_limit = 11708 
WTRc_limit = 7614 
RTWc_limit = 27704 
CCDLc_limit = 5737 
rwq = 0 
CCDLc_limit_alone = 3980 
WTRc_limit_alone = 7048 
RTWc_limit_alone = 26513 

Commands details: 
total_CMD = 204739 
n_nop = 186581 
Read = 7466 
Write = 0 
L2_Alloc = 0 
L2_WB = 3916 
n_act = 4340 
n_pre = 4324 
n_ref = 0 
n_req = 9525 
total_req = 11382 

Dual Bus Interface Util: 
issued_total_row = 8664 
issued_total_col = 11382 
Row_Bus_Util =  0.042317 
CoL_Bus_Util = 0.055593 
Either_Row_CoL_Bus_Util = 0.088689 
Issued_on_Two_Bus_Simul_Util = 0.009221 
issued_two_Eff = 0.103976 
queue_avg = 0.747972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.747972
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187213 n_act=4159 n_pre=4143 n_ref_event=0 n_req=9258 n_rd=7332 n_rd_L2_A=0 n_write=0 n_wr_bk=3593 bw_util=0.05336
n_activity=60885 dram_eff=0.1794
bk0: 459a 194513i bk1: 466a 194098i bk2: 474a 194992i bk3: 504a 193818i bk4: 489a 195467i bk5: 496a 195824i bk6: 386a 196155i bk7: 422a 195535i bk8: 447a 194063i bk9: 394a 196443i bk10: 468a 195155i bk11: 476a 194289i bk12: 470a 194507i bk13: 451a 194940i bk14: 462a 194319i bk15: 468a 194273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550767
Row_Buffer_Locality_read = 0.658074
Row_Buffer_Locality_write = 0.142264
Bank_Level_Parallism = 3.541945
Bank_Level_Parallism_Col = 2.452941
Bank_Level_Parallism_Ready = 1.346636
write_to_read_ratio_blp_rw_average = 0.413597
GrpLevelPara = 1.880518 

BW Util details:
bwutil = 0.053361 
total_CMD = 204739 
util_bw = 10925 
Wasted_Col = 27059 
Wasted_Row = 9078 
Idle = 157677 

BW Util Bottlenecks: 
RCDc_limit = 23833 
RCDWRc_limit = 11055 
WTRc_limit = 6821 
RTWc_limit = 26726 
CCDLc_limit = 5337 
rwq = 0 
CCDLc_limit_alone = 3748 
WTRc_limit_alone = 6335 
RTWc_limit_alone = 25623 

Commands details: 
total_CMD = 204739 
n_nop = 187213 
Read = 7332 
Write = 0 
L2_Alloc = 0 
L2_WB = 3593 
n_act = 4159 
n_pre = 4143 
n_ref = 0 
n_req = 9258 
total_req = 10925 

Dual Bus Interface Util: 
issued_total_row = 8302 
issued_total_col = 10925 
Row_Bus_Util =  0.040549 
CoL_Bus_Util = 0.053361 
Either_Row_CoL_Bus_Util = 0.085602 
Issued_on_Two_Bus_Simul_Util = 0.008308 
issued_two_Eff = 0.097056 
queue_avg = 0.664143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.664143
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187177 n_act=4169 n_pre=4153 n_ref_event=0 n_req=9234 n_rd=7288 n_rd_L2_A=0 n_write=0 n_wr_bk=3684 bw_util=0.05359
n_activity=61921 dram_eff=0.1772
bk0: 480a 194561i bk1: 449a 195029i bk2: 515a 193315i bk3: 469a 195156i bk4: 466a 195546i bk5: 461a 195280i bk6: 357a 195916i bk7: 399a 196421i bk8: 475a 194068i bk9: 400a 195056i bk10: 435a 194799i bk11: 468a 195063i bk12: 466a 194477i bk13: 494a 193746i bk14: 442a 195484i bk15: 512a 193034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548516
Row_Buffer_Locality_read = 0.656147
Row_Buffer_Locality_write = 0.145427
Bank_Level_Parallism = 3.524404
Bank_Level_Parallism_Col = 2.464247
Bank_Level_Parallism_Ready = 1.343055
write_to_read_ratio_blp_rw_average = 0.425706
GrpLevelPara = 1.891368 

BW Util details:
bwutil = 0.053590 
total_CMD = 204739 
util_bw = 10972 
Wasted_Col = 27500 
Wasted_Row = 9226 
Idle = 157041 

BW Util Bottlenecks: 
RCDc_limit = 23914 
RCDWRc_limit = 11312 
WTRc_limit = 6509 
RTWc_limit = 28316 
CCDLc_limit = 5327 
rwq = 0 
CCDLc_limit_alone = 3671 
WTRc_limit_alone = 6087 
RTWc_limit_alone = 27082 

Commands details: 
total_CMD = 204739 
n_nop = 187177 
Read = 7288 
Write = 0 
L2_Alloc = 0 
L2_WB = 3684 
n_act = 4169 
n_pre = 4153 
n_ref = 0 
n_req = 9234 
total_req = 10972 

Dual Bus Interface Util: 
issued_total_row = 8322 
issued_total_col = 10972 
Row_Bus_Util =  0.040647 
CoL_Bus_Util = 0.053590 
Either_Row_CoL_Bus_Util = 0.085777 
Issued_on_Two_Bus_Simul_Util = 0.008460 
issued_two_Eff = 0.098622 
queue_avg = 0.695715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.695715
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187406 n_act=4103 n_pre=4087 n_ref_event=0 n_req=9171 n_rd=7199 n_rd_L2_A=0 n_write=0 n_wr_bk=3667 bw_util=0.05307
n_activity=59397 dram_eff=0.1829
bk0: 476a 194208i bk1: 476a 194510i bk2: 480a 194843i bk3: 439a 195306i bk4: 445a 196750i bk5: 480a 195230i bk6: 397a 195099i bk7: 414a 195312i bk8: 452a 195211i bk9: 451a 193945i bk10: 422a 195152i bk11: 458a 194811i bk12: 409a 196188i bk13: 448a 194502i bk14: 475a 194512i bk15: 477a 194022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552611
Row_Buffer_Locality_read = 0.661342
Row_Buffer_Locality_write = 0.155680
Bank_Level_Parallism = 3.610119
Bank_Level_Parallism_Col = 2.479511
Bank_Level_Parallism_Ready = 1.351187
write_to_read_ratio_blp_rw_average = 0.418273
GrpLevelPara = 1.904589 

BW Util details:
bwutil = 0.053072 
total_CMD = 204739 
util_bw = 10866 
Wasted_Col = 26274 
Wasted_Row = 8674 
Idle = 158925 

BW Util Bottlenecks: 
RCDc_limit = 23056 
RCDWRc_limit = 11249 
WTRc_limit = 6677 
RTWc_limit = 26185 
CCDLc_limit = 5283 
rwq = 0 
CCDLc_limit_alone = 3752 
WTRc_limit_alone = 6255 
RTWc_limit_alone = 25076 

Commands details: 
total_CMD = 204739 
n_nop = 187406 
Read = 7199 
Write = 0 
L2_Alloc = 0 
L2_WB = 3667 
n_act = 4103 
n_pre = 4087 
n_ref = 0 
n_req = 9171 
total_req = 10866 

Dual Bus Interface Util: 
issued_total_row = 8190 
issued_total_col = 10866 
Row_Bus_Util =  0.040002 
CoL_Bus_Util = 0.053072 
Either_Row_CoL_Bus_Util = 0.084659 
Issued_on_Two_Bus_Simul_Util = 0.008416 
issued_two_Eff = 0.099406 
queue_avg = 0.736836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.736836
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187260 n_act=4199 n_pre=4183 n_ref_event=0 n_req=9226 n_rd=7278 n_rd_L2_A=0 n_write=0 n_wr_bk=3559 bw_util=0.05293
n_activity=60425 dram_eff=0.1793
bk0: 468a 194470i bk1: 505a 192976i bk2: 480a 194340i bk3: 473a 194451i bk4: 473a 196368i bk5: 429a 195625i bk6: 432a 194386i bk7: 424a 195375i bk8: 397a 195455i bk9: 406a 195535i bk10: 496a 193763i bk11: 468a 194873i bk12: 472a 194435i bk13: 450a 195145i bk14: 456a 195223i bk15: 449a 194850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544873
Row_Buffer_Locality_read = 0.651965
Row_Buffer_Locality_write = 0.144764
Bank_Level_Parallism = 3.595799
Bank_Level_Parallism_Col = 2.472756
Bank_Level_Parallism_Ready = 1.338562
write_to_read_ratio_blp_rw_average = 0.415456
GrpLevelPara = 1.905568 

BW Util details:
bwutil = 0.052931 
total_CMD = 204739 
util_bw = 10837 
Wasted_Col = 26925 
Wasted_Row = 8898 
Idle = 158079 

BW Util Bottlenecks: 
RCDc_limit = 23957 
RCDWRc_limit = 11327 
WTRc_limit = 6760 
RTWc_limit = 27286 
CCDLc_limit = 5374 
rwq = 0 
CCDLc_limit_alone = 3737 
WTRc_limit_alone = 6305 
RTWc_limit_alone = 26104 

Commands details: 
total_CMD = 204739 
n_nop = 187260 
Read = 7278 
Write = 0 
L2_Alloc = 0 
L2_WB = 3559 
n_act = 4199 
n_pre = 4183 
n_ref = 0 
n_req = 9226 
total_req = 10837 

Dual Bus Interface Util: 
issued_total_row = 8382 
issued_total_col = 10837 
Row_Bus_Util =  0.040940 
CoL_Bus_Util = 0.052931 
Either_Row_CoL_Bus_Util = 0.085372 
Issued_on_Two_Bus_Simul_Util = 0.008499 
issued_two_Eff = 0.099548 
queue_avg = 0.699368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.699368
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204739 n_nop=187636 n_act=4056 n_pre=4040 n_ref_event=0 n_req=9038 n_rd=7183 n_rd_L2_A=0 n_write=0 n_wr_bk=3457 bw_util=0.05197
n_activity=60172 dram_eff=0.1768
bk0: 461a 195701i bk1: 442a 195391i bk2: 460a 195824i bk3: 492a 195356i bk4: 468a 196412i bk5: 445a 196546i bk6: 417a 195367i bk7: 370a 196352i bk8: 446a 195640i bk9: 448a 195084i bk10: 456a 194455i bk11: 440a 194074i bk12: 472a 194535i bk13: 434a 195589i bk14: 449a 195079i bk15: 483a 193855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551228
Row_Buffer_Locality_read = 0.659195
Row_Buffer_Locality_write = 0.133154
Bank_Level_Parallism = 3.443260
Bank_Level_Parallism_Col = 2.357316
Bank_Level_Parallism_Ready = 1.304041
write_to_read_ratio_blp_rw_average = 0.415795
GrpLevelPara = 1.835743 

BW Util details:
bwutil = 0.051969 
total_CMD = 204739 
util_bw = 10640 
Wasted_Col = 26884 
Wasted_Row = 8828 
Idle = 158387 

BW Util Bottlenecks: 
RCDc_limit = 23459 
RCDWRc_limit = 10979 
WTRc_limit = 6603 
RTWc_limit = 24759 
CCDLc_limit = 5342 
rwq = 0 
CCDLc_limit_alone = 3801 
WTRc_limit_alone = 6133 
RTWc_limit_alone = 23688 

Commands details: 
total_CMD = 204739 
n_nop = 187636 
Read = 7183 
Write = 0 
L2_Alloc = 0 
L2_WB = 3457 
n_act = 4056 
n_pre = 4040 
n_ref = 0 
n_req = 9038 
total_req = 10640 

Dual Bus Interface Util: 
issued_total_row = 8096 
issued_total_col = 10640 
Row_Bus_Util =  0.039543 
CoL_Bus_Util = 0.051969 
Either_Row_CoL_Bus_Util = 0.083536 
Issued_on_Two_Bus_Simul_Util = 0.007976 
issued_two_Eff = 0.095480 
queue_avg = 0.644728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.644728

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19658, Miss = 5914, Miss_rate = 0.301, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 19625, Miss = 5871, Miss_rate = 0.299, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 19529, Miss = 6066, Miss_rate = 0.311, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 19812, Miss = 6158, Miss_rate = 0.311, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[4]: Access = 19549, Miss = 6059, Miss_rate = 0.310, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[5]: Access = 19694, Miss = 6156, Miss_rate = 0.313, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 19716, Miss = 6351, Miss_rate = 0.322, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 19984, Miss = 6087, Miss_rate = 0.305, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 19895, Miss = 6120, Miss_rate = 0.308, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 19800, Miss = 5706, Miss_rate = 0.288, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 19517, Miss = 6079, Miss_rate = 0.311, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 70783, Miss = 36465, Miss_rate = 0.515, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 19292, Miss = 5886, Miss_rate = 0.305, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 19811, Miss = 6337, Miss_rate = 0.320, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 19788, Miss = 6218, Miss_rate = 0.314, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 19905, Miss = 5933, Miss_rate = 0.298, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[16]: Access = 19535, Miss = 5931, Miss_rate = 0.304, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[17]: Access = 19480, Miss = 5905, Miss_rate = 0.303, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[18]: Access = 20062, Miss = 6029, Miss_rate = 0.301, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 19481, Miss = 5978, Miss_rate = 0.307, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 19566, Miss = 5845, Miss_rate = 0.299, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 19655, Miss = 6059, Miss_rate = 0.308, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[22]: Access = 19640, Miss = 5990, Miss_rate = 0.305, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 19722, Miss = 6039, Miss_rate = 0.306, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[24]: Access = 19383, Miss = 6013, Miss_rate = 0.310, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 19895, Miss = 5952, Miss_rate = 0.299, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[26]: Access = 19477, Miss = 5697, Miss_rate = 0.292, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 19715, Miss = 6015, Miss_rate = 0.305, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 19562, Miss = 5932, Miss_rate = 0.303, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 19483, Miss = 5994, Miss_rate = 0.308, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 19671, Miss = 6047, Miss_rate = 0.307, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 19623, Miss = 6128, Miss_rate = 0.312, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 19526, Miss = 5861, Miss_rate = 0.300, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[33]: Access = 19843, Miss = 6113, Miss_rate = 0.308, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[34]: Access = 19534, Miss = 6179, Miss_rate = 0.316, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[35]: Access = 19689, Miss = 6093, Miss_rate = 0.309, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[36]: Access = 19516, Miss = 6017, Miss_rate = 0.308, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[37]: Access = 19368, Miss = 5962, Miss_rate = 0.308, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 19607, Miss = 6194, Miss_rate = 0.316, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[39]: Access = 19663, Miss = 5938, Miss_rate = 0.302, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[40]: Access = 19872, Miss = 5966, Miss_rate = 0.300, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[41]: Access = 19534, Miss = 6223, Miss_rate = 0.319, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[42]: Access = 19569, Miss = 5939, Miss_rate = 0.303, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[43]: Access = 19557, Miss = 6134, Miss_rate = 0.314, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[44]: Access = 19654, Miss = 6219, Miss_rate = 0.316, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[45]: Access = 19495, Miss = 5986, Miss_rate = 0.307, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[46]: Access = 19735, Miss = 5942, Miss_rate = 0.301, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[47]: Access = 19344, Miss = 5983, Miss_rate = 0.309, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[48]: Access = 19570, Miss = 5964, Miss_rate = 0.305, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[49]: Access = 19581, Miss = 5979, Miss_rate = 0.305, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[50]: Access = 19319, Miss = 5856, Miss_rate = 0.303, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[51]: Access = 19524, Miss = 6141, Miss_rate = 0.315, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[52]: Access = 20172, Miss = 6278, Miss_rate = 0.311, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[53]: Access = 19726, Miss = 6403, Miss_rate = 0.325, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[54]: Access = 19686, Miss = 5748, Miss_rate = 0.292, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[55]: Access = 20033, Miss = 6300, Miss_rate = 0.314, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[56]: Access = 19680, Miss = 6069, Miss_rate = 0.308, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[57]: Access = 19602, Miss = 6104, Miss_rate = 0.311, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[58]: Access = 19610, Miss = 5894, Miss_rate = 0.301, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[59]: Access = 19395, Miss = 6043, Miss_rate = 0.312, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[60]: Access = 19465, Miss = 5866, Miss_rate = 0.301, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[61]: Access = 19411, Miss = 6209, Miss_rate = 0.320, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[62]: Access = 19719, Miss = 5969, Miss_rate = 0.303, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[63]: Access = 19359, Miss = 5847, Miss_rate = 0.302, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 1307666
L2_total_cache_misses = 416379
L2_total_cache_miss_rate = 0.3184
L2_total_cache_pending_hits = 445
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 517954
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 140521
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 401
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 372888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 128363
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 751164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 556903
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1307666
icnt_total_pkts_simt_to_mem=1307666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1307666
Req_Network_cycles = 272669
Req_Network_injected_packets_per_cycle =       4.7958 
Req_Network_conflicts_per_cycle =      14.1252
Req_Network_conflicts_per_cycle_util =      23.7727
Req_Bank_Level_Parallism =       8.0713
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      15.5581
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0749

Reply_Network_injected_packets_num = 1307666
Reply_Network_cycles = 272669
Reply_Network_injected_packets_per_cycle =        4.7958
Reply_Network_conflicts_per_cycle =        0.8128
Reply_Network_conflicts_per_cycle_util =       1.3696
Reply_Bank_Level_Parallism =       8.0812
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0244
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0599
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 16 sec (1396 sec)
gpgpu_simulation_rate = 184829 (inst/sec)
gpgpu_simulation_rate = 195 (cycle/sec)
gpgpu_silicon_slowdown = 5805128x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 88046
gpu_sim_insn = 36390672
gpu_ipc =     413.3143
gpu_tot_sim_cycle = 360715
gpu_tot_sim_insn = 294412166
gpu_tot_ipc =     816.1905
gpu_tot_issued_cta = 29310
gpu_occupancy = 78.5300% 
gpu_tot_occupancy = 62.9807% 
max_total_param_size = 0
gpu_stall_dramfull = 464536
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      26.4248
partiton_level_parallism_total  =      10.0752
partiton_level_parallism_util =      29.1462
partiton_level_parallism_util_total  =      15.0276
L2_BW  =     957.2112 GB/Sec
L2_BW_total  =     364.9627 GB/Sec
gpu_total_sim_rate=145676

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 78752, Miss = 40720, Miss_rate = 0.517, Pending_hits = 59, Reservation_fails = 792
	L1D_cache_core[1]: Access = 79275, Miss = 41032, Miss_rate = 0.518, Pending_hits = 58, Reservation_fails = 414
	L1D_cache_core[2]: Access = 76735, Miss = 39970, Miss_rate = 0.521, Pending_hits = 49, Reservation_fails = 352
	L1D_cache_core[3]: Access = 80400, Miss = 41674, Miss_rate = 0.518, Pending_hits = 69, Reservation_fails = 305
	L1D_cache_core[4]: Access = 81654, Miss = 42214, Miss_rate = 0.517, Pending_hits = 71, Reservation_fails = 601
	L1D_cache_core[5]: Access = 79281, Miss = 41026, Miss_rate = 0.517, Pending_hits = 75, Reservation_fails = 324
	L1D_cache_core[6]: Access = 79317, Miss = 40997, Miss_rate = 0.517, Pending_hits = 68, Reservation_fails = 639
	L1D_cache_core[7]: Access = 78658, Miss = 40852, Miss_rate = 0.519, Pending_hits = 64, Reservation_fails = 261
	L1D_cache_core[8]: Access = 82013, Miss = 42450, Miss_rate = 0.518, Pending_hits = 67, Reservation_fails = 594
	L1D_cache_core[9]: Access = 80498, Miss = 41852, Miss_rate = 0.520, Pending_hits = 76, Reservation_fails = 665
	L1D_cache_core[10]: Access = 82325, Miss = 42314, Miss_rate = 0.514, Pending_hits = 62, Reservation_fails = 538
	L1D_cache_core[11]: Access = 79463, Miss = 41174, Miss_rate = 0.518, Pending_hits = 64, Reservation_fails = 581
	L1D_cache_core[12]: Access = 79367, Miss = 40914, Miss_rate = 0.516, Pending_hits = 51, Reservation_fails = 658
	L1D_cache_core[13]: Access = 82955, Miss = 42781, Miss_rate = 0.516, Pending_hits = 60, Reservation_fails = 933
	L1D_cache_core[14]: Access = 78558, Miss = 40493, Miss_rate = 0.515, Pending_hits = 63, Reservation_fails = 821
	L1D_cache_core[15]: Access = 78747, Miss = 40675, Miss_rate = 0.517, Pending_hits = 55, Reservation_fails = 554
	L1D_cache_core[16]: Access = 80086, Miss = 41477, Miss_rate = 0.518, Pending_hits = 76, Reservation_fails = 556
	L1D_cache_core[17]: Access = 81562, Miss = 42122, Miss_rate = 0.516, Pending_hits = 61, Reservation_fails = 729
	L1D_cache_core[18]: Access = 82962, Miss = 42685, Miss_rate = 0.515, Pending_hits = 88, Reservation_fails = 541
	L1D_cache_core[19]: Access = 81383, Miss = 42056, Miss_rate = 0.517, Pending_hits = 70, Reservation_fails = 797
	L1D_cache_core[20]: Access = 80834, Miss = 41781, Miss_rate = 0.517, Pending_hits = 78, Reservation_fails = 609
	L1D_cache_core[21]: Access = 83968, Miss = 43322, Miss_rate = 0.516, Pending_hits = 84, Reservation_fails = 747
	L1D_cache_core[22]: Access = 83734, Miss = 43152, Miss_rate = 0.515, Pending_hits = 91, Reservation_fails = 753
	L1D_cache_core[23]: Access = 80396, Miss = 41448, Miss_rate = 0.516, Pending_hits = 82, Reservation_fails = 832
	L1D_cache_core[24]: Access = 77815, Miss = 40378, Miss_rate = 0.519, Pending_hits = 56, Reservation_fails = 616
	L1D_cache_core[25]: Access = 82219, Miss = 42404, Miss_rate = 0.516, Pending_hits = 54, Reservation_fails = 709
	L1D_cache_core[26]: Access = 82553, Miss = 42487, Miss_rate = 0.515, Pending_hits = 74, Reservation_fails = 417
	L1D_cache_core[27]: Access = 78576, Miss = 40858, Miss_rate = 0.520, Pending_hits = 69, Reservation_fails = 605
	L1D_cache_core[28]: Access = 81905, Miss = 42431, Miss_rate = 0.518, Pending_hits = 62, Reservation_fails = 753
	L1D_cache_core[29]: Access = 80164, Miss = 41540, Miss_rate = 0.518, Pending_hits = 60, Reservation_fails = 701
	L1D_cache_core[30]: Access = 80274, Miss = 41403, Miss_rate = 0.516, Pending_hits = 71, Reservation_fails = 578
	L1D_cache_core[31]: Access = 81568, Miss = 41956, Miss_rate = 0.514, Pending_hits = 79, Reservation_fails = 442
	L1D_cache_core[32]: Access = 82132, Miss = 42406, Miss_rate = 0.516, Pending_hits = 85, Reservation_fails = 400
	L1D_cache_core[33]: Access = 84470, Miss = 43570, Miss_rate = 0.516, Pending_hits = 82, Reservation_fails = 469
	L1D_cache_core[34]: Access = 80306, Miss = 41501, Miss_rate = 0.517, Pending_hits = 51, Reservation_fails = 424
	L1D_cache_core[35]: Access = 80939, Miss = 41754, Miss_rate = 0.516, Pending_hits = 74, Reservation_fails = 397
	L1D_cache_core[36]: Access = 81891, Miss = 42225, Miss_rate = 0.516, Pending_hits = 71, Reservation_fails = 617
	L1D_cache_core[37]: Access = 84176, Miss = 43283, Miss_rate = 0.514, Pending_hits = 60, Reservation_fails = 766
	L1D_cache_core[38]: Access = 80782, Miss = 41688, Miss_rate = 0.516, Pending_hits = 83, Reservation_fails = 667
	L1D_cache_core[39]: Access = 82198, Miss = 42409, Miss_rate = 0.516, Pending_hits = 70, Reservation_fails = 544
	L1D_cache_core[40]: Access = 82045, Miss = 42326, Miss_rate = 0.516, Pending_hits = 77, Reservation_fails = 819
	L1D_cache_core[41]: Access = 84249, Miss = 43408, Miss_rate = 0.515, Pending_hits = 61, Reservation_fails = 530
	L1D_cache_core[42]: Access = 83302, Miss = 42874, Miss_rate = 0.515, Pending_hits = 50, Reservation_fails = 956
	L1D_cache_core[43]: Access = 86369, Miss = 44498, Miss_rate = 0.515, Pending_hits = 60, Reservation_fails = 1311
	L1D_cache_core[44]: Access = 78626, Miss = 40787, Miss_rate = 0.519, Pending_hits = 61, Reservation_fails = 426
	L1D_cache_core[45]: Access = 78438, Miss = 40556, Miss_rate = 0.517, Pending_hits = 66, Reservation_fails = 752
	L1D_cache_core[46]: Access = 78142, Miss = 40339, Miss_rate = 0.516, Pending_hits = 58, Reservation_fails = 452
	L1D_cache_core[47]: Access = 77151, Miss = 39957, Miss_rate = 0.518, Pending_hits = 53, Reservation_fails = 481
	L1D_cache_core[48]: Access = 83026, Miss = 42880, Miss_rate = 0.516, Pending_hits = 70, Reservation_fails = 603
	L1D_cache_core[49]: Access = 80845, Miss = 41797, Miss_rate = 0.517, Pending_hits = 49, Reservation_fails = 995
	L1D_cache_core[50]: Access = 80137, Miss = 41456, Miss_rate = 0.517, Pending_hits = 49, Reservation_fails = 626
	L1D_cache_core[51]: Access = 79659, Miss = 41250, Miss_rate = 0.518, Pending_hits = 61, Reservation_fails = 648
	L1D_cache_core[52]: Access = 82496, Miss = 42743, Miss_rate = 0.518, Pending_hits = 74, Reservation_fails = 675
	L1D_cache_core[53]: Access = 81800, Miss = 42313, Miss_rate = 0.517, Pending_hits = 69, Reservation_fails = 721
	L1D_cache_core[54]: Access = 79726, Miss = 41360, Miss_rate = 0.519, Pending_hits = 67, Reservation_fails = 525
	L1D_cache_core[55]: Access = 79126, Miss = 41109, Miss_rate = 0.520, Pending_hits = 55, Reservation_fails = 896
	L1D_cache_core[56]: Access = 84676, Miss = 43499, Miss_rate = 0.514, Pending_hits = 71, Reservation_fails = 849
	L1D_cache_core[57]: Access = 78845, Miss = 40765, Miss_rate = 0.517, Pending_hits = 52, Reservation_fails = 441
	L1D_cache_core[58]: Access = 80037, Miss = 41352, Miss_rate = 0.517, Pending_hits = 83, Reservation_fails = 756
	L1D_cache_core[59]: Access = 82600, Miss = 42766, Miss_rate = 0.518, Pending_hits = 50, Reservation_fails = 807
	L1D_cache_core[60]: Access = 79614, Miss = 41063, Miss_rate = 0.516, Pending_hits = 62, Reservation_fails = 866
	L1D_cache_core[61]: Access = 79613, Miss = 41175, Miss_rate = 0.517, Pending_hits = 55, Reservation_fails = 454
	L1D_cache_core[62]: Access = 78159, Miss = 40330, Miss_rate = 0.516, Pending_hits = 73, Reservation_fails = 527
	L1D_cache_core[63]: Access = 83172, Miss = 42851, Miss_rate = 0.515, Pending_hits = 65, Reservation_fails = 907
	L1D_cache_core[64]: Access = 80590, Miss = 41639, Miss_rate = 0.517, Pending_hits = 64, Reservation_fails = 802
	L1D_cache_core[65]: Access = 80163, Miss = 41369, Miss_rate = 0.516, Pending_hits = 76, Reservation_fails = 644
	L1D_cache_core[66]: Access = 81638, Miss = 42189, Miss_rate = 0.517, Pending_hits = 68, Reservation_fails = 733
	L1D_cache_core[67]: Access = 77457, Miss = 40275, Miss_rate = 0.520, Pending_hits = 62, Reservation_fails = 472
	L1D_cache_core[68]: Access = 82003, Miss = 42149, Miss_rate = 0.514, Pending_hits = 43, Reservation_fails = 326
	L1D_cache_core[69]: Access = 81163, Miss = 41837, Miss_rate = 0.515, Pending_hits = 73, Reservation_fails = 776
	L1D_cache_core[70]: Access = 82878, Miss = 42707, Miss_rate = 0.515, Pending_hits = 74, Reservation_fails = 456
	L1D_cache_core[71]: Access = 82335, Miss = 42535, Miss_rate = 0.517, Pending_hits = 73, Reservation_fails = 489
	L1D_cache_core[72]: Access = 81946, Miss = 42081, Miss_rate = 0.514, Pending_hits = 82, Reservation_fails = 559
	L1D_cache_core[73]: Access = 83692, Miss = 43032, Miss_rate = 0.514, Pending_hits = 57, Reservation_fails = 1171
	L1D_cache_core[74]: Access = 79440, Miss = 41007, Miss_rate = 0.516, Pending_hits = 68, Reservation_fails = 478
	L1D_cache_core[75]: Access = 80924, Miss = 41837, Miss_rate = 0.517, Pending_hits = 80, Reservation_fails = 665
	L1D_cache_core[76]: Access = 78894, Miss = 40881, Miss_rate = 0.518, Pending_hits = 73, Reservation_fails = 457
	L1D_cache_core[77]: Access = 84952, Miss = 43640, Miss_rate = 0.514, Pending_hits = 75, Reservation_fails = 681
	L1D_cache_core[78]: Access = 81957, Miss = 42227, Miss_rate = 0.515, Pending_hits = 64, Reservation_fails = 475
	L1D_cache_core[79]: Access = 78089, Miss = 40567, Miss_rate = 0.519, Pending_hits = 63, Reservation_fails = 305
	L1D_total_cache_accesses = 6474865
	L1D_total_cache_misses = 3344900
	L1D_total_cache_miss_rate = 0.5166
	L1D_total_cache_pending_hits = 5328
	L1D_total_cache_reservation_fails = 50213
	L1D_cache_data_port_util = 0.151
	L1D_cache_fill_port_util = 0.094
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2836129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1188834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 755389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4474
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1386640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 14037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4789300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1690039

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 48870
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1343
ctas_completed 29310, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4110, 3589, 3110, 4060, 3402, 3444, 3817, 3435, 3892, 3202, 3299, 3870, 3630, 3139, 4006, 3526, 3783, 3346, 3797, 4150, 3524, 3710, 3649, 3849, 3588, 4125, 3429, 3564, 3512, 4089, 3848, 3679, 4121, 4047, 3232, 3533, 3663, 3671, 3223, 3305, 3544, 3878, 3826, 3243, 4181, 3412, 3381, 3516, 3891, 3650, 3305, 4048, 4078, 3930, 3849, 3629, 3455, 3798, 3646, 4119, 3525, 3193, 3965, 3434, 
gpgpu_n_tot_thrd_icount = 603298976
gpgpu_n_tot_w_icount = 18853093
gpgpu_n_stall_shd_mem = 760676
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1944223
gpgpu_n_mem_write_global = 1690039
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19898296
gpgpu_n_store_insn = 2424312
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 91040768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 725965
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34711
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8252258	W0_Idle:5998435	W0_Scoreboard:49683066	W1:4047085	W2:2080736	W3:1368291	W4:997197	W5:658073	W6:391741	W7:211084	W8:96898	W9:41573	W10:14380	W11:4038	W12:1194	W13:485	W14:74	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8940244
single_issue_nums: WS0:4717361	WS1:4703844	WS2:4726701	WS3:4705187	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15553784 {8:1944223,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67601560 {40:1690039,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77768920 {40:1944223,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13520312 {8:1690039,}
maxmflatency = 6524 
max_icnt2mem_latency = 6342 
maxmrqlatency = 1861 
max_icnt2sh_latency = 205 
averagemflatency = 418 
avg_icnt2mem_latency = 153 
avg_mrq_latency = 105 
avg_icnt2sh_latency = 5 
mrq_lat_table:197700 	76964 	31909 	41518 	79334 	121207 	129711 	165854 	115305 	18494 	327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2016134 	1011362 	306257 	221301 	73547 	5661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2169150 	438961 	286256 	393259 	147669 	61664 	75577 	57738 	3988 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2372300 	633527 	385160 	184471 	48406 	7283 	3115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	291 	138 	44 	66 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8442      8391     10105      8510      9364      9314     10224     11086     28999      9693     12828      7595      9869      6710      7550     13504 
dram[1]:     10120     10613     13095      8537      9376     10537     11760     10174      7185     10877     10512      9360      6943     11356     15171      8896 
dram[2]:     11569     10033      8534     12328      9391      9339     10197     14555     10555      9564      9510      7373      7434      6678     13580     11746 
dram[3]:     13721      9244      8568      8532     10220     10008     17580     18334      6638     13263     10767      9761     11023      7542      7585      9104 
dram[4]:     11136      8180     13971      8556      9364     10721     10182     10227     11953     14892      5928      8360      7788     12192      9585      7616 
dram[5]:      8292     15688     10802      8544      9344      9396     10178     15181     17450     16515      5908     11324     10485      6775      7545     11592 
dram[6]:      8305     10522      9024      8517     12536      9302     10143     19378     23649      5782     11115     12834     10565      6783     11581     10789 
dram[7]:      9838      8328      8483      8869     10437      9271     17767     15897      5782     16136      9449      5890     15899      8451      7565      7581 
dram[8]:      8537      8190     10338      8554     15440      9330     15339     16060      5784     10300     16132     14845      8190      6757     10750      7590 
dram[9]:      8100     10316      8514      8582      9376      9727     10114     11456      9180      7032     11714     10681      6775     10786      9762      7562 
dram[10]:      8232     12726      8509     11178      9334      9328     15523     12300     16565      9028      9578     10239      6783     10996     14133      7600 
dram[11]:      8107      8317      9117     18252      9312     11569     10069     10166     10448     10901     11749     13853      6774      6778      8122      7564 
dram[12]:     10526     13818      8504      8552      9303      9343     15001     12904     13218     12027      9201     15344      7964     12351      7578      9985 
dram[13]:      8147      8300     11248     10523     10441     11991     10182     15852     10215     11978     13238     13937      9895      7282      8494     10460 
dram[14]:      7085     10571      8502     14224      9878      9348     10211     10166      6288     12010     12128     12827      6766      7693      7771      7596 
dram[15]:     11629      8399      9366      8544     11442     18337     15185     10135      6309     11954     12847     14422      6702      9005     11388      7558 
dram[16]:      8070      8292      8493     14121     16483      9258     11111     10661     11166     11946     10901      7351      9284      6757      9989      7570 
dram[17]:      9236      8313      8501     16835     13186     15406     10099     11247      9418     13809     12179     14948      6733      8345      9311      7546 
dram[18]:      8756      8400     12014      9419      9279      9330     10114     10167      6004      7711      5928      8510      6746      6770      7572      7570 
dram[19]:     11600     11750      8521      9943      9259      9310     13022     10187     14094      9888     14468     13825      7976      6742     16663      7932 
dram[20]:      8260     12385     10257      8626      9356      9335     11191     10046      6613     12989      5928     13680      8825     12275      8953     10802 
dram[21]:      8280     11794     11817      9694      9364     11097     23918     11665      7161     11725      8482      8016      8036      8723      7952      9979 
dram[22]:      8138     13389     10450     10244     10353     11245     10198     10150      7622     14877      5928     10607      6755      6779     11790      7568 
dram[23]:      9357      9877      9254      8508     10617      9507     11782     16950     14654     15704     12507      8004      7102      9280      7549      8926 
dram[24]:     14139      8288      8494      8498     11419      9371     10141     10929      7458     11927     17717      5930      7683     17547     12081      8214 
dram[25]:      8280     10005     15856      8702      9266      9349     10150     10090     14085      9233      5911     15259      6751      6734     11601      7685 
dram[26]:     10847      8288      8542     11272      9399      9377     10151     10142     15893     15196      8703     18749      9476      6774     10239      7739 
dram[27]:      8092     10884     13017     11328      9372      9364     17024     18883     16261     12573     10650      6147      8871      6777      8908      9814 
dram[28]:      8123      8638      9085     11977      9371      9368     10252     15988     13533     10908     13561      7545      6733     11509      7642      7736 
dram[29]:      8092      8184      8803      8538     13755     13526     10951     10137     14631      9320      9625     12590      6757      8325      7537      7656 
dram[30]:      8146      9623      8526      8516      9299      9348     10103     14139      9621      8234     17799      5930      9455      6775      9139      7557 
dram[31]:      9790      8743      9770      8536      9271      9302     10095     17687      7404      8077     10031      6204      6751      6735      9117     11829 
average row accesses per activate:
dram[0]:  2.208061  2.323460  2.257794  2.231035  2.321004  2.408602  2.283230  2.259580  2.427873  2.258865  2.316314  2.302381  2.243368  2.227376  2.189931  2.231900 
dram[1]:  2.229327  2.295724  2.306273  2.284738  2.253117  2.246250  2.126492  2.185504  2.215664  2.255296  2.291018  2.334149  2.284247  2.285063  2.313631  2.300804 
dram[2]:  2.238255  2.289604  2.284856  2.319444  2.274194  2.406961  2.199482  2.220482  2.227734  2.369705  2.249110  2.266588  2.322275  2.307692  2.219512  2.220412 
dram[3]:  2.201111  2.310034  2.320823  2.327402  2.368011  2.284662  2.218826  2.230863  2.239501  2.251131  2.261682  2.337740  2.250840  2.286885  2.265982  2.289352 
dram[4]:  2.281879  2.243931  2.160894  2.251214  2.295706  2.274008  2.230594  2.254902  2.335757  2.265161  2.245305  2.200000  2.231386  2.203448  2.224513  2.263972 
dram[5]:  2.268464  2.263873  2.287687  2.264453  2.408163  2.286420  2.190943  2.241255  2.216086  2.253450  2.295954  2.281807  2.205708  2.153341  2.295590  2.363202 
dram[6]:  2.251429  2.302243  2.269406  2.271127  2.209166  2.294698  2.154676  2.164512  2.272289  2.296069  2.313468  2.193296  2.239659  2.218863  2.326721  2.315851 
dram[7]:  2.280559  2.253731  2.284210  2.296429  2.278688  2.296206  2.191336  2.172093  2.282767  2.297136  2.224158  2.219540  2.263282  2.155531  2.216949  2.203620 
dram[8]:  2.235362  2.203895  2.324029  2.289443  2.343941  2.269962  2.210402  2.241730  2.255319  2.185861  2.316564  2.216648  2.228765  2.215385  2.283493  2.178174 
dram[9]:  2.304864  2.216125  2.294118  2.251781  2.293465  2.360313  2.267427  2.245283  2.239336  2.313939  2.217036  2.274510  2.247362  2.319026  2.294798  2.269637 
dram[10]:  2.282609  2.406135  2.298810  2.281508  2.265180  2.289267  2.200000  2.283444  2.236257  2.166667  2.280247  2.199374  2.166667  2.295954  2.216368  2.182638 
dram[11]:  2.350755  2.293578  2.170143  2.359199  2.248744  2.348505  2.212951  2.268176  2.282084  2.208235  2.347670  2.281139  2.236145  2.220824  2.282735  2.217647 
dram[12]:  2.321951  2.351675  2.249704  2.276347  2.259394  2.235075  2.200000  2.241916  2.260870  2.253819  2.264237  2.274971  2.290360  2.214371  2.332934  2.269095 
dram[13]:  2.271577  2.381010  2.330529  2.281395  2.315445  2.244975  2.177322  2.155048  2.288389  2.223430  2.317460  2.252427  2.214203  2.361728  2.295590  2.201190 
dram[14]:  2.308585  2.268238  2.305755  2.270332  2.200508  2.259542  2.276675  2.268497  2.139645  2.316425  2.306075  2.288299  2.269318  2.276110  2.286215  2.360849 
dram[15]:  2.269953  2.254902  2.283154  2.373171  2.298879  2.326829  2.147700  2.212485  2.165083  2.283511  2.180539  2.301163  2.252492  2.204313  2.275744  2.286848 
dram[16]:  2.308943  2.307159  2.318720  2.359223  2.234257  2.289801  2.197775  2.293436  2.181265  2.259604  2.199343  2.212963  2.249383  2.190315  2.305492  2.305556 
dram[17]:  2.215470  2.254989  2.268349  2.379526  2.197659  2.321739  2.152381  2.280350  2.240338  2.193843  2.252887  2.259132  2.261848  2.334906  2.265101  2.227119 
dram[18]:  2.291569  2.233065  2.205098  2.196796  2.291878  2.347561  2.171355  2.210136  2.234813  2.260817  2.267857  2.204545  2.242687  2.313397  2.212691  2.268124 
dram[19]:  2.262069  2.243764  2.362963  2.369879  2.323219  2.326478  2.250611  2.221954  2.291375  2.256112  2.285885  2.253254  2.216247  2.275463  2.280782  2.256318 
dram[20]:  2.326037  2.287370  2.209382  2.238702  2.359703  2.372368  2.224158  2.237515  2.235429  2.241020  2.201327  2.326627  2.302433  2.213152  2.245655  2.339041 
dram[21]:  2.357057  2.282584  2.311841  2.293907  2.234153  2.221948  2.211251  2.267696  2.308806  2.214286  2.236486  2.316498  2.293714  2.145233  2.307068  2.226107 
dram[22]:  2.258178  2.256787  2.249409  2.313310  2.228782  2.295828  2.211679  2.267470  2.326355  2.245734  2.224178  2.212500  2.255149  2.317857  2.232739  2.297110 
dram[23]:  2.369976  2.298387  2.263699  2.238650  2.273067  2.237330  2.270502  2.229142  2.213948  2.262195  2.359318  2.239387  2.254545  2.234069  2.292831  2.331347 
dram[24]:  2.256410  2.344828  2.264988  2.241935  2.317358  2.209102  2.204131  2.258427  2.262963  2.292892  2.244444  2.294947  2.225029  2.316159  2.336114  2.262557 
dram[25]:  2.381579  2.254630  2.270238  2.293902  2.254217  2.254438  2.183990  2.305152  2.281988  2.258907  2.240720  2.218566  2.268208  2.305952  2.296167  2.163080 
dram[26]:  2.330709  2.325370  2.350000  2.360136  2.287300  2.354752  2.224466  2.234932  2.239080  2.247458  2.232816  2.165027  2.283511  2.228150  2.228850  2.266517 
dram[27]:  2.289786  2.297110  2.309927  2.225113  2.268530  2.367478  2.280303  2.256379  2.212156  2.307692  2.186651  2.195531  2.258137  2.255319  2.230769  2.218679 
dram[28]:  2.297110  2.256287  2.278802  2.373283  2.192638  2.262438  2.209861  2.413299  2.212695  2.226506  2.250000  2.286876  2.220588  2.323291  2.339350  2.269019 
dram[29]:  2.249147  2.345029  2.231121  2.285888  2.444288  2.271144  2.198830  2.281022  2.298595  2.300905  2.291124  2.285714  2.297794  2.249714  2.295195  2.278688 
dram[30]:  2.237658  2.206934  2.256471  2.268564  2.360825  2.207161  2.179724  2.238622  2.189091  2.226619  2.225771  2.271147  2.226286  2.345725  2.240230  2.284870 
dram[31]:  2.308701  2.265425  2.294404  2.353081  2.396783  2.290885  2.199764  2.281566  2.289072  2.320197  2.267920  2.235903  2.244318  2.169663  2.187075  2.177437 
average row locality = 978323/431998 = 2.264647
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1490      1415      1385      1427      1333      1354      1328      1327      1453      1386      1339      1378      1397      1411      1366      1419 
dram[1]:      1478      1396      1365      1503      1392      1375      1300      1292      1440      1488      1379      1397      1462      1458      1372      1427 
dram[2]:      1443      1322      1399      1503      1397      1370      1204      1326      1445      1339      1364      1380      1407      1381      1378      1501 
dram[3]:      1418      1487      1420      1456      1374      1403      1311      1310      1439      1466      1417      1394      1445      1380      1440      1419 
dram[4]:      1483      1394      1425      1381      1441      1357      1439      1240      1404      1353      1379      1277      1401      1386      1403      1369 
dram[5]:      1395      1451      1462      1373      1349      1426      1320      1329      1325      1289      1454      1389      1329      1404      1378      1434 
dram[6]:      1414      1409      1465      1434      1436      1425      1318      1331      1359      1340      1417      1415      1308      1288      1436      1422 
dram[7]:      1414      1424      1423      1421      1376      1437      1315      1367      1343      1380      1390      1410      1367      1414      1423      1391 
dram[8]:      1392      1385      1411      1418      1470      1364      1353      1276      1274      1399      1352      1415      1413      1319      1364      1402 
dram[9]:      1405      1442      1372      1387      1424      1362      1309      1283      1364      1382      1371      1324      1393      1435      1445      1390 
dram[10]:      1456      1422      1427      1439      1397      1321      1281      1227      1385      1287      1319      1550      1378      1434      1431      1388 
dram[11]:      1496      1438      1455      1403      1356      1380      1269      1410      1263      1361      1440      1413      1309      1378      1393      1347 
dram[12]:      1359      1427      1407      1431      1424      1358      1313      1358      1323      1396      1463      1389      1429      1313      1419      1379 
dram[13]:      1437      1415      1424      1478      1346      1337      1289      1288      1307      1316      1358      1309      1357      1384      1389      1309 
dram[14]:      1421      1469      1423      1460      1287      1348      1314      1374      1298      1403      1424      1368      1449      1357      1418      1456 
dram[15]:      1395      1417      1384      1440      1407      1487      1275      1337      1310      1397      1322      1434      1479      1372      1435      1455 
dram[16]:      1448      1459      1420      1448      1357      1401      1281      1307      1261      1397      1477      1389      1306      1402      1426      1541 
dram[17]:      1437      1480      1464      1404      1271      1409      1293      1318      1339      1376      1406      1426      1373      1410      1451      1383 
dram[18]:      1418      1398      1392      1414      1358      1476      1204      1290      1378      1358      1482      1392      1513      1389      1336      1412 
dram[19]:      1426      1421      1387      1460      1333      1360      1326      1345      1421      1417      1359      1376      1409      1401      1406      1349 
dram[20]:      1473      1428      1400      1434      1475      1358      1399      1325      1412      1393      1444      1424      1419      1401      1397      1483 
dram[21]:      1405      1416      1442      1417      1288      1362      1409      1249      1383      1365      1445      1514      1470      1382      1427      1369 
dram[22]:      1386      1440      1386      1459      1371      1362      1303      1369      1366      1419      1351      1409      1406      1397      1428      1437 
dram[23]:      1465      1455      1471      1415      1387      1390      1346      1380      1339      1313      1394      1382      1327      1288      1354      1414 
dram[24]:      1401      1410      1357      1449      1350      1359      1311      1297      1315      1351      1479      1426      1405      1438      1424      1417 
dram[25]:      1437      1407      1400      1383      1438      1455      1347      1252      1308      1361      1464      1378      1408      1367      1419      1364 
dram[26]:      1485      1480      1375      1553      1407      1330      1356      1280      1396      1443      1460      1425      1370      1412      1477      1463 
dram[27]:      1389      1430      1400      1455      1442      1427      1329      1330      1387      1357      1423      1416      1453      1368      1347      1394 
dram[28]:      1460      1340      1468      1410      1350      1386      1267      1341      1449      1314      1410      1430      1420      1451      1403      1488 
dram[29]:      1428      1451      1421      1380      1304      1375      1367      1352      1434      1491      1387      1437      1323      1403      1435      1384 
dram[30]:      1399      1473      1398      1324      1397      1296      1389      1314      1273      1323      1473      1434      1406      1352      1388      1386 
dram[31]:      1402      1410      1381      1468      1352      1286      1356      1288      1424      1353      1383      1401      1408      1379      1379      1412 
total dram reads = 711800
bank skew: 1553/1204 = 1.29
chip skew: 22712/21743 = 1.04
number of total write accesses:
dram[0]:      1243      1308      1172      1181      1018      1088      1187      1119      1237      1236      1220      1284      1275      1292      1303      1278 
dram[1]:      1265      1232      1231      1204      1035      1030      1146      1130      1188      1233      1260      1220      1319      1298      1285      1349 
dram[2]:      1292      1186      1158      1182      1059      1060      1143      1146      1232      1246      1236      1243      1301      1286      1267      1304 
dram[3]:      1249      1290      1173      1188      1083      1095      1168      1159      1264      1240      1203      1314      1295      1348      1281      1312 
dram[4]:      1274      1315      1204      1129      1046       996      1188      1110      1241      1252      1249      1254      1265      1248      1238      1269 
dram[5]:      1247      1300      1216      1156      1022      1025      1107      1202      1216      1208      1235      1224      1228      1318      1297      1301 
dram[6]:      1282      1278      1249      1176      1080      1049      1107      1175      1244      1245      1207      1249      1199      1279      1308      1338 
dram[7]:      1244      1236      1236      1231      1026      1064      1139      1189      1262      1246      1218      1235      1276      1258      1279      1302 
dram[8]:      1292      1260      1223      1180      1096      1074      1173      1096      1232      1193      1278      1271      1288      1274      1264      1302 
dram[9]:      1246      1277      1153      1204      1056      1095      1112      1159      1226      1210      1274      1238      1235      1350      1254      1261 
dram[10]:      1254      1262      1179      1187      1091      1056      1107      1105      1237      1214      1256      1318      1302      1300      1250      1268 
dram[11]:      1203      1319      1216      1175      1078      1046      1156      1156      1171      1163      1235      1241      1267      1324      1366      1280 
dram[12]:      1253      1272      1167      1184      1073      1083      1097      1164      1240      1234      1261      1271      1277      1236      1224      1272 
dram[13]:      1294      1316      1236      1140      1068      1073      1159      1162      1194      1209      1277      1289      1321      1236      1247      1245 
dram[14]:      1334      1294      1197      1215      1060      1060      1165      1207      1161      1199      1267      1211      1269      1291      1301      1278 
dram[15]:      1241      1250      1257      1214      1077       994      1155      1140      1202      1211      1307      1269      1298      1317      1305      1319 
dram[16]:      1308      1254      1233      1175       992      1038      1183      1119      1235      1248      1236      1206      1238      1295      1363      1260 
dram[17]:      1295      1279      1254      1202       989      1094      1143      1137      1205      1273      1257      1291      1259      1350      1345      1343 
dram[18]:      1265      1258      1206      1226      1085      1087      1170      1171      1225      1201      1279      1250      1315      1273      1263      1294 
dram[19]:      1249      1304      1235      1216      1058      1075      1150      1138      1266      1237      1292      1245      1259      1345      1325      1244 
dram[20]:      1305      1276      1221      1240      1077      1086      1167      1184      1278      1237      1275      1262      1312      1305      1270      1329 
dram[21]:      1298      1306      1232      1219      1092      1127      1167      1153      1222      1265      1283      1328      1270      1248      1341      1266 
dram[22]:      1259      1267      1160      1194      1043      1075      1201      1175      1229      1250      1296      1257      1318      1307      1308      1320 
dram[23]:      1272      1268      1201      1188      1047      1025      1153      1170      1217      1271      1256      1256      1279      1270      1274      1290 
dram[24]:      1234      1292      1224      1156      1052      1030      1135      1185      1201      1194      1303      1259      1230      1292      1283      1286 
dram[25]:      1295      1246      1193      1213      1078      1073      1118      1133      1220      1241      1255      1188      1329      1319      1315      1288 
dram[26]:      1367      1303      1162      1256      1091      1018      1199      1233      1244      1296      1297      1297      1322      1275      1369      1284 
dram[27]:      1250      1284      1209      1197      1017      1056      1080      1193      1241      1256      1214      1265      1295      1294      1312      1290 
dram[28]:      1252      1234      1234      1165      1055      1064      1108      1188      1262      1248      1240      1253      1265      1319      1263      1342 
dram[29]:      1287      1314      1219      1175      1048      1074      1161      1146      1241      1245      1288      1296      1287      1279      1342      1278 
dram[30]:      1237      1299      1212      1162      1064      1046      1140      1196      1243      1204      1247      1223      1259      1260      1285      1297 
dram[31]:      1238      1241      1185      1227      1049      1056      1167      1153      1249      1236      1274      1273      1354      1238      1259      1326 
total dram writes = 624261
bank skew: 1369/989 = 1.38
chip skew: 20013/19278 = 1.04
average mf latency per bank:
dram[0]:       1128      1110      1128      1109      1103      1105       988       975      1122      1142      1178      1100      1131      1125      1130      1078
dram[1]:       1112      1121      1099      1080      1078      1106       961       944      1077      1092      1056      1093      1031      1063      1094      1027
dram[2]:       1043      1123      1091      1075      1030      1064       937       896      1055      1086      1102      1073      1047      1077      1039      1054
dram[3]:       1096      1084      1103      1111      1101      1088       972       959      1053      1065      1137      1097      1107      1118      1077      1112
dram[4]:       1071      1078      1079      1144      1049      1108       906       930      1066      1074      1103      1101      1100      1106      1095      1099
dram[5]:       1112      1089     32182      1157      1134      1120       932       923      1109      1080      1128      1123      1119      1088      1110      1121
dram[6]:       1091      1079      1079      1089      1078      1101       929       921      1066      1102      1145      1087      1170      1107      1037      1091
dram[7]:       1080      1095      1049      1091      1081      1032       904       890      1023      1047      1111      1066      1041      1033      1008      1052
dram[8]:       1079      1068      1086      1130      1070      1108       912       943      1099      1056      1117      1071      1048      1058      1088      1060
dram[9]:       1080      1075      1117      1106      1098      1080       918       911      1044      1049      1070      1095      1075      1055      1054      1074
dram[10]:       1109      1130      1144      1157      1134      1165       947       980      1065      1095      1109      1063      1084      1081      1080      1085
dram[11]:       1067      1039      1064      1124      1112      1109       905       905      1089      1044      1089      1047      1104      1054      1037      1061
dram[12]:       1118      1075      1100      1092      1080      1094       950       901      1093      1104      1075      1116      1125      1112      1082      1087
dram[13]:       1080      1056      1096      1101      1106      1120       910       904      1062      1035      1085      1094      1099      1100      1061      1073
dram[14]:       1139      1083      1147      1121      1158      1154       971       957      1101      1105      1121      1144      1133      1142      1109      1090
dram[15]:       1132      1080      1088      1080      1087      1092       915       923      1066      1054      1078      1085      1071      1099      1081      1023
dram[16]:       1090      1093      1078      1094      1135      1091       935       921      1081      1038      1095      1083      1119      1097      1052      1084
dram[17]:       1096      1075      1107      1132      1201      1106       916       930      1106      1089      1105      1071      1100      1094      1050      1076
dram[18]:       1064      1041      1071      1064      1064      1044       914       882      1058      1065      1084      1099      1055      1095      1065      1027
dram[19]:       1123      1100      1187      1121      1143      1136       960       933      1081      1111      1169      1162      1124      1101      1106      1103
dram[20]:       1156      1165      1173      1213      1213      1220      1037      1032      1206      1207      1158      1226      1184      1185      1140      1133
dram[21]:       1095      1068      1049      1091      1132      1088       929       941      1097      1113      1095      1111      1110      1096      1043      1073
dram[22]:       1094      1038      1138      1091      1101      1061       907       898      1074      1064      1082      1060      1054      1084      1067      1082
dram[23]:       1087      1081      1084      1105      1096      1071       919       898      1088      1056      1115      1090      1136      1115      1087      1079
dram[24]:       1109      1106      1119      1078      1094      1119       920       929      1062      1066      1057      1080      1117      1107      1070      1105
dram[25]:       1063      1090      1125      1077      1059      1039       900       920      1099      1058      1069      1108      1068      1087      1070      1078
dram[26]:       1064      1094      1124      1092      1127      1144       945       929      1064      1057      1085      1110      1118      1133      1050      1085
dram[27]:       1151      1144      1153      1141      1163      1192      1002       970      1080      1091      1153      1161      1161      1126      1109      1104
dram[28]:       1093      1121      1056      1100      1097      1074       955       948      1046      1094      1079      1078      1115      1084      1123      1057
dram[29]:       1147      1134      1118      1175      1189      1111       941       950      1096      1080      1123      1113      1166      1161      1109      1148
dram[30]:       1068      1053      1039      1084      1037      1115       893       882      1034      1059      1018      1043      1069      1073      1045      1057
dram[31]:       1067      1078      1082      1061      1121      1160       894       933      1035      1063      1046      1087      1047      1064      1094      1020
maximum mf latency per bank:
dram[0]:       4316      4177      4061      3964      4077      3721      3672      5041      5902      5134      5081      4004      4180      4580      4055      3505
dram[1]:       4405      4306      4276      4315      3600      4006      4773      5030      5615      5732      4991      4670      4028      4936      4025      3945
dram[2]:       4120      3935      4251      4284      4711      4264      3713      3962      6120      5728      4525      4969      4741      4029      4738      5063
dram[3]:       4348      4169      3994      4266      4327      3809      4931      4004      5612      5781      4582      5069      4862      4125      4299      5124
dram[4]:       3762      3645      4062      4541      3624      4245      4402      3772      5477      5299      5427      5179      4290      4060      4509      4134
dram[5]:       4690      4178      6449      5510      4902      4911      4485      4270      6524      5366      5550      5185      4297      4890      4914      5367
dram[6]:       4134      4121      4102      5199      4463      4980      4187      3257      5072      5613      5306      4718      4530      4445      3730      4453
dram[7]:       4188      3830      3799      4297      3618      4109      3559      5130      5101      5508      5010      5353      4269      4564      3815      3897
dram[8]:       4187      4167      3371      4191      3824      4544      4068      4152      4908      4822      4831      5137      3759      4202      4747      3772
dram[9]:       4516      4009      3569      4513      3487      5259      3499      4445      4791      4904      5092      5260      4598      3793      4157      3646
dram[10]:       4231      4682      4051      4320      4721      3749      3914      3798      4918      5426      4172      4968      4120      4028      4441      3875
dram[11]:       3691      4397      4203      4033      3952      3686      3942      4213      4891      5022      5194      4262      3789      3819      3807      3749
dram[12]:       3960      4289      4115      4511      3949      3966      3916      3881      5024      5706      3715      4706      4160      3610      3828      3619
dram[13]:       3798      3799      4399      3770      4180      3912      3671      4849      5694      5184      5412      5051      4564      4226      3700      4174
dram[14]:       4200      3758      4518      3776      4178      4076      3933      4032      5705      5001      4648      4219      4530      4244      5073      4185
dram[15]:       4352      3680      4581      4511      3682      3899      3745      3741      5128      5070      4615      4939      3995      4313      5488      3616
dram[16]:       5546      4121      3811      3844      3511      4177      3694      4134      4968      4834      4637      4059      3836      3677      4749      3739
dram[17]:       4027      3727      4395      3730      4363      4298      3712      4091      4935      4961      4347      4547      4139      5087      4871      4203
dram[18]:       3922      3826      4790      4205      3945      4081      3531      3509      4696      4890      5379      4309      5193      4675      3667      3567
dram[19]:       5354      3587      3940      3761      3599      4271      4306      4191      4649      4846      6212      4612      5054      3793      3897      3896
dram[20]:       3698      3650      3592      3908      3752      3886      3798      3926      4926      4533      4172      4462      3951      4339      3819      3892
dram[21]:       4382      3646      4110      4393      3870      4184      3766      4130      4940      4823      6282      4631      4135      3875      4391      3708
dram[22]:       5497      3484      5769      4411      4234      4171      3846      4172      4898      4846      5751      4630      4333      4525      4383      4177
dram[23]:       4775      4231      5764      4275      3823      4161      4003      3610      4603      4838      4321      4573      4133      4863      3658      3680
dram[24]:       4649      3276      4108      4192      4071      5988      4722      4106      4819      5179      4686      4205      5087      4172      5196      3792
dram[25]:       4147      3762      3708      3384      3571      3653      4257      3987      5280      4790      4377      4569      5981      4277      3668      4136
dram[26]:       4105      4716      4211      3995      4103      3873      4386      3797      5681      5217      4556      4781      3787      4006      4273      4444
dram[27]:       4171      3594      3890      4899      4259      6065      3740      4000      4936      4986      4390      4927      4894      3869      4113      3745
dram[28]:       4240      3575      3788      4790      3728      3738      4312      4063      5027      4863      4597      4644      4853      4632      3927      3694
dram[29]:       4119      3638      4225      3762      3691      3943      4219      3446      5462      5428      4631      5067      4925      4339      4180      4152
dram[30]:       4243      4512      3860      3646      3808      5773      4550      4638      5042      5029      4437      4869      4881      3727      3824      4083
dram[31]:       4119      4572      3764      3807      4180      5773      4266      4834      5221      5239      4661      4368      4278      4200      4002      3834
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214323 n_act=13397 n_pre=13381 n_ref_event=0 n_req=30519 n_rd=22208 n_rd_L2_A=0 n_write=0 n_wr_bk=19441 bw_util=0.1538
n_activity=119153 dram_eff=0.3495
bk0: 1490a 223747i bk1: 1415a 223838i bk2: 1385a 224951i bk3: 1427a 223475i bk4: 1333a 230626i bk5: 1354a 229885i bk6: 1328a 226510i bk7: 1327a 226233i bk8: 1453a 224946i bk9: 1386a 224401i bk10: 1339a 225598i bk11: 1378a 224059i bk12: 1397a 223032i bk13: 1411a 221754i bk14: 1366a 222994i bk15: 1419a 224233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561028
Row_Buffer_Locality_read = 0.675207
Row_Buffer_Locality_write = 0.255926
Bank_Level_Parallism = 7.325300
Bank_Level_Parallism_Col = 5.107804
Bank_Level_Parallism_Ready = 2.439770
write_to_read_ratio_blp_rw_average = 0.509623
GrpLevelPara = 2.719661 

BW Util details:
bwutil = 0.153771 
total_CMD = 270851 
util_bw = 41649 
Wasted_Col = 52022 
Wasted_Row = 10605 
Idle = 166575 

BW Util Bottlenecks: 
RCDc_limit = 51112 
RCDWRc_limit = 28697 
WTRc_limit = 29908 
RTWc_limit = 111486 
CCDLc_limit = 20714 
rwq = 0 
CCDLc_limit_alone = 11584 
WTRc_limit_alone = 27176 
RTWc_limit_alone = 105088 

Commands details: 
total_CMD = 270851 
n_nop = 214323 
Read = 22208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19441 
n_act = 13397 
n_pre = 13381 
n_ref = 0 
n_req = 30519 
total_req = 41649 

Dual Bus Interface Util: 
issued_total_row = 26778 
issued_total_col = 41649 
Row_Bus_Util =  0.098866 
CoL_Bus_Util = 0.153771 
Either_Row_CoL_Bus_Util = 0.208705 
Issued_on_Two_Bus_Simul_Util = 0.043932 
issued_two_Eff = 0.210497 
queue_avg = 8.979018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.97902
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=213869 n_act=13577 n_pre=13561 n_ref_event=0 n_req=30723 n_rd=22524 n_rd_L2_A=0 n_write=0 n_wr_bk=19425 bw_util=0.1549
n_activity=119824 dram_eff=0.3501
bk0: 1478a 221942i bk1: 1396a 224729i bk2: 1365a 224797i bk3: 1503a 223520i bk4: 1392a 228655i bk5: 1375a 228120i bk6: 1300a 224673i bk7: 1292a 226053i bk8: 1440a 223241i bk9: 1488a 220916i bk10: 1379a 223552i bk11: 1397a 224873i bk12: 1462a 223610i bk13: 1458a 222584i bk14: 1372a 223605i bk15: 1427a 221324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558084
Row_Buffer_Locality_read = 0.669553
Row_Buffer_Locality_write = 0.251860
Bank_Level_Parallism = 7.401248
Bank_Level_Parallism_Col = 5.172094
Bank_Level_Parallism_Ready = 2.472026
write_to_read_ratio_blp_rw_average = 0.505873
GrpLevelPara = 2.717755 

BW Util details:
bwutil = 0.154879 
total_CMD = 270851 
util_bw = 41949 
Wasted_Col = 52466 
Wasted_Row = 10722 
Idle = 165714 

BW Util Bottlenecks: 
RCDc_limit = 52353 
RCDWRc_limit = 28640 
WTRc_limit = 30456 
RTWc_limit = 113742 
CCDLc_limit = 20943 
rwq = 0 
CCDLc_limit_alone = 11606 
WTRc_limit_alone = 27776 
RTWc_limit_alone = 107085 

Commands details: 
total_CMD = 270851 
n_nop = 213869 
Read = 22524 
Write = 0 
L2_Alloc = 0 
L2_WB = 19425 
n_act = 13577 
n_pre = 13561 
n_ref = 0 
n_req = 30723 
total_req = 41949 

Dual Bus Interface Util: 
issued_total_row = 27138 
issued_total_col = 41949 
Row_Bus_Util =  0.100195 
CoL_Bus_Util = 0.154879 
Either_Row_CoL_Bus_Util = 0.210381 
Issued_on_Two_Bus_Simul_Util = 0.044692 
issued_two_Eff = 0.212435 
queue_avg = 8.804176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.80418
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214294 n_act=13364 n_pre=13348 n_ref_event=0 n_req=30395 n_rd=22159 n_rd_L2_A=0 n_write=0 n_wr_bk=19341 bw_util=0.1532
n_activity=120265 dram_eff=0.3451
bk0: 1443a 223593i bk1: 1322a 225518i bk2: 1399a 225728i bk3: 1503a 224512i bk4: 1397a 229758i bk5: 1370a 230174i bk6: 1204a 228624i bk7: 1326a 226891i bk8: 1445a 223239i bk9: 1339a 227421i bk10: 1364a 224290i bk11: 1380a 226465i bk12: 1407a 224381i bk13: 1381a 224828i bk14: 1378a 224877i bk15: 1501a 223222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560322
Row_Buffer_Locality_read = 0.675933
Row_Buffer_Locality_write = 0.249271
Bank_Level_Parallism = 7.127364
Bank_Level_Parallism_Col = 4.969913
Bank_Level_Parallism_Ready = 2.388554
write_to_read_ratio_blp_rw_average = 0.506161
GrpLevelPara = 2.676410 

BW Util details:
bwutil = 0.153221 
total_CMD = 270851 
util_bw = 41500 
Wasted_Col = 52957 
Wasted_Row = 10840 
Idle = 165554 

BW Util Bottlenecks: 
RCDc_limit = 51535 
RCDWRc_limit = 28885 
WTRc_limit = 31506 
RTWc_limit = 108036 
CCDLc_limit = 20920 
rwq = 0 
CCDLc_limit_alone = 11637 
WTRc_limit_alone = 28613 
RTWc_limit_alone = 101646 

Commands details: 
total_CMD = 270851 
n_nop = 214294 
Read = 22159 
Write = 0 
L2_Alloc = 0 
L2_WB = 19341 
n_act = 13364 
n_pre = 13348 
n_ref = 0 
n_req = 30395 
total_req = 41500 

Dual Bus Interface Util: 
issued_total_row = 26712 
issued_total_col = 41500 
Row_Bus_Util =  0.098622 
CoL_Bus_Util = 0.153221 
Either_Row_CoL_Bus_Util = 0.208812 
Issued_on_Two_Bus_Simul_Util = 0.043031 
issued_two_Eff = 0.206075 
queue_avg = 8.363033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.36303
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=213516 n_act=13621 n_pre=13605 n_ref_event=0 n_req=31013 n_rd=22579 n_rd_L2_A=0 n_write=0 n_wr_bk=19662 bw_util=0.156
n_activity=120817 dram_eff=0.3496
bk0: 1418a 222218i bk1: 1487a 222388i bk2: 1420a 225606i bk3: 1456a 224702i bk4: 1374a 229933i bk5: 1403a 226252i bk6: 1311a 226034i bk7: 1310a 225820i bk8: 1439a 222704i bk9: 1466a 223683i bk10: 1417a 223162i bk11: 1394a 223909i bk12: 1445a 223211i bk13: 1380a 223544i bk14: 1440a 222276i bk15: 1419a 221275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560797
Row_Buffer_Locality_read = 0.673768
Row_Buffer_Locality_write = 0.258359
Bank_Level_Parallism = 7.344474
Bank_Level_Parallism_Col = 5.097151
Bank_Level_Parallism_Ready = 2.436424
write_to_read_ratio_blp_rw_average = 0.513231
GrpLevelPara = 2.704288 

BW Util details:
bwutil = 0.155957 
total_CMD = 270851 
util_bw = 42241 
Wasted_Col = 53043 
Wasted_Row = 10634 
Idle = 164933 

BW Util Bottlenecks: 
RCDc_limit = 52242 
RCDWRc_limit = 28937 
WTRc_limit = 28816 
RTWc_limit = 115398 
CCDLc_limit = 20774 
rwq = 0 
CCDLc_limit_alone = 11725 
WTRc_limit_alone = 26510 
RTWc_limit_alone = 108655 

Commands details: 
total_CMD = 270851 
n_nop = 213516 
Read = 22579 
Write = 0 
L2_Alloc = 0 
L2_WB = 19662 
n_act = 13621 
n_pre = 13605 
n_ref = 0 
n_req = 31013 
total_req = 42241 

Dual Bus Interface Util: 
issued_total_row = 27226 
issued_total_col = 42241 
Row_Bus_Util =  0.100520 
CoL_Bus_Util = 0.155957 
Either_Row_CoL_Bus_Util = 0.211685 
Issued_on_Two_Bus_Simul_Util = 0.044792 
issued_two_Eff = 0.211599 
queue_avg = 9.020362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.02036
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214319 n_act=13510 n_pre=13494 n_ref_event=0 n_req=30356 n_rd=22132 n_rd_L2_A=0 n_write=0 n_wr_bk=19278 bw_util=0.1529
n_activity=120388 dram_eff=0.344
bk0: 1483a 222159i bk1: 1394a 224677i bk2: 1425a 223113i bk3: 1381a 226767i bk4: 1441a 226846i bk5: 1357a 229215i bk6: 1439a 224663i bk7: 1240a 228056i bk8: 1404a 226580i bk9: 1353a 223981i bk10: 1379a 224679i bk11: 1277a 225762i bk12: 1401a 223679i bk13: 1386a 223575i bk14: 1403a 222703i bk15: 1369a 224387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554948
Row_Buffer_Locality_read = 0.666772
Row_Buffer_Locality_write = 0.254013
Bank_Level_Parallism = 7.228116
Bank_Level_Parallism_Col = 5.041875
Bank_Level_Parallism_Ready = 2.396619
write_to_read_ratio_blp_rw_average = 0.505654
GrpLevelPara = 2.694287 

BW Util details:
bwutil = 0.152888 
total_CMD = 270851 
util_bw = 41410 
Wasted_Col = 53109 
Wasted_Row = 11059 
Idle = 165273 

BW Util Bottlenecks: 
RCDc_limit = 52630 
RCDWRc_limit = 28708 
WTRc_limit = 30743 
RTWc_limit = 110969 
CCDLc_limit = 20859 
rwq = 0 
CCDLc_limit_alone = 11657 
WTRc_limit_alone = 28071 
RTWc_limit_alone = 104439 

Commands details: 
total_CMD = 270851 
n_nop = 214319 
Read = 22132 
Write = 0 
L2_Alloc = 0 
L2_WB = 19278 
n_act = 13510 
n_pre = 13494 
n_ref = 0 
n_req = 30356 
total_req = 41410 

Dual Bus Interface Util: 
issued_total_row = 27004 
issued_total_col = 41410 
Row_Bus_Util =  0.099701 
CoL_Bus_Util = 0.152888 
Either_Row_CoL_Bus_Util = 0.208720 
Issued_on_Two_Bus_Simul_Util = 0.043869 
issued_two_Eff = 0.210182 
queue_avg = 8.456015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.45601
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214682 n_act=13375 n_pre=13359 n_ref_event=0 n_req=30305 n_rd=22107 n_rd_L2_A=0 n_write=0 n_wr_bk=19302 bw_util=0.1529
n_activity=120130 dram_eff=0.3447
bk0: 1395a 224252i bk1: 1451a 222421i bk2: 1462a 223956i bk3: 1373a 227767i bk4: 1349a 231314i bk5: 1426a 227676i bk6: 1320a 227614i bk7: 1329a 225926i bk8: 1325a 225224i bk9: 1289a 226031i bk10: 1454a 224026i bk11: 1389a 223973i bk12: 1329a 224473i bk13: 1404a 219940i bk14: 1378a 224023i bk15: 1434a 223430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558654
Row_Buffer_Locality_read = 0.669788
Row_Buffer_Locality_write = 0.258966
Bank_Level_Parallism = 7.266125
Bank_Level_Parallism_Col = 5.077202
Bank_Level_Parallism_Ready = 2.439759
write_to_read_ratio_blp_rw_average = 0.503026
GrpLevelPara = 2.690362 

BW Util details:
bwutil = 0.152885 
total_CMD = 270851 
util_bw = 41409 
Wasted_Col = 52650 
Wasted_Row = 10794 
Idle = 165998 

BW Util Bottlenecks: 
RCDc_limit = 52107 
RCDWRc_limit = 27810 
WTRc_limit = 30217 
RTWc_limit = 110453 
CCDLc_limit = 20590 
rwq = 0 
CCDLc_limit_alone = 11576 
WTRc_limit_alone = 27713 
RTWc_limit_alone = 103943 

Commands details: 
total_CMD = 270851 
n_nop = 214682 
Read = 22107 
Write = 0 
L2_Alloc = 0 
L2_WB = 19302 
n_act = 13375 
n_pre = 13359 
n_ref = 0 
n_req = 30305 
total_req = 41409 

Dual Bus Interface Util: 
issued_total_row = 26734 
issued_total_col = 41409 
Row_Bus_Util =  0.098704 
CoL_Bus_Util = 0.152885 
Either_Row_CoL_Bus_Util = 0.207380 
Issued_on_Two_Bus_Simul_Util = 0.044209 
issued_two_Eff = 0.213178 
queue_avg = 8.744597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.7446
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214174 n_act=13539 n_pre=13523 n_ref_event=0 n_req=30539 n_rd=22217 n_rd_L2_A=0 n_write=0 n_wr_bk=19465 bw_util=0.1539
n_activity=119837 dram_eff=0.3478
bk0: 1414a 222941i bk1: 1409a 223792i bk2: 1465a 222228i bk3: 1434a 225999i bk4: 1436a 226799i bk5: 1425a 227468i bk6: 1318a 225295i bk7: 1331a 224625i bk8: 1359a 225411i bk9: 1340a 224243i bk10: 1417a 224426i bk11: 1415a 223185i bk12: 1308a 224364i bk13: 1288a 225166i bk14: 1436a 224037i bk15: 1422a 222448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556665
Row_Buffer_Locality_read = 0.670613
Row_Buffer_Locality_write = 0.252463
Bank_Level_Parallism = 7.343496
Bank_Level_Parallism_Col = 5.091884
Bank_Level_Parallism_Ready = 2.451010
write_to_read_ratio_blp_rw_average = 0.504309
GrpLevelPara = 2.689211 

BW Util details:
bwutil = 0.153893 
total_CMD = 270851 
util_bw = 41682 
Wasted_Col = 52950 
Wasted_Row = 10458 
Idle = 165761 

BW Util Bottlenecks: 
RCDc_limit = 52654 
RCDWRc_limit = 28688 
WTRc_limit = 30794 
RTWc_limit = 111841 
CCDLc_limit = 21157 
rwq = 0 
CCDLc_limit_alone = 11768 
WTRc_limit_alone = 27959 
RTWc_limit_alone = 105287 

Commands details: 
total_CMD = 270851 
n_nop = 214174 
Read = 22217 
Write = 0 
L2_Alloc = 0 
L2_WB = 19465 
n_act = 13539 
n_pre = 13523 
n_ref = 0 
n_req = 30539 
total_req = 41682 

Dual Bus Interface Util: 
issued_total_row = 27062 
issued_total_col = 41682 
Row_Bus_Util =  0.099915 
CoL_Bus_Util = 0.153893 
Either_Row_CoL_Bus_Util = 0.209255 
Issued_on_Two_Bus_Simul_Util = 0.044552 
issued_two_Eff = 0.212908 
queue_avg = 8.844604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.8446
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214006 n_act=13648 n_pre=13632 n_ref_event=0 n_req=30623 n_rd=22295 n_rd_L2_A=0 n_write=0 n_wr_bk=19441 bw_util=0.1541
n_activity=120001 dram_eff=0.3478
bk0: 1414a 224067i bk1: 1424a 223277i bk2: 1423a 224048i bk3: 1421a 224732i bk4: 1376a 229338i bk5: 1437a 228085i bk6: 1315a 226808i bk7: 1367a 226081i bk8: 1343a 224151i bk9: 1380a 224493i bk10: 1390a 223383i bk11: 1410a 224326i bk12: 1367a 223482i bk13: 1414a 222556i bk14: 1423a 222626i bk15: 1391a 223489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554322
Row_Buffer_Locality_read = 0.667952
Row_Buffer_Locality_write = 0.250120
Bank_Level_Parallism = 7.308888
Bank_Level_Parallism_Col = 5.063266
Bank_Level_Parallism_Ready = 2.436769
write_to_read_ratio_blp_rw_average = 0.509937
GrpLevelPara = 2.696110 

BW Util details:
bwutil = 0.154092 
total_CMD = 270851 
util_bw = 41736 
Wasted_Col = 52861 
Wasted_Row = 10658 
Idle = 165596 

BW Util Bottlenecks: 
RCDc_limit = 52090 
RCDWRc_limit = 28986 
WTRc_limit = 29209 
RTWc_limit = 112182 
CCDLc_limit = 20465 
rwq = 0 
CCDLc_limit_alone = 11368 
WTRc_limit_alone = 26676 
RTWc_limit_alone = 105618 

Commands details: 
total_CMD = 270851 
n_nop = 214006 
Read = 22295 
Write = 0 
L2_Alloc = 0 
L2_WB = 19441 
n_act = 13648 
n_pre = 13632 
n_ref = 0 
n_req = 30623 
total_req = 41736 

Dual Bus Interface Util: 
issued_total_row = 27280 
issued_total_col = 41736 
Row_Bus_Util =  0.100720 
CoL_Bus_Util = 0.154092 
Either_Row_CoL_Bus_Util = 0.209876 
Issued_on_Two_Bus_Simul_Util = 0.044936 
issued_two_Eff = 0.214109 
queue_avg = 8.558731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.55873
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214456 n_act=13479 n_pre=13463 n_ref_event=0 n_req=30310 n_rd=22007 n_rd_L2_A=0 n_write=0 n_wr_bk=19496 bw_util=0.1532
n_activity=118076 dram_eff=0.3515
bk0: 1392a 223378i bk1: 1385a 223314i bk2: 1411a 224852i bk3: 1418a 223915i bk4: 1470a 227289i bk5: 1364a 228205i bk6: 1353a 225965i bk7: 1276a 227302i bk8: 1274a 225977i bk9: 1399a 224176i bk10: 1352a 224075i bk11: 1415a 223587i bk12: 1413a 223185i bk13: 1319a 223737i bk14: 1364a 225189i bk15: 1402a 221204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555295
Row_Buffer_Locality_read = 0.670832
Row_Buffer_Locality_write = 0.249067
Bank_Level_Parallism = 7.403038
Bank_Level_Parallism_Col = 5.129297
Bank_Level_Parallism_Ready = 2.464737
write_to_read_ratio_blp_rw_average = 0.509475
GrpLevelPara = 2.720565 

BW Util details:
bwutil = 0.153232 
total_CMD = 270851 
util_bw = 41503 
Wasted_Col = 51960 
Wasted_Row = 10356 
Idle = 167032 

BW Util Bottlenecks: 
RCDc_limit = 51462 
RCDWRc_limit = 28951 
WTRc_limit = 30476 
RTWc_limit = 111369 
CCDLc_limit = 20567 
rwq = 0 
CCDLc_limit_alone = 11438 
WTRc_limit_alone = 27797 
RTWc_limit_alone = 104919 

Commands details: 
total_CMD = 270851 
n_nop = 214456 
Read = 22007 
Write = 0 
L2_Alloc = 0 
L2_WB = 19496 
n_act = 13479 
n_pre = 13463 
n_ref = 0 
n_req = 30310 
total_req = 41503 

Dual Bus Interface Util: 
issued_total_row = 26942 
issued_total_col = 41503 
Row_Bus_Util =  0.099472 
CoL_Bus_Util = 0.153232 
Either_Row_CoL_Bus_Util = 0.208214 
Issued_on_Two_Bus_Simul_Util = 0.044489 
issued_two_Eff = 0.213671 
queue_avg = 8.827975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.82798
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214500 n_act=13330 n_pre=13314 n_ref_event=0 n_req=30324 n_rd=22088 n_rd_L2_A=0 n_write=0 n_wr_bk=19350 bw_util=0.153
n_activity=119862 dram_eff=0.3457
bk0: 1405a 224253i bk1: 1442a 222623i bk2: 1372a 227193i bk3: 1387a 225058i bk4: 1424a 227517i bk5: 1362a 228136i bk6: 1309a 227578i bk7: 1283a 225247i bk8: 1364a 222929i bk9: 1382a 224758i bk10: 1371a 223474i bk11: 1324a 223264i bk12: 1393a 223791i bk13: 1435a 221928i bk14: 1445a 223801i bk15: 1390a 222756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560414
Row_Buffer_Locality_read = 0.673578
Row_Buffer_Locality_write = 0.256921
Bank_Level_Parallism = 7.314244
Bank_Level_Parallism_Col = 5.146249
Bank_Level_Parallism_Ready = 2.462305
write_to_read_ratio_blp_rw_average = 0.514328
GrpLevelPara = 2.708770 

BW Util details:
bwutil = 0.152992 
total_CMD = 270851 
util_bw = 41438 
Wasted_Col = 52826 
Wasted_Row = 10960 
Idle = 165627 

BW Util Bottlenecks: 
RCDc_limit = 51599 
RCDWRc_limit = 28831 
WTRc_limit = 30761 
RTWc_limit = 115664 
CCDLc_limit = 21430 
rwq = 0 
CCDLc_limit_alone = 11689 
WTRc_limit_alone = 27974 
RTWc_limit_alone = 108710 

Commands details: 
total_CMD = 270851 
n_nop = 214500 
Read = 22088 
Write = 0 
L2_Alloc = 0 
L2_WB = 19350 
n_act = 13330 
n_pre = 13314 
n_ref = 0 
n_req = 30324 
total_req = 41438 

Dual Bus Interface Util: 
issued_total_row = 26644 
issued_total_col = 41438 
Row_Bus_Util =  0.098371 
CoL_Bus_Util = 0.152992 
Either_Row_CoL_Bus_Util = 0.208052 
Issued_on_Two_Bus_Simul_Util = 0.043312 
issued_two_Eff = 0.208177 
queue_avg = 8.882795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.8828
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214251 n_act=13505 n_pre=13489 n_ref_event=0 n_req=30407 n_rd=22142 n_rd_L2_A=0 n_write=0 n_wr_bk=19386 bw_util=0.1533
n_activity=118824 dram_eff=0.3495
bk0: 1456a 223528i bk1: 1422a 225628i bk2: 1427a 225564i bk3: 1439a 224568i bk4: 1397a 227451i bk5: 1321a 229979i bk6: 1281a 227557i bk7: 1227a 228522i bk8: 1385a 224426i bk9: 1287a 224323i bk10: 1319a 225212i bk11: 1550a 220123i bk12: 1378a 222226i bk13: 1434a 222893i bk14: 1431a 222522i bk15: 1388a 221122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555859
Row_Buffer_Locality_read = 0.668323
Row_Buffer_Locality_write = 0.254567
Bank_Level_Parallism = 7.359458
Bank_Level_Parallism_Col = 5.072112
Bank_Level_Parallism_Ready = 2.452923
write_to_read_ratio_blp_rw_average = 0.515425
GrpLevelPara = 2.713818 

BW Util details:
bwutil = 0.153324 
total_CMD = 270851 
util_bw = 41528 
Wasted_Col = 52711 
Wasted_Row = 10168 
Idle = 166444 

BW Util Bottlenecks: 
RCDc_limit = 52283 
RCDWRc_limit = 29002 
WTRc_limit = 29269 
RTWc_limit = 114198 
CCDLc_limit = 20994 
rwq = 0 
CCDLc_limit_alone = 11898 
WTRc_limit_alone = 26743 
RTWc_limit_alone = 107628 

Commands details: 
total_CMD = 270851 
n_nop = 214251 
Read = 22142 
Write = 0 
L2_Alloc = 0 
L2_WB = 19386 
n_act = 13505 
n_pre = 13489 
n_ref = 0 
n_req = 30407 
total_req = 41528 

Dual Bus Interface Util: 
issued_total_row = 26994 
issued_total_col = 41528 
Row_Bus_Util =  0.099664 
CoL_Bus_Util = 0.153324 
Either_Row_CoL_Bus_Util = 0.208971 
Issued_on_Two_Bus_Simul_Util = 0.044017 
issued_two_Eff = 0.210636 
queue_avg = 8.917346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.91735
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214336 n_act=13384 n_pre=13368 n_ref_event=0 n_req=30375 n_rd=22111 n_rd_L2_A=0 n_write=0 n_wr_bk=19396 bw_util=0.1532
n_activity=120496 dram_eff=0.3445
bk0: 1496a 224588i bk1: 1438a 222899i bk2: 1455a 222262i bk3: 1403a 226446i bk4: 1356a 228681i bk5: 1380a 229687i bk6: 1269a 225501i bk7: 1410a 226187i bk8: 1263a 227511i bk9: 1361a 224456i bk10: 1440a 224570i bk11: 1413a 224409i bk12: 1309a 224711i bk13: 1378a 222491i bk14: 1393a 222650i bk15: 1347a 224134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559375
Row_Buffer_Locality_read = 0.672697
Row_Buffer_Locality_write = 0.256171
Bank_Level_Parallism = 7.190129
Bank_Level_Parallism_Col = 5.053940
Bank_Level_Parallism_Ready = 2.422820
write_to_read_ratio_blp_rw_average = 0.504842
GrpLevelPara = 2.676489 

BW Util details:
bwutil = 0.153247 
total_CMD = 270851 
util_bw = 41507 
Wasted_Col = 53390 
Wasted_Row = 11194 
Idle = 164760 

BW Util Bottlenecks: 
RCDc_limit = 51998 
RCDWRc_limit = 28539 
WTRc_limit = 29597 
RTWc_limit = 112379 
CCDLc_limit = 21013 
rwq = 0 
CCDLc_limit_alone = 11689 
WTRc_limit_alone = 26917 
RTWc_limit_alone = 105735 

Commands details: 
total_CMD = 270851 
n_nop = 214336 
Read = 22111 
Write = 0 
L2_Alloc = 0 
L2_WB = 19396 
n_act = 13384 
n_pre = 13368 
n_ref = 0 
n_req = 30375 
total_req = 41507 

Dual Bus Interface Util: 
issued_total_row = 26752 
issued_total_col = 41507 
Row_Bus_Util =  0.098770 
CoL_Bus_Util = 0.153247 
Either_Row_CoL_Bus_Util = 0.208657 
Issued_on_Two_Bus_Simul_Util = 0.043360 
issued_two_Eff = 0.207803 
queue_avg = 8.819894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.81989
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214368 n_act=13429 n_pre=13413 n_ref_event=0 n_req=30466 n_rd=22188 n_rd_L2_A=0 n_write=0 n_wr_bk=19308 bw_util=0.1532
n_activity=120843 dram_eff=0.3434
bk0: 1359a 225389i bk1: 1427a 224627i bk2: 1407a 226497i bk3: 1431a 224474i bk4: 1424a 227874i bk5: 1358a 227987i bk6: 1313a 225963i bk7: 1358a 224926i bk8: 1323a 224478i bk9: 1396a 225077i bk10: 1463a 222926i bk11: 1389a 223575i bk12: 1429a 223496i bk13: 1313a 225019i bk14: 1419a 224427i bk15: 1379a 224035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559214
Row_Buffer_Locality_read = 0.673652
Row_Buffer_Locality_write = 0.252476
Bank_Level_Parallism = 7.228675
Bank_Level_Parallism_Col = 5.048228
Bank_Level_Parallism_Ready = 2.424908
write_to_read_ratio_blp_rw_average = 0.508420
GrpLevelPara = 2.698872 

BW Util details:
bwutil = 0.153206 
total_CMD = 270851 
util_bw = 41496 
Wasted_Col = 52867 
Wasted_Row = 11232 
Idle = 165256 

BW Util Bottlenecks: 
RCDc_limit = 51665 
RCDWRc_limit = 29089 
WTRc_limit = 30035 
RTWc_limit = 111192 
CCDLc_limit = 20390 
rwq = 0 
CCDLc_limit_alone = 11165 
WTRc_limit_alone = 27321 
RTWc_limit_alone = 104681 

Commands details: 
total_CMD = 270851 
n_nop = 214368 
Read = 22188 
Write = 0 
L2_Alloc = 0 
L2_WB = 19308 
n_act = 13429 
n_pre = 13413 
n_ref = 0 
n_req = 30466 
total_req = 41496 

Dual Bus Interface Util: 
issued_total_row = 26842 
issued_total_col = 41496 
Row_Bus_Util =  0.099102 
CoL_Bus_Util = 0.153206 
Either_Row_CoL_Bus_Util = 0.208539 
Issued_on_Two_Bus_Simul_Util = 0.043769 
issued_two_Eff = 0.209886 
queue_avg = 8.794393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.79439
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=215018 n_act=13234 n_pre=13218 n_ref_event=0 n_req=30028 n_rd=21743 n_rd_L2_A=0 n_write=0 n_wr_bk=19466 bw_util=0.1521
n_activity=117642 dram_eff=0.3503
bk0: 1437a 223806i bk1: 1415a 223046i bk2: 1424a 225513i bk3: 1478a 226357i bk4: 1346a 229758i bk5: 1337a 227391i bk6: 1289a 226541i bk7: 1288a 226299i bk8: 1307a 227845i bk9: 1316a 223920i bk10: 1358a 225744i bk11: 1309a 226439i bk12: 1357a 224918i bk13: 1384a 224243i bk14: 1389a 224547i bk15: 1309a 224287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559278
Row_Buffer_Locality_read = 0.676908
Row_Buffer_Locality_write = 0.250573
Bank_Level_Parallism = 7.272806
Bank_Level_Parallism_Col = 5.057184
Bank_Level_Parallism_Ready = 2.425344
write_to_read_ratio_blp_rw_average = 0.512004
GrpLevelPara = 2.699709 

BW Util details:
bwutil = 0.152146 
total_CMD = 270851 
util_bw = 41209 
Wasted_Col = 51890 
Wasted_Row = 10436 
Idle = 167316 

BW Util Bottlenecks: 
RCDc_limit = 49849 
RCDWRc_limit = 29035 
WTRc_limit = 29592 
RTWc_limit = 110196 
CCDLc_limit = 20767 
rwq = 0 
CCDLc_limit_alone = 11569 
WTRc_limit_alone = 27006 
RTWc_limit_alone = 103584 

Commands details: 
total_CMD = 270851 
n_nop = 215018 
Read = 21743 
Write = 0 
L2_Alloc = 0 
L2_WB = 19466 
n_act = 13234 
n_pre = 13218 
n_ref = 0 
n_req = 30028 
total_req = 41209 

Dual Bus Interface Util: 
issued_total_row = 26452 
issued_total_col = 41209 
Row_Bus_Util =  0.097663 
CoL_Bus_Util = 0.152146 
Either_Row_CoL_Bus_Util = 0.206139 
Issued_on_Two_Bus_Simul_Util = 0.043670 
issued_two_Eff = 0.211846 
queue_avg = 8.572079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.57208
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214286 n_act=13453 n_pre=13437 n_ref_event=0 n_req=30611 n_rd=22269 n_rd_L2_A=0 n_write=0 n_wr_bk=19509 bw_util=0.1542
n_activity=119256 dram_eff=0.3503
bk0: 1421a 223160i bk1: 1469a 221659i bk2: 1423a 225428i bk3: 1460a 223129i bk4: 1287a 228546i bk5: 1348a 228831i bk6: 1314a 225460i bk7: 1374a 223464i bk8: 1298a 225486i bk9: 1403a 225237i bk10: 1424a 222585i bk11: 1368a 225716i bk12: 1449a 222435i bk13: 1357a 224248i bk14: 1418a 222941i bk15: 1456a 222786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560517
Row_Buffer_Locality_read = 0.675648
Row_Buffer_Locality_write = 0.253177
Bank_Level_Parallism = 7.402348
Bank_Level_Parallism_Col = 5.180865
Bank_Level_Parallism_Ready = 2.457418
write_to_read_ratio_blp_rw_average = 0.508521
GrpLevelPara = 2.720664 

BW Util details:
bwutil = 0.154247 
total_CMD = 270851 
util_bw = 41778 
Wasted_Col = 52079 
Wasted_Row = 10585 
Idle = 166409 

BW Util Bottlenecks: 
RCDc_limit = 51276 
RCDWRc_limit = 28627 
WTRc_limit = 29738 
RTWc_limit = 113490 
CCDLc_limit = 20869 
rwq = 0 
CCDLc_limit_alone = 11385 
WTRc_limit_alone = 26939 
RTWc_limit_alone = 106805 

Commands details: 
total_CMD = 270851 
n_nop = 214286 
Read = 22269 
Write = 0 
L2_Alloc = 0 
L2_WB = 19509 
n_act = 13453 
n_pre = 13437 
n_ref = 0 
n_req = 30611 
total_req = 41778 

Dual Bus Interface Util: 
issued_total_row = 26890 
issued_total_col = 41778 
Row_Bus_Util =  0.099280 
CoL_Bus_Util = 0.154247 
Either_Row_CoL_Bus_Util = 0.208842 
Issued_on_Two_Bus_Simul_Util = 0.044685 
issued_two_Eff = 0.213966 
queue_avg = 9.130814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.13081
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=213954 n_act=13596 n_pre=13580 n_ref_event=0 n_req=30686 n_rd=22346 n_rd_L2_A=0 n_write=0 n_wr_bk=19556 bw_util=0.1547
n_activity=118815 dram_eff=0.3527
bk0: 1395a 223871i bk1: 1417a 223292i bk2: 1384a 225311i bk3: 1440a 225269i bk4: 1407a 227451i bk5: 1487a 226499i bk6: 1275a 225510i bk7: 1337a 224317i bk8: 1310a 224494i bk9: 1397a 224349i bk10: 1322a 223910i bk11: 1434a 222948i bk12: 1479a 221264i bk13: 1372a 221133i bk14: 1435a 222607i bk15: 1455a 222702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556931
Row_Buffer_Locality_read = 0.671977
Row_Buffer_Locality_write = 0.248681
Bank_Level_Parallism = 7.461347
Bank_Level_Parallism_Col = 5.187057
Bank_Level_Parallism_Ready = 2.446280
write_to_read_ratio_blp_rw_average = 0.511759
GrpLevelPara = 2.734421 

BW Util details:
bwutil = 0.154705 
total_CMD = 270851 
util_bw = 41902 
Wasted_Col = 52122 
Wasted_Row = 10431 
Idle = 166396 

BW Util Bottlenecks: 
RCDc_limit = 51641 
RCDWRc_limit = 28676 
WTRc_limit = 30102 
RTWc_limit = 114746 
CCDLc_limit = 20994 
rwq = 0 
CCDLc_limit_alone = 11478 
WTRc_limit_alone = 27424 
RTWc_limit_alone = 107908 

Commands details: 
total_CMD = 270851 
n_nop = 213954 
Read = 22346 
Write = 0 
L2_Alloc = 0 
L2_WB = 19556 
n_act = 13596 
n_pre = 13580 
n_ref = 0 
n_req = 30686 
total_req = 41902 

Dual Bus Interface Util: 
issued_total_row = 27176 
issued_total_col = 41902 
Row_Bus_Util =  0.100336 
CoL_Bus_Util = 0.154705 
Either_Row_CoL_Bus_Util = 0.210068 
Issued_on_Two_Bus_Simul_Util = 0.044973 
issued_two_Eff = 0.214089 
queue_avg = 8.957911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.95791
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214136 n_act=13509 n_pre=13493 n_ref_event=0 n_req=30573 n_rd=22320 n_rd_L2_A=0 n_write=0 n_wr_bk=19383 bw_util=0.154
n_activity=117966 dram_eff=0.3535
bk0: 1448a 222890i bk1: 1459a 222942i bk2: 1420a 222958i bk3: 1448a 225101i bk4: 1357a 227597i bk5: 1401a 226774i bk6: 1281a 227431i bk7: 1307a 228271i bk8: 1261a 223818i bk9: 1397a 222814i bk10: 1477a 222319i bk11: 1389a 223583i bk12: 1306a 226102i bk13: 1402a 222664i bk14: 1426a 221655i bk15: 1541a 223029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558140
Row_Buffer_Locality_read = 0.671102
Row_Buffer_Locality_write = 0.252635
Bank_Level_Parallism = 7.455809
Bank_Level_Parallism_Col = 5.167126
Bank_Level_Parallism_Ready = 2.434645
write_to_read_ratio_blp_rw_average = 0.510833
GrpLevelPara = 2.726242 

BW Util details:
bwutil = 0.153970 
total_CMD = 270851 
util_bw = 41703 
Wasted_Col = 51987 
Wasted_Row = 10154 
Idle = 167007 

BW Util Bottlenecks: 
RCDc_limit = 51900 
RCDWRc_limit = 28610 
WTRc_limit = 29374 
RTWc_limit = 114531 
CCDLc_limit = 21207 
rwq = 0 
CCDLc_limit_alone = 11783 
WTRc_limit_alone = 26796 
RTWc_limit_alone = 107685 

Commands details: 
total_CMD = 270851 
n_nop = 214136 
Read = 22320 
Write = 0 
L2_Alloc = 0 
L2_WB = 19383 
n_act = 13509 
n_pre = 13493 
n_ref = 0 
n_req = 30573 
total_req = 41703 

Dual Bus Interface Util: 
issued_total_row = 27002 
issued_total_col = 41703 
Row_Bus_Util =  0.099693 
CoL_Bus_Util = 0.153970 
Either_Row_CoL_Bus_Util = 0.209396 
Issued_on_Two_Bus_Simul_Util = 0.044268 
issued_two_Eff = 0.211408 
queue_avg = 8.824974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.82497
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=213755 n_act=13611 n_pre=13595 n_ref_event=0 n_req=30706 n_rd=22240 n_rd_L2_A=0 n_write=0 n_wr_bk=19716 bw_util=0.1549
n_activity=120254 dram_eff=0.3489
bk0: 1437a 220949i bk1: 1480a 221696i bk2: 1464a 223047i bk3: 1404a 226547i bk4: 1271a 230635i bk5: 1409a 228105i bk6: 1293a 226077i bk7: 1318a 226922i bk8: 1339a 225985i bk9: 1376a 222453i bk10: 1406a 222465i bk11: 1426a 222871i bk12: 1373a 224338i bk13: 1410a 223303i bk14: 1451a 221911i bk15: 1383a 221940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556732
Row_Buffer_Locality_read = 0.673696
Row_Buffer_Locality_write = 0.249468
Bank_Level_Parallism = 7.339059
Bank_Level_Parallism_Col = 5.105377
Bank_Level_Parallism_Ready = 2.438817
write_to_read_ratio_blp_rw_average = 0.511406
GrpLevelPara = 2.711423 

BW Util details:
bwutil = 0.154904 
total_CMD = 270851 
util_bw = 41956 
Wasted_Col = 52680 
Wasted_Row = 10974 
Idle = 165241 

BW Util Bottlenecks: 
RCDc_limit = 51591 
RCDWRc_limit = 29231 
WTRc_limit = 29339 
RTWc_limit = 113419 
CCDLc_limit = 21104 
rwq = 0 
CCDLc_limit_alone = 11542 
WTRc_limit_alone = 26673 
RTWc_limit_alone = 106523 

Commands details: 
total_CMD = 270851 
n_nop = 213755 
Read = 22240 
Write = 0 
L2_Alloc = 0 
L2_WB = 19716 
n_act = 13611 
n_pre = 13595 
n_ref = 0 
n_req = 30706 
total_req = 41956 

Dual Bus Interface Util: 
issued_total_row = 27206 
issued_total_col = 41956 
Row_Bus_Util =  0.100446 
CoL_Bus_Util = 0.154904 
Either_Row_CoL_Bus_Util = 0.210802 
Issued_on_Two_Bus_Simul_Util = 0.044548 
issued_two_Eff = 0.211328 
queue_avg = 8.962466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.96247
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=213952 n_act=13604 n_pre=13588 n_ref_event=0 n_req=30566 n_rd=22210 n_rd_L2_A=0 n_write=0 n_wr_bk=19568 bw_util=0.1542
n_activity=120081 dram_eff=0.3479
bk0: 1418a 223989i bk1: 1398a 224197i bk2: 1392a 224828i bk3: 1414a 223722i bk4: 1358a 228460i bk5: 1476a 227129i bk6: 1204a 228381i bk7: 1290a 225675i bk8: 1378a 224209i bk9: 1358a 225037i bk10: 1482a 222049i bk11: 1392a 222097i bk12: 1513a 221267i bk13: 1389a 223853i bk14: 1336a 224454i bk15: 1412a 222784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554930
Row_Buffer_Locality_read = 0.667942
Row_Buffer_Locality_write = 0.254548
Bank_Level_Parallism = 7.320725
Bank_Level_Parallism_Col = 5.114696
Bank_Level_Parallism_Ready = 2.447508
write_to_read_ratio_blp_rw_average = 0.504035
GrpLevelPara = 2.705413 

BW Util details:
bwutil = 0.154247 
total_CMD = 270851 
util_bw = 41778 
Wasted_Col = 52734 
Wasted_Row = 10949 
Idle = 165390 

BW Util Bottlenecks: 
RCDc_limit = 52497 
RCDWRc_limit = 29021 
WTRc_limit = 31841 
RTWc_limit = 110118 
CCDLc_limit = 20531 
rwq = 0 
CCDLc_limit_alone = 11235 
WTRc_limit_alone = 28932 
RTWc_limit_alone = 103731 

Commands details: 
total_CMD = 270851 
n_nop = 213952 
Read = 22210 
Write = 0 
L2_Alloc = 0 
L2_WB = 19568 
n_act = 13604 
n_pre = 13588 
n_ref = 0 
n_req = 30566 
total_req = 41778 

Dual Bus Interface Util: 
issued_total_row = 27192 
issued_total_col = 41778 
Row_Bus_Util =  0.100395 
CoL_Bus_Util = 0.154247 
Either_Row_CoL_Bus_Util = 0.210075 
Issued_on_Two_Bus_Simul_Util = 0.044567 
issued_two_Eff = 0.212148 
queue_avg = 8.649361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.64936
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214213 n_act=13411 n_pre=13395 n_ref_event=0 n_req=30561 n_rd=22196 n_rd_L2_A=0 n_write=0 n_wr_bk=19638 bw_util=0.1545
n_activity=118097 dram_eff=0.3542
bk0: 1426a 222973i bk1: 1421a 222049i bk2: 1387a 224548i bk3: 1460a 224635i bk4: 1333a 229405i bk5: 1360a 227215i bk6: 1326a 226043i bk7: 1345a 225031i bk8: 1421a 223875i bk9: 1417a 223333i bk10: 1359a 223882i bk11: 1376a 224861i bk12: 1409a 224002i bk13: 1401a 223364i bk14: 1406a 223671i bk15: 1349a 225208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561173
Row_Buffer_Locality_read = 0.676338
Row_Buffer_Locality_write = 0.255589
Bank_Level_Parallism = 7.407982
Bank_Level_Parallism_Col = 5.151100
Bank_Level_Parallism_Ready = 2.442272
write_to_read_ratio_blp_rw_average = 0.515543
GrpLevelPara = 2.721771 

BW Util details:
bwutil = 0.154454 
total_CMD = 270851 
util_bw = 41834 
Wasted_Col = 51816 
Wasted_Row = 10303 
Idle = 166898 

BW Util Bottlenecks: 
RCDc_limit = 50485 
RCDWRc_limit = 28854 
WTRc_limit = 30105 
RTWc_limit = 112787 
CCDLc_limit = 20909 
rwq = 0 
CCDLc_limit_alone = 11431 
WTRc_limit_alone = 27343 
RTWc_limit_alone = 106071 

Commands details: 
total_CMD = 270851 
n_nop = 214213 
Read = 22196 
Write = 0 
L2_Alloc = 0 
L2_WB = 19638 
n_act = 13411 
n_pre = 13395 
n_ref = 0 
n_req = 30561 
total_req = 41834 

Dual Bus Interface Util: 
issued_total_row = 26806 
issued_total_col = 41834 
Row_Bus_Util =  0.098970 
CoL_Bus_Util = 0.154454 
Either_Row_CoL_Bus_Util = 0.209111 
Issued_on_Two_Bus_Simul_Util = 0.044312 
issued_two_Eff = 0.211907 
queue_avg = 8.955433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.95543
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=213115 n_act=13690 n_pre=13674 n_ref_event=0 n_req=31092 n_rd=22665 n_rd_L2_A=0 n_write=0 n_wr_bk=19824 bw_util=0.1569
n_activity=118476 dram_eff=0.3586
bk0: 1473a 223432i bk1: 1428a 222788i bk2: 1400a 222283i bk3: 1434a 223919i bk4: 1475a 226948i bk5: 1358a 228693i bk6: 1399a 224042i bk7: 1325a 224362i bk8: 1412a 222728i bk9: 1393a 224762i bk10: 1444a 220810i bk11: 1424a 223559i bk12: 1419a 222807i bk13: 1401a 221847i bk14: 1397a 222468i bk15: 1483a 221336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559694
Row_Buffer_Locality_read = 0.673726
Row_Buffer_Locality_write = 0.252996
Bank_Level_Parallism = 7.553025
Bank_Level_Parallism_Col = 5.206145
Bank_Level_Parallism_Ready = 2.462967
write_to_read_ratio_blp_rw_average = 0.514747
GrpLevelPara = 2.748436 

BW Util details:
bwutil = 0.156872 
total_CMD = 270851 
util_bw = 42489 
Wasted_Col = 51972 
Wasted_Row = 9858 
Idle = 166532 

BW Util Bottlenecks: 
RCDc_limit = 52033 
RCDWRc_limit = 29045 
WTRc_limit = 28790 
RTWc_limit = 115840 
CCDLc_limit = 21020 
rwq = 0 
CCDLc_limit_alone = 11716 
WTRc_limit_alone = 26250 
RTWc_limit_alone = 109076 

Commands details: 
total_CMD = 270851 
n_nop = 213115 
Read = 22665 
Write = 0 
L2_Alloc = 0 
L2_WB = 19824 
n_act = 13690 
n_pre = 13674 
n_ref = 0 
n_req = 31092 
total_req = 42489 

Dual Bus Interface Util: 
issued_total_row = 27364 
issued_total_col = 42489 
Row_Bus_Util =  0.101030 
CoL_Bus_Util = 0.156872 
Either_Row_CoL_Bus_Util = 0.213165 
Issued_on_Two_Bus_Simul_Util = 0.044737 
issued_two_Eff = 0.209869 
queue_avg = 9.072309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.07231
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=213745 n_act=13592 n_pre=13576 n_ref_event=0 n_req=30771 n_rd=22343 n_rd_L2_A=0 n_write=0 n_wr_bk=19817 bw_util=0.1557
n_activity=118179 dram_eff=0.3567
bk0: 1405a 224264i bk1: 1416a 222993i bk2: 1442a 224110i bk3: 1417a 224642i bk4: 1288a 229091i bk5: 1362a 228289i bk6: 1409a 223602i bk7: 1249a 226677i bk8: 1383a 223613i bk9: 1365a 222316i bk10: 1445a 222660i bk11: 1514a 221932i bk12: 1470a 222752i bk13: 1382a 222433i bk14: 1427a 223169i bk15: 1369a 223977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558285
Row_Buffer_Locality_read = 0.671664
Row_Buffer_Locality_write = 0.257712
Bank_Level_Parallism = 7.492530
Bank_Level_Parallism_Col = 5.172400
Bank_Level_Parallism_Ready = 2.453202
write_to_read_ratio_blp_rw_average = 0.510615
GrpLevelPara = 2.729148 

BW Util details:
bwutil = 0.155658 
total_CMD = 270851 
util_bw = 42160 
Wasted_Col = 51509 
Wasted_Row = 10150 
Idle = 167032 

BW Util Bottlenecks: 
RCDc_limit = 51245 
RCDWRc_limit = 28893 
WTRc_limit = 30481 
RTWc_limit = 111091 
CCDLc_limit = 20583 
rwq = 0 
CCDLc_limit_alone = 11484 
WTRc_limit_alone = 27773 
RTWc_limit_alone = 104700 

Commands details: 
total_CMD = 270851 
n_nop = 213745 
Read = 22343 
Write = 0 
L2_Alloc = 0 
L2_WB = 19817 
n_act = 13592 
n_pre = 13576 
n_ref = 0 
n_req = 30771 
total_req = 42160 

Dual Bus Interface Util: 
issued_total_row = 27168 
issued_total_col = 42160 
Row_Bus_Util =  0.100306 
CoL_Bus_Util = 0.155658 
Either_Row_CoL_Bus_Util = 0.210839 
Issued_on_Two_Bus_Simul_Util = 0.045124 
issued_two_Eff = 0.214023 
queue_avg = 8.834256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.83426
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=213752 n_act=13591 n_pre=13575 n_ref_event=0 n_req=30738 n_rd=22289 n_rd_L2_A=0 n_write=0 n_wr_bk=19659 bw_util=0.1549
n_activity=119197 dram_eff=0.3519
bk0: 1386a 224550i bk1: 1440a 222743i bk2: 1386a 224358i bk3: 1459a 224687i bk4: 1371a 227471i bk5: 1362a 228111i bk6: 1303a 225649i bk7: 1369a 225056i bk8: 1366a 225281i bk9: 1419a 222682i bk10: 1351a 224007i bk11: 1409a 223733i bk12: 1406a 223786i bk13: 1397a 224283i bk14: 1428a 221899i bk15: 1437a 223395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557844
Row_Buffer_Locality_read = 0.671452
Row_Buffer_Locality_write = 0.258137
Bank_Level_Parallism = 7.352743
Bank_Level_Parallism_Col = 5.108849
Bank_Level_Parallism_Ready = 2.444264
write_to_read_ratio_blp_rw_average = 0.508810
GrpLevelPara = 2.714527 

BW Util details:
bwutil = 0.154875 
total_CMD = 270851 
util_bw = 41948 
Wasted_Col = 52694 
Wasted_Row = 10443 
Idle = 165766 

BW Util Bottlenecks: 
RCDc_limit = 51861 
RCDWRc_limit = 29187 
WTRc_limit = 30259 
RTWc_limit = 113238 
CCDLc_limit = 21286 
rwq = 0 
CCDLc_limit_alone = 11728 
WTRc_limit_alone = 27489 
RTWc_limit_alone = 106450 

Commands details: 
total_CMD = 270851 
n_nop = 213752 
Read = 22289 
Write = 0 
L2_Alloc = 0 
L2_WB = 19659 
n_act = 13591 
n_pre = 13575 
n_ref = 0 
n_req = 30738 
total_req = 41948 

Dual Bus Interface Util: 
issued_total_row = 27166 
issued_total_col = 41948 
Row_Bus_Util =  0.100299 
CoL_Bus_Util = 0.154875 
Either_Row_CoL_Bus_Util = 0.210813 
Issued_on_Two_Bus_Simul_Util = 0.044360 
issued_two_Eff = 0.210424 
queue_avg = 8.798151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.79815
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214253 n_act=13366 n_pre=13350 n_ref_event=0 n_req=30381 n_rd=22120 n_rd_L2_A=0 n_write=0 n_wr_bk=19437 bw_util=0.1534
n_activity=120784 dram_eff=0.3441
bk0: 1465a 225242i bk1: 1455a 223194i bk2: 1471a 224938i bk3: 1415a 224127i bk4: 1387a 227928i bk5: 1390a 229282i bk6: 1346a 225923i bk7: 1380a 224393i bk8: 1339a 223674i bk9: 1313a 224765i bk10: 1394a 225207i bk11: 1382a 225168i bk12: 1327a 224409i bk13: 1288a 225550i bk14: 1354a 223660i bk15: 1414a 222843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560054
Row_Buffer_Locality_read = 0.673734
Row_Buffer_Locality_write = 0.255659
Bank_Level_Parallism = 7.254001
Bank_Level_Parallism_Col = 5.100526
Bank_Level_Parallism_Ready = 2.436629
write_to_read_ratio_blp_rw_average = 0.505584
GrpLevelPara = 2.691562 

BW Util details:
bwutil = 0.153431 
total_CMD = 270851 
util_bw = 41557 
Wasted_Col = 52522 
Wasted_Row = 11200 
Idle = 165572 

BW Util Bottlenecks: 
RCDc_limit = 51371 
RCDWRc_limit = 28659 
WTRc_limit = 30522 
RTWc_limit = 109638 
CCDLc_limit = 20388 
rwq = 0 
CCDLc_limit_alone = 11450 
WTRc_limit_alone = 27806 
RTWc_limit_alone = 103416 

Commands details: 
total_CMD = 270851 
n_nop = 214253 
Read = 22120 
Write = 0 
L2_Alloc = 0 
L2_WB = 19437 
n_act = 13366 
n_pre = 13350 
n_ref = 0 
n_req = 30381 
total_req = 41557 

Dual Bus Interface Util: 
issued_total_row = 26716 
issued_total_col = 41557 
Row_Bus_Util =  0.098637 
CoL_Bus_Util = 0.153431 
Either_Row_CoL_Bus_Util = 0.208964 
Issued_on_Two_Bus_Simul_Util = 0.043105 
issued_two_Eff = 0.206279 
queue_avg = 8.660744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.66074
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214359 n_act=13427 n_pre=13411 n_ref_event=0 n_req=30486 n_rd=22189 n_rd_L2_A=0 n_write=0 n_wr_bk=19356 bw_util=0.1534
n_activity=120395 dram_eff=0.3451
bk0: 1401a 224215i bk1: 1410a 223817i bk2: 1357a 224875i bk3: 1449a 224542i bk4: 1350a 228943i bk5: 1359a 228274i bk6: 1311a 224503i bk7: 1297a 226521i bk8: 1315a 224340i bk9: 1351a 225354i bk10: 1479a 221935i bk11: 1426a 224413i bk12: 1405a 223639i bk13: 1438a 223841i bk14: 1424a 223843i bk15: 1417a 222032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559568
Row_Buffer_Locality_read = 0.671098
Row_Buffer_Locality_write = 0.261299
Bank_Level_Parallism = 7.286824
Bank_Level_Parallism_Col = 5.125230
Bank_Level_Parallism_Ready = 2.447828
write_to_read_ratio_blp_rw_average = 0.503095
GrpLevelPara = 2.690718 

BW Util details:
bwutil = 0.153387 
total_CMD = 270851 
util_bw = 41545 
Wasted_Col = 52745 
Wasted_Row = 11245 
Idle = 165316 

BW Util Bottlenecks: 
RCDc_limit = 52181 
RCDWRc_limit = 28447 
WTRc_limit = 30191 
RTWc_limit = 110911 
CCDLc_limit = 20958 
rwq = 0 
CCDLc_limit_alone = 11531 
WTRc_limit_alone = 27437 
RTWc_limit_alone = 104238 

Commands details: 
total_CMD = 270851 
n_nop = 214359 
Read = 22189 
Write = 0 
L2_Alloc = 0 
L2_WB = 19356 
n_act = 13427 
n_pre = 13411 
n_ref = 0 
n_req = 30486 
total_req = 41545 

Dual Bus Interface Util: 
issued_total_row = 26838 
issued_total_col = 41545 
Row_Bus_Util =  0.099088 
CoL_Bus_Util = 0.153387 
Either_Row_CoL_Bus_Util = 0.208572 
Issued_on_Two_Bus_Simul_Util = 0.043902 
issued_two_Eff = 0.210490 
queue_avg = 8.869057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.86906
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214262 n_act=13465 n_pre=13449 n_ref_event=0 n_req=30481 n_rd=22188 n_rd_L2_A=0 n_write=0 n_wr_bk=19504 bw_util=0.1539
n_activity=118846 dram_eff=0.3508
bk0: 1437a 223880i bk1: 1407a 223663i bk2: 1400a 225514i bk3: 1383a 224783i bk4: 1438a 227360i bk5: 1455a 226331i bk6: 1347a 225859i bk7: 1252a 227866i bk8: 1308a 226125i bk9: 1361a 224866i bk10: 1464a 222158i bk11: 1378a 222907i bk12: 1408a 222965i bk13: 1367a 224519i bk14: 1419a 222269i bk15: 1364a 221770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558249
Row_Buffer_Locality_read = 0.670543
Row_Buffer_Locality_write = 0.257808
Bank_Level_Parallism = 7.396068
Bank_Level_Parallism_Col = 5.170476
Bank_Level_Parallism_Ready = 2.463063
write_to_read_ratio_blp_rw_average = 0.507615
GrpLevelPara = 2.727798 

BW Util details:
bwutil = 0.153930 
total_CMD = 270851 
util_bw = 41692 
Wasted_Col = 51663 
Wasted_Row = 10925 
Idle = 166571 

BW Util Bottlenecks: 
RCDc_limit = 51614 
RCDWRc_limit = 28648 
WTRc_limit = 30904 
RTWc_limit = 111407 
CCDLc_limit = 20450 
rwq = 0 
CCDLc_limit_alone = 11076 
WTRc_limit_alone = 28134 
RTWc_limit_alone = 104803 

Commands details: 
total_CMD = 270851 
n_nop = 214262 
Read = 22188 
Write = 0 
L2_Alloc = 0 
L2_WB = 19504 
n_act = 13465 
n_pre = 13449 
n_ref = 0 
n_req = 30481 
total_req = 41692 

Dual Bus Interface Util: 
issued_total_row = 26914 
issued_total_col = 41692 
Row_Bus_Util =  0.099368 
CoL_Bus_Util = 0.153930 
Either_Row_CoL_Bus_Util = 0.208930 
Issued_on_Two_Bus_Simul_Util = 0.044368 
issued_two_Eff = 0.212356 
queue_avg = 8.764055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.76406
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=212877 n_act=13775 n_pre=13759 n_ref_event=0 n_req=31283 n_rd=22712 n_rd_L2_A=0 n_write=0 n_wr_bk=20013 bw_util=0.1577
n_activity=119952 dram_eff=0.3562
bk0: 1485a 221572i bk1: 1480a 223036i bk2: 1375a 227525i bk3: 1553a 221539i bk4: 1407a 227885i bk5: 1330a 229165i bk6: 1356a 223661i bk7: 1280a 224812i bk8: 1396a 220607i bk9: 1443a 221267i bk10: 1460a 221347i bk11: 1425a 220086i bk12: 1370a 224704i bk13: 1412a 221843i bk14: 1477a 220625i bk15: 1463a 220775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559665
Row_Buffer_Locality_read = 0.674709
Row_Buffer_Locality_write = 0.254813
Bank_Level_Parallism = 7.546068
Bank_Level_Parallism_Col = 5.240952
Bank_Level_Parallism_Ready = 2.455190
write_to_read_ratio_blp_rw_average = 0.517150
GrpLevelPara = 2.750638 

BW Util details:
bwutil = 0.157744 
total_CMD = 270851 
util_bw = 42725 
Wasted_Col = 52420 
Wasted_Row = 10135 
Idle = 165571 

BW Util Bottlenecks: 
RCDc_limit = 52370 
RCDWRc_limit = 29563 
WTRc_limit = 31541 
RTWc_limit = 118399 
CCDLc_limit = 21838 
rwq = 0 
CCDLc_limit_alone = 11882 
WTRc_limit_alone = 28646 
RTWc_limit_alone = 111338 

Commands details: 
total_CMD = 270851 
n_nop = 212877 
Read = 22712 
Write = 0 
L2_Alloc = 0 
L2_WB = 20013 
n_act = 13775 
n_pre = 13759 
n_ref = 0 
n_req = 31283 
total_req = 42725 

Dual Bus Interface Util: 
issued_total_row = 27534 
issued_total_col = 42725 
Row_Bus_Util =  0.101657 
CoL_Bus_Util = 0.157744 
Either_Row_CoL_Bus_Util = 0.214044 
Issued_on_Two_Bus_Simul_Util = 0.045357 
issued_two_Eff = 0.211905 
queue_avg = 9.241926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.24193
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=213938 n_act=13579 n_pre=13563 n_ref_event=0 n_req=30668 n_rd=22347 n_rd_L2_A=0 n_write=0 n_wr_bk=19453 bw_util=0.1543
n_activity=119682 dram_eff=0.3493
bk0: 1389a 224088i bk1: 1430a 223509i bk2: 1400a 225870i bk3: 1455a 224846i bk4: 1442a 228042i bk5: 1427a 228095i bk6: 1329a 227342i bk7: 1330a 225528i bk8: 1387a 223184i bk9: 1357a 225870i bk10: 1423a 223941i bk11: 1416a 223842i bk12: 1453a 222095i bk13: 1368a 224029i bk14: 1347a 222867i bk15: 1394a 221241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557226
Row_Buffer_Locality_read = 0.673424
Row_Buffer_Locality_write = 0.245163
Bank_Level_Parallism = 7.320133
Bank_Level_Parallism_Col = 5.074373
Bank_Level_Parallism_Ready = 2.391292
write_to_read_ratio_blp_rw_average = 0.510958
GrpLevelPara = 2.707476 

BW Util details:
bwutil = 0.154328 
total_CMD = 270851 
util_bw = 41800 
Wasted_Col = 52759 
Wasted_Row = 10616 
Idle = 165676 

BW Util Bottlenecks: 
RCDc_limit = 51591 
RCDWRc_limit = 29172 
WTRc_limit = 30101 
RTWc_limit = 113683 
CCDLc_limit = 20710 
rwq = 0 
CCDLc_limit_alone = 11461 
WTRc_limit_alone = 27373 
RTWc_limit_alone = 107162 

Commands details: 
total_CMD = 270851 
n_nop = 213938 
Read = 22347 
Write = 0 
L2_Alloc = 0 
L2_WB = 19453 
n_act = 13579 
n_pre = 13563 
n_ref = 0 
n_req = 30668 
total_req = 41800 

Dual Bus Interface Util: 
issued_total_row = 27142 
issued_total_col = 41800 
Row_Bus_Util =  0.100210 
CoL_Bus_Util = 0.154328 
Either_Row_CoL_Bus_Util = 0.210127 
Issued_on_Two_Bus_Simul_Util = 0.044412 
issued_two_Eff = 0.211358 
queue_avg = 8.687352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.68735
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214040 n_act=13488 n_pre=13472 n_ref_event=0 n_req=30682 n_rd=22387 n_rd_L2_A=0 n_write=0 n_wr_bk=19492 bw_util=0.1546
n_activity=120801 dram_eff=0.3467
bk0: 1460a 224226i bk1: 1340a 224641i bk2: 1468a 223710i bk3: 1410a 227592i bk4: 1350a 228461i bk5: 1386a 227540i bk6: 1267a 227014i bk7: 1341a 227845i bk8: 1449a 222919i bk9: 1314a 225045i bk10: 1410a 223231i bk11: 1430a 225037i bk12: 1420a 223086i bk13: 1451a 224004i bk14: 1403a 223778i bk15: 1488a 221714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560394
Row_Buffer_Locality_read = 0.676196
Row_Buffer_Locality_write = 0.247860
Bank_Level_Parallism = 7.237512
Bank_Level_Parallism_Col = 5.038499
Bank_Level_Parallism_Ready = 2.408009
write_to_read_ratio_blp_rw_average = 0.510053
GrpLevelPara = 2.709778 

BW Util details:
bwutil = 0.154620 
total_CMD = 270851 
util_bw = 41879 
Wasted_Col = 52635 
Wasted_Row = 11110 
Idle = 165227 

BW Util Bottlenecks: 
RCDc_limit = 51173 
RCDWRc_limit = 28788 
WTRc_limit = 29423 
RTWc_limit = 110951 
CCDLc_limit = 20222 
rwq = 0 
CCDLc_limit_alone = 11316 
WTRc_limit_alone = 26875 
RTWc_limit_alone = 104593 

Commands details: 
total_CMD = 270851 
n_nop = 214040 
Read = 22387 
Write = 0 
L2_Alloc = 0 
L2_WB = 19492 
n_act = 13488 
n_pre = 13472 
n_ref = 0 
n_req = 30682 
total_req = 41879 

Dual Bus Interface Util: 
issued_total_row = 26960 
issued_total_col = 41879 
Row_Bus_Util =  0.099538 
CoL_Bus_Util = 0.154620 
Either_Row_CoL_Bus_Util = 0.209750 
Issued_on_Two_Bus_Simul_Util = 0.044408 
issued_two_Eff = 0.211720 
queue_avg = 8.962131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.96213
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214050 n_act=13488 n_pre=13472 n_ref_event=0 n_req=30833 n_rd=22372 n_rd_L2_A=0 n_write=0 n_wr_bk=19680 bw_util=0.1553
n_activity=118771 dram_eff=0.3541
bk0: 1428a 222294i bk1: 1451a 222728i bk2: 1421a 223796i bk3: 1380a 223392i bk4: 1304a 230648i bk5: 1375a 228047i bk6: 1367a 224128i bk7: 1352a 225472i bk8: 1434a 223765i bk9: 1491a 222144i bk10: 1387a 222757i bk11: 1437a 222274i bk12: 1323a 225857i bk13: 1403a 222176i bk14: 1435a 222484i bk15: 1384a 222811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562547
Row_Buffer_Locality_read = 0.675845
Row_Buffer_Locality_write = 0.262971
Bank_Level_Parallism = 7.474390
Bank_Level_Parallism_Col = 5.214041
Bank_Level_Parallism_Ready = 2.456887
write_to_read_ratio_blp_rw_average = 0.513684
GrpLevelPara = 2.737737 

BW Util details:
bwutil = 0.155259 
total_CMD = 270851 
util_bw = 42052 
Wasted_Col = 51775 
Wasted_Row = 10486 
Idle = 166538 

BW Util Bottlenecks: 
RCDc_limit = 50814 
RCDWRc_limit = 28668 
WTRc_limit = 29849 
RTWc_limit = 114857 
CCDLc_limit = 20837 
rwq = 0 
CCDLc_limit_alone = 11557 
WTRc_limit_alone = 27389 
RTWc_limit_alone = 108037 

Commands details: 
total_CMD = 270851 
n_nop = 214050 
Read = 22372 
Write = 0 
L2_Alloc = 0 
L2_WB = 19680 
n_act = 13488 
n_pre = 13472 
n_ref = 0 
n_req = 30833 
total_req = 42052 

Dual Bus Interface Util: 
issued_total_row = 26960 
issued_total_col = 42052 
Row_Bus_Util =  0.099538 
CoL_Bus_Util = 0.155259 
Either_Row_CoL_Bus_Util = 0.209713 
Issued_on_Two_Bus_Simul_Util = 0.045084 
issued_two_Eff = 0.214979 
queue_avg = 9.190034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.19003
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214207 n_act=13519 n_pre=13503 n_ref_event=0 n_req=30374 n_rd=22025 n_rd_L2_A=0 n_write=0 n_wr_bk=19374 bw_util=0.1528
n_activity=119538 dram_eff=0.3463
bk0: 1399a 223945i bk1: 1473a 221719i bk2: 1398a 224971i bk3: 1324a 226932i bk4: 1397a 229981i bk5: 1296a 229273i bk6: 1389a 224855i bk7: 1314a 227153i bk8: 1273a 224638i bk9: 1323a 225744i bk10: 1473a 222111i bk11: 1434a 224076i bk12: 1406a 223407i bk13: 1352a 224714i bk14: 1388a 223194i bk15: 1386a 224691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554915
Row_Buffer_Locality_read = 0.670465
Row_Buffer_Locality_write = 0.250090
Bank_Level_Parallism = 7.269093
Bank_Level_Parallism_Col = 5.044012
Bank_Level_Parallism_Ready = 2.410976
write_to_read_ratio_blp_rw_average = 0.508374
GrpLevelPara = 2.701969 

BW Util details:
bwutil = 0.152848 
total_CMD = 270851 
util_bw = 41399 
Wasted_Col = 52760 
Wasted_Row = 10749 
Idle = 165943 

BW Util Bottlenecks: 
RCDc_limit = 51612 
RCDWRc_limit = 29436 
WTRc_limit = 30080 
RTWc_limit = 111897 
CCDLc_limit = 20290 
rwq = 0 
CCDLc_limit_alone = 11463 
WTRc_limit_alone = 27409 
RTWc_limit_alone = 105741 

Commands details: 
total_CMD = 270851 
n_nop = 214207 
Read = 22025 
Write = 0 
L2_Alloc = 0 
L2_WB = 19374 
n_act = 13519 
n_pre = 13503 
n_ref = 0 
n_req = 30374 
total_req = 41399 

Dual Bus Interface Util: 
issued_total_row = 27022 
issued_total_col = 41399 
Row_Bus_Util =  0.099767 
CoL_Bus_Util = 0.152848 
Either_Row_CoL_Bus_Util = 0.209133 
Issued_on_Two_Bus_Simul_Util = 0.043481 
issued_two_Eff = 0.207913 
queue_avg = 8.568911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.56891
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=270851 n_nop=214139 n_act=13442 n_pre=13426 n_ref_event=0 n_req=30448 n_rd=22082 n_rd_L2_A=0 n_write=0 n_wr_bk=19525 bw_util=0.1536
n_activity=119271 dram_eff=0.3488
bk0: 1402a 225850i bk1: 1410a 225043i bk2: 1381a 227063i bk3: 1468a 225289i bk4: 1352a 228822i bk5: 1286a 229910i bk6: 1356a 224826i bk7: 1288a 226168i bk8: 1424a 223994i bk9: 1353a 224851i bk10: 1383a 224084i bk11: 1401a 223724i bk12: 1408a 224715i bk13: 1379a 223246i bk14: 1379a 224114i bk15: 1412a 221673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558526
Row_Buffer_Locality_read = 0.671225
Row_Buffer_Locality_write = 0.261057
Bank_Level_Parallism = 7.263640
Bank_Level_Parallism_Col = 5.045208
Bank_Level_Parallism_Ready = 2.413416
write_to_read_ratio_blp_rw_average = 0.508341
GrpLevelPara = 2.690983 

BW Util details:
bwutil = 0.153616 
total_CMD = 270851 
util_bw = 41607 
Wasted_Col = 52535 
Wasted_Row = 10584 
Idle = 166125 

BW Util Bottlenecks: 
RCDc_limit = 51501 
RCDWRc_limit = 29048 
WTRc_limit = 30563 
RTWc_limit = 108006 
CCDLc_limit = 20659 
rwq = 0 
CCDLc_limit_alone = 11618 
WTRc_limit_alone = 27811 
RTWc_limit_alone = 101717 

Commands details: 
total_CMD = 270851 
n_nop = 214139 
Read = 22082 
Write = 0 
L2_Alloc = 0 
L2_WB = 19525 
n_act = 13442 
n_pre = 13426 
n_ref = 0 
n_req = 30448 
total_req = 41607 

Dual Bus Interface Util: 
issued_total_row = 26868 
issued_total_col = 41607 
Row_Bus_Util =  0.099198 
CoL_Bus_Util = 0.153616 
Either_Row_CoL_Bus_Util = 0.209385 
Issued_on_Two_Bus_Simul_Util = 0.043430 
issued_two_Eff = 0.207416 
queue_avg = 8.617587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.61759

========= L2 cache stats =========
L2_cache_bank[0]: Access = 55829, Miss = 27176, Miss_rate = 0.487, Pending_hits = 151, Reservation_fails = 387
L2_cache_bank[1]: Access = 56040, Miss = 27094, Miss_rate = 0.483, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 55742, Miss = 27335, Miss_rate = 0.490, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 56188, Miss = 26888, Miss_rate = 0.479, Pending_hits = 150, Reservation_fails = 195
L2_cache_bank[4]: Access = 55918, Miss = 27202, Miss_rate = 0.486, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[5]: Access = 56142, Miss = 26847, Miss_rate = 0.478, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[6]: Access = 56585, Miss = 27631, Miss_rate = 0.488, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[7]: Access = 56372, Miss = 27338, Miss_rate = 0.485, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[8]: Access = 56456, Miss = 27066, Miss_rate = 0.479, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[9]: Access = 56053, Miss = 26515, Miss_rate = 0.473, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[10]: Access = 55674, Miss = 26992, Miss_rate = 0.485, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 106915, Miss = 57548, Miss_rate = 0.538, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[12]: Access = 55222, Miss = 26697, Miss_rate = 0.483, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[13]: Access = 56006, Miss = 27446, Miss_rate = 0.490, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[14]: Access = 55520, Miss = 26669, Miss_rate = 0.480, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[15]: Access = 56258, Miss = 27080, Miss_rate = 0.481, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[16]: Access = 55570, Miss = 26874, Miss_rate = 0.484, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[17]: Access = 56243, Miss = 26928, Miss_rate = 0.479, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[18]: Access = 56048, Miss = 26672, Miss_rate = 0.476, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[19]: Access = 55826, Miss = 26866, Miss_rate = 0.481, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[20]: Access = 55608, Miss = 26932, Miss_rate = 0.484, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[21]: Access = 55824, Miss = 27300, Miss_rate = 0.489, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[22]: Access = 55733, Miss = 26507, Miss_rate = 0.476, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[23]: Access = 56309, Miss = 27452, Miss_rate = 0.488, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[24]: Access = 55624, Miss = 26836, Miss_rate = 0.482, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[25]: Access = 56246, Miss = 26865, Miss_rate = 0.478, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[26]: Access = 55497, Miss = 25848, Miss_rate = 0.466, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[27]: Access = 56109, Miss = 27214, Miss_rate = 0.485, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[28]: Access = 55779, Miss = 26908, Miss_rate = 0.482, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[29]: Access = 55907, Miss = 27284, Miss_rate = 0.488, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[30]: Access = 55661, Miss = 26367, Miss_rate = 0.474, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[31]: Access = 56101, Miss = 27293, Miss_rate = 0.486, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[32]: Access = 55979, Miss = 27294, Miss_rate = 0.488, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[33]: Access = 56026, Miss = 26834, Miss_rate = 0.479, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[34]: Access = 56174, Miss = 27763, Miss_rate = 0.494, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[35]: Access = 56301, Miss = 27360, Miss_rate = 0.486, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[36]: Access = 55718, Miss = 27441, Miss_rate = 0.492, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[37]: Access = 55751, Miss = 27343, Miss_rate = 0.490, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[38]: Access = 55944, Miss = 27394, Miss_rate = 0.490, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[39]: Access = 56214, Miss = 26930, Miss_rate = 0.479, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[40]: Access = 56140, Miss = 26984, Miss_rate = 0.481, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[41]: Access = 56307, Miss = 28292, Miss_rate = 0.502, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[42]: Access = 55981, Miss = 27034, Miss_rate = 0.483, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[43]: Access = 56110, Miss = 27950, Miss_rate = 0.498, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[44]: Access = 55677, Miss = 27219, Miss_rate = 0.489, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[45]: Access = 55741, Miss = 27287, Miss_rate = 0.490, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[46]: Access = 56281, Miss = 27083, Miss_rate = 0.481, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[47]: Access = 55826, Miss = 27095, Miss_rate = 0.485, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[48]: Access = 55834, Miss = 26945, Miss_rate = 0.483, Pending_hits = 130, Reservation_fails = 254
L2_cache_bank[49]: Access = 55949, Miss = 27144, Miss_rate = 0.485, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[50]: Access = 55604, Miss = 26918, Miss_rate = 0.484, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[51]: Access = 56153, Miss = 27302, Miss_rate = 0.486, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[52]: Access = 56665, Miss = 27451, Miss_rate = 0.484, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[53]: Access = 56643, Miss = 27798, Miss_rate = 0.491, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[54]: Access = 56331, Miss = 26809, Miss_rate = 0.476, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[55]: Access = 56549, Miss = 27256, Miss_rate = 0.482, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[56]: Access = 56324, Miss = 26876, Miss_rate = 0.477, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[57]: Access = 56120, Miss = 27390, Miss_rate = 0.488, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[58]: Access = 56101, Miss = 27002, Miss_rate = 0.481, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[59]: Access = 56059, Miss = 27491, Miss_rate = 0.490, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[60]: Access = 55313, Miss = 26728, Miss_rate = 0.483, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[61]: Access = 55697, Miss = 27133, Miss_rate = 0.487, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[62]: Access = 56267, Miss = 27233, Miss_rate = 0.484, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[63]: Access = 55478, Miss = 26942, Miss_rate = 0.486, Pending_hits = 129, Reservation_fails = 0
L2_total_cache_accesses = 3634262
L2_total_cache_misses = 1765391
L2_total_cache_miss_rate = 0.4858
L2_total_cache_pending_hits = 9064
L2_total_cache_reservation_fails = 836
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1224655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 310344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 836
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 401456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7768
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 635152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 228956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 824635
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1951991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1690039
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 836
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=3634262
icnt_total_pkts_simt_to_mem=3634262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3634262
Req_Network_cycles = 360715
Req_Network_injected_packets_per_cycle =      10.0752 
Req_Network_conflicts_per_cycle =      14.3680
Req_Network_conflicts_per_cycle_util =      21.3946
Req_Bank_Level_Parallism =      15.0024
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      15.2257
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       1.4449

Reply_Network_injected_packets_num = 3634262
Reply_Network_cycles = 360715
Reply_Network_injected_packets_per_cycle =       10.0752
Reply_Network_conflicts_per_cycle =        3.7634
Reply_Network_conflicts_per_cycle_util =       5.6068
Reply_Bank_Level_Parallism =      15.0100
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5335
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1259
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 41 sec (2021 sec)
gpgpu_simulation_rate = 145676 (inst/sec)
gpgpu_simulation_rate = 178 (cycle/sec)
gpgpu_silicon_slowdown = 6359550x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 48 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 39152
gpu_sim_insn = 21513876
gpu_ipc =     549.4962
gpu_tot_sim_cycle = 399867
gpu_tot_sim_insn = 315926042
gpu_tot_ipc =     790.0778
gpu_tot_issued_cta = 31264
gpu_occupancy = 83.3429% 
gpu_tot_occupancy = 65.3331% 
max_total_param_size = 0
gpu_stall_dramfull = 464697
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.9909
partiton_level_parallism_total  =       9.4794
partiton_level_parallism_util =       4.6639
partiton_level_parallism_util_total  =      13.7666
L2_BW  =     144.5648 GB/Sec
L2_BW_total  =     343.3829 GB/Sec
gpu_total_sim_rate=146669

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 80512, Miss = 42128, Miss_rate = 0.523, Pending_hits = 59, Reservation_fails = 792
	L1D_cache_core[1]: Access = 81355, Miss = 42696, Miss_rate = 0.525, Pending_hits = 58, Reservation_fails = 414
	L1D_cache_core[2]: Access = 78505, Miss = 41386, Miss_rate = 0.527, Pending_hits = 49, Reservation_fails = 352
	L1D_cache_core[3]: Access = 82400, Miss = 43274, Miss_rate = 0.525, Pending_hits = 69, Reservation_fails = 305
	L1D_cache_core[4]: Access = 83494, Miss = 43686, Miss_rate = 0.523, Pending_hits = 71, Reservation_fails = 601
	L1D_cache_core[5]: Access = 81201, Miss = 42562, Miss_rate = 0.524, Pending_hits = 75, Reservation_fails = 324
	L1D_cache_core[6]: Access = 81237, Miss = 42533, Miss_rate = 0.524, Pending_hits = 68, Reservation_fails = 639
	L1D_cache_core[7]: Access = 80658, Miss = 42452, Miss_rate = 0.526, Pending_hits = 64, Reservation_fails = 261
	L1D_cache_core[8]: Access = 83933, Miss = 43986, Miss_rate = 0.524, Pending_hits = 67, Reservation_fails = 594
	L1D_cache_core[9]: Access = 82418, Miss = 43388, Miss_rate = 0.526, Pending_hits = 76, Reservation_fails = 665
	L1D_cache_core[10]: Access = 84245, Miss = 43850, Miss_rate = 0.521, Pending_hits = 62, Reservation_fails = 538
	L1D_cache_core[11]: Access = 81463, Miss = 42774, Miss_rate = 0.525, Pending_hits = 64, Reservation_fails = 581
	L1D_cache_core[12]: Access = 81367, Miss = 42514, Miss_rate = 0.522, Pending_hits = 51, Reservation_fails = 658
	L1D_cache_core[13]: Access = 84955, Miss = 44381, Miss_rate = 0.522, Pending_hits = 60, Reservation_fails = 933
	L1D_cache_core[14]: Access = 80558, Miss = 42093, Miss_rate = 0.523, Pending_hits = 63, Reservation_fails = 821
	L1D_cache_core[15]: Access = 80747, Miss = 42275, Miss_rate = 0.524, Pending_hits = 55, Reservation_fails = 554
	L1D_cache_core[16]: Access = 82086, Miss = 43077, Miss_rate = 0.525, Pending_hits = 76, Reservation_fails = 556
	L1D_cache_core[17]: Access = 83562, Miss = 43722, Miss_rate = 0.523, Pending_hits = 61, Reservation_fails = 729
	L1D_cache_core[18]: Access = 84882, Miss = 44221, Miss_rate = 0.521, Pending_hits = 88, Reservation_fails = 541
	L1D_cache_core[19]: Access = 83223, Miss = 43528, Miss_rate = 0.523, Pending_hits = 70, Reservation_fails = 797
	L1D_cache_core[20]: Access = 82834, Miss = 43381, Miss_rate = 0.524, Pending_hits = 78, Reservation_fails = 609
	L1D_cache_core[21]: Access = 85968, Miss = 44922, Miss_rate = 0.523, Pending_hits = 84, Reservation_fails = 747
	L1D_cache_core[22]: Access = 85814, Miss = 44816, Miss_rate = 0.522, Pending_hits = 91, Reservation_fails = 753
	L1D_cache_core[23]: Access = 82396, Miss = 43048, Miss_rate = 0.522, Pending_hits = 82, Reservation_fails = 832
	L1D_cache_core[24]: Access = 79655, Miss = 41850, Miss_rate = 0.525, Pending_hits = 56, Reservation_fails = 616
	L1D_cache_core[25]: Access = 84219, Miss = 44004, Miss_rate = 0.522, Pending_hits = 54, Reservation_fails = 709
	L1D_cache_core[26]: Access = 84473, Miss = 44023, Miss_rate = 0.521, Pending_hits = 74, Reservation_fails = 417
	L1D_cache_core[27]: Access = 80576, Miss = 42458, Miss_rate = 0.527, Pending_hits = 69, Reservation_fails = 605
	L1D_cache_core[28]: Access = 83905, Miss = 44031, Miss_rate = 0.525, Pending_hits = 62, Reservation_fails = 753
	L1D_cache_core[29]: Access = 82164, Miss = 43140, Miss_rate = 0.525, Pending_hits = 60, Reservation_fails = 701
	L1D_cache_core[30]: Access = 82194, Miss = 42939, Miss_rate = 0.522, Pending_hits = 71, Reservation_fails = 578
	L1D_cache_core[31]: Access = 83568, Miss = 43556, Miss_rate = 0.521, Pending_hits = 79, Reservation_fails = 442
	L1D_cache_core[32]: Access = 84052, Miss = 43942, Miss_rate = 0.523, Pending_hits = 85, Reservation_fails = 400
	L1D_cache_core[33]: Access = 86390, Miss = 45106, Miss_rate = 0.522, Pending_hits = 82, Reservation_fails = 469
	L1D_cache_core[34]: Access = 82146, Miss = 42973, Miss_rate = 0.523, Pending_hits = 51, Reservation_fails = 424
	L1D_cache_core[35]: Access = 82859, Miss = 43290, Miss_rate = 0.522, Pending_hits = 74, Reservation_fails = 397
	L1D_cache_core[36]: Access = 83891, Miss = 43825, Miss_rate = 0.522, Pending_hits = 71, Reservation_fails = 617
	L1D_cache_core[37]: Access = 86176, Miss = 44883, Miss_rate = 0.521, Pending_hits = 60, Reservation_fails = 766
	L1D_cache_core[38]: Access = 82702, Miss = 43224, Miss_rate = 0.523, Pending_hits = 83, Reservation_fails = 667
	L1D_cache_core[39]: Access = 84198, Miss = 44009, Miss_rate = 0.523, Pending_hits = 70, Reservation_fails = 544
	L1D_cache_core[40]: Access = 83965, Miss = 43862, Miss_rate = 0.522, Pending_hits = 77, Reservation_fails = 819
	L1D_cache_core[41]: Access = 86249, Miss = 45008, Miss_rate = 0.522, Pending_hits = 61, Reservation_fails = 530
	L1D_cache_core[42]: Access = 85302, Miss = 44474, Miss_rate = 0.521, Pending_hits = 50, Reservation_fails = 956
	L1D_cache_core[43]: Access = 88369, Miss = 46098, Miss_rate = 0.522, Pending_hits = 60, Reservation_fails = 1311
	L1D_cache_core[44]: Access = 80626, Miss = 42387, Miss_rate = 0.526, Pending_hits = 61, Reservation_fails = 426
	L1D_cache_core[45]: Access = 80358, Miss = 42092, Miss_rate = 0.524, Pending_hits = 66, Reservation_fails = 752
	L1D_cache_core[46]: Access = 79982, Miss = 41811, Miss_rate = 0.523, Pending_hits = 58, Reservation_fails = 452
	L1D_cache_core[47]: Access = 79071, Miss = 41493, Miss_rate = 0.525, Pending_hits = 53, Reservation_fails = 481
	L1D_cache_core[48]: Access = 85026, Miss = 44480, Miss_rate = 0.523, Pending_hits = 70, Reservation_fails = 603
	L1D_cache_core[49]: Access = 82845, Miss = 43397, Miss_rate = 0.524, Pending_hits = 49, Reservation_fails = 995
	L1D_cache_core[50]: Access = 82057, Miss = 42992, Miss_rate = 0.524, Pending_hits = 49, Reservation_fails = 626
	L1D_cache_core[51]: Access = 81659, Miss = 42850, Miss_rate = 0.525, Pending_hits = 61, Reservation_fails = 648
	L1D_cache_core[52]: Access = 84496, Miss = 44343, Miss_rate = 0.525, Pending_hits = 74, Reservation_fails = 675
	L1D_cache_core[53]: Access = 83720, Miss = 43849, Miss_rate = 0.524, Pending_hits = 69, Reservation_fails = 721
	L1D_cache_core[54]: Access = 81566, Miss = 42832, Miss_rate = 0.525, Pending_hits = 67, Reservation_fails = 525
	L1D_cache_core[55]: Access = 81126, Miss = 42709, Miss_rate = 0.526, Pending_hits = 55, Reservation_fails = 896
	L1D_cache_core[56]: Access = 86676, Miss = 45099, Miss_rate = 0.520, Pending_hits = 71, Reservation_fails = 849
	L1D_cache_core[57]: Access = 80845, Miss = 42365, Miss_rate = 0.524, Pending_hits = 52, Reservation_fails = 441
	L1D_cache_core[58]: Access = 82037, Miss = 42952, Miss_rate = 0.524, Pending_hits = 83, Reservation_fails = 756
	L1D_cache_core[59]: Access = 84440, Miss = 44238, Miss_rate = 0.524, Pending_hits = 50, Reservation_fails = 807
	L1D_cache_core[60]: Access = 81614, Miss = 42663, Miss_rate = 0.523, Pending_hits = 62, Reservation_fails = 866
	L1D_cache_core[61]: Access = 81613, Miss = 42775, Miss_rate = 0.524, Pending_hits = 55, Reservation_fails = 454
	L1D_cache_core[62]: Access = 80159, Miss = 41930, Miss_rate = 0.523, Pending_hits = 73, Reservation_fails = 527
	L1D_cache_core[63]: Access = 85172, Miss = 44451, Miss_rate = 0.522, Pending_hits = 65, Reservation_fails = 907
	L1D_cache_core[64]: Access = 82510, Miss = 43175, Miss_rate = 0.523, Pending_hits = 64, Reservation_fails = 802
	L1D_cache_core[65]: Access = 82163, Miss = 42969, Miss_rate = 0.523, Pending_hits = 76, Reservation_fails = 644
	L1D_cache_core[66]: Access = 83478, Miss = 43661, Miss_rate = 0.523, Pending_hits = 68, Reservation_fails = 733
	L1D_cache_core[67]: Access = 79297, Miss = 41747, Miss_rate = 0.526, Pending_hits = 62, Reservation_fails = 472
	L1D_cache_core[68]: Access = 83843, Miss = 43621, Miss_rate = 0.520, Pending_hits = 43, Reservation_fails = 326
	L1D_cache_core[69]: Access = 83163, Miss = 43437, Miss_rate = 0.522, Pending_hits = 73, Reservation_fails = 776
	L1D_cache_core[70]: Access = 84878, Miss = 44307, Miss_rate = 0.522, Pending_hits = 74, Reservation_fails = 456
	L1D_cache_core[71]: Access = 84175, Miss = 44007, Miss_rate = 0.523, Pending_hits = 73, Reservation_fails = 489
	L1D_cache_core[72]: Access = 83866, Miss = 43617, Miss_rate = 0.520, Pending_hits = 82, Reservation_fails = 559
	L1D_cache_core[73]: Access = 85532, Miss = 44504, Miss_rate = 0.520, Pending_hits = 57, Reservation_fails = 1171
	L1D_cache_core[74]: Access = 81440, Miss = 42607, Miss_rate = 0.523, Pending_hits = 68, Reservation_fails = 478
	L1D_cache_core[75]: Access = 82924, Miss = 43437, Miss_rate = 0.524, Pending_hits = 80, Reservation_fails = 665
	L1D_cache_core[76]: Access = 80974, Miss = 42545, Miss_rate = 0.525, Pending_hits = 73, Reservation_fails = 457
	L1D_cache_core[77]: Access = 86872, Miss = 45176, Miss_rate = 0.520, Pending_hits = 75, Reservation_fails = 681
	L1D_cache_core[78]: Access = 83957, Miss = 43827, Miss_rate = 0.522, Pending_hits = 64, Reservation_fails = 475
	L1D_cache_core[79]: Access = 80089, Miss = 42167, Miss_rate = 0.527, Pending_hits = 63, Reservation_fails = 305
	L1D_total_cache_accesses = 6631115
	L1D_total_cache_misses = 3469900
	L1D_total_cache_miss_rate = 0.5233
	L1D_total_cache_pending_hits = 5328
	L1D_total_cache_reservation_fails = 50213
	L1D_cache_data_port_util = 0.135
	L1D_cache_fill_port_util = 0.084
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2836129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1196647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 778826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4474
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 319758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1480390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 14037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4820550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1815039

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 48870
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1343
ctas_completed 31264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4284, 3763, 3284, 4234, 3576, 3618, 3991, 3609, 4066, 3376, 3473, 4044, 3804, 3313, 4180, 3700, 3957, 3520, 3971, 4324, 3698, 3884, 3823, 4023, 3762, 4299, 3603, 3738, 3686, 4263, 4022, 3853, 4266, 4192, 3377, 3678, 3808, 3816, 3368, 3450, 3689, 4023, 3971, 3388, 4326, 3557, 3526, 3661, 4036, 3795, 3450, 4193, 4223, 4075, 3994, 3774, 3600, 3943, 3791, 4264, 3670, 3338, 4110, 3579, 
gpgpu_n_tot_thrd_icount = 632304352
gpgpu_n_tot_w_icount = 19759511
gpgpu_n_stall_shd_mem = 760676
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1975473
gpgpu_n_mem_write_global = 1815039
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20898296
gpgpu_n_store_insn = 4227712
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96043008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 725965
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34711
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8708766	W0_Idle:7630275	W0_Scoreboard:57501628	W1:4047085	W2:2080736	W3:1368302	W4:997197	W5:658073	W6:391972	W7:211744	W8:99087	W9:47205	W10:26887	W11:25400	W12:35965	W13:45981	W14:53215	W15:52393	W16:44242	W17:31746	W18:20493	W19:11330	W20:4631	W21:2167	W22:583	W23:143	W24:11	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9502912
single_issue_nums: WS0:4943974	WS1:4930457	WS2:4953297	WS3:4931783	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15803784 {8:1975473,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 72601560 {40:1815039,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 79018920 {40:1975473,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14520312 {8:1815039,}
maxmflatency = 6524 
max_icnt2mem_latency = 6342 
maxmrqlatency = 1861 
max_icnt2sh_latency = 205 
averagemflatency = 486 
avg_icnt2mem_latency = 224 
avg_mrq_latency = 102 
avg_icnt2sh_latency = 5 
mrq_lat_table:209064 	81586 	37290 	44990 	82527 	128127 	129920 	165865 	115305 	18494 	327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2021020 	1025051 	325010 	263008 	141568 	14855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2179077 	439841 	287694 	397246 	156055 	85489 	114400 	120213 	10497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2502148 	657561 	387489 	184510 	48406 	7283 	3115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	292 	140 	46 	93 	58 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     14907      8637     10105      8510      9364      9314     11774     14582     28999      9693     12828     15618      9869      6710      7571     15348 
dram[1]:     10120     10613     19446      8537      9376     12568     16667     10174     13140     14013     10512     21561     12083     11356     15171      8896 
dram[2]:     15276     10033     19459     12367     12114      9339     10197     14555     13430     22948      9510      8201      8035     10412     13580     11746 
dram[3]:     13721      9244     15088     12742     10220     12517     17580     18334      9694     13263     10767      9761     11023     10265     10096     10205 
dram[4]:     11136     11810     19489      8556      9364     11886     10916     10227     15151     14892     10695      8818      7788     12192      9585      7616 
dram[5]:     11101     15688     10802      8544      9344      9396     10178     15181     17450     16515     11935     13853     10485     10523      9036     11592 
dram[6]:      8305     10522     11815     14362     12536      9887     11642     19378     23649      8931     12067     12834     10565      7663     11581     10789 
dram[7]:      9838      8328      8483      8869     18839      9952     17767     25602      9990     16136     11407     11152     15899     13668      8172      9701 
dram[8]:      8537      8190     10338      8947     15440     11608     15339     16060      5784     10300     16132     14845      9426     11897     13205     10674 
dram[9]:      8100     10316      9749     15991      9376     15200     10140     20154      9180     12778     12432     10681      9975     10786      9909      7735 
dram[10]:      8232     12726     16274     11178     15631     10305     15523     12300     16565      9028      9578     14569      6783     10996     14133      7600 
dram[11]:      8107      8317     15531     18252      9312     11874     19689     12159     10675     14276     11749     13853      6774      7867      8421     15582 
dram[12]:     10526     13818     13922      8552     11387     11262     15258     21402     13218     12027      9201     15344      8401     12351      8639     10413 
dram[13]:      8147      8300     11248     10523     10441     12713     10182     15852     10215     11978     13238     17787      9895     14607     11821     17638 
dram[14]:      7085     11054      9934     14224      9878     19965     10211     14592     11212     12010     15239     12827      8458      7693      8962      9329 
dram[15]:     11629      8399     15213      8544     11442     18337     15185     10135     15433     11954     12847     14422      6702      9005     11388      7558 
dram[16]:      8070      8347      8493     14121     16483      9923     12062     12777     11200     13507     15145      9650     10721     11143      9989      7570 
dram[17]:      9236      8313      8869     16835     13186     15406     17316     11247     18463     13809     12179     14948      6733      8345      9311      8872 
dram[18]:      8756      8400     12014      9419      9279     10216     10114     11203      9637      9345      8169     11011      8854     10373      7572      9092 
dram[19]:     11600     11750      8992     10871     12050     13859     16582     15103     14094     25648     14468     13825      7976     11646     16663     10193 
dram[20]:     10191     12385     10257      8626     19027      9342     11191     14812     11674     12989     14566     13680      8825     12275     18016     10802 
dram[21]:      8280     11794     11817      9694     16096     11097     23918     11665      9228     16780      9685      8294     10035      8723      9630     14876 
dram[22]:      8813     13389     11154     15400     17965     12589     10198     15678      7622     15478     12965     10607      7599     11642     11790     10628 
dram[23]:      9357     10898     11243      9772     14932     11682     11782     16950     14654     15704     12507     15037     13235      9280     10573      8926 
dram[24]:     14139      8288      9635     13010     11419      9371     10141     10929      9008     11927     17717     10022      7683     17547     12081     10867 
dram[25]:     11585     10005     15856      8702      9266      9664     12822     15147     14085     16899      7945     15259      7354      8787     11601     18304 
dram[26]:     10847     13022      8542     11272     18788     11986     10151     10142     15893     15196      9252     18749      9476      6905     13238      7739 
dram[27]:     11144     10884     14897     11328      9372     17332     17024     18883     16261     12573     18226      8395      8871      6777      9789     12465 
dram[28]:      8123      8884     12615     11977      9371     10541     10252     15988     13533     13946     13561      8429      8511     11509      9257      8779 
dram[29]:     11158      8184     12087     10457     13755     13526     20929     18445     14631      9320      9625     12590      6757      8743      8293      8567 
dram[30]:      8502      9623      8526     19620      9299      9348     10103     14139      9621      9928     18975      8899      9455      6775      9139      9503 
dram[31]:      9790     10619     12208      9184     11843     16290     13420     17687      7404      8940     10642     19506      6751      6735      9117     14063 
average row accesses per activate:
dram[0]:  2.264579  2.376608  2.315540  2.287174  2.396325  2.477394  2.321079  2.287454  2.491525  2.315851  2.381011  2.373223  2.309361  2.290359  2.245198  2.296629 
dram[1]:  2.294182  2.349299  2.375000  2.344244  2.306273  2.305315  2.170213  2.217497  2.277652  2.316022  2.347156  2.406821  2.345023  2.343503  2.369928  2.356009 
dram[2]:  2.297117  2.353733  2.336905  2.379310  2.340714  2.485372  2.243312  2.253874  2.285396  2.444586  2.306792  2.329812  2.392226  2.370987  2.284562  2.283100 
dram[3]:  2.255763  2.354445  2.393976  2.387059  2.426188  2.354015  2.252101  2.258683  2.293258  2.308380  2.317186  2.407408  2.303433  2.349537  2.331442  2.347079 
dram[4]:  2.339623  2.313004  2.224195  2.309353  2.358881  2.325758  2.257883  2.297017  2.404332  2.335697  2.306264  2.269324  2.281038  2.256787  2.287174  2.329800 
dram[5]:  2.326365  2.321388  2.339773  2.326034  2.467202  2.354957  2.202410  2.264218  2.288783  2.323383  2.363218  2.353846  2.259649  2.208017  2.351351  2.435196 
dram[6]:  2.312925  2.357392  2.330691  2.337995  2.268605  2.357753  2.178910  2.197445  2.340096  2.364190  2.372781  2.253599  2.303721  2.271006  2.384350  2.379908 
dram[7]:  2.340278  2.303167  2.353488  2.362884  2.342893  2.370280  2.218527  2.207852  2.350180  2.354953  2.286536  2.281642  2.321304  2.216069  2.272018  2.263749 
dram[8]:  2.297606  2.254813  2.390832  2.346199  2.403148  2.340452  2.240654  2.272271  2.324257  2.249717  2.379854  2.280543  2.289888  2.279015  2.351962  2.234840 
dram[9]:  2.366197  2.270718  2.356364  2.313239  2.354957  2.432642  2.303258  2.278055  2.294255  2.385542  2.270426  2.349574  2.300926  2.371428  2.343215  2.320602 
dram[10]:  2.339751  2.467233  2.368483  2.352872  2.337438  2.358808  2.229347  2.320681  2.300116  2.230678  2.339004  2.259336  2.222832  2.356651  2.264088  2.239688 
dram[11]:  2.399771  2.356086  2.226333  2.430348  2.325814  2.406932  2.239316  2.288732  2.348428  2.279532  2.404959  2.336449  2.295724  2.282954  2.345977  2.282380 
dram[12]:  2.379518  2.416865  2.311476  2.333333  2.323317  2.307787  2.237288  2.271971  2.332134  2.310105  2.324324  2.338785  2.348624  2.275089  2.397146  2.324450 
dram[13]:  2.320091  2.445769  2.400239  2.340254  2.376455  2.308458  2.205708  2.190250  2.344828  2.283848  2.378313  2.326087  2.278802  2.421760  2.360947  2.260613 
dram[14]:  2.367816  2.332218  2.369359  2.339041  2.271698  2.319899  2.308824  2.294118  2.206573  2.378282  2.373550  2.351609  2.326599  2.335706  2.345266  2.424562 
dram[15]:  2.320973  2.307429  2.349526  2.438936  2.368356  2.385266  2.183453  2.245552  2.232311  2.343126  2.249708  2.359770  2.308197  2.258679  2.332200  2.338926 
dram[16]:  2.367512  2.360319  2.389151  2.425301  2.295880  2.362283  2.232274  2.322335  2.245192  2.324106  2.258135  2.280782  2.308161  2.256152  2.358917  2.361233 
dram[17]:  2.274918  2.317932  2.331058  2.436341  2.266752  2.392593  2.190083  2.305043  2.308523  2.258757  2.318807  2.327273  2.309745  2.386574  2.321547  2.290685 
dram[18]:  2.359302  2.297945  2.275346  2.257662  2.355890  2.415758  2.204030  2.253382  2.296424  2.324228  2.327072  2.261798  2.303648  2.379597  2.264434  2.326507 
dram[19]:  2.311010  2.295964  2.420925  2.436603  2.394771  2.394904  2.278114  2.261078  2.363531  2.324826  2.350711  2.323529  2.273756  2.342105  2.347429  2.311981 
dram[20]:  2.373864  2.329532  2.266138  2.301496  2.425767  2.434501  2.250572  2.276237  2.296716  2.304248  2.261251  2.393655  2.357714  2.279594  2.306896  2.387892 
dram[21]:  2.417661  2.332577  2.372390  2.357820  2.301790  2.292176  2.242045  2.301144  2.368609  2.278032  2.286349  2.377506  2.352941  2.205494  2.375576  2.281609 
dram[22]:  2.327146  2.311732  2.312573  2.378505  2.303067  2.372796  2.238609  2.305389  2.390036  2.308475  2.286047  2.276212  2.319366  2.380000  2.288546  2.362069 
dram[23]:  2.429742  2.356164  2.320904  2.303241  2.343634  2.304668  2.293269  2.257541  2.277518  2.328106  2.417370  2.306792  2.314149  2.299757  2.356627  2.392689 
dram[24]:  2.316397  2.408716  2.334129  2.306987  2.395887  2.276829  2.233890  2.292593  2.330477  2.358445  2.310154  2.358974  2.275706  2.377752  2.389870  2.317568 
dram[25]:  2.448276  2.315305  2.330579  2.363196  2.325359  2.313450  2.222485  2.331599  2.347666  2.322353  2.296667  2.282887  2.323831  2.368669  2.362168  2.222973 
dram[26]:  2.393736  2.381327  2.409877  2.425197  2.355392  2.420213  2.259390  2.267315  2.306727  2.310190  2.297685  2.231270  2.351001  2.285393  2.285408  2.323009 
dram[27]:  2.357311  2.348917  2.379808  2.282998  2.331332  2.430750  2.314214  2.295537  2.271283  2.378182  2.249158  2.251934  2.312639  2.318129  2.295954  2.278280 
dram[28]:  2.345848  2.319905  2.350172  2.434032  2.261876  2.315337  2.250313  2.448454  2.273731  2.294749  2.313501  2.349827  2.282511  2.381007  2.396204  2.325327 
dram[29]:  2.305962  2.395857  2.292849  2.348977  2.517434  2.327586  2.230591  2.314080  2.363531  2.366292  2.358402  2.346636  2.355072  2.308740  2.364773  2.341067 
dram[30]:  2.292849  2.268030  2.319720  2.336609  2.407080  2.267427  2.205682  2.274939  2.254502  2.278436  2.287432  2.326835  2.283616  2.407589  2.297389  2.350528 
dram[31]:  2.371765  2.328720  2.359469  2.418331  2.456954  2.358090  2.234192  2.317897  2.351163  2.385366  2.331010  2.299886  2.299663  2.221730  2.244121  2.228509 
average row locality = 1013495/436332 = 2.322761
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1554      1479      1445      1491      1397      1418      1376      1367      1517      1450      1403      1442      1461      1475      1430      1483 
dram[1]:      1542      1460      1425      1567      1452      1435      1348      1332      1500      1552      1439      1461      1522      1522      1432      1491 
dram[2]:      1507      1382      1455      1563      1461      1434      1252      1366      1509      1403      1428      1444      1471      1445      1442      1565 
dram[3]:      1482      1547      1484      1516      1434      1467      1359      1350      1499      1530      1481      1458      1505      1444      1504      1479 
dram[4]:      1543      1458      1489      1445      1501      1417      1479      1280      1468      1417      1443      1341      1461      1450      1467      1433 
dram[5]:      1455      1515      1526      1437      1409      1490      1348      1369      1389      1353      1518      1453      1393      1468      1442      1498 
dram[6]:      1478      1473      1529      1498      1500      1485      1352      1371      1423      1404      1477      1479      1372      1352      1500      1486 
dram[7]:      1474      1488      1487      1485      1440      1501      1355      1407      1407      1440      1454      1474      1431      1478      1487      1451 
dram[8]:      1456      1445      1475      1482      1530      1428      1393      1316      1338      1463      1416      1479      1477      1383      1428      1466 
dram[9]:      1469      1506      1436      1443      1484      1426      1349      1319      1420      1446      1435      1388      1449      1499      1505      1450 
dram[10]:      1520      1486      1491      1503      1461      1385      1321      1267      1449      1347      1383      1614      1442      1498      1491      1452 
dram[11]:      1556      1502      1515      1467      1420      1440      1309      1446      1327      1425      1504      1477      1373      1438      1457      1411 
dram[12]:      1423      1491      1471      1495      1488      1422      1353      1394      1387      1456      1527      1449      1493      1377      1479      1443 
dram[13]:      1497      1479      1488      1538      1406      1401      1329      1328      1367      1380      1422      1373      1421      1444      1453      1369 
dram[14]:      1485      1533      1487      1524      1351      1408      1354      1414      1362      1467      1488      1432      1513      1421      1482      1520 
dram[15]:      1455      1473      1448      1504      1471      1547      1315      1377      1374      1457      1386      1498      1543      1436      1495      1519 
dram[16]:      1508      1523      1484      1512      1417      1461      1321      1343      1325      1461      1541      1453      1370      1466      1490      1601 
dram[17]:      1501      1544      1528      1460      1335      1473      1333      1358      1403      1440      1470      1490      1437      1474      1515      1447 
dram[18]:      1482      1462      1456      1478      1422      1540      1244      1330      1442      1422      1546      1456      1577      1453      1400      1476 
dram[19]:      1486      1481      1451      1524      1397      1424      1362      1385      1485      1481      1423      1440      1473      1465      1470      1413 
dram[20]:      1533      1484      1464      1498      1535      1422      1439      1365      1476      1457      1508      1488      1483      1465      1461      1547 
dram[21]:      1469      1480      1506      1481      1352      1426      1449      1289      1447      1429      1505      1578      1534      1446      1491      1433 
dram[22]:      1450      1504      1446      1523      1435      1426      1343      1409      1430      1483      1415      1473      1470      1461      1492      1501 
dram[23]:      1529      1515      1535      1479      1451      1450      1386      1420      1403      1377      1454      1446      1387      1352      1418      1478 
dram[24]:      1461      1474      1421      1513      1414      1423      1351      1337      1379      1415      1543      1490      1469      1502      1484      1481 
dram[25]:      1501      1467      1460      1447      1502      1519      1387      1292      1372      1425      1528      1442      1472      1431      1483      1424 
dram[26]:      1549      1544      1439      1617      1467      1386      1396      1320      1460      1507      1524      1489      1434      1476      1541      1527 
dram[27]:      1453      1494      1464      1519      1506      1487      1369      1370      1451      1421      1487      1476      1517      1432      1411      1454 
dram[28]:      1524      1404      1532      1474      1414      1446      1307      1381      1513      1378      1474      1494      1484      1515      1467      1552 
dram[29]:      1492      1515      1485      1444      1368      1435      1407      1392      1498      1555      1451      1501      1387      1463      1499      1448 
dram[30]:      1459      1537      1462      1388      1457      1352      1429      1354      1337      1379      1537      1494      1470      1416      1452      1450 
dram[31]:      1466      1474      1445      1532      1412      1350      1396      1328      1488      1417      1447      1465      1472      1443      1443      1468 
total dram reads = 742610
bank skew: 1617/1244 = 1.30
chip skew: 23676/22695 = 1.04
number of total write accesses:
dram[0]:      1259      1322      1188      1201      1029      1104      1198      1135      1249      1264      1238      1293      1313      1311      1319      1291 
dram[1]:      1277      1266      1235      1219      1047      1044      1159      1141      1202      1260      1281      1237      1358      1311      1304      1372 
dram[2]:      1307      1214      1175      1198      1070      1073      1164      1163      1244      1265      1254      1262      1321      1307      1285      1335 
dram[3]:      1270      1313      1187      1202      1099      1109      1195      1182      1283      1264      1222      1324      1314      1384      1296      1341 
dram[4]:      1289      1329      1218      1142      1060      1008      1207      1125      1252      1265      1273      1280      1298      1283      1262      1292 
dram[5]:      1267      1322      1229      1169      1048      1041      1129      1231      1232      1226      1247      1246      1266      1331      1322      1316 
dram[6]:      1297      1301      1258      1188      1095      1070      1122      1194      1262      1259      1219      1266      1232      1323      1343      1360 
dram[7]:      1249      1259      1255      1243      1045      1071      1149      1195      1283      1275      1236      1245      1306      1279      1309      1322 
dram[8]:      1302      1279      1231      1199      1115      1087      1187      1118      1253      1217      1303      1294      1298      1293      1276      1320 
dram[9]:      1272      1302      1165      1210      1065      1107      1128      1169      1248      1226      1294      1254      1278      1372      1277      1280 
dram[10]:      1265      1279      1189      1195      1103      1068      1122      1123      1258      1229      1291      1331      1323      1315      1275      1292 
dram[11]:      1231      1331      1238      1184      1080      1065      1187      1176      1188      1181      1248      1266      1294      1347      1382      1297 
dram[12]:      1264      1280      1186      1203      1079      1098      1107      1173      1252      1254      1285      1282      1307      1259      1242      1297 
dram[13]:      1312      1336      1246      1155      1081      1084      1174      1182      1218      1250      1298      1300      1341      1252      1265      1267 
dram[14]:      1350      1312      1215      1222      1081      1069      1178      1227      1174      1218      1282      1239      1302      1313      1324      1293 
dram[15]:      1259      1272      1270      1229      1088      1008      1165      1161      1212      1235      1316      1290      1336      1344      1319      1334 
dram[16]:      1322      1273      1241      1184      1004      1046      1202      1140      1259      1272      1266      1218      1264      1320      1392      1281 
dram[17]:      1314      1299      1266      1218       997      1103      1157      1156      1214      1294      1272      1299      1298      1395      1367      1358 
dram[18]:      1285      1268      1215      1236      1101      1093      1199      1184      1254      1225      1296      1270      1340      1294      1293      1312 
dram[19]:      1265      1320      1252      1227      1070      1091      1165      1148      1278      1242      1311      1258      1281      1385      1347      1267 
dram[20]:      1329      1312      1228      1247      1090      1106      1193      1209      1293      1254      1284      1280      1339      1318      1282      1365 
dram[21]:      1312      1332      1246      1226      1106      1140      1181      1173      1249      1274      1312      1347      1287      1266      1356      1292 
dram[22]:      1276      1292      1167      1210      1044      1083      1218      1184      1258      1262      1307      1270      1352      1340      1324      1331 
dram[23]:      1287      1283      1212      1192      1063      1043      1171      1189      1228      1293      1270      1272      1297      1284      1284      1310 
dram[24]:      1254      1318      1229      1164      1069      1042      1174      1200      1213      1209      1317      1273      1257      1324      1308      1313 
dram[25]:      1306      1259      1203      1223      1099      1092      1137      1154      1242      1256      1280      1208      1351      1341      1329      1298 
dram[26]:      1378      1321      1177      1271      1098      1031      1224      1248      1269      1318      1309      1324      1340      1292      1395      1312 
dram[27]:      1264      1301      1221      1210      1040      1060      1099      1201      1258      1269      1229      1286      1319      1315      1326      1305 
dram[28]:      1276      1254      1240      1178      1072      1078      1128      1201      1276      1270      1250      1270      1285      1346      1291      1360 
dram[29]:      1308      1347      1228      1190      1063      1081      1170      1158      1260      1261      1301      1318      1314      1304      1361      1298 
dram[30]:      1260      1313      1225      1172      1082      1058      1160      1216      1257      1227      1267      1245      1276      1280      1312      1318 
dram[31]:      1273      1260      1194      1241      1060      1062      1177      1165      1264      1253      1303      1299      1371      1258      1283      1335 
total dram writes = 633444
bank skew: 1395/997 = 1.40
chip skew: 20307/19568 = 1.04
average mf latency per bank:
dram[0]:       1280      1257      1272      1262      1265      1258      1076      1059      1272      1298      1376      1279      1293      1304      1306      1228
dram[1]:       1269      1274      1266      1236      1233      1263      1048      1041      1233      1254      1249      1270      1175      1240      1255      1170
dram[2]:       1203      1279      1279      1208      1191      1242      1033       973      1220      1241      1281      1258      1209      1255      1231      1203
dram[3]:       1259      1233      1269      1253      1269      1254      1053      1028      1199      1220      1320      1286      1253      1279      1252      1278
dram[4]:       1259      1220      1242      1304      1235      1289       984      1019      1195      1240      1305      1317      1271      1288      1284      1266
dram[5]:       1311      1245     57406      1340      1330      1303      1015      1003      1262      1240      1329      1326      1297      1279      1295      1300
dram[6]:       1265      1229      1268      1254      1249      1269      1015       998      1214      1263      1354      1277      1355      1273      1215      1255
dram[7]:       1264      1236      1230      1252      1256      1207       995       967      1172      1198      1318      1269      1213      1197      1168      1219
dram[8]:       1243      1236      1257      1298      1199      1307      1009      1027      1228      1189      1283      1258      1215      1219      1266      1210
dram[9]:       1242      1230      1302      1272      1251      1279      1017       996      1169      1186      1237      1302      1233      1217      1205      1246
dram[10]:       1263      1301      1290      1339      1272      1351      1037      1061      1198      1232      1267      1246      1253      1249      1250      1253
dram[11]:       1215      1202      1200      1306      1258      1299       990       979      1233      1187      1264      1225      1266      1238      1207      1233
dram[12]:       1287      1241      1245      1233      1271      1270      1030       991      1230      1240      1252      1297      1285      1267      1272      1234
dram[13]:       1240      1210      1253      1245      1296      1297       981       986      1196      1173      1267      1281      1267      1282      1224      1210
dram[14]:       1297      1224      1292      1269      1327      1311      1066      1029      1245      1242      1290      1319      1301      1314      1275      1244
dram[15]:       1299      1237      1237      1225      1239      1255      1009       999      1214      1197      1254      1266      1226      1271      1241      1180
dram[16]:       1249      1258      1233      1247      1289      1237      1012      1009      1217      1189      1260      1280      1305      1263      1203      1261
dram[17]:       1262      1234      1243      1285      1369      1260       982      1012      1246      1236      1280      1265      1264      1249      1196      1243
dram[18]:       1220      1204      1230      1217      1233      1223       984       963      1188      1216      1254      1278      1218      1274      1223      1172
dram[19]:       1280      1255      1336      1264      1326      1311      1033      1007      1216      1267      1340      1346      1283      1255      1248      1255
dram[20]:       1288      1311      1331      1359      1388      1380      1092      1105      1330      1357      1330      1407      1343      1344      1311      1284
dram[21]:       1240      1220      1193      1248      1328      1246       992      1009      1227      1268      1259      1284      1260      1265      1201      1239
dram[22]:       1240      1178      1296      1235      1240      1239       972       969      1204      1215      1255      1256      1210      1242      1240      1240
dram[23]:       1241      1224      1230      1270      1233      1248       989       968      1229      1203      1289      1284      1310      1283      1250      1228
dram[24]:       1266      1246      1306      1246      1249      1279       982      1016      1204      1225      1237      1273      1296      1262      1219      1256
dram[25]:       1240      1244      1296      1258      1215      1194       974      1010      1239      1216      1243      1313      1237      1248      1220      1233
dram[26]:       1232      1243      1264      1253      1303      1319      1009      1007      1195      1199      1258      1288      1290      1302      1182      1240
dram[27]:       1312      1295      1295      1315      1330      1352      1074      1046      1217      1248      1346      1352      1323      1297      1252      1256
dram[28]:       1252      1272      1216      1271      1259      1252      1048      1021      1179      1254      1260      1262      1291      1232      1302      1213
dram[29]:       1292      1264      1276      1342      1368      1294      1031      1026      1232      1226      1289      1291      1323      1311      1278      1304
dram[30]:       1226      1203      1198      1256      1210      1302       979       969      1181      1207      1179      1230      1231      1255      1209      1234
dram[31]:       1209      1232      1249      1210      1283      1353       979      1016      1173      1223      1214      1275      1212      1239      1259      1188
maximum mf latency per bank:
dram[0]:       4881      4211      4061      4234      4077      4206      3672      5041      5902      5898      6214      4650      4813      5103      5432      3800
dram[1]:       4405      4715      4276      4315      3721      4038      4773      5030      5615      6123      5855      4670      5137      4936      4314      4057
dram[2]:       4226      5163      5030      4284      4711      5007      3713      4225      6120      5728      4932      4969      5136      4894      4738      5063
dram[3]:       5995      4485      3994      4266      5119      4465      4931      4004      5612      5781      4991      5090      5114      4879      5277      5124
dram[4]:       5162      4284      4062      4541      4536      4245      4402      3772      5477      5375      5559      5179      5114      4850      5107      4725
dram[5]:       5845      5650      6449      5510      4979      5005      4485      4449      6524      5366      5624      5340      5170      5901      5284      5367
dram[6]:       4189      5012      4102      5199      4463      4980      4187      3306      5109      6189      5306      5129      5555      4776      5070      4491
dram[7]:       4884      3960      4107      4690      4224      4605      3559      5130      5255      5508      5180      5353      4796      4762      4436      4281
dram[8]:       4224      4685      3749      4448      3837      4544      4068      4152      4939      4822      4831      5419      4951      6146      4747      4360
dram[9]:       4516      4734      3803      4513      4232      5259      4059      4445      4973      4987      5138      5895      5002      5738      5173      5471
dram[10]:       4231      4821      4764      4955      4721      4067      3914      3798      5021      5426      5053      4968      4955      5736      4590      5924
dram[11]:       3895      4426      4203      4240      4604      4034      4199      4213      4910      5022      5246      4776      4716      4924      4483      4380
dram[12]:       5616      4289      4519      4511      4288      4760      4185      4179      5057      5706      4987      4706      4797      4816      4699      4438
dram[13]:       4236      4322      5022      3770      4534      4118      4222      4849      5694      5184      5412      5051      5109      5137      4067      4650
dram[14]:       5089      4094      4518      3776      4178      4176      4234      4032      5705      5001      5077      4959      5030      4969      5627      4384
dram[15]:       5616      4348      4581      4511      3848      4209      3753      3741      5128      5070      4624      5181      4747      4760      5488      4324
dram[16]:       5546      5547      3824      4187      3693      4177      3779      4138      4968      5016      4901      4523      4805      5096      4749      4628
dram[17]:       4027      4375      4395      3730      4363      4886      3712      4091      4986      4988      4731      4847      5005      5087      4871      5781
dram[18]:       3922      4386      4790      4901      3994      4398      3531      3509      4959      4963      5379      4753      5193      4763      5057      4237
dram[19]:       5354      5555      4260      3761      4275      4271      4306      4191      4893      4994      6212      4870      5054      4777      4607      4210
dram[20]:       4372      5241      4222      4010      4279      3886      3798      3926      4969      5022      4967      4555      6281      4648      4686      4019
dram[21]:       4382      3881      4110      4450      4001      4184      3766      4130      4993      4990      6282      4631      4811      4675      5353      4598
dram[22]:       5497      3718      5769      4411      4234      4171      3846      4172      4959      4967      5751      4646      4933      4779      4601      4463
dram[23]:       4775      4857      5764      4834      4047      4161      4147      3610      4978      4915      4788      4573      6002      5112      5283      4376
dram[24]:       4649      3584      4262      4247      4071      5988      4722      4106      4955      5229      4904      4621      5144      4703      5196      4999
dram[25]:       4367      3762      4156      4615      4039      4348      4257      4274      5280      4975      4599      5068      5981      4781      4942      4522
dram[26]:       4352      4716      4232      4466      4173      4359      4386      4211      5681      5217      5032      5092      4963      4720      4719      4516
dram[27]:       4171      3895      4079      4899      4259      6065      3740      4000      5241      5223      4738      5139      4894      5106      4281      5124
dram[28]:       4240      3893      3788      4790      4241      4672      4312      4267      5193      5024      4597      4982      4963      4746      5113      4607
dram[29]:       4119      3638      4225      4610      4203      4394      4358      4149      5462      5428      4631      5067      4925      4827      4787      4995
dram[30]:       4243      4512      4093      4075      3908      5773      4550      4638      5042      5052      4818      4869      5179      4860      4396      4206
dram[31]:       4119      4572      3764      4163      4252      5773      4266      4834      5221      5239      5051      4818      4746      4489      5111      4393
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242202 n_act=13538 n_pre=13522 n_ref_event=0 n_req=31633 n_rd=23188 n_rd_L2_A=0 n_write=0 n_wr_bk=19714 bw_util=0.1429
n_activity=126813 dram_eff=0.3383
bk0: 1554a 252882i bk1: 1479a 252935i bk2: 1445a 254081i bk3: 1491a 252537i bk4: 1397a 259849i bk5: 1418a 259044i bk6: 1376a 255597i bk7: 1367a 255286i bk8: 1517a 254034i bk9: 1450a 253391i bk10: 1403a 254728i bk11: 1442a 253292i bk12: 1461a 252032i bk13: 1475a 250876i bk14: 1430a 252062i bk15: 1483a 253430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.572029
Row_Buffer_Locality_read = 0.687338
Row_Buffer_Locality_write = 0.255417
Bank_Level_Parallism = 7.073431
Bank_Level_Parallism_Col = 4.981365
Bank_Level_Parallism_Ready = 2.398979
write_to_read_ratio_blp_rw_average = 0.506989
GrpLevelPara = 2.669647 

BW Util details:
bwutil = 0.142888 
total_CMD = 300249 
util_bw = 42902 
Wasted_Col = 53991 
Wasted_Row = 11903 
Idle = 191453 

BW Util Bottlenecks: 
RCDc_limit = 51507 
RCDWRc_limit = 29579 
WTRc_limit = 29938 
RTWc_limit = 111784 
CCDLc_limit = 21389 
rwq = 0 
CCDLc_limit_alone = 12241 
WTRc_limit_alone = 27206 
RTWc_limit_alone = 105368 

Commands details: 
total_CMD = 300249 
n_nop = 242202 
Read = 23188 
Write = 0 
L2_Alloc = 0 
L2_WB = 19714 
n_act = 13538 
n_pre = 13522 
n_ref = 0 
n_req = 31633 
total_req = 42902 

Dual Bus Interface Util: 
issued_total_row = 27060 
issued_total_col = 42902 
Row_Bus_Util =  0.090125 
CoL_Bus_Util = 0.142888 
Either_Row_CoL_Bus_Util = 0.193330 
Issued_on_Two_Bus_Simul_Util = 0.039684 
issued_two_Eff = 0.205265 
queue_avg = 8.138492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.13849
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=241779 n_act=13705 n_pre=13689 n_ref_event=0 n_req=31799 n_rd=23480 n_rd_L2_A=0 n_write=0 n_wr_bk=19713 bw_util=0.1439
n_activity=127521 dram_eff=0.3387
bk0: 1542a 251170i bk1: 1460a 253662i bk2: 1425a 254071i bk3: 1567a 252662i bk4: 1452a 257721i bk5: 1435a 257269i bk6: 1348a 253832i bk7: 1332a 255182i bk8: 1500a 252431i bk9: 1552a 250016i bk10: 1439a 252671i bk11: 1461a 254101i bk12: 1522a 252690i bk13: 1522a 251724i bk14: 1432a 252741i bk15: 1491a 250411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569012
Row_Buffer_Locality_read = 0.681559
Row_Buffer_Locality_write = 0.251352
Bank_Level_Parallism = 7.157217
Bank_Level_Parallism_Col = 5.049430
Bank_Level_Parallism_Ready = 2.430625
write_to_read_ratio_blp_rw_average = 0.503253
GrpLevelPara = 2.669604 

BW Util details:
bwutil = 0.143857 
total_CMD = 300249 
util_bw = 43193 
Wasted_Col = 54298 
Wasted_Row = 11969 
Idle = 190789 

BW Util Bottlenecks: 
RCDc_limit = 52705 
RCDWRc_limit = 29440 
WTRc_limit = 30495 
RTWc_limit = 113949 
CCDLc_limit = 21659 
rwq = 0 
CCDLc_limit_alone = 12293 
WTRc_limit_alone = 27808 
RTWc_limit_alone = 107270 

Commands details: 
total_CMD = 300249 
n_nop = 241779 
Read = 23480 
Write = 0 
L2_Alloc = 0 
L2_WB = 19713 
n_act = 13705 
n_pre = 13689 
n_ref = 0 
n_req = 31799 
total_req = 43193 

Dual Bus Interface Util: 
issued_total_row = 27394 
issued_total_col = 43193 
Row_Bus_Util =  0.091238 
CoL_Bus_Util = 0.143857 
Either_Row_CoL_Bus_Util = 0.194738 
Issued_on_Two_Bus_Simul_Util = 0.040357 
issued_two_Eff = 0.207234 
queue_avg = 7.976909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.97691
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242197 n_act=13493 n_pre=13477 n_ref_event=0 n_req=31505 n_rd=23127 n_rd_L2_A=0 n_write=0 n_wr_bk=19637 bw_util=0.1424
n_activity=127702 dram_eff=0.3349
bk0: 1507a 252724i bk1: 1382a 254627i bk2: 1455a 254873i bk3: 1563a 253709i bk4: 1461a 258918i bk5: 1434a 259399i bk6: 1252a 257555i bk7: 1366a 255995i bk8: 1509a 252255i bk9: 1403a 256560i bk10: 1428a 253248i bk11: 1444a 255607i bk12: 1471a 253579i bk13: 1445a 253899i bk14: 1442a 254009i bk15: 1565a 252357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571719
Row_Buffer_Locality_read = 0.688416
Row_Buffer_Locality_write = 0.249582
Bank_Level_Parallism = 6.905834
Bank_Level_Parallism_Col = 4.855103
Bank_Level_Parallism_Ready = 2.349102
write_to_read_ratio_blp_rw_average = 0.504753
GrpLevelPara = 2.631040 

BW Util details:
bwutil = 0.142428 
total_CMD = 300249 
util_bw = 42764 
Wasted_Col = 54787 
Wasted_Row = 11947 
Idle = 190751 

BW Util Bottlenecks: 
RCDc_limit = 51785 
RCDWRc_limit = 29716 
WTRc_limit = 31553 
RTWc_limit = 108572 
CCDLc_limit = 21634 
rwq = 0 
CCDLc_limit_alone = 12330 
WTRc_limit_alone = 28655 
RTWc_limit_alone = 102166 

Commands details: 
total_CMD = 300249 
n_nop = 242197 
Read = 23127 
Write = 0 
L2_Alloc = 0 
L2_WB = 19637 
n_act = 13493 
n_pre = 13477 
n_ref = 0 
n_req = 31505 
total_req = 42764 

Dual Bus Interface Util: 
issued_total_row = 26970 
issued_total_col = 42764 
Row_Bus_Util =  0.089825 
CoL_Bus_Util = 0.142428 
Either_Row_CoL_Bus_Util = 0.193346 
Issued_on_Two_Bus_Simul_Util = 0.038908 
issued_two_Eff = 0.201233 
queue_avg = 7.572055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.57206
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=241345 n_act=13770 n_pre=13754 n_ref_event=0 n_req=32121 n_rd=23539 n_rd_L2_A=0 n_write=0 n_wr_bk=19985 bw_util=0.145
n_activity=129179 dram_eff=0.3369
bk0: 1482a 251269i bk1: 1547a 251426i bk2: 1484a 254819i bk3: 1516a 253862i bk4: 1434a 259048i bk5: 1467a 255425i bk6: 1359a 255043i bk7: 1350a 254887i bk8: 1499a 251822i bk9: 1530a 252687i bk10: 1481a 252240i bk11: 1458a 253122i bk12: 1505a 252300i bk13: 1444a 252625i bk14: 1504a 251474i bk15: 1479a 250400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571308
Row_Buffer_Locality_read = 0.685883
Row_Buffer_Locality_write = 0.257050
Bank_Level_Parallism = 7.084344
Bank_Level_Parallism_Col = 4.970111
Bank_Level_Parallism_Ready = 2.394748
write_to_read_ratio_blp_rw_average = 0.511760
GrpLevelPara = 2.654443 

BW Util details:
bwutil = 0.144960 
total_CMD = 300249 
util_bw = 43524 
Wasted_Col = 55042 
Wasted_Row = 12052 
Idle = 189631 

BW Util Bottlenecks: 
RCDc_limit = 52534 
RCDWRc_limit = 29964 
WTRc_limit = 28841 
RTWc_limit = 115639 
CCDLc_limit = 21454 
rwq = 0 
CCDLc_limit_alone = 12400 
WTRc_limit_alone = 26535 
RTWc_limit_alone = 108891 

Commands details: 
total_CMD = 300249 
n_nop = 241345 
Read = 23539 
Write = 0 
L2_Alloc = 0 
L2_WB = 19985 
n_act = 13770 
n_pre = 13754 
n_ref = 0 
n_req = 32121 
total_req = 43524 

Dual Bus Interface Util: 
issued_total_row = 27524 
issued_total_col = 43524 
Row_Bus_Util =  0.091671 
CoL_Bus_Util = 0.144960 
Either_Row_CoL_Bus_Util = 0.196184 
Issued_on_Two_Bus_Simul_Util = 0.040446 
issued_two_Eff = 0.206166 
queue_avg = 8.162521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.16252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242209 n_act=13645 n_pre=13629 n_ref_event=0 n_req=31455 n_rd=23092 n_rd_L2_A=0 n_write=0 n_wr_bk=19583 bw_util=0.1421
n_activity=127998 dram_eff=0.3334
bk0: 1543a 251345i bk1: 1458a 253915i bk2: 1489a 252308i bk3: 1445a 255873i bk4: 1501a 256031i bk5: 1417a 258277i bk6: 1479a 253703i bk7: 1280a 257251i bk8: 1468a 255754i bk9: 1417a 253194i bk10: 1443a 253751i bk11: 1341a 254844i bk12: 1461a 252671i bk13: 1450a 252545i bk14: 1467a 251809i bk15: 1433a 253499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.566206
Row_Buffer_Locality_read = 0.679413
Row_Buffer_Locality_write = 0.253617
Bank_Level_Parallism = 6.984281
Bank_Level_Parallism_Col = 4.917165
Bank_Level_Parallism_Ready = 2.356204
write_to_read_ratio_blp_rw_average = 0.503954
GrpLevelPara = 2.644606 

BW Util details:
bwutil = 0.142132 
total_CMD = 300249 
util_bw = 42675 
Wasted_Col = 55066 
Wasted_Row = 12316 
Idle = 190192 

BW Util Bottlenecks: 
RCDc_limit = 52910 
RCDWRc_limit = 29599 
WTRc_limit = 30786 
RTWc_limit = 111291 
CCDLc_limit = 21589 
rwq = 0 
CCDLc_limit_alone = 12376 
WTRc_limit_alone = 28114 
RTWc_limit_alone = 104750 

Commands details: 
total_CMD = 300249 
n_nop = 242209 
Read = 23092 
Write = 0 
L2_Alloc = 0 
L2_WB = 19583 
n_act = 13645 
n_pre = 13629 
n_ref = 0 
n_req = 31455 
total_req = 42675 

Dual Bus Interface Util: 
issued_total_row = 27274 
issued_total_col = 42675 
Row_Bus_Util =  0.090838 
CoL_Bus_Util = 0.142132 
Either_Row_CoL_Bus_Util = 0.193306 
Issued_on_Two_Bus_Simul_Util = 0.039664 
issued_two_Eff = 0.205186 
queue_avg = 7.657248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.65725
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242527 n_act=13521 n_pre=13505 n_ref_event=0 n_req=31403 n_rd=23063 n_rd_L2_A=0 n_write=0 n_wr_bk=19622 bw_util=0.1422
n_activity=130723 dram_eff=0.3265
bk0: 1455a 253387i bk1: 1515a 251547i bk2: 1526a 253059i bk3: 1437a 256899i bk4: 1409a 260300i bk5: 1490a 256863i bk6: 1348a 256682i bk7: 1369a 254910i bk8: 1389a 254405i bk9: 1353a 255166i bk10: 1518a 253265i bk11: 1453a 253196i bk12: 1393a 253400i bk13: 1468a 249026i bk14: 1442a 253098i bk15: 1498a 252686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569436
Row_Buffer_Locality_read = 0.682088
Row_Buffer_Locality_write = 0.257914
Bank_Level_Parallism = 6.999589
Bank_Level_Parallism_Col = 4.948715
Bank_Level_Parallism_Ready = 2.398079
write_to_read_ratio_blp_rw_average = 0.503149
GrpLevelPara = 2.638983 

BW Util details:
bwutil = 0.142165 
total_CMD = 300249 
util_bw = 42685 
Wasted_Col = 54638 
Wasted_Row = 12326 
Idle = 190600 

BW Util Bottlenecks: 
RCDc_limit = 52441 
RCDWRc_limit = 28802 
WTRc_limit = 30277 
RTWc_limit = 110896 
CCDLc_limit = 21101 
rwq = 0 
CCDLc_limit_alone = 12055 
WTRc_limit_alone = 27771 
RTWc_limit_alone = 104356 

Commands details: 
total_CMD = 300249 
n_nop = 242527 
Read = 23063 
Write = 0 
L2_Alloc = 0 
L2_WB = 19622 
n_act = 13521 
n_pre = 13505 
n_ref = 0 
n_req = 31403 
total_req = 42685 

Dual Bus Interface Util: 
issued_total_row = 27026 
issued_total_col = 42685 
Row_Bus_Util =  0.090012 
CoL_Bus_Util = 0.142165 
Either_Row_CoL_Bus_Util = 0.192247 
Issued_on_Two_Bus_Simul_Util = 0.039930 
issued_two_Eff = 0.207702 
queue_avg = 7.908932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.90893
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242015 n_act=13686 n_pre=13670 n_ref_event=0 n_req=31655 n_rd=23179 n_rd_L2_A=0 n_write=0 n_wr_bk=19789 bw_util=0.1431
n_activity=128663 dram_eff=0.334
bk0: 1478a 252090i bk1: 1473a 252811i bk2: 1529a 251418i bk3: 1498a 255192i bk4: 1500a 255936i bk5: 1485a 256627i bk6: 1352a 254431i bk7: 1371a 253750i bk8: 1423a 254532i bk9: 1404a 253373i bk10: 1477a 253593i bk11: 1479a 252310i bk12: 1372a 253433i bk13: 1352a 254004i bk14: 1500a 253028i bk15: 1486a 251585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567651
Row_Buffer_Locality_read = 0.682859
Row_Buffer_Locality_write = 0.252596
Bank_Level_Parallism = 7.076073
Bank_Level_Parallism_Col = 4.961337
Bank_Level_Parallism_Ready = 2.409561
write_to_read_ratio_blp_rw_average = 0.502804
GrpLevelPara = 2.637844 

BW Util details:
bwutil = 0.143108 
total_CMD = 300249 
util_bw = 42968 
Wasted_Col = 55003 
Wasted_Row = 11910 
Idle = 190368 

BW Util Bottlenecks: 
RCDc_limit = 53002 
RCDWRc_limit = 29647 
WTRc_limit = 30841 
RTWc_limit = 112104 
CCDLc_limit = 21860 
rwq = 0 
CCDLc_limit_alone = 12446 
WTRc_limit_alone = 28005 
RTWc_limit_alone = 105526 

Commands details: 
total_CMD = 300249 
n_nop = 242015 
Read = 23179 
Write = 0 
L2_Alloc = 0 
L2_WB = 19789 
n_act = 13686 
n_pre = 13670 
n_ref = 0 
n_req = 31655 
total_req = 42968 

Dual Bus Interface Util: 
issued_total_row = 27356 
issued_total_col = 42968 
Row_Bus_Util =  0.091111 
CoL_Bus_Util = 0.143108 
Either_Row_CoL_Bus_Util = 0.193952 
Issued_on_Two_Bus_Simul_Util = 0.040267 
issued_two_Eff = 0.207611 
queue_avg = 8.000969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.00097
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=241924 n_act=13778 n_pre=13762 n_ref_event=0 n_req=31714 n_rd=23259 n_rd_L2_A=0 n_write=0 n_wr_bk=19721 bw_util=0.1431
n_activity=127392 dram_eff=0.3374
bk0: 1474a 253291i bk1: 1488a 252277i bk2: 1487a 253246i bk3: 1485a 253929i bk4: 1440a 258454i bk5: 1501a 257351i bk6: 1355a 255913i bk7: 1407a 255269i bk8: 1407a 253302i bk9: 1440a 253560i bk10: 1454a 252537i bk11: 1474a 253522i bk12: 1431a 252498i bk13: 1478a 251620i bk14: 1487a 251684i bk15: 1451a 252652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565555
Row_Buffer_Locality_read = 0.680296
Row_Buffer_Locality_write = 0.249911
Bank_Level_Parallism = 7.077981
Bank_Level_Parallism_Col = 4.943576
Bank_Level_Parallism_Ready = 2.396301
write_to_read_ratio_blp_rw_average = 0.506674
GrpLevelPara = 2.648716 

BW Util details:
bwutil = 0.143148 
total_CMD = 300249 
util_bw = 42980 
Wasted_Col = 54680 
Wasted_Row = 11777 
Idle = 190812 

BW Util Bottlenecks: 
RCDc_limit = 52430 
RCDWRc_limit = 29800 
WTRc_limit = 29241 
RTWc_limit = 112424 
CCDLc_limit = 21170 
rwq = 0 
CCDLc_limit_alone = 12069 
WTRc_limit_alone = 26704 
RTWc_limit_alone = 105860 

Commands details: 
total_CMD = 300249 
n_nop = 241924 
Read = 23259 
Write = 0 
L2_Alloc = 0 
L2_WB = 19721 
n_act = 13778 
n_pre = 13762 
n_ref = 0 
n_req = 31714 
total_req = 42980 

Dual Bus Interface Util: 
issued_total_row = 27540 
issued_total_col = 42980 
Row_Bus_Util =  0.091724 
CoL_Bus_Util = 0.143148 
Either_Row_CoL_Bus_Util = 0.194255 
Issued_on_Two_Bus_Simul_Util = 0.040616 
issued_two_Eff = 0.209087 
queue_avg = 7.752446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.75245
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242368 n_act=13611 n_pre=13595 n_ref_event=0 n_req=31404 n_rd=22975 n_rd_L2_A=0 n_write=0 n_wr_bk=19772 bw_util=0.1424
n_activity=125765 dram_eff=0.3399
bk0: 1456a 252555i bk1: 1445a 252415i bk2: 1475a 254046i bk3: 1482a 252916i bk4: 1530a 256420i bk5: 1428a 257399i bk6: 1393a 255081i bk7: 1316a 256370i bk8: 1338a 255073i bk9: 1463a 253254i bk10: 1416a 253190i bk11: 1479a 252718i bk12: 1477a 252344i bk13: 1383a 252866i bk14: 1428a 254420i bk15: 1466a 250283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.566584
Row_Buffer_Locality_read = 0.683351
Row_Buffer_Locality_write = 0.248309
Bank_Level_Parallism = 7.158667
Bank_Level_Parallism_Col = 5.009752
Bank_Level_Parallism_Ready = 2.423702
write_to_read_ratio_blp_rw_average = 0.507402
GrpLevelPara = 2.674179 

BW Util details:
bwutil = 0.142372 
total_CMD = 300249 
util_bw = 42747 
Wasted_Col = 53758 
Wasted_Row = 11621 
Idle = 192123 

BW Util Bottlenecks: 
RCDc_limit = 51800 
RCDWRc_limit = 29774 
WTRc_limit = 30501 
RTWc_limit = 111717 
CCDLc_limit = 21184 
rwq = 0 
CCDLc_limit_alone = 12033 
WTRc_limit_alone = 27822 
RTWc_limit_alone = 105245 

Commands details: 
total_CMD = 300249 
n_nop = 242368 
Read = 22975 
Write = 0 
L2_Alloc = 0 
L2_WB = 19772 
n_act = 13611 
n_pre = 13595 
n_ref = 0 
n_req = 31404 
total_req = 42747 

Dual Bus Interface Util: 
issued_total_row = 27206 
issued_total_col = 42747 
Row_Bus_Util =  0.090611 
CoL_Bus_Util = 0.142372 
Either_Row_CoL_Bus_Util = 0.192777 
Issued_on_Two_Bus_Simul_Util = 0.040207 
issued_two_Eff = 0.208566 
queue_avg = 7.994764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.99476
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242401 n_act=13470 n_pre=13454 n_ref_event=0 n_req=31401 n_rd=23024 n_rd_L2_A=0 n_write=0 n_wr_bk=19647 bw_util=0.1421
n_activity=127689 dram_eff=0.3342
bk0: 1469a 253345i bk1: 1506a 251696i bk2: 1436a 256330i bk3: 1443a 254216i bk4: 1484a 256725i bk5: 1426a 257346i bk6: 1349a 256632i bk7: 1319a 254436i bk8: 1420a 252015i bk9: 1446a 253925i bk10: 1435a 252500i bk11: 1388a 252476i bk12: 1449a 252809i bk13: 1499a 250933i bk14: 1505a 252827i bk15: 1450a 251834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571033
Row_Buffer_Locality_read = 0.685502
Row_Buffer_Locality_write = 0.256416
Bank_Level_Parallism = 7.072592
Bank_Level_Parallism_Col = 5.023942
Bank_Level_Parallism_Ready = 2.421106
write_to_read_ratio_blp_rw_average = 0.513419
GrpLevelPara = 2.661565 

BW Util details:
bwutil = 0.142119 
total_CMD = 300249 
util_bw = 42671 
Wasted_Col = 54719 
Wasted_Row = 12236 
Idle = 190623 

BW Util Bottlenecks: 
RCDc_limit = 51909 
RCDWRc_limit = 29727 
WTRc_limit = 30776 
RTWc_limit = 116037 
CCDLc_limit = 22139 
rwq = 0 
CCDLc_limit_alone = 12357 
WTRc_limit_alone = 27989 
RTWc_limit_alone = 109042 

Commands details: 
total_CMD = 300249 
n_nop = 242401 
Read = 23024 
Write = 0 
L2_Alloc = 0 
L2_WB = 19647 
n_act = 13470 
n_pre = 13454 
n_ref = 0 
n_req = 31401 
total_req = 42671 

Dual Bus Interface Util: 
issued_total_row = 26924 
issued_total_col = 42671 
Row_Bus_Util =  0.089672 
CoL_Bus_Util = 0.142119 
Either_Row_CoL_Bus_Util = 0.192667 
Issued_on_Two_Bus_Simul_Util = 0.039124 
issued_two_Eff = 0.203067 
queue_avg = 8.043341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.04334
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242159 n_act=13639 n_pre=13623 n_ref_event=0 n_req=31507 n_rd=23110 n_rd_L2_A=0 n_write=0 n_wr_bk=19658 bw_util=0.1424
n_activity=126535 dram_eff=0.338
bk0: 1520a 252662i bk1: 1486a 254691i bk2: 1491a 254809i bk3: 1503a 253725i bk4: 1461a 256660i bk5: 1385a 259104i bk6: 1321a 256676i bk7: 1267a 257652i bk8: 1449a 253535i bk9: 1347a 253447i bk10: 1383a 254228i bk11: 1614a 249323i bk12: 1442a 251276i bk13: 1498a 252039i bk14: 1491a 251531i bk15: 1452a 250172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567112
Row_Buffer_Locality_read = 0.680874
Row_Buffer_Locality_write = 0.254019
Bank_Level_Parallism = 7.108842
Bank_Level_Parallism_Col = 4.947972
Bank_Level_Parallism_Ready = 2.412739
write_to_read_ratio_blp_rw_average = 0.513083
GrpLevelPara = 2.664047 

BW Util details:
bwutil = 0.142442 
total_CMD = 300249 
util_bw = 42768 
Wasted_Col = 54670 
Wasted_Row = 11435 
Idle = 191376 

BW Util Bottlenecks: 
RCDc_limit = 52612 
RCDWRc_limit = 29878 
WTRc_limit = 29310 
RTWc_limit = 114570 
CCDLc_limit = 21723 
rwq = 0 
CCDLc_limit_alone = 12578 
WTRc_limit_alone = 26780 
RTWc_limit_alone = 107955 

Commands details: 
total_CMD = 300249 
n_nop = 242159 
Read = 23110 
Write = 0 
L2_Alloc = 0 
L2_WB = 19658 
n_act = 13639 
n_pre = 13623 
n_ref = 0 
n_req = 31507 
total_req = 42768 

Dual Bus Interface Util: 
issued_total_row = 27262 
issued_total_col = 42768 
Row_Bus_Util =  0.090798 
CoL_Bus_Util = 0.142442 
Either_Row_CoL_Bus_Util = 0.193473 
Issued_on_Two_Bus_Simul_Util = 0.039767 
issued_two_Eff = 0.205543 
queue_avg = 8.078528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.07853
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242209 n_act=13525 n_pre=13509 n_ref_event=0 n_req=31473 n_rd=23067 n_rd_L2_A=0 n_write=0 n_wr_bk=19695 bw_util=0.1424
n_activity=128598 dram_eff=0.3325
bk0: 1556a 253618i bk1: 1502a 252086i bk2: 1515a 251401i bk3: 1467a 255692i bk4: 1420a 257987i bk5: 1440a 258770i bk6: 1309a 254450i bk7: 1446a 255248i bk8: 1327a 256599i bk9: 1425a 253621i bk10: 1504a 253658i bk11: 1477a 253376i bk12: 1373a 253762i bk13: 1438a 251672i bk14: 1457a 251836i bk15: 1411a 253321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570267
Row_Buffer_Locality_read = 0.684874
Row_Buffer_Locality_write = 0.255770
Bank_Level_Parallism = 6.946381
Bank_Level_Parallism_Col = 4.932725
Bank_Level_Parallism_Ready = 2.382021
write_to_read_ratio_blp_rw_average = 0.503224
GrpLevelPara = 2.629118 

BW Util details:
bwutil = 0.142422 
total_CMD = 300249 
util_bw = 42762 
Wasted_Col = 55289 
Wasted_Row = 12562 
Idle = 189636 

BW Util Bottlenecks: 
RCDc_limit = 52318 
RCDWRc_limit = 29467 
WTRc_limit = 29632 
RTWc_limit = 112635 
CCDLc_limit = 21691 
rwq = 0 
CCDLc_limit_alone = 12338 
WTRc_limit_alone = 26951 
RTWc_limit_alone = 105963 

Commands details: 
total_CMD = 300249 
n_nop = 242209 
Read = 23067 
Write = 0 
L2_Alloc = 0 
L2_WB = 19695 
n_act = 13525 
n_pre = 13509 
n_ref = 0 
n_req = 31473 
total_req = 42762 

Dual Bus Interface Util: 
issued_total_row = 27034 
issued_total_col = 42762 
Row_Bus_Util =  0.090039 
CoL_Bus_Util = 0.142422 
Either_Row_CoL_Bus_Util = 0.193306 
Issued_on_Two_Bus_Simul_Util = 0.039154 
issued_two_Eff = 0.202550 
queue_avg = 7.984959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.98496
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242297 n_act=13561 n_pre=13545 n_ref_event=0 n_req=31558 n_rd=23148 n_rd_L2_A=0 n_write=0 n_wr_bk=19568 bw_util=0.1423
n_activity=128560 dram_eff=0.3323
bk0: 1423a 254496i bk1: 1491a 253853i bk2: 1471a 255593i bk3: 1495a 253570i bk4: 1488a 257051i bk5: 1422a 257207i bk6: 1353a 255172i bk7: 1394a 254098i bk8: 1387a 253617i bk9: 1456a 254120i bk10: 1527a 251965i bk11: 1449a 252791i bk12: 1493a 252542i bk13: 1377a 254060i bk14: 1479a 253566i bk15: 1443a 253075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570283
Row_Buffer_Locality_read = 0.685848
Row_Buffer_Locality_write = 0.252200
Bank_Level_Parallism = 6.997815
Bank_Level_Parallism_Col = 4.930784
Bank_Level_Parallism_Ready = 2.385944
write_to_read_ratio_blp_rw_average = 0.506327
GrpLevelPara = 2.652516 

BW Util details:
bwutil = 0.142269 
total_CMD = 300249 
util_bw = 42716 
Wasted_Col = 54698 
Wasted_Row = 12444 
Idle = 190391 

BW Util Bottlenecks: 
RCDc_limit = 51980 
RCDWRc_limit = 29936 
WTRc_limit = 30066 
RTWc_limit = 111567 
CCDLc_limit = 21059 
rwq = 0 
CCDLc_limit_alone = 11808 
WTRc_limit_alone = 27352 
RTWc_limit_alone = 105030 

Commands details: 
total_CMD = 300249 
n_nop = 242297 
Read = 23148 
Write = 0 
L2_Alloc = 0 
L2_WB = 19568 
n_act = 13561 
n_pre = 13545 
n_ref = 0 
n_req = 31558 
total_req = 42716 

Dual Bus Interface Util: 
issued_total_row = 27106 
issued_total_col = 42716 
Row_Bus_Util =  0.090278 
CoL_Bus_Util = 0.142269 
Either_Row_CoL_Bus_Util = 0.193013 
Issued_on_Two_Bus_Simul_Util = 0.039534 
issued_two_Eff = 0.204825 
queue_avg = 7.962328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.96233
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242911 n_act=13374 n_pre=13358 n_ref_event=0 n_req=31122 n_rd=22695 n_rd_L2_A=0 n_write=0 n_wr_bk=19761 bw_util=0.1414
n_activity=125530 dram_eff=0.3382
bk0: 1497a 252870i bk1: 1479a 252164i bk2: 1488a 254728i bk3: 1538a 255535i bk4: 1406a 258857i bk5: 1401a 256549i bk6: 1329a 255640i bk7: 1328a 255431i bk8: 1367a 256898i bk9: 1380a 252860i bk10: 1422a 254744i bk11: 1373a 255676i bk12: 1421a 254034i bk13: 1444a 253387i bk14: 1453a 253733i bk15: 1369a 253371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570272
Row_Buffer_Locality_read = 0.689139
Row_Buffer_Locality_write = 0.250148
Bank_Level_Parallism = 7.023887
Bank_Level_Parallism_Col = 4.932820
Bank_Level_Parallism_Ready = 2.384492
write_to_read_ratio_blp_rw_average = 0.509359
GrpLevelPara = 2.650527 

BW Util details:
bwutil = 0.141403 
total_CMD = 300249 
util_bw = 42456 
Wasted_Col = 53809 
Wasted_Row = 11742 
Idle = 192242 

BW Util Bottlenecks: 
RCDc_limit = 50164 
RCDWRc_limit = 29961 
WTRc_limit = 29634 
RTWc_limit = 110422 
CCDLc_limit = 21485 
rwq = 0 
CCDLc_limit_alone = 12277 
WTRc_limit_alone = 27048 
RTWc_limit_alone = 103800 

Commands details: 
total_CMD = 300249 
n_nop = 242911 
Read = 22695 
Write = 0 
L2_Alloc = 0 
L2_WB = 19761 
n_act = 13374 
n_pre = 13358 
n_ref = 0 
n_req = 31122 
total_req = 42456 

Dual Bus Interface Util: 
issued_total_row = 26732 
issued_total_col = 42456 
Row_Bus_Util =  0.089033 
CoL_Bus_Util = 0.141403 
Either_Row_CoL_Bus_Util = 0.190968 
Issued_on_Two_Bus_Simul_Util = 0.039467 
issued_two_Eff = 0.206669 
queue_avg = 7.764842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.76484
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242171 n_act=13586 n_pre=13570 n_ref_event=0 n_req=31716 n_rd=23241 n_rd_L2_A=0 n_write=0 n_wr_bk=19799 bw_util=0.1433
n_activity=126727 dram_eff=0.3396
bk0: 1485a 252180i bk1: 1533a 250858i bk2: 1487a 254486i bk3: 1524a 252408i bk4: 1351a 257704i bk5: 1408a 257968i bk6: 1354a 254558i bk7: 1414a 252526i bk8: 1362a 254622i bk9: 1467a 254284i bk10: 1488a 251786i bk11: 1432a 254800i bk12: 1513a 251413i bk13: 1421a 253341i bk14: 1482a 252019i bk15: 1520a 251961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571636
Row_Buffer_Locality_read = 0.688008
Row_Buffer_Locality_write = 0.252507
Bank_Level_Parallism = 7.153357
Bank_Level_Parallism_Col = 5.055582
Bank_Level_Parallism_Ready = 2.416705
write_to_read_ratio_blp_rw_average = 0.506854
GrpLevelPara = 2.672819 

BW Util details:
bwutil = 0.143348 
total_CMD = 300249 
util_bw = 43040 
Wasted_Col = 53977 
Wasted_Row = 11853 
Idle = 191379 

BW Util Bottlenecks: 
RCDc_limit = 51547 
RCDWRc_limit = 29509 
WTRc_limit = 29772 
RTWc_limit = 113838 
CCDLc_limit = 21593 
rwq = 0 
CCDLc_limit_alone = 12089 
WTRc_limit_alone = 26973 
RTWc_limit_alone = 107133 

Commands details: 
total_CMD = 300249 
n_nop = 242171 
Read = 23241 
Write = 0 
L2_Alloc = 0 
L2_WB = 19799 
n_act = 13586 
n_pre = 13570 
n_ref = 0 
n_req = 31716 
total_req = 43040 

Dual Bus Interface Util: 
issued_total_row = 27156 
issued_total_col = 43040 
Row_Bus_Util =  0.090445 
CoL_Bus_Util = 0.143348 
Either_Row_CoL_Bus_Util = 0.193433 
Issued_on_Two_Bus_Simul_Util = 0.040360 
issued_two_Eff = 0.208650 
queue_avg = 8.267831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.26783
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=241859 n_act=13733 n_pre=13717 n_ref_event=0 n_req=31772 n_rd=23298 n_rd_L2_A=0 n_write=0 n_wr_bk=19838 bw_util=0.1437
n_activity=126912 dram_eff=0.3399
bk0: 1455a 252944i bk1: 1473a 252446i bk2: 1448a 254469i bk3: 1504a 254460i bk4: 1471a 256661i bk5: 1547a 255661i bk6: 1315a 254468i bk7: 1377a 253435i bk8: 1374a 253688i bk9: 1457a 253447i bk10: 1386a 253156i bk11: 1498a 252025i bk12: 1543a 250285i bk13: 1436a 250119i bk14: 1495a 251742i bk15: 1519a 251760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567764
Row_Buffer_Locality_read = 0.684265
Row_Buffer_Locality_write = 0.247463
Bank_Level_Parallism = 7.202338
Bank_Level_Parallism_Col = 5.061093
Bank_Level_Parallism_Ready = 2.405926
write_to_read_ratio_blp_rw_average = 0.510734
GrpLevelPara = 2.685395 

BW Util details:
bwutil = 0.143667 
total_CMD = 300249 
util_bw = 43136 
Wasted_Col = 54055 
Wasted_Row = 11800 
Idle = 191258 

BW Util Bottlenecks: 
RCDc_limit = 51905 
RCDWRc_limit = 29607 
WTRc_limit = 30130 
RTWc_limit = 115078 
CCDLc_limit = 21674 
rwq = 0 
CCDLc_limit_alone = 12142 
WTRc_limit_alone = 27449 
RTWc_limit_alone = 108227 

Commands details: 
total_CMD = 300249 
n_nop = 241859 
Read = 23298 
Write = 0 
L2_Alloc = 0 
L2_WB = 19838 
n_act = 13733 
n_pre = 13717 
n_ref = 0 
n_req = 31772 
total_req = 43136 

Dual Bus Interface Util: 
issued_total_row = 27450 
issued_total_col = 43136 
Row_Bus_Util =  0.091424 
CoL_Bus_Util = 0.143667 
Either_Row_CoL_Bus_Util = 0.194472 
Issued_on_Two_Bus_Simul_Util = 0.040620 
issued_two_Eff = 0.208871 
queue_avg = 8.115607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.11561
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242041 n_act=13635 n_pre=13619 n_ref_event=0 n_req=31656 n_rd=23276 n_rd_L2_A=0 n_write=0 n_wr_bk=19684 bw_util=0.1431
n_activity=125425 dram_eff=0.3425
bk0: 1508a 252081i bk1: 1523a 251995i bk2: 1484a 252161i bk3: 1512a 254291i bk4: 1417a 256746i bk5: 1461a 256043i bk6: 1321a 256574i bk7: 1343a 257376i bk8: 1325a 252832i bk9: 1461a 251936i bk10: 1541a 251415i bk11: 1453a 252766i bk12: 1370a 255113i bk13: 1466a 251723i bk14: 1490a 250703i bk15: 1601a 252172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569276
Row_Buffer_Locality_read = 0.683408
Row_Buffer_Locality_write = 0.252267
Bank_Level_Parallism = 7.211419
Bank_Level_Parallism_Col = 5.043978
Bank_Level_Parallism_Ready = 2.393855
write_to_read_ratio_blp_rw_average = 0.509161
GrpLevelPara = 2.678910 

BW Util details:
bwutil = 0.143081 
total_CMD = 300249 
util_bw = 42960 
Wasted_Col = 53831 
Wasted_Row = 11331 
Idle = 192127 

BW Util Bottlenecks: 
RCDc_limit = 52189 
RCDWRc_limit = 29426 
WTRc_limit = 29408 
RTWc_limit = 114842 
CCDLc_limit = 21957 
rwq = 0 
CCDLc_limit_alone = 12518 
WTRc_limit_alone = 26830 
RTWc_limit_alone = 107981 

Commands details: 
total_CMD = 300249 
n_nop = 242041 
Read = 23276 
Write = 0 
L2_Alloc = 0 
L2_WB = 19684 
n_act = 13635 
n_pre = 13619 
n_ref = 0 
n_req = 31656 
total_req = 42960 

Dual Bus Interface Util: 
issued_total_row = 27254 
issued_total_col = 42960 
Row_Bus_Util =  0.090771 
CoL_Bus_Util = 0.143081 
Either_Row_CoL_Bus_Util = 0.193866 
Issued_on_Two_Bus_Simul_Util = 0.039987 
issued_two_Eff = 0.206260 
queue_avg = 7.996340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.99634
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=241646 n_act=13748 n_pre=13732 n_ref_event=0 n_req=31817 n_rd=23208 n_rd_L2_A=0 n_write=0 n_wr_bk=20007 bw_util=0.1439
n_activity=128074 dram_eff=0.3374
bk0: 1501a 250086i bk1: 1544a 250877i bk2: 1528a 252217i bk3: 1460a 255709i bk4: 1335a 259814i bk5: 1473a 257286i bk6: 1333a 255261i bk7: 1358a 255948i bk8: 1403a 255180i bk9: 1440a 251583i bk10: 1470a 251663i bk11: 1490a 252114i bk12: 1437a 253203i bk13: 1474a 252178i bk14: 1515a 250999i bk15: 1447a 251126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567904
Row_Buffer_Locality_read = 0.686143
Row_Buffer_Locality_write = 0.249158
Bank_Level_Parallism = 7.097457
Bank_Level_Parallism_Col = 4.982970
Bank_Level_Parallism_Ready = 2.397385
write_to_read_ratio_blp_rw_average = 0.509496
GrpLevelPara = 2.663315 

BW Util details:
bwutil = 0.143931 
total_CMD = 300249 
util_bw = 43215 
Wasted_Col = 54545 
Wasted_Row = 12217 
Idle = 190272 

BW Util Bottlenecks: 
RCDc_limit = 51868 
RCDWRc_limit = 30145 
WTRc_limit = 29359 
RTWc_limit = 113676 
CCDLc_limit = 21790 
rwq = 0 
CCDLc_limit_alone = 12214 
WTRc_limit_alone = 26693 
RTWc_limit_alone = 106766 

Commands details: 
total_CMD = 300249 
n_nop = 241646 
Read = 23208 
Write = 0 
L2_Alloc = 0 
L2_WB = 20007 
n_act = 13748 
n_pre = 13732 
n_ref = 0 
n_req = 31817 
total_req = 43215 

Dual Bus Interface Util: 
issued_total_row = 27480 
issued_total_col = 43215 
Row_Bus_Util =  0.091524 
CoL_Bus_Util = 0.143931 
Either_Row_CoL_Bus_Util = 0.195181 
Issued_on_Two_Bus_Simul_Util = 0.040273 
issued_two_Eff = 0.206338 
queue_avg = 8.112063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.11206
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=241828 n_act=13739 n_pre=13723 n_ref_event=0 n_req=31687 n_rd=23186 n_rd_L2_A=0 n_write=0 n_wr_bk=19865 bw_util=0.1434
n_activity=127862 dram_eff=0.3367
bk0: 1482a 253165i bk1: 1462a 253420i bk2: 1456a 254074i bk3: 1478a 252901i bk4: 1422a 257563i bk5: 1540a 256314i bk6: 1244a 257396i bk7: 1330a 254914i bk8: 1442a 253189i bk9: 1422a 254120i bk10: 1546a 251134i bk11: 1456a 251207i bk12: 1577a 250365i bk13: 1453a 252976i bk14: 1400a 253398i bk15: 1476a 251837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.566415
Row_Buffer_Locality_read = 0.680799
Row_Buffer_Locality_write = 0.254441
Bank_Level_Parallism = 7.079120
Bank_Level_Parallism_Col = 4.988802
Bank_Level_Parallism_Ready = 2.405542
write_to_read_ratio_blp_rw_average = 0.502789
GrpLevelPara = 2.656350 

BW Util details:
bwutil = 0.143384 
total_CMD = 300249 
util_bw = 43051 
Wasted_Col = 54676 
Wasted_Row = 12131 
Idle = 190391 

BW Util Bottlenecks: 
RCDc_limit = 52764 
RCDWRc_limit = 29932 
WTRc_limit = 31898 
RTWc_limit = 110493 
CCDLc_limit = 21238 
rwq = 0 
CCDLc_limit_alone = 11921 
WTRc_limit_alone = 28989 
RTWc_limit_alone = 104085 

Commands details: 
total_CMD = 300249 
n_nop = 241828 
Read = 23186 
Write = 0 
L2_Alloc = 0 
L2_WB = 19865 
n_act = 13739 
n_pre = 13723 
n_ref = 0 
n_req = 31687 
total_req = 43051 

Dual Bus Interface Util: 
issued_total_row = 27462 
issued_total_col = 43051 
Row_Bus_Util =  0.091464 
CoL_Bus_Util = 0.143384 
Either_Row_CoL_Bus_Util = 0.194575 
Issued_on_Two_Bus_Simul_Util = 0.040273 
issued_two_Eff = 0.206980 
queue_avg = 7.832529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.83253
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242147 n_act=13536 n_pre=13520 n_ref_event=0 n_req=31653 n_rd=23160 n_rd_L2_A=0 n_write=0 n_wr_bk=19907 bw_util=0.1434
n_activity=125600 dram_eff=0.3429
bk0: 1486a 252053i bk1: 1481a 251168i bk2: 1451a 253555i bk3: 1524a 253840i bk4: 1397a 258589i bk5: 1424a 256351i bk6: 1362a 255203i bk7: 1385a 254255i bk8: 1485a 253118i bk9: 1481a 252587i bk10: 1423a 253006i bk11: 1440a 254074i bk12: 1473a 253097i bk13: 1465a 252426i bk14: 1470a 252843i bk15: 1413a 254246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.572363
Row_Buffer_Locality_read = 0.688342
Row_Buffer_Locality_write = 0.256093
Bank_Level_Parallism = 7.158862
Bank_Level_Parallism_Col = 5.028323
Bank_Level_Parallism_Ready = 2.401676
write_to_read_ratio_blp_rw_average = 0.512039
GrpLevelPara = 2.673381 

BW Util details:
bwutil = 0.143438 
total_CMD = 300249 
util_bw = 43067 
Wasted_Col = 53631 
Wasted_Row = 11591 
Idle = 191960 

BW Util Bottlenecks: 
RCDc_limit = 50826 
RCDWRc_limit = 29647 
WTRc_limit = 30141 
RTWc_limit = 112965 
CCDLc_limit = 21588 
rwq = 0 
CCDLc_limit_alone = 12104 
WTRc_limit_alone = 27374 
RTWc_limit_alone = 106248 

Commands details: 
total_CMD = 300249 
n_nop = 242147 
Read = 23160 
Write = 0 
L2_Alloc = 0 
L2_WB = 19907 
n_act = 13536 
n_pre = 13520 
n_ref = 0 
n_req = 31653 
total_req = 43067 

Dual Bus Interface Util: 
issued_total_row = 27056 
issued_total_col = 43067 
Row_Bus_Util =  0.090112 
CoL_Bus_Util = 0.143438 
Either_Row_CoL_Bus_Util = 0.193513 
Issued_on_Two_Bus_Simul_Util = 0.040037 
issued_two_Eff = 0.206895 
queue_avg = 8.109695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.1097
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=240976 n_act=13838 n_pre=13822 n_ref_event=0 n_req=32195 n_rd=23625 n_rd_L2_A=0 n_write=0 n_wr_bk=20129 bw_util=0.1457
n_activity=126886 dram_eff=0.3448
bk0: 1533a 252451i bk1: 1484a 251744i bk2: 1464a 251398i bk3: 1498a 253130i bk4: 1535a 256138i bk5: 1422a 257735i bk6: 1439a 253096i bk7: 1365a 253505i bk8: 1476a 251850i bk9: 1457a 253910i bk10: 1508a 249993i bk11: 1488a 252746i bk12: 1483a 251815i bk13: 1465a 251046i bk14: 1461a 251649i bk15: 1547a 250250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570182
Row_Buffer_Locality_read = 0.685587
Row_Buffer_Locality_write = 0.252042
Bank_Level_Parallism = 7.278190
Bank_Level_Parallism_Col = 5.071162
Bank_Level_Parallism_Ready = 2.421630
write_to_read_ratio_blp_rw_average = 0.512806
GrpLevelPara = 2.695052 

BW Util details:
bwutil = 0.145726 
total_CMD = 300249 
util_bw = 43754 
Wasted_Col = 54058 
Wasted_Row = 11243 
Idle = 191194 

BW Util Bottlenecks: 
RCDc_limit = 52385 
RCDWRc_limit = 30021 
WTRc_limit = 28816 
RTWc_limit = 116204 
CCDLc_limit = 21742 
rwq = 0 
CCDLc_limit_alone = 12422 
WTRc_limit_alone = 26273 
RTWc_limit_alone = 109427 

Commands details: 
total_CMD = 300249 
n_nop = 240976 
Read = 23625 
Write = 0 
L2_Alloc = 0 
L2_WB = 20129 
n_act = 13838 
n_pre = 13822 
n_ref = 0 
n_req = 32195 
total_req = 43754 

Dual Bus Interface Util: 
issued_total_row = 27660 
issued_total_col = 43754 
Row_Bus_Util =  0.092124 
CoL_Bus_Util = 0.145726 
Either_Row_CoL_Bus_Util = 0.197413 
Issued_on_Two_Bus_Simul_Util = 0.040436 
issued_two_Eff = 0.204832 
queue_avg = 8.214405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.21441
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=241617 n_act=13738 n_pre=13722 n_ref_event=0 n_req=31887 n_rd=23315 n_rd_L2_A=0 n_write=0 n_wr_bk=20099 bw_util=0.1446
n_activity=126245 dram_eff=0.3439
bk0: 1469a 253354i bk1: 1480a 251983i bk2: 1506a 253234i bk3: 1481a 253838i bk4: 1352a 258197i bk5: 1426a 257441i bk6: 1449a 252734i bk7: 1289a 255800i bk8: 1447a 252636i bk9: 1429a 251487i bk10: 1505a 251653i bk11: 1578a 251097i bk12: 1534a 251819i bk13: 1446a 251585i bk14: 1491a 252385i bk15: 1433a 253023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569166
Row_Buffer_Locality_read = 0.683895
Row_Buffer_Locality_write = 0.257116
Bank_Level_Parallism = 7.222365
Bank_Level_Parallism_Col = 5.044177
Bank_Level_Parallism_Ready = 2.411872
write_to_read_ratio_blp_rw_average = 0.508727
GrpLevelPara = 2.678463 

BW Util details:
bwutil = 0.144593 
total_CMD = 300249 
util_bw = 43414 
Wasted_Col = 53465 
Wasted_Row = 11618 
Idle = 191752 

BW Util Bottlenecks: 
RCDc_limit = 51583 
RCDWRc_limit = 29854 
WTRc_limit = 30519 
RTWc_limit = 111373 
CCDLc_limit = 21231 
rwq = 0 
CCDLc_limit_alone = 12107 
WTRc_limit_alone = 27805 
RTWc_limit_alone = 104963 

Commands details: 
total_CMD = 300249 
n_nop = 241617 
Read = 23315 
Write = 0 
L2_Alloc = 0 
L2_WB = 20099 
n_act = 13738 
n_pre = 13722 
n_ref = 0 
n_req = 31887 
total_req = 43414 

Dual Bus Interface Util: 
issued_total_row = 27460 
issued_total_col = 43414 
Row_Bus_Util =  0.091457 
CoL_Bus_Util = 0.144593 
Either_Row_CoL_Bus_Util = 0.195278 
Issued_on_Two_Bus_Simul_Util = 0.040773 
issued_two_Eff = 0.208794 
queue_avg = 8.001582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.00158
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=241705 n_act=13708 n_pre=13692 n_ref_event=0 n_req=31831 n_rd=23261 n_rd_L2_A=0 n_write=0 n_wr_bk=19918 bw_util=0.1438
n_activity=126280 dram_eff=0.3419
bk0: 1450a 253744i bk1: 1504a 251805i bk2: 1446a 253600i bk3: 1523a 253875i bk4: 1435a 256770i bk5: 1426a 257376i bk6: 1343a 254662i bk7: 1409a 254292i bk8: 1430a 254337i bk9: 1483a 251864i bk10: 1415a 253171i bk11: 1473a 252895i bk12: 1470a 252862i bk13: 1461a 253299i bk14: 1492a 251013i bk15: 1501a 252613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569351
Row_Buffer_Locality_read = 0.684106
Row_Buffer_Locality_write = 0.257876
Bank_Level_Parallism = 7.125851
Bank_Level_Parallism_Col = 4.992229
Bank_Level_Parallism_Ready = 2.403807
write_to_read_ratio_blp_rw_average = 0.505960
GrpLevelPara = 2.668762 

BW Util details:
bwutil = 0.143811 
total_CMD = 300249 
util_bw = 43179 
Wasted_Col = 54425 
Wasted_Row = 11525 
Idle = 191120 

BW Util Bottlenecks: 
RCDc_limit = 52110 
RCDWRc_limit = 29973 
WTRc_limit = 30293 
RTWc_limit = 113449 
CCDLc_limit = 21996 
rwq = 0 
CCDLc_limit_alone = 12422 
WTRc_limit_alone = 27518 
RTWc_limit_alone = 106650 

Commands details: 
total_CMD = 300249 
n_nop = 241705 
Read = 23261 
Write = 0 
L2_Alloc = 0 
L2_WB = 19918 
n_act = 13708 
n_pre = 13692 
n_ref = 0 
n_req = 31831 
total_req = 43179 

Dual Bus Interface Util: 
issued_total_row = 27400 
issued_total_col = 43179 
Row_Bus_Util =  0.091258 
CoL_Bus_Util = 0.143811 
Either_Row_CoL_Bus_Util = 0.194985 
Issued_on_Two_Bus_Simul_Util = 0.040083 
issued_two_Eff = 0.205572 
queue_avg = 7.968936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.96894
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242200 n_act=13498 n_pre=13482 n_ref_event=0 n_req=31468 n_rd=23080 n_rd_L2_A=0 n_write=0 n_wr_bk=19678 bw_util=0.1424
n_activity=128595 dram_eff=0.3325
bk0: 1529a 254392i bk1: 1515a 252304i bk2: 1535a 254076i bk3: 1479a 253372i bk4: 1451a 257079i bk5: 1450a 258433i bk6: 1386a 254949i bk7: 1420a 253454i bk8: 1403a 252808i bk9: 1377a 253797i bk10: 1454a 254366i bk11: 1446a 254352i bk12: 1387a 253528i bk13: 1352a 254675i bk14: 1418a 252811i bk15: 1478a 251945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571056
Row_Buffer_Locality_read = 0.686005
Row_Buffer_Locality_write = 0.254769
Bank_Level_Parallism = 7.022049
Bank_Level_Parallism_Col = 4.981967
Bank_Level_Parallism_Ready = 2.397820
write_to_read_ratio_blp_rw_average = 0.503171
GrpLevelPara = 2.645468 

BW Util details:
bwutil = 0.142408 
total_CMD = 300249 
util_bw = 42758 
Wasted_Col = 54371 
Wasted_Row = 12399 
Idle = 190721 

BW Util Bottlenecks: 
RCDc_limit = 51696 
RCDWRc_limit = 29509 
WTRc_limit = 30549 
RTWc_limit = 109966 
CCDLc_limit = 21046 
rwq = 0 
CCDLc_limit_alone = 12090 
WTRc_limit_alone = 27833 
RTWc_limit_alone = 103726 

Commands details: 
total_CMD = 300249 
n_nop = 242200 
Read = 23080 
Write = 0 
L2_Alloc = 0 
L2_WB = 19678 
n_act = 13498 
n_pre = 13482 
n_ref = 0 
n_req = 31468 
total_req = 42758 

Dual Bus Interface Util: 
issued_total_row = 26980 
issued_total_col = 42758 
Row_Bus_Util =  0.089859 
CoL_Bus_Util = 0.142408 
Either_Row_CoL_Bus_Util = 0.193336 
Issued_on_Two_Bus_Simul_Util = 0.038931 
issued_two_Eff = 0.201364 
queue_avg = 7.841545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.84154
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242234 n_act=13561 n_pre=13545 n_ref_event=0 n_req=31596 n_rd=23157 n_rd_L2_A=0 n_write=0 n_wr_bk=19664 bw_util=0.1426
n_activity=128071 dram_eff=0.3344
bk0: 1461a 253314i bk1: 1474a 252953i bk2: 1421a 254104i bk3: 1513a 253780i bk4: 1414a 258113i bk5: 1423a 257460i bk6: 1351a 253473i bk7: 1337a 255637i bk8: 1379a 253468i bk9: 1415a 254518i bk10: 1543a 251102i bk11: 1490a 253574i bk12: 1469a 252572i bk13: 1502a 252892i bk14: 1484a 252937i bk15: 1481a 251064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570800
Row_Buffer_Locality_read = 0.683811
Row_Buffer_Locality_write = 0.260694
Bank_Level_Parallism = 7.042439
Bank_Level_Parallism_Col = 4.998742
Bank_Level_Parallism_Ready = 2.405455
write_to_read_ratio_blp_rw_average = 0.502114
GrpLevelPara = 2.641759 

BW Util details:
bwutil = 0.142618 
total_CMD = 300249 
util_bw = 42821 
Wasted_Col = 54691 
Wasted_Row = 12481 
Idle = 190256 

BW Util Bottlenecks: 
RCDc_limit = 52409 
RCDWRc_limit = 29382 
WTRc_limit = 30224 
RTWc_limit = 111230 
CCDLc_limit = 21726 
rwq = 0 
CCDLc_limit_alone = 12280 
WTRc_limit_alone = 27468 
RTWc_limit_alone = 104540 

Commands details: 
total_CMD = 300249 
n_nop = 242234 
Read = 23157 
Write = 0 
L2_Alloc = 0 
L2_WB = 19664 
n_act = 13561 
n_pre = 13545 
n_ref = 0 
n_req = 31596 
total_req = 42821 

Dual Bus Interface Util: 
issued_total_row = 27106 
issued_total_col = 42821 
Row_Bus_Util =  0.090278 
CoL_Bus_Util = 0.142618 
Either_Row_CoL_Bus_Util = 0.193223 
Issued_on_Two_Bus_Simul_Util = 0.039674 
issued_two_Eff = 0.205326 
queue_avg = 8.040943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.04094
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242187 n_act=13592 n_pre=13576 n_ref_event=0 n_req=31574 n_rd=23152 n_rd_L2_A=0 n_write=0 n_wr_bk=19778 bw_util=0.143
n_activity=126596 dram_eff=0.3391
bk0: 1501a 253105i bk1: 1467a 252888i bk2: 1460a 254666i bk3: 1447a 253969i bk4: 1502a 256517i bk5: 1519a 255427i bk6: 1387a 255026i bk7: 1292a 256937i bk8: 1372a 255224i bk9: 1425a 253972i bk10: 1528a 251229i bk11: 1442a 252042i bk12: 1472a 252020i bk13: 1431a 253614i bk14: 1483a 251473i bk15: 1424a 251009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569519
Row_Buffer_Locality_read = 0.683008
Row_Buffer_Locality_write = 0.257540
Bank_Level_Parallism = 7.148750
Bank_Level_Parallism_Col = 5.045584
Bank_Level_Parallism_Ready = 2.421826
write_to_read_ratio_blp_rw_average = 0.505510
GrpLevelPara = 2.678495 

BW Util details:
bwutil = 0.142981 
total_CMD = 300249 
util_bw = 42930 
Wasted_Col = 53509 
Wasted_Row = 12173 
Idle = 191637 

BW Util Bottlenecks: 
RCDc_limit = 51912 
RCDWRc_limit = 29489 
WTRc_limit = 30913 
RTWc_limit = 111617 
CCDLc_limit = 21113 
rwq = 0 
CCDLc_limit_alone = 11727 
WTRc_limit_alone = 28143 
RTWc_limit_alone = 105001 

Commands details: 
total_CMD = 300249 
n_nop = 242187 
Read = 23152 
Write = 0 
L2_Alloc = 0 
L2_WB = 19778 
n_act = 13592 
n_pre = 13576 
n_ref = 0 
n_req = 31574 
total_req = 42930 

Dual Bus Interface Util: 
issued_total_row = 27168 
issued_total_col = 42930 
Row_Bus_Util =  0.090485 
CoL_Bus_Util = 0.142981 
Either_Row_CoL_Bus_Util = 0.193379 
Issued_on_Two_Bus_Simul_Util = 0.040087 
issued_two_Eff = 0.207296 
queue_avg = 7.939613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.93961
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=240791 n_act=13898 n_pre=13882 n_ref_event=0 n_req=32383 n_rd=23676 n_rd_L2_A=0 n_write=0 n_wr_bk=20307 bw_util=0.1465
n_activity=127612 dram_eff=0.3447
bk0: 1549a 250784i bk1: 1544a 252150i bk2: 1439a 256575i bk3: 1617a 250747i bk4: 1467a 257119i bk5: 1386a 258377i bk6: 1396a 252783i bk7: 1320a 253948i bk8: 1460a 249739i bk9: 1507a 250392i bk10: 1524a 250557i bk11: 1489a 249238i bk12: 1434a 253888i bk13: 1476a 250966i bk14: 1541a 249708i bk15: 1527a 249836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570824
Row_Buffer_Locality_read = 0.686856
Row_Buffer_Locality_write = 0.255312
Bank_Level_Parallism = 7.299785
Bank_Level_Parallism_Col = 5.116460
Bank_Level_Parallism_Ready = 2.414228
write_to_read_ratio_blp_rw_average = 0.514114
GrpLevelPara = 2.701480 

BW Util details:
bwutil = 0.146488 
total_CMD = 300249 
util_bw = 43983 
Wasted_Col = 54221 
Wasted_Row = 11328 
Idle = 190717 

BW Util Bottlenecks: 
RCDc_limit = 52646 
RCDWRc_limit = 30379 
WTRc_limit = 31555 
RTWc_limit = 118631 
CCDLc_limit = 22535 
rwq = 0 
CCDLc_limit_alone = 12577 
WTRc_limit_alone = 28660 
RTWc_limit_alone = 111568 

Commands details: 
total_CMD = 300249 
n_nop = 240791 
Read = 23676 
Write = 0 
L2_Alloc = 0 
L2_WB = 20307 
n_act = 13898 
n_pre = 13882 
n_ref = 0 
n_req = 32383 
total_req = 43983 

Dual Bus Interface Util: 
issued_total_row = 27780 
issued_total_col = 43983 
Row_Bus_Util =  0.092523 
CoL_Bus_Util = 0.146488 
Either_Row_CoL_Bus_Util = 0.198029 
Issued_on_Two_Bus_Simul_Util = 0.040983 
issued_two_Eff = 0.206953 
queue_avg = 8.365867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.36587
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=241870 n_act=13710 n_pre=13694 n_ref_event=0 n_req=31767 n_rd=23311 n_rd_L2_A=0 n_write=0 n_wr_bk=19703 bw_util=0.1433
n_activity=127426 dram_eff=0.3376
bk0: 1453a 253262i bk1: 1494a 252529i bk2: 1464a 255083i bk3: 1519a 253963i bk4: 1506a 257116i bk5: 1487a 257318i bk6: 1369a 256456i bk7: 1370a 254729i bk8: 1451a 252279i bk9: 1421a 255044i bk10: 1487a 253095i bk11: 1476a 252940i bk12: 1517a 251168i bk13: 1432a 253143i bk14: 1411a 252062i bk15: 1454a 250412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.568420
Row_Buffer_Locality_read = 0.685728
Row_Buffer_Locality_write = 0.245033
Bank_Level_Parallism = 7.074879
Bank_Level_Parallism_Col = 4.953843
Bank_Level_Parallism_Ready = 2.352676
write_to_read_ratio_blp_rw_average = 0.507995
GrpLevelPara = 2.659375 

BW Util details:
bwutil = 0.143261 
total_CMD = 300249 
util_bw = 43014 
Wasted_Col = 54626 
Wasted_Row = 11924 
Idle = 190685 

BW Util Bottlenecks: 
RCDc_limit = 51888 
RCDWRc_limit = 30064 
WTRc_limit = 30142 
RTWc_limit = 113882 
CCDLc_limit = 21372 
rwq = 0 
CCDLc_limit_alone = 12122 
WTRc_limit_alone = 27414 
RTWc_limit_alone = 107360 

Commands details: 
total_CMD = 300249 
n_nop = 241870 
Read = 23311 
Write = 0 
L2_Alloc = 0 
L2_WB = 19703 
n_act = 13710 
n_pre = 13694 
n_ref = 0 
n_req = 31767 
total_req = 43014 

Dual Bus Interface Util: 
issued_total_row = 27404 
issued_total_col = 43014 
Row_Bus_Util =  0.091271 
CoL_Bus_Util = 0.143261 
Either_Row_CoL_Bus_Util = 0.194435 
Issued_on_Two_Bus_Simul_Util = 0.040097 
issued_two_Eff = 0.206221 
queue_avg = 7.874094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.87409
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=241916 n_act=13628 n_pre=13612 n_ref_event=0 n_req=31797 n_rd=23359 n_rd_L2_A=0 n_write=0 n_wr_bk=19775 bw_util=0.1437
n_activity=128650 dram_eff=0.3353
bk0: 1524a 253135i bk1: 1404a 253721i bk2: 1532a 252989i bk3: 1474a 256676i bk4: 1414a 257652i bk5: 1446a 256595i bk6: 1307a 256160i bk7: 1381a 256989i bk8: 1513a 252046i bk9: 1378a 254177i bk10: 1474a 252440i bk11: 1494a 254150i bk12: 1484a 252230i bk13: 1515a 253079i bk14: 1467a 252771i bk15: 1552a 250759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571406
Row_Buffer_Locality_read = 0.688386
Row_Buffer_Locality_write = 0.247571
Bank_Level_Parallism = 6.989410
Bank_Level_Parallism_Col = 4.915346
Bank_Level_Parallism_Ready = 2.368178
write_to_read_ratio_blp_rw_average = 0.507925
GrpLevelPara = 2.660045 

BW Util details:
bwutil = 0.143661 
total_CMD = 300249 
util_bw = 43134 
Wasted_Col = 54593 
Wasted_Row = 12470 
Idle = 190052 

BW Util Bottlenecks: 
RCDc_limit = 51501 
RCDWRc_limit = 29712 
WTRc_limit = 29437 
RTWc_limit = 111249 
CCDLc_limit = 20980 
rwq = 0 
CCDLc_limit_alone = 12044 
WTRc_limit_alone = 26889 
RTWc_limit_alone = 104861 

Commands details: 
total_CMD = 300249 
n_nop = 241916 
Read = 23359 
Write = 0 
L2_Alloc = 0 
L2_WB = 19775 
n_act = 13628 
n_pre = 13612 
n_ref = 0 
n_req = 31797 
total_req = 43134 

Dual Bus Interface Util: 
issued_total_row = 27240 
issued_total_col = 43134 
Row_Bus_Util =  0.090725 
CoL_Bus_Util = 0.143661 
Either_Row_CoL_Bus_Util = 0.194282 
Issued_on_Two_Bus_Simul_Util = 0.040103 
issued_two_Eff = 0.206418 
queue_avg = 8.121530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.12153
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=241947 n_act=13623 n_pre=13607 n_ref_event=0 n_req=31936 n_rd=23340 n_rd_L2_A=0 n_write=0 n_wr_bk=19962 bw_util=0.1442
n_activity=126808 dram_eff=0.3415
bk0: 1492a 251403i bk1: 1515a 251690i bk2: 1485a 252976i bk3: 1444a 252537i bk4: 1368a 259813i bk5: 1435a 257203i bk6: 1407a 253287i bk7: 1392a 254614i bk8: 1498a 252922i bk9: 1555a 251263i bk10: 1451a 251959i bk11: 1501a 251395i bk12: 1387a 254890i bk13: 1463a 251311i bk14: 1499a 251692i bk15: 1448a 251947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.573428
Row_Buffer_Locality_read = 0.687961
Row_Buffer_Locality_write = 0.262448
Bank_Level_Parallism = 7.220614
Bank_Level_Parallism_Col = 5.085313
Bank_Level_Parallism_Ready = 2.415547
write_to_read_ratio_blp_rw_average = 0.510386
GrpLevelPara = 2.687198 

BW Util details:
bwutil = 0.144220 
total_CMD = 300249 
util_bw = 43302 
Wasted_Col = 53679 
Wasted_Row = 11738 
Idle = 191530 

BW Util Bottlenecks: 
RCDc_limit = 51149 
RCDWRc_limit = 29563 
WTRc_limit = 29891 
RTWc_limit = 115088 
CCDLc_limit = 21532 
rwq = 0 
CCDLc_limit_alone = 12243 
WTRc_limit_alone = 27430 
RTWc_limit_alone = 108260 

Commands details: 
total_CMD = 300249 
n_nop = 241947 
Read = 23340 
Write = 0 
L2_Alloc = 0 
L2_WB = 19962 
n_act = 13623 
n_pre = 13607 
n_ref = 0 
n_req = 31936 
total_req = 43302 

Dual Bus Interface Util: 
issued_total_row = 27230 
issued_total_col = 43302 
Row_Bus_Util =  0.090691 
CoL_Bus_Util = 0.144220 
Either_Row_CoL_Bus_Util = 0.194179 
Issued_on_Two_Bus_Simul_Util = 0.040733 
issued_two_Eff = 0.209770 
queue_avg = 8.320534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.32053
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242090 n_act=13663 n_pre=13647 n_ref_event=0 n_req=31461 n_rd=22973 n_rd_L2_A=0 n_write=0 n_wr_bk=19668 bw_util=0.142
n_activity=127769 dram_eff=0.3337
bk0: 1459a 253014i bk1: 1537a 250912i bk2: 1462a 254138i bk3: 1388a 256143i bk4: 1457a 258989i bk5: 1352a 258353i bk6: 1429a 253933i bk7: 1354a 256276i bk8: 1337a 253758i bk9: 1379a 254779i bk10: 1537a 251278i bk11: 1494a 253197i bk12: 1470a 252513i bk13: 1416a 253782i bk14: 1452a 252151i bk15: 1450a 253849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565716
Row_Buffer_Locality_read = 0.682889
Row_Buffer_Locality_write = 0.248586
Bank_Level_Parallism = 7.007569
Bank_Level_Parallism_Col = 4.914919
Bank_Level_Parallism_Ready = 2.370746
write_to_read_ratio_blp_rw_average = 0.507589
GrpLevelPara = 2.650292 

BW Util details:
bwutil = 0.142019 
total_CMD = 300249 
util_bw = 42641 
Wasted_Col = 54863 
Wasted_Row = 12146 
Idle = 190599 

BW Util Bottlenecks: 
RCDc_limit = 51906 
RCDWRc_limit = 30428 
WTRc_limit = 30105 
RTWc_limit = 112249 
CCDLc_limit = 21066 
rwq = 0 
CCDLc_limit_alone = 12221 
WTRc_limit_alone = 27433 
RTWc_limit_alone = 106076 

Commands details: 
total_CMD = 300249 
n_nop = 242090 
Read = 22973 
Write = 0 
L2_Alloc = 0 
L2_WB = 19668 
n_act = 13663 
n_pre = 13647 
n_ref = 0 
n_req = 31461 
total_req = 42641 

Dual Bus Interface Util: 
issued_total_row = 27310 
issued_total_col = 42641 
Row_Bus_Util =  0.090958 
CoL_Bus_Util = 0.142019 
Either_Row_CoL_Bus_Util = 0.193703 
Issued_on_Two_Bus_Simul_Util = 0.039274 
issued_two_Eff = 0.202755 
queue_avg = 7.764312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.76431
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300249 n_nop=242038 n_act=13582 n_pre=13566 n_ref_event=0 n_req=31549 n_rd=23046 n_rd_L2_A=0 n_write=0 n_wr_bk=19798 bw_util=0.1427
n_activity=127560 dram_eff=0.3359
bk0: 1466a 254917i bk1: 1474a 254203i bk2: 1445a 256251i bk3: 1532a 254388i bk4: 1412a 257908i bk5: 1350a 259081i bk6: 1396a 253997i bk7: 1328a 255370i bk8: 1488a 253091i bk9: 1417a 253995i bk10: 1447a 253134i bk11: 1465a 252845i bk12: 1472a 253778i bk13: 1443a 252303i bk14: 1443a 253182i bk15: 1468a 250883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569495
Row_Buffer_Locality_read = 0.683633
Row_Buffer_Locality_write = 0.260143
Bank_Level_Parallism = 7.008525
Bank_Level_Parallism_Col = 4.920888
Bank_Level_Parallism_Ready = 2.373308
write_to_read_ratio_blp_rw_average = 0.506582
GrpLevelPara = 2.641566 

BW Util details:
bwutil = 0.142695 
total_CMD = 300249 
util_bw = 42844 
Wasted_Col = 54501 
Wasted_Row = 11980 
Idle = 190924 

BW Util Bottlenecks: 
RCDc_limit = 51820 
RCDWRc_limit = 29995 
WTRc_limit = 30591 
RTWc_limit = 108209 
CCDLc_limit = 21306 
rwq = 0 
CCDLc_limit_alone = 12259 
WTRc_limit_alone = 27837 
RTWc_limit_alone = 101916 

Commands details: 
total_CMD = 300249 
n_nop = 242038 
Read = 23046 
Write = 0 
L2_Alloc = 0 
L2_WB = 19798 
n_act = 13582 
n_pre = 13566 
n_ref = 0 
n_req = 31549 
total_req = 42844 

Dual Bus Interface Util: 
issued_total_row = 27148 
issued_total_col = 42844 
Row_Bus_Util =  0.090418 
CoL_Bus_Util = 0.142695 
Either_Row_CoL_Bus_Util = 0.193876 
Issued_on_Two_Bus_Simul_Util = 0.039237 
issued_two_Eff = 0.202384 
queue_avg = 7.810348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.81035

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57781, Miss = 28143, Miss_rate = 0.487, Pending_hits = 151, Reservation_fails = 387
L2_cache_bank[1]: Access = 58008, Miss = 28085, Miss_rate = 0.484, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 57694, Miss = 28321, Miss_rate = 0.491, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 58156, Miss = 27851, Miss_rate = 0.479, Pending_hits = 150, Reservation_fails = 195
L2_cache_bank[4]: Access = 57870, Miss = 28184, Miss_rate = 0.487, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[5]: Access = 58110, Miss = 27831, Miss_rate = 0.479, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[6]: Access = 58537, Miss = 28599, Miss_rate = 0.489, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[7]: Access = 58340, Miss = 28322, Miss_rate = 0.485, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[8]: Access = 58408, Miss = 28044, Miss_rate = 0.480, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[9]: Access = 58013, Miss = 27492, Miss_rate = 0.474, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[10]: Access = 57612, Miss = 27963, Miss_rate = 0.485, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 140125, Miss = 89778, Miss_rate = 0.641, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[12]: Access = 57166, Miss = 27662, Miss_rate = 0.484, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[13]: Access = 57962, Miss = 28427, Miss_rate = 0.490, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[14]: Access = 57464, Miss = 27628, Miss_rate = 0.481, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[15]: Access = 58226, Miss = 28063, Miss_rate = 0.482, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[16]: Access = 57514, Miss = 27840, Miss_rate = 0.484, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[17]: Access = 58203, Miss = 27901, Miss_rate = 0.479, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[18]: Access = 57992, Miss = 27619, Miss_rate = 0.476, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[19]: Access = 57786, Miss = 27821, Miss_rate = 0.481, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[20]: Access = 57552, Miss = 27903, Miss_rate = 0.485, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[21]: Access = 57784, Miss = 28273, Miss_rate = 0.489, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[22]: Access = 57677, Miss = 27461, Miss_rate = 0.476, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[23]: Access = 58269, Miss = 28437, Miss_rate = 0.488, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[24]: Access = 57568, Miss = 27788, Miss_rate = 0.483, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[25]: Access = 58206, Miss = 27844, Miss_rate = 0.478, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[26]: Access = 57441, Miss = 26794, Miss_rate = 0.466, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[27]: Access = 58069, Miss = 28192, Miss_rate = 0.485, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[28]: Access = 57723, Miss = 27883, Miss_rate = 0.483, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[29]: Access = 57867, Miss = 28267, Miss_rate = 0.488, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[30]: Access = 57605, Miss = 27328, Miss_rate = 0.474, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[31]: Access = 58061, Miss = 28264, Miss_rate = 0.487, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[32]: Access = 57931, Miss = 28266, Miss_rate = 0.488, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[33]: Access = 57978, Miss = 27793, Miss_rate = 0.479, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[34]: Access = 58126, Miss = 28730, Miss_rate = 0.494, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[35]: Access = 58253, Miss = 28339, Miss_rate = 0.486, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[36]: Access = 57670, Miss = 28418, Miss_rate = 0.493, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[37]: Access = 57703, Miss = 28328, Miss_rate = 0.491, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[38]: Access = 57896, Miss = 28368, Miss_rate = 0.490, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[39]: Access = 58166, Miss = 27906, Miss_rate = 0.480, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[40]: Access = 58092, Miss = 27945, Miss_rate = 0.481, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[41]: Access = 58259, Miss = 29281, Miss_rate = 0.503, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[42]: Access = 57933, Miss = 28006, Miss_rate = 0.483, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[43]: Access = 58062, Miss = 28948, Miss_rate = 0.499, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[44]: Access = 57629, Miss = 28191, Miss_rate = 0.489, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[45]: Access = 57693, Miss = 28268, Miss_rate = 0.490, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[46]: Access = 58233, Miss = 28044, Miss_rate = 0.482, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[47]: Access = 57778, Miss = 28065, Miss_rate = 0.486, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[48]: Access = 57786, Miss = 27916, Miss_rate = 0.483, Pending_hits = 130, Reservation_fails = 254
L2_cache_bank[49]: Access = 57901, Miss = 28129, Miss_rate = 0.486, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[50]: Access = 57556, Miss = 27889, Miss_rate = 0.485, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[51]: Access = 58105, Miss = 28275, Miss_rate = 0.487, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[52]: Access = 58617, Miss = 28428, Miss_rate = 0.485, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[53]: Access = 58595, Miss = 28773, Miss_rate = 0.491, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[54]: Access = 58283, Miss = 27779, Miss_rate = 0.477, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[55]: Access = 58503, Miss = 28240, Miss_rate = 0.483, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[56]: Access = 58276, Miss = 27846, Miss_rate = 0.478, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[57]: Access = 58072, Miss = 28370, Miss_rate = 0.489, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[58]: Access = 58053, Miss = 27972, Miss_rate = 0.482, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[59]: Access = 58011, Miss = 28472, Miss_rate = 0.491, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[60]: Access = 57265, Miss = 27694, Miss_rate = 0.484, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[61]: Access = 57649, Miss = 28096, Miss_rate = 0.487, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[62]: Access = 58219, Miss = 28203, Miss_rate = 0.484, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[63]: Access = 57430, Miss = 27917, Miss_rate = 0.486, Pending_hits = 129, Reservation_fails = 0
L2_total_cache_accesses = 3790512
L2_total_cache_misses = 1858903
L2_total_cache_miss_rate = 0.4904
L2_total_cache_pending_hits = 9064
L2_total_cache_reservation_fails = 836
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1225095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 310406
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 836
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 432204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7768
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 697450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 236723
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 879570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1983241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1815039
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 836
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=3790512
icnt_total_pkts_simt_to_mem=3790512
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3790512
Req_Network_cycles = 399867
Req_Network_injected_packets_per_cycle =       9.4794 
Req_Network_conflicts_per_cycle =      19.0969
Req_Network_conflicts_per_cycle_util =      27.7073
Req_Bank_Level_Parallism =      13.7535
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      22.7888
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       1.3380

Reply_Network_injected_packets_num = 3790512
Reply_Network_cycles = 399867
Reply_Network_injected_packets_per_cycle =        9.4794
Reply_Network_conflicts_per_cycle =        3.5633
Reply_Network_conflicts_per_cycle_util =       5.1696
Reply_Bank_Level_Parallism =      13.7527
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4856
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1185
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 54 sec (2154 sec)
gpgpu_simulation_rate = 146669 (inst/sec)
gpgpu_simulation_rate = 185 (cycle/sec)
gpgpu_silicon_slowdown = 6118918x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 225581
gpu_sim_insn = 67197878
gpu_ipc =     297.8880
gpu_tot_sim_cycle = 625448
gpu_tot_sim_insn = 383123920
gpu_tot_ipc =     612.5591
gpu_tot_issued_cta = 33218
gpu_occupancy = 81.8904% 
gpu_tot_occupancy = 72.3596% 
max_total_param_size = 0
gpu_stall_dramfull = 3611732
gpu_stall_icnt2sh    = 630
partiton_level_parallism =      25.8899
partiton_level_parallism_total  =      15.3982
partiton_level_parallism_util =      26.9413
partiton_level_parallism_util_total  =      19.5701
L2_BW  =     937.8350 GB/Sec
L2_BW_total  =     557.7846 GB/Sec
gpu_total_sim_rate=92946

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 196078, Miss = 111537, Miss_rate = 0.569, Pending_hits = 4044, Reservation_fails = 38536
	L1D_cache_core[1]: Access = 208631, Miss = 115109, Miss_rate = 0.552, Pending_hits = 3314, Reservation_fails = 39699
	L1D_cache_core[2]: Access = 193716, Miss = 108424, Miss_rate = 0.560, Pending_hits = 3458, Reservation_fails = 31276
	L1D_cache_core[3]: Access = 198135, Miss = 112325, Miss_rate = 0.567, Pending_hits = 3982, Reservation_fails = 28134
	L1D_cache_core[4]: Access = 207570, Miss = 111175, Miss_rate = 0.536, Pending_hits = 2486, Reservation_fails = 26730
	L1D_cache_core[5]: Access = 192429, Miss = 107791, Miss_rate = 0.560, Pending_hits = 3604, Reservation_fails = 24649
	L1D_cache_core[6]: Access = 197312, Miss = 110637, Miss_rate = 0.561, Pending_hits = 3783, Reservation_fails = 28014
	L1D_cache_core[7]: Access = 197169, Miss = 113697, Miss_rate = 0.577, Pending_hits = 4439, Reservation_fails = 31084
	L1D_cache_core[8]: Access = 200747, Miss = 112919, Miss_rate = 0.562, Pending_hits = 3836, Reservation_fails = 33880
	L1D_cache_core[9]: Access = 218736, Miss = 121004, Miss_rate = 0.553, Pending_hits = 3679, Reservation_fails = 42769
	L1D_cache_core[10]: Access = 201113, Miss = 115773, Miss_rate = 0.576, Pending_hits = 4656, Reservation_fails = 32960
	L1D_cache_core[11]: Access = 201336, Miss = 112402, Miss_rate = 0.558, Pending_hits = 3557, Reservation_fails = 27107
	L1D_cache_core[12]: Access = 207720, Miss = 113860, Miss_rate = 0.548, Pending_hits = 3235, Reservation_fails = 31986
	L1D_cache_core[13]: Access = 205867, Miss = 112806, Miss_rate = 0.548, Pending_hits = 3118, Reservation_fails = 26245
	L1D_cache_core[14]: Access = 197062, Miss = 111984, Miss_rate = 0.568, Pending_hits = 4138, Reservation_fails = 31437
	L1D_cache_core[15]: Access = 205601, Miss = 113348, Miss_rate = 0.551, Pending_hits = 3388, Reservation_fails = 29940
	L1D_cache_core[16]: Access = 197932, Miss = 112246, Miss_rate = 0.567, Pending_hits = 4050, Reservation_fails = 28617
	L1D_cache_core[17]: Access = 200245, Miss = 111842, Miss_rate = 0.559, Pending_hits = 3727, Reservation_fails = 27934
	L1D_cache_core[18]: Access = 201009, Miss = 116764, Miss_rate = 0.581, Pending_hits = 4867, Reservation_fails = 43451
	L1D_cache_core[19]: Access = 199277, Miss = 112256, Miss_rate = 0.563, Pending_hits = 3883, Reservation_fails = 30291
	L1D_cache_core[20]: Access = 204234, Miss = 114967, Miss_rate = 0.563, Pending_hits = 3911, Reservation_fails = 33217
	L1D_cache_core[21]: Access = 212543, Miss = 116541, Miss_rate = 0.548, Pending_hits = 3382, Reservation_fails = 33653
	L1D_cache_core[22]: Access = 200568, Miss = 112926, Miss_rate = 0.563, Pending_hits = 3796, Reservation_fails = 26246
	L1D_cache_core[23]: Access = 199744, Miss = 114280, Miss_rate = 0.572, Pending_hits = 4347, Reservation_fails = 32009
	L1D_cache_core[24]: Access = 191962, Miss = 108982, Miss_rate = 0.568, Pending_hits = 3930, Reservation_fails = 28617
	L1D_cache_core[25]: Access = 204466, Miss = 113155, Miss_rate = 0.553, Pending_hits = 3411, Reservation_fails = 26437
	L1D_cache_core[26]: Access = 204912, Miss = 113930, Miss_rate = 0.556, Pending_hits = 3643, Reservation_fails = 30488
	L1D_cache_core[27]: Access = 197344, Miss = 111806, Miss_rate = 0.567, Pending_hits = 3997, Reservation_fails = 29157
	L1D_cache_core[28]: Access = 201835, Miss = 114936, Miss_rate = 0.569, Pending_hits = 4234, Reservation_fails = 34523
	L1D_cache_core[29]: Access = 198579, Miss = 112023, Miss_rate = 0.564, Pending_hits = 3824, Reservation_fails = 28761
	L1D_cache_core[30]: Access = 198134, Miss = 113065, Miss_rate = 0.571, Pending_hits = 4399, Reservation_fails = 31932
	L1D_cache_core[31]: Access = 206182, Miss = 114293, Miss_rate = 0.554, Pending_hits = 3620, Reservation_fails = 39436
	L1D_cache_core[32]: Access = 205198, Miss = 113175, Miss_rate = 0.552, Pending_hits = 3425, Reservation_fails = 28098
	L1D_cache_core[33]: Access = 217825, Miss = 117340, Miss_rate = 0.539, Pending_hits = 2864, Reservation_fails = 28348
	L1D_cache_core[34]: Access = 197707, Miss = 109930, Miss_rate = 0.556, Pending_hits = 3411, Reservation_fails = 23696
	L1D_cache_core[35]: Access = 209182, Miss = 115909, Miss_rate = 0.554, Pending_hits = 3605, Reservation_fails = 34163
	L1D_cache_core[36]: Access = 195607, Miss = 111885, Miss_rate = 0.572, Pending_hits = 4210, Reservation_fails = 39628
	L1D_cache_core[37]: Access = 203212, Miss = 115861, Miss_rate = 0.570, Pending_hits = 4351, Reservation_fails = 33903
	L1D_cache_core[38]: Access = 198150, Miss = 112696, Miss_rate = 0.569, Pending_hits = 4127, Reservation_fails = 36988
	L1D_cache_core[39]: Access = 202949, Miss = 115679, Miss_rate = 0.570, Pending_hits = 4273, Reservation_fails = 41656
	L1D_cache_core[40]: Access = 198821, Miss = 113919, Miss_rate = 0.573, Pending_hits = 4434, Reservation_fails = 38774
	L1D_cache_core[41]: Access = 203486, Miss = 115445, Miss_rate = 0.567, Pending_hits = 4134, Reservation_fails = 32139
	L1D_cache_core[42]: Access = 199407, Miss = 112145, Miss_rate = 0.562, Pending_hits = 3954, Reservation_fails = 32172
	L1D_cache_core[43]: Access = 204250, Miss = 117646, Miss_rate = 0.576, Pending_hits = 4618, Reservation_fails = 34109
	L1D_cache_core[44]: Access = 196393, Miss = 109905, Miss_rate = 0.560, Pending_hits = 3597, Reservation_fails = 25011
	L1D_cache_core[45]: Access = 201734, Miss = 114107, Miss_rate = 0.566, Pending_hits = 4081, Reservation_fails = 27284
	L1D_cache_core[46]: Access = 190850, Miss = 106290, Miss_rate = 0.557, Pending_hits = 3433, Reservation_fails = 25798
	L1D_cache_core[47]: Access = 195562, Miss = 110430, Miss_rate = 0.565, Pending_hits = 3812, Reservation_fails = 28839
	L1D_cache_core[48]: Access = 201030, Miss = 114532, Miss_rate = 0.570, Pending_hits = 4194, Reservation_fails = 31349
	L1D_cache_core[49]: Access = 209434, Miss = 116262, Miss_rate = 0.555, Pending_hits = 3580, Reservation_fails = 38119
	L1D_cache_core[50]: Access = 199351, Miss = 114047, Miss_rate = 0.572, Pending_hits = 4252, Reservation_fails = 32085
	L1D_cache_core[51]: Access = 198457, Miss = 114194, Miss_rate = 0.575, Pending_hits = 4538, Reservation_fails = 28858
	L1D_cache_core[52]: Access = 201542, Miss = 114340, Miss_rate = 0.567, Pending_hits = 4087, Reservation_fails = 27980
	L1D_cache_core[53]: Access = 199913, Miss = 111834, Miss_rate = 0.559, Pending_hits = 3643, Reservation_fails = 29242
	L1D_cache_core[54]: Access = 199993, Miss = 112742, Miss_rate = 0.564, Pending_hits = 3810, Reservation_fails = 32298
	L1D_cache_core[55]: Access = 197352, Miss = 112291, Miss_rate = 0.569, Pending_hits = 3980, Reservation_fails = 34480
	L1D_cache_core[56]: Access = 202411, Miss = 115072, Miss_rate = 0.569, Pending_hits = 4281, Reservation_fails = 32706
	L1D_cache_core[57]: Access = 192499, Miss = 110532, Miss_rate = 0.574, Pending_hits = 4216, Reservation_fails = 35379
	L1D_cache_core[58]: Access = 204165, Miss = 114799, Miss_rate = 0.562, Pending_hits = 3853, Reservation_fails = 37442
	L1D_cache_core[59]: Access = 209282, Miss = 113479, Miss_rate = 0.542, Pending_hits = 2824, Reservation_fails = 26318
	L1D_cache_core[60]: Access = 198946, Miss = 110539, Miss_rate = 0.556, Pending_hits = 3412, Reservation_fails = 27618
	L1D_cache_core[61]: Access = 196694, Miss = 110618, Miss_rate = 0.562, Pending_hits = 3761, Reservation_fails = 33128
	L1D_cache_core[62]: Access = 195943, Miss = 111810, Miss_rate = 0.571, Pending_hits = 4162, Reservation_fails = 37595
	L1D_cache_core[63]: Access = 206270, Miss = 113579, Miss_rate = 0.551, Pending_hits = 3303, Reservation_fails = 26442
	L1D_cache_core[64]: Access = 199792, Miss = 113738, Miss_rate = 0.569, Pending_hits = 4130, Reservation_fails = 33593
	L1D_cache_core[65]: Access = 199787, Miss = 112448, Miss_rate = 0.563, Pending_hits = 3842, Reservation_fails = 34520
	L1D_cache_core[66]: Access = 198550, Miss = 111715, Miss_rate = 0.563, Pending_hits = 3815, Reservation_fails = 27507
	L1D_cache_core[67]: Access = 197601, Miss = 113551, Miss_rate = 0.575, Pending_hits = 4500, Reservation_fails = 35658
	L1D_cache_core[68]: Access = 199372, Miss = 112600, Miss_rate = 0.565, Pending_hits = 4039, Reservation_fails = 33151
	L1D_cache_core[69]: Access = 199356, Miss = 115427, Miss_rate = 0.579, Pending_hits = 4599, Reservation_fails = 32568
	L1D_cache_core[70]: Access = 202291, Miss = 113886, Miss_rate = 0.563, Pending_hits = 3916, Reservation_fails = 32018
	L1D_cache_core[71]: Access = 200902, Miss = 112199, Miss_rate = 0.558, Pending_hits = 3685, Reservation_fails = 31477
	L1D_cache_core[72]: Access = 203973, Miss = 113769, Miss_rate = 0.558, Pending_hits = 3796, Reservation_fails = 28769
	L1D_cache_core[73]: Access = 200141, Miss = 113761, Miss_rate = 0.568, Pending_hits = 4211, Reservation_fails = 35278
	L1D_cache_core[74]: Access = 211386, Miss = 116998, Miss_rate = 0.553, Pending_hits = 3671, Reservation_fails = 33959
	L1D_cache_core[75]: Access = 200762, Miss = 115070, Miss_rate = 0.573, Pending_hits = 4452, Reservation_fails = 29786
	L1D_cache_core[76]: Access = 196147, Miss = 111410, Miss_rate = 0.568, Pending_hits = 4000, Reservation_fails = 31565
	L1D_cache_core[77]: Access = 204757, Miss = 118080, Miss_rate = 0.577, Pending_hits = 4756, Reservation_fails = 54003
	L1D_cache_core[78]: Access = 200098, Miss = 112931, Miss_rate = 0.564, Pending_hits = 4020, Reservation_fails = 29568
	L1D_cache_core[79]: Access = 199678, Miss = 111506, Miss_rate = 0.558, Pending_hits = 3620, Reservation_fails = 28946
	L1D_total_cache_accesses = 16096396
	L1D_total_cache_misses = 9060924
	L1D_total_cache_miss_rate = 0.5629
	L1D_total_cache_pending_hits = 311015
	L1D_total_cache_reservation_fails = 2563226
	L1D_cache_data_port_util = 0.165
	L1D_cache_fill_port_util = 0.150
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6157953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 307666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3835926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2505719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2247619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 307666
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 566504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2956852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12856830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3547232

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1285597
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1220122
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 57507
ctas_completed 33218, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5762, 5178, 4656, 5680, 4968, 4967, 5426, 4864, 5416, 4875, 4855, 5468, 5218, 4845, 5698, 5029, 5287, 4871, 5300, 5789, 5102, 5360, 5163, 5436, 5048, 5754, 5039, 5132, 5098, 5605, 5351, 5237, 5543, 5616, 4812, 5071, 5201, 5231, 4698, 4802, 5188, 5554, 5292, 4748, 5717, 5012, 4906, 5055, 5291, 5177, 4842, 5649, 5691, 5605, 5638, 5146, 4982, 5411, 5302, 5594, 5104, 4667, 5470, 5058, 
gpgpu_n_tot_thrd_icount = 867837536
gpgpu_n_tot_w_icount = 27119923
gpgpu_n_stall_shd_mem = 3541156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6083545
gpgpu_n_mem_write_global = 3547232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31705293
gpgpu_n_store_insn = 6812196
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 103046144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3183136
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 358020
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9983225	W0_Idle:8260356	W0_Scoreboard:117239428	W1:4963428	W2:2699249	W3:1914647	W4:1528271	W5:1167116	W6:833281	W7:552774	W8:345124	W9:246259	W10:229046	W11:260954	W12:331430	W13:377917	W14:402874	W15:374605	W16:302952	W17:211342	W18:132120	W19:71556	W20:29031	W21:13291	W22:3526	W23:863	W24:96	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10128108
single_issue_nums: WS0:6782605	WS1:6771449	WS2:6791769	WS3:6774100	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48668360 {8:6083545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 141889280 {40:3547232,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 243341800 {40:6083545,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28377856 {8:3547232,}
maxmflatency = 7393 
max_icnt2mem_latency = 6342 
maxmrqlatency = 3093 
max_icnt2sh_latency = 1547 
averagemflatency = 742 
avg_icnt2mem_latency = 387 
avg_mrq_latency = 122 
avg_icnt2sh_latency = 17 
mrq_lat_table:405700 	205328 	101594 	126915 	249122 	483071 	560202 	699081 	459252 	64334 	1072 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2787476 	2076890 	2366955 	1957750 	385146 	56560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2954831 	880428 	679694 	1035043 	1376973 	1794898 	708662 	187856 	12392 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4963296 	1587935 	1065026 	782682 	552457 	404795 	225833 	46467 	1699 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	310 	197 	258 	229 	65 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     14907      8637     10105      8510      9364      9314     11774     14582     28999      9693     12828     15618      9869      6710      7571     15348 
dram[1]:     10120     10613     19446      8537      9376     12568     16667     10174     13140     14013     10512     21561     12083     11356     15171      8896 
dram[2]:     15276     10033     19459     12367     12114      9339     10197     14555     13430     22948      9510      8201      8035     10412     13580     11746 
dram[3]:     13721      9244     15088     12742     10220     12517     17580     18334      9694     13263     10767      9761     11023     10265     10096     10205 
dram[4]:     11136     11810     19489      8556      9364     11886     10916     10227     15151     14892     10695      8818      7788     12192      9585      7616 
dram[5]:     11101     15688     10802      8544      9344      9396     10178     15181     17450     16515     11935     13853     10485     10523      9036     11592 
dram[6]:      8305     10522     11815     14362     12536      9887     11642     19378     23649      8931     12067     12834     10565      7663     11581     10789 
dram[7]:      9838      8328      8483      8869     18839      9952     17767     25602      9990     16136     11407     11152     15899     13668      8172      9701 
dram[8]:      8537      8190     10338      8947     15440     11608     15339     16060      5784     10300     16132     14845      9426     11897     13205     10674 
dram[9]:      8100     10316      9749     15991      9376     15200     10140     20154      9180     12778     12432     10681      9975     10786      9909      7735 
dram[10]:      8232     12726     16274     11178     15631     10305     15523     12300     16565      9028      9578     14569      6783     10996     14133      7600 
dram[11]:      8107      8317     15531     18252      9312     11874     19689     12159     10675     14276     11749     13853      6774      7867      8421     15582 
dram[12]:     10526     13818     13922      8552     11387     11262     15258     21402     13218     12027      9201     15344      8401     12351      8639     10413 
dram[13]:      8147      8300     11248     10523     10441     12713     10182     15852     10215     11978     13238     17787      9895     14607     11821     17638 
dram[14]:      7085     11054      9934     14224      9878     19965     10211     14592     11212     12010     15239     12827      8458      7693      8962      9329 
dram[15]:     11629      8399     15213      8544     11442     18337     15185     10135     15433     11954     12847     14422      6702      9005     11388      7558 
dram[16]:      8070      8347      8493     14121     16483      9923     12062     12777     11200     13507     15145      9650     10721     11143      9989      7570 
dram[17]:      9236      8313      8869     16835     13186     15406     17316     11247     18463     13809     12179     14948      6733      8345      9311      8872 
dram[18]:      8756      8400     12014      9419      9279     10216     10114     11203      9637      9345      8169     11011      8854     10373      7572      9092 
dram[19]:     11600     11750      8992     10871     12050     13859     16582     15103     14094     25648     14468     13825      7976     11646     16663     10193 
dram[20]:     10191     12385     10257      8626     19027      9342     11191     14812     11674     12989     14566     13680      8825     12275     18016     10802 
dram[21]:      8280     11794     11817      9694     16096     11097     23918     11665      9228     16780      9685      8294     10035      8723      9630     14876 
dram[22]:      8813     13389     11154     15400     17965     12589     10198     15678      7622     15478     12965     10607      7599     11642     11790     10628 
dram[23]:      9357     10898     11243      9772     14932     11682     11782     16950     14654     15704     12507     15037     13235      9280     10573      8926 
dram[24]:     14139      8288      9635     13010     11419      9371     10141     10929      9008     11927     17717     10022      7683     17547     12081     10867 
dram[25]:     11585     10005     15856      8702      9266      9664     12822     15147     14085     16899      7945     15259      7354      8787     11601     18304 
dram[26]:     10847     13022      8542     11272     18788     11986     10151     10142     15893     15196      9252     18749      9476      6905     13238      7739 
dram[27]:     11144     10884     14897     11328      9372     17332     17024     18883     16261     12573     18226      8395      8871      6777      9789     12465 
dram[28]:      8123      8884     12615     11977      9371     10541     10252     15988     13533     13946     13561      8429      8511     11509      9257      8779 
dram[29]:     11158      8184     12087     10457     13755     13526     20929     18445     14631      9320      9625     12590      6757      8743      8293      8567 
dram[30]:      8502      9623      8526     19620      9299      9348     10103     14139      9621      9928     18975      8899      9455      6775      9139      9503 
dram[31]:      9790     10619     12208      9184     11843     16290     13420     17687      7404      8940     10642     19506      6751      6735      9117     14063 
average row accesses per activate:
dram[0]:  2.553094  2.582742  2.524385  2.557031  2.676522  2.656645  2.564248  2.617718  2.651685  2.514797  2.640337  2.600630  2.596806  2.488132  2.523350  2.540772 
dram[1]:  2.594801  2.559672  2.592010  2.561480  2.642857  2.600425  2.594417  2.544867  2.566052  2.585490  2.613727  2.665077  2.602184  2.619178  2.586588  2.572216 
dram[2]:  2.559201  2.627435  2.622814  2.614395  2.731056  2.732919  2.574204  2.587550  2.562251  2.641336  2.572616  2.663755  2.602012  2.629868  2.537799  2.543716 
dram[3]:  2.552306  2.579879  2.590593  2.638009  2.667835  2.642304  2.517185  2.564576  2.569892  2.585624  2.615445  2.611309  2.577699  2.568588  2.557858  2.534462 
dram[4]:  2.561050  2.604928  2.564123  2.496930  2.545226  2.617672  2.544334  2.625000  2.583023  2.568684  2.522010  2.603136  2.581608  2.508461  2.544776  2.565012 
dram[5]:  2.572312  2.567002  2.591454  2.563925  2.699913  2.604770  2.531615  2.583161  2.542869  2.560533  2.558682  2.646562  2.578466  2.500578  2.598101  2.600867 
dram[6]:  2.595229  2.627312  2.538127  2.622527  2.630942  2.639110  2.536605  2.591952  2.623586  2.627287  2.620662  2.568018  2.579327  2.554250  2.585977  2.628728 
dram[7]:  2.594961  2.606881  2.603878  2.623695  2.671642  2.646128  2.574672  2.549324  2.553871  2.676707  2.574703  2.608445  2.539107  2.508300  2.555300  2.570264 
dram[8]:  2.557231  2.544509  2.656747  2.557899  2.642887  2.684325  2.546123  2.604969  2.573615  2.570795  2.571260  2.528544  2.575959  2.610738  2.611155  2.508337 
dram[9]:  2.627125  2.553142  2.633882  2.567331  2.666105  2.653863  2.554583  2.647810  2.526860  2.591162  2.543893  2.632147  2.556349  2.622469  2.605859  2.564580 
dram[10]:  2.647379  2.669736  2.583603  2.650820  2.678287  2.639671  2.560838  2.598488  2.583533  2.621006  2.552426  2.582158  2.579158  2.544779  2.568695  2.542902 
dram[11]:  2.612451  2.557850  2.531890  2.600675  2.625906  2.653333  2.662636  2.527236  2.620465  2.540107  2.580425  2.620690  2.590449  2.547666  2.608478  2.536566 
dram[12]:  2.580582  2.684970  2.539614  2.551439  2.608640  2.590407  2.552823  2.637910  2.563205  2.567589  2.620446  2.619642  2.577287  2.514118  2.583432  2.538645 
dram[13]:  2.586111  2.627466  2.600818  2.629292  2.649760  2.591435  2.556321  2.555510  2.592608  2.585891  2.585834  2.603124  2.570795  2.627339  2.588537  2.557831 
dram[14]:  2.575944  2.600700  2.591762  2.606011  2.660220  2.633421  2.554447  2.614222  2.552889  2.643986  2.581496  2.640808  2.540351  2.587094  2.538281  2.578781 
dram[15]:  2.592779  2.605978  2.638022  2.627954  2.653368  2.677267  2.500206  2.585709  2.598950  2.632482  2.560452  2.592462  2.566358  2.590822  2.570258  2.532978 
dram[16]:  2.607963  2.600786  2.575267  2.643145  2.650582  2.668060  2.622977  2.627984  2.555199  2.654217  2.510808  2.554478  2.547870  2.547192  2.599146  2.562477 
dram[17]:  2.539889  2.543503  2.621152  2.608519  2.673020  2.674800  2.479596  2.578004  2.586422  2.555556  2.618133  2.595819  2.598506  2.570703  2.554268  2.515152 
dram[18]:  2.596117  2.537861  2.539401  2.593454  2.630004  2.634076  2.559509  2.550041  2.570973  2.593958  2.616565  2.598605  2.545523  2.556436  2.560759  2.567473 
dram[19]:  2.599604  2.523482  2.621169  2.679260  2.679727  2.628755  2.666124  2.578298  2.545064  2.587520  2.598597  2.550000  2.548548  2.592203  2.532663  2.618453 
dram[20]:  2.632144  2.574609  2.522382  2.622898  2.684255  2.650064  2.551573  2.604233  2.543171  2.616472  2.590107  2.635225  2.610826  2.537407  2.494526  2.643426 
dram[21]:  2.591084  2.571484  2.608747  2.649559  2.664642  2.604280  2.594134  2.640445  2.552488  2.574250  2.634109  2.611837  2.592214  2.511316  2.580952  2.541940 
dram[22]:  2.598389  2.552291  2.589271  2.597922  2.664970  2.688453  2.526422  2.559615  2.636981  2.588421  2.582585  2.583848  2.595703  2.616465  2.510319  2.560032 
dram[23]:  2.565959  2.596273  2.564113  2.591125  2.673263  2.649706  2.616449  2.572280  2.541650  2.575865  2.664811  2.610196  2.616870  2.594745  2.585871  2.603987 
dram[24]:  2.577957  2.633412  2.591301  2.584361  2.695127  2.651134  2.553325  2.617225  2.582078  2.622725  2.575791  2.626577  2.530888  2.612142  2.597316  2.585665 
dram[25]:  2.657534  2.603796  2.621394  2.647059  2.688889  2.605785  2.569620  2.635876  2.614859  2.611922  2.646190  2.605683  2.575920  2.583856  2.614192  2.521588 
dram[26]:  2.620325  2.600379  2.676635  2.607348  2.622587  2.623529  2.560719  2.563326  2.637274  2.598546  2.572346  2.605543  2.577734  2.541950  2.597896  2.579439 
dram[27]:  2.624226  2.590466  2.607484  2.591402  2.602430  2.629139  2.690175  2.629272  2.541195  2.605545  2.599544  2.570996  2.606154  2.622989  2.551552  2.539908 
dram[28]:  2.586463  2.659735  2.628635  2.683411  2.652580  2.661873  2.612563  2.724124  2.606466  2.633629  2.647407  2.631858  2.567397  2.632973  2.615296  2.610723 
dram[29]:  2.636633  2.627069  2.572282  2.633246  2.718648  2.647664  2.582377  2.663098  2.620651  2.593886  2.689911  2.581370  2.633682  2.545917  2.646691  2.650277 
dram[30]:  2.626266  2.547698  2.601685  2.599133  2.716455  2.617816  2.590682  2.641653  2.608140  2.608356  2.592265  2.580938  2.550376  2.637490  2.566514  2.665278 
dram[31]:  2.639513  2.643239  2.638559  2.662904  2.730769  2.608020  2.597169  2.606013  2.572901  2.660693  2.630132  2.674153  2.600225  2.539124  2.558636  2.610169 
average row locality = 3355740/1292733 = 2.595849
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5207      5030      4904      5143      4870      4859      4925      5071      5159      4934      5098      5102      5065      4920      4991      4967 
dram[1]:      5281      5063      5060      5071      4977      4917      4965      4878      5113      5090      5094      5193      5169      5166      5041      5001 
dram[2]:      5242      4997      4955      5158      5050      5011      4822      5064      4970      4885      5022      5210      5000      5043      4972      4990 
dram[3]:      5277      4942      4961      5058      4900      4911      4771      4832      4971      5115      5218      5131      5043      4917      5010      4929 
dram[4]:      5230      5086      5009      4756      4886      4852      5040      4983      4795      4786      4989      5010      5013      5012      4991      5038 
dram[5]:      5144      5119      5107      4940      4980      4927      4989      4843      4800      4889      4918      5064      4979      4958      5102      5099 
dram[6]:      5318      5151      4997      5093      5082      5038      4976      5029      5009      5074      5123      5280      4955      5008      5061      5146 
dram[7]:      5190      5210      5129      5172      5046      5116      5082      5010      4897      5154      5033      5314      5083      5244      5114      5084 
dram[8]:      5097      5093      5139      5030      5134      4989      4852      4894      4763      4891      5035      5049      5063      5057      5161      4963 
dram[9]:      5163      5100      5138      5047      5125      4859      4777      4881      4833      5021      5149      5075      4956      5097      5184      4966 
dram[10]:      5313      5161      4993      5140      5176      4900      4998      4794      4991      5071      5036      5303      4923      4964      5180      4996 
dram[11]:      5214      5037      5027      4868      4962      4971      4989      4942      4914      5127      4977      5309      4919      4949      5227      4881 
dram[12]:      5027      5203      5016      5087      4946      4888      4963      4962      4835      5025      5204      5190      5047      4883      5024      4901 
dram[13]:      5080      5104      4952      5071      4880      4848      4885      4911      4866      4962      4954      4989      4860      4953      5024      4873 
dram[14]:      5163      5187      4961      5038      4852      4800      4729      5000      4849      5061      5044      5060      4999      5040      5011      5005 
dram[15]:      5212      5219      5059      5081      5012      4976      4663      5053      4964      5113      5034      5138      5128      5165      5071      5108 
dram[16]:      5264      5144      5060      5151      5154      5146      5117      5016      4853      5075      5152      5086      5010      5030      5149      5296 
dram[17]:      5297      5105      5234      5023      5077      5129      4923      4911      5098      5067      5252      5158      5029      5056      5090      5140 
dram[18]:      5188      4990      5011      5215      5014      5153      4862      4792      4951      5092      5304      5143      5163      4961      5065      5076 
dram[19]:      5113      5055      4989      5256      5076      4870      5143      4858      5033      5136      5167      5012      5155      5101      5047      5000 
dram[20]:      5408      5067      5006      5228      5108      5013      5002      5074      5008      5002      5227      5223      5090      4977      5057      5116 
dram[21]:      5206      5112      5115      5237      4920      4980      5102      4967      5020      4997      5301      5305      5069      5012      5233      5116 
dram[22]:      5254      5001      5052      5125      5065      4944      4868      4995      5103      5060      5084      5171      5166      5198      5093      4985 
dram[23]:      5259      5166      5156      5123      5097      5081      5209      5054      4964      5046      5206      5151      5106      4988      5122      5109 
dram[24]:      5237      5185      5160      5322      5013      5172      5080      5178      4982      4971      5397      5172      5011      5224      5102      5213 
dram[25]:      5230      5203      5141      5192      5112      5070      5129      4980      5023      4944      5333      5195      5162      5044      5240      4990 
dram[26]:      5386      5329      5284      5389      5130      5020      5161      5168      5294      5239      5261      5328      5045      5174      5359      5342 
dram[27]:      5232      5354      5108      5250      5002      5127      5244      5115      4967      5089      5332      5290      5204      5136      5076      5058 
dram[28]:      5380      5486      5567      5469      5268      5245      5280      5382      5432      5268      5590      5397      5340      5469      5322      5502 
dram[29]:      5504      5570      5364      5619      5431      5439      5508      5452      5434      5545      5665      5547      5415      5402      5554      5563 
dram[30]:      5436      5344      5328      5180      5337      5139      5265      5148      5186      5144      5468      5306      5183      5275      5157      5448 
dram[31]:      5369      5350      5437      5419      5186      5129      5348      5197      5177      5285      5404      5495      5297      5213      5248      5407 
total dram reads = 2612490
bank skew: 5665/4663 = 1.21
chip skew: 88012/79212 = 1.11
number of total write accesses:
dram[0]:      3213      3267      2982      3039      2642      2807      2914      2902      3079      3262      3166      3231      3133      3358      3316      3305 
dram[1]:      3287      3175      3013      2981      2622      2659      2902      2932      3042      3225      3134      3222      3270      3358      3293      3298 
dram[2]:      3310      3122      2894      2966      2693      2545      2906      2840      3029      3125      3183      3183      3201      3289      3298      3315 
dram[3]:      3269      3155      2941      2921      2661      2733      2859      2906      3197      3148      3077      3209      3202      3291      3322      3210 
dram[4]:      3192      3203      3039      2967      2635      2658      2854      2810      3061      3184      3170      3183      3169      3307      3222      3160 
dram[5]:      3194      3243      3006      2986      2693      2632      2704      2911      3106      3089      3101      3197      3223      3315      3188      3297 
dram[6]:      3258      3280      3078      3029      2713      2724      2738      2894      3179      3237      3232      3186      3151      3285      3279      3302 
dram[7]:      3249      3305      3116      2996      2681      2734      2841      2904      3173      3179      3158      3184      3372      3291      3328      3278 
dram[8]:      3233      3220      3025      2960      2666      2663      2862      2893      3106      3149      3253      3152      3283      3290      3279      3241 
dram[9]:      3157      3184      3040      2986      2681      2725      2797      2788      3227      3153      3247      3185      3250      3259      3211      3217 
dram[10]:      3249      3213      3020      2922      2722      2679      2796      2822      3125      3160      3185      3148      3210      3330      3248      3261 
dram[11]:      3200      3266      3004      2876      2674      2685      2884      2870      3165      3166      3111      3120      3188      3356      3388      3228 
dram[12]:      3229      3243      3110      2972      2683      2717      2791      2882      3192      3124      3219      3251      3200      3274      3169      3172 
dram[13]:      3136      3322      3032      2782      2636      2666      2895      2832      3099      3223      3265      3213      3267      3288      3282      3177 
dram[14]:      3286      3225      3015      3040      2628      2703      2899      2899      3027      3152      3234      3136      3267      3273      3289      3235 
dram[15]:      3136      3254      3136      2959      2625      2751      2884      2849      3132      3165      3347      3157      3218      3346      3286      3289 
dram[16]:      3334      3187      3102      3023      2629      2669      2902      2866      3191      3224      3146      3205      3262      3260      3349      3294 
dram[17]:      3278      3247      3120      3026      2678      2692      2931      2847      3237      3177      3314      3295      3349      3334      3253      3356 
dram[18]:      3236      3243      3062      3004      2737      2769      2920      2870      3179      3211      3242      3268      3275      3235      3298      3239 
dram[19]:      3085      3315      3078      3019      2708      2766      2890      2879      3158      3117      3235      3153      3241      3338      3203      3247 
dram[20]:      3160      3263      3083      2946      2751      2700      2914      2987      3162      3099      3299      3242      3239      3217      3326      3303 
dram[21]:      3267      3344      3071      3006      2716      2779      2947      2963      3243      3187      3179      3199      3299      3245      3298      3119 
dram[22]:      3248      3182      3038      2961      2655      2698      2877      2861      3158      3187      3284      3248      3179      3289      3364      3291 
dram[23]:      3209      3233      3009      3068      2749      2716      2901      2869      3215      3213      3201      3260      3293      3277      3221      3342 
dram[24]:      3149      3272      3069      3027      2738      2721      2861      2850      3207      3174      3257      3183      3263      3304      3141      3253 
dram[25]:      3350      3266      3017      2994      2633      2712      2817      2901      3140      3133      3158      3217      3346      3356      3228      3308 
dram[26]:      3316      3235      3044      3032      2762      2693      2804      2952      3180      3247      3296      3250      3367      3321      3314      3285 
dram[27]:      3296      3253      3150      3083      2674      2754      2769      2876      3213      3181      3245      3199      3345      3363      3318      3332 
dram[28]:      3330      3291      3105      3022      2768      2700      2901      3000      3294      3281      3254      3315      3316      3459      3205      3429 
dram[29]:      3404      3359      3166      3065      2759      2720      2932      3036      3282      3250      3345      3342      3396      3373      3473      3399 
dram[30]:      3246      3298      3105      3086      2790      2766      2997      2973      3239      3176      3262      3175      3369      3323      3316      3367 
dram[31]:      3281      3353      3069      3050      2759      2728      2933      2983      3276      3266      3338      3238      3493      3301      3272      3269 
total dram writes = 1588028
bank skew: 3493/2545 = 1.37
chip skew: 51301/48814 = 1.05
average mf latency per bank:
dram[0]:       1625      1609      1588      1604      1654      1625      1438      1436      1614      1609      1653      1574      1643      1621      1606      1593
dram[1]:       1627      1659      1634      1638      1656      1656      1458      1470      1618      1633      1677      1634      1622      1637      1615      1610
dram[2]:       1617      1666      1654      1639      1641      1672      1472      1457      1645      1648      1682      1646      1665      1637      1618      1596
dram[3]:       1588      1608      1596      1617      1607      1594      1434      1430      1545      1560      1612      1583      1604      1598      1558      1588
dram[4]:       1606      1580      1600      1620      1608      1629      1439      1429      1588      1604      1636      1616      1627      1610      1598      1604
dram[5]:       1644      1626     20693      1641      1676      1676      1488      1454      1622      1638      1663      1651      1619      1607      1621      1633
dram[6]:       1721      1697      1739      1724      1753      1726      1524      1512      1707      1678      1725      1702      1780      1742      1707      1687
dram[7]:       1853      1796      1840      1854      1892      1807      1596      1599      1785      1792      1847      1802      1818      1775      1770      1795
dram[8]:       1598      1611      1629      1637      1587      1626      1395      1411      1610      1577      1614      1623      1602      1596      1581      1595
dram[9]:       1621      1612      1623      1604      1599      1630      1436      1420      1570      1574      1584      1631      1623      1603      1594      1608
dram[10]:       1683      1702      1730      1735      1721      1742      1530      1528      1649      1669      1729      1707      1756      1711      1677      1682
dram[11]:       1625      1602      1625      1657      1665      1668      1435      1428      1640      1592      1644      1629      1690      1646      1584      1618
dram[12]:       1641      1616      1610      1638      1643      1650      1474      1446      1609      1586      1630      1649      1668      1640      1625      1645
dram[13]:       1658      1613      1670      1680      1692      1702      1456      1471      1635      1603      1658      1665      1673      1648      1598      1624
dram[14]:       1616      1610      1657      1634      1668      1669      1464      1435      1613      1596      1624      1661      1631      1641      1591      1601
dram[15]:       1627      1628      1613      1651      1645      1633      1443      1454      1603      1599      1612      1646      1619      1637      1611      1599
dram[16]:       1678      1709      1664      1706      1716      1683      1505      1518      1676      1664      1724      1702      1723      1703      1631      1672
dram[17]:       1696      1698      1676      1698      1757      1722      1472      1518      1682      1678      1707      1706      1719      1707      1674      1651
dram[18]:       1613      1599      1590      1633      1626      1604      1423      1435      1623      1577      1625      1634      1599      1662      1608      1602
dram[19]:       1720      1661      1689      1699      1686      1666      1449      1482      1636      1666      1696      1686      1704      1654      1645      1662
dram[20]:       1658      1679      1681      1688      1702      1722      1464      1482      1651      1696      1662      1682      1718      1688      1663      1643
dram[21]:       1700      1697      1700      1734      1758      1707      1484      1524      1686      1728      1741      1732      1755      1748      1696      1726
dram[22]:       1595      1608      1645      1620      1618      1621      1402      1442      1582      1582      1600      1600      1590      1610      1573      1598
dram[23]:       1685      1699      1703      1698      1699      1705      1485      1508      1703      1652      1723      1714      1733      1738      1685      1674
dram[24]:       1749      1720      1748      1740      1736      1748      1541      1533      1710      1709      1708      1753      1766      1744      1737      1709
dram[25]:       1676      1690      1704      1720      1697      1688      1501      1531      1701      1697      1684      1681      1681      1701      1686      1664
dram[26]:       1693      1706      1710      1713      1748      1709      1510      1519      1706      1696      1684      1724      1733      1722      1690      1670
dram[27]:       1660      1666      1698      1665      1719      1711      1526      1492      1664      1661      1663      1687      1676      1701      1647      1671
dram[28]:       1725      1752      1714      1752      1767      1774      1574      1562      1699      1764      1715      1742      1770      1716      1773      1705
dram[29]:       2157      2153      2183      2207      2229      2212      1928      1907      2108      2099      2124      2113      2177      2164      2163      2145
dram[30]:       1753      1706      1712      1780      1740      1774      1527      1550      1724      1722      1721      1740      1747      1758      1732      1729
dram[31]:       1778      1755      1787      1752      1798      1824      1577      1605      1763      1783      1764      1786      1764      1821      1790      1782
maximum mf latency per bank:
dram[0]:       6740      6619      6036      6486      6020      6072      6415      5836      5902      6064      6214      5987      6163      6640      6414      6244
dram[1]:       6007      6288      5581      6315      5533      5818      5424      5670      5627      6123      5855      5709      6099      5780      6213      5945
dram[2]:       6217      6482      5795      5993      6441      6030      5751      5991      6120      6021      6123      6389      6534      6111      6808      6366
dram[3]:       6315      6298      6013      6157      5781      5757      5482      5751      5867      5781      5641      5855      5907      6150      6220      6219
dram[4]:       6485      6443      5988      6632      6093      6044      6256      6259      6513      6148      6787      6077      6171      6003      6016      6275
dram[5]:       5941      6396      6449      6391      6283      6138      6030      6348      6524      5884      6381      6372      6116      6099      6107      6742
dram[6]:       6420      6349      5932      6208      6420      5823      5944      5834      6078      6189      6166      5809      6054      6172      6085      5992
dram[7]:       6341      6433      6378      6424      6480      5955      6072      6257      6197      6155      6229      6034      6507      6035      6422      6176
dram[8]:       6131      6232      6032      6136      5945      6151      6031      6176      5882      5780      6240      5991      6267      6467      6556      6649
dram[9]:       6279      6432      6247      6310      6029      6427      6576      6177      6147      5997      6182      6164      6335      6741      6635      6375
dram[10]:       6888      6964      6614      6364      5697      6636      6518      6106      6269      6273      6231      6323      6338      6423      6515      6489
dram[11]:       6229      6543      6816      6383      5981      6308      5907      6007      6370      5981      6069      6208      6426      6384      6451      6575
dram[12]:       6279      6470      6287      6476      6529      6530      6175      5917      6133      5741      6065      6141      5977      6451      6727      6130
dram[13]:       6183      6617      6064      6077      6446      5900      6055      5818      5970      5892      6016      5979      6243      6247      6453      6127
dram[14]:       6137      6870      5960      6404      6721      6023      6217      6262      6108      5986      6157      6256      5980      6422      6871      6750
dram[15]:       6233      7172      6153      6700      6170      6213      6273      6406      6560      6202      5985      6440      6544      6821      6688      6405
dram[16]:       6621      6574      6325      6092      6024      5866      6330      6164      5964      6083      5785      6541      6001      5890      6447      6301
dram[17]:       6383      6926      6867      5979      6795      6073      6525      6529      6186      6377      6352      6492      6498      6245      6565      6311
dram[18]:       6440      7064      6717      6686      6705      6672      6449      6329      6264      6274      6477      6104      6859      6235      6663      6855
dram[19]:       6645      7393      6422      6429      6023      6303      6102      6291      5686      6344      6212      6260      6487      6240      6786      6446
dram[20]:       6347      6721      6268      5948      5941      6361      5907      6034      6021      5839      6309      6199      6505      6374      6881      6613
dram[21]:       6179      6949      6373      6189      6330      5952      6018      6062      6108      6428      6282      6122      6524      6522      6747      6127
dram[22]:       6304      6301      6678      6237      6168      6136      5759      5772      5796      6080      6123      6071      6305      6284      6667      6864
dram[23]:       6585      6460      6039      5771      6114      5869      6101      5624      5970      5897      5780      6030      6203      6020      6000      6554
dram[24]:       6446      6580      6421      6180      6130      6117      6533      6246      5890      6458      6595      6280      6239      6539      5855      6778
dram[25]:       6461      6477      6446      6295      6318      6550      6506      6571      6017      6343      5860      6095      6464      6276      6099      6435
dram[26]:       6416      5919      6133      5988      5904      6044      6259      5722      6291      6189      6107      5772      6380      5949      6428      6178
dram[27]:       6017      6086      6006      6233      5962      6340      5921      6221      6342      6110      6274      6078      6099      6364      6294      6179
dram[28]:       6602      6542      6489      6741      6325      6085      6337      6246      6345      6314      6066      6258      6594      6303      6720      6520
dram[29]:       6535      6343      5956      6159      6011      6171      5984      6386      6485      6242      6236      6239      6328      6158      6724      6458
dram[30]:       6643      5951      5872      6121      6279      6118      6424      5892      5674      6127      5776      5985      6231      6163      6325      6502
dram[31]:       6968      6879      6805      6399      6990      6223      6880      6405      6925      6320      6404      6416      6507      6714      6854      6931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=300101 n_act=40061 n_pre=40045 n_ref_event=0 n_req=103315 n_rd=80245 n_rd_L2_A=0 n_write=0 n_wr_bk=49616 bw_util=0.2765
n_activity=287339 dram_eff=0.4519
bk0: 5207a 318151i bk1: 5030a 316152i bk2: 4904a 325584i bk3: 5143a 321345i bk4: 4870a 337733i bk5: 4859a 335056i bk6: 4925a 325362i bk7: 5071a 324639i bk8: 5159a 322536i bk9: 4934a 316564i bk10: 5098a 321633i bk11: 5102a 318909i bk12: 5065a 322188i bk13: 4920a 312599i bk14: 4991a 314820i bk15: 4967a 316487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612244
Row_Buffer_Locality_read = 0.718225
Row_Buffer_Locality_write = 0.243606
Bank_Level_Parallism = 9.210589
Bank_Level_Parallism_Col = 6.120988
Bank_Level_Parallism_Ready = 2.329614
write_to_read_ratio_blp_rw_average = 0.547590
GrpLevelPara = 3.089014 

BW Util details:
bwutil = 0.276515 
total_CMD = 469634 
util_bw = 129861 
Wasted_Col = 123190 
Wasted_Row = 14869 
Idle = 201714 

BW Util Bottlenecks: 
RCDc_limit = 136454 
RCDWRc_limit = 73684 
WTRc_limit = 74232 
RTWc_limit = 389528 
CCDLc_limit = 73108 
rwq = 0 
CCDLc_limit_alone = 40511 
WTRc_limit_alone = 67908 
RTWc_limit_alone = 363255 

Commands details: 
total_CMD = 469634 
n_nop = 300101 
Read = 80245 
Write = 0 
L2_Alloc = 0 
L2_WB = 49616 
n_act = 40061 
n_pre = 40045 
n_ref = 0 
n_req = 103315 
total_req = 129861 

Dual Bus Interface Util: 
issued_total_row = 80106 
issued_total_col = 129861 
Row_Bus_Util =  0.170571 
CoL_Bus_Util = 0.276515 
Either_Row_CoL_Bus_Util = 0.360990 
Issued_on_Two_Bus_Simul_Util = 0.086097 
issued_two_Eff = 0.238502 
queue_avg = 19.774996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.775
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=299592 n_act=40074 n_pre=40058 n_ref_event=0 n_req=103934 n_rd=81079 n_rd_L2_A=0 n_write=0 n_wr_bk=49413 bw_util=0.2779
n_activity=287928 dram_eff=0.4532
bk0: 5281a 315366i bk1: 5063a 318949i bk2: 5060a 324401i bk3: 5071a 321512i bk4: 4977a 336153i bk5: 4917a 334978i bk6: 4965a 322799i bk7: 4878a 321463i bk8: 5113a 320590i bk9: 5090a 313188i bk10: 5094a 318674i bk11: 5193a 315465i bk12: 5169a 316960i bk13: 5166a 313999i bk14: 5041a 316524i bk15: 5001a 315555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614428
Row_Buffer_Locality_read = 0.720273
Row_Buffer_Locality_write = 0.238941
Bank_Level_Parallism = 9.278128
Bank_Level_Parallism_Col = 6.200786
Bank_Level_Parallism_Ready = 2.348106
write_to_read_ratio_blp_rw_average = 0.550779
GrpLevelPara = 3.099942 

BW Util details:
bwutil = 0.277859 
total_CMD = 469634 
util_bw = 130492 
Wasted_Col = 123194 
Wasted_Row = 14849 
Idle = 201099 

BW Util Bottlenecks: 
RCDc_limit = 136544 
RCDWRc_limit = 73623 
WTRc_limit = 71070 
RTWc_limit = 403000 
CCDLc_limit = 74394 
rwq = 0 
CCDLc_limit_alone = 40491 
WTRc_limit_alone = 65154 
RTWc_limit_alone = 375013 

Commands details: 
total_CMD = 469634 
n_nop = 299592 
Read = 81079 
Write = 0 
L2_Alloc = 0 
L2_WB = 49413 
n_act = 40074 
n_pre = 40058 
n_ref = 0 
n_req = 103934 
total_req = 130492 

Dual Bus Interface Util: 
issued_total_row = 80132 
issued_total_col = 130492 
Row_Bus_Util =  0.170626 
CoL_Bus_Util = 0.277859 
Either_Row_CoL_Bus_Util = 0.362073 
Issued_on_Two_Bus_Simul_Util = 0.086412 
issued_two_Eff = 0.238659 
queue_avg = 20.162312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1623
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=301024 n_act=39489 n_pre=39473 n_ref_event=0 n_req=103099 n_rd=80391 n_rd_L2_A=0 n_write=0 n_wr_bk=48899 bw_util=0.2753
n_activity=288054 dram_eff=0.4488
bk0: 5242a 314886i bk1: 4997a 321818i bk2: 4955a 327064i bk3: 5158a 324998i bk4: 5050a 337611i bk5: 5011a 340002i bk6: 4822a 324842i bk7: 5064a 325292i bk8: 4970a 320281i bk9: 4885a 323814i bk10: 5022a 317869i bk11: 5210a 321661i bk12: 5000a 321514i bk13: 5043a 318930i bk14: 4972a 318962i bk15: 4990a 317543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616980
Row_Buffer_Locality_read = 0.723315
Row_Buffer_Locality_write = 0.240532
Bank_Level_Parallism = 9.099118
Bank_Level_Parallism_Col = 6.099731
Bank_Level_Parallism_Ready = 2.315771
write_to_read_ratio_blp_rw_average = 0.548790
GrpLevelPara = 3.071294 

BW Util details:
bwutil = 0.275299 
total_CMD = 469634 
util_bw = 129290 
Wasted_Col = 123745 
Wasted_Row = 15140 
Idle = 201459 

BW Util Bottlenecks: 
RCDc_limit = 134487 
RCDWRc_limit = 73224 
WTRc_limit = 74043 
RTWc_limit = 391746 
CCDLc_limit = 75003 
rwq = 0 
CCDLc_limit_alone = 40917 
WTRc_limit_alone = 67705 
RTWc_limit_alone = 363998 

Commands details: 
total_CMD = 469634 
n_nop = 301024 
Read = 80391 
Write = 0 
L2_Alloc = 0 
L2_WB = 48899 
n_act = 39489 
n_pre = 39473 
n_ref = 0 
n_req = 103099 
total_req = 129290 

Dual Bus Interface Util: 
issued_total_row = 78962 
issued_total_col = 129290 
Row_Bus_Util =  0.168135 
CoL_Bus_Util = 0.275299 
Either_Row_CoL_Bus_Util = 0.359024 
Issued_on_Two_Bus_Simul_Util = 0.084410 
issued_two_Eff = 0.235111 
queue_avg = 19.408094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4081
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=300769 n_act=39797 n_pre=39781 n_ref_event=0 n_req=102875 n_rd=79986 n_rd_L2_A=0 n_write=0 n_wr_bk=49101 bw_util=0.2749
n_activity=289496 dram_eff=0.4459
bk0: 5277a 314927i bk1: 4942a 322420i bk2: 4961a 325661i bk3: 5058a 327163i bk4: 4900a 340047i bk5: 4911a 335374i bk6: 4771a 324135i bk7: 4832a 325601i bk8: 4971a 321579i bk9: 5115a 321301i bk10: 5218a 319060i bk11: 5131a 321503i bk12: 5043a 319623i bk13: 4917a 319961i bk14: 5010a 316120i bk15: 4929a 317839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613152
Row_Buffer_Locality_read = 0.720076
Row_Buffer_Locality_write = 0.239504
Bank_Level_Parallism = 9.083530
Bank_Level_Parallism_Col = 6.053974
Bank_Level_Parallism_Ready = 2.319505
write_to_read_ratio_blp_rw_average = 0.548055
GrpLevelPara = 3.053299 

BW Util details:
bwutil = 0.274867 
total_CMD = 469634 
util_bw = 129087 
Wasted_Col = 124530 
Wasted_Row = 15519 
Idle = 200498 

BW Util Bottlenecks: 
RCDc_limit = 136108 
RCDWRc_limit = 74283 
WTRc_limit = 72633 
RTWc_limit = 387899 
CCDLc_limit = 72625 
rwq = 0 
CCDLc_limit_alone = 40102 
WTRc_limit_alone = 66742 
RTWc_limit_alone = 361267 

Commands details: 
total_CMD = 469634 
n_nop = 300769 
Read = 79986 
Write = 0 
L2_Alloc = 0 
L2_WB = 49101 
n_act = 39797 
n_pre = 39781 
n_ref = 0 
n_req = 102875 
total_req = 129087 

Dual Bus Interface Util: 
issued_total_row = 79578 
issued_total_col = 129087 
Row_Bus_Util =  0.169447 
CoL_Bus_Util = 0.274867 
Either_Row_CoL_Bus_Util = 0.359567 
Issued_on_Two_Bus_Simul_Util = 0.084747 
issued_two_Eff = 0.235691 
queue_avg = 19.257484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2575
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=301168 n_act=39833 n_pre=39817 n_ref_event=0 n_req=102141 n_rd=79476 n_rd_L2_A=0 n_write=0 n_wr_bk=48814 bw_util=0.2732
n_activity=288289 dram_eff=0.445
bk0: 5230a 317710i bk1: 5086a 322787i bk2: 5009a 324427i bk3: 4756a 328841i bk4: 4886a 334521i bk5: 4852a 335373i bk6: 5040a 325478i bk7: 4983a 329248i bk8: 4795a 326077i bk9: 4786a 323147i bk10: 4989a 321690i bk11: 5010a 324030i bk12: 5013a 323211i bk13: 5012a 318706i bk14: 4991a 321030i bk15: 5038a 322966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.610020
Row_Buffer_Locality_read = 0.717412
Row_Buffer_Locality_write = 0.233444
Bank_Level_Parallism = 8.986660
Bank_Level_Parallism_Col = 5.963919
Bank_Level_Parallism_Ready = 2.284777
write_to_read_ratio_blp_rw_average = 0.543803
GrpLevelPara = 3.045803 

BW Util details:
bwutil = 0.273170 
total_CMD = 469634 
util_bw = 128290 
Wasted_Col = 125321 
Wasted_Row = 15348 
Idle = 200675 

BW Util Bottlenecks: 
RCDc_limit = 137214 
RCDWRc_limit = 74477 
WTRc_limit = 75387 
RTWc_limit = 379470 
CCDLc_limit = 72307 
rwq = 0 
CCDLc_limit_alone = 39974 
WTRc_limit_alone = 68855 
RTWc_limit_alone = 353669 

Commands details: 
total_CMD = 469634 
n_nop = 301168 
Read = 79476 
Write = 0 
L2_Alloc = 0 
L2_WB = 48814 
n_act = 39833 
n_pre = 39817 
n_ref = 0 
n_req = 102141 
total_req = 128290 

Dual Bus Interface Util: 
issued_total_row = 79650 
issued_total_col = 128290 
Row_Bus_Util =  0.169600 
CoL_Bus_Util = 0.273170 
Either_Row_CoL_Bus_Util = 0.358718 
Issued_on_Two_Bus_Simul_Util = 0.084053 
issued_two_Eff = 0.234314 
queue_avg = 18.713301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7133
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=301588 n_act=39772 n_pre=39756 n_ref_event=0 n_req=102630 n_rd=79858 n_rd_L2_A=0 n_write=0 n_wr_bk=48885 bw_util=0.2741
n_activity=291128 dram_eff=0.4422
bk0: 5144a 318017i bk1: 5119a 316227i bk2: 5107a 324633i bk3: 4940a 328607i bk4: 4980a 335191i bk5: 4927a 336052i bk6: 4989a 328647i bk7: 4843a 325759i bk8: 4800a 323881i bk9: 4889a 323045i bk10: 4918a 324092i bk11: 5064a 319764i bk12: 4979a 319666i bk13: 4958a 315219i bk14: 5102a 321880i bk15: 5099a 318693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612472
Row_Buffer_Locality_read = 0.719076
Row_Buffer_Locality_write = 0.238626
Bank_Level_Parallism = 9.086033
Bank_Level_Parallism_Col = 6.058393
Bank_Level_Parallism_Ready = 2.310091
write_to_read_ratio_blp_rw_average = 0.547320
GrpLevelPara = 3.064546 

BW Util details:
bwutil = 0.274135 
total_CMD = 469634 
util_bw = 128743 
Wasted_Col = 124199 
Wasted_Row = 15316 
Idle = 201376 

BW Util Bottlenecks: 
RCDc_limit = 136058 
RCDWRc_limit = 73677 
WTRc_limit = 72317 
RTWc_limit = 389879 
CCDLc_limit = 72983 
rwq = 0 
CCDLc_limit_alone = 39892 
WTRc_limit_alone = 66341 
RTWc_limit_alone = 362764 

Commands details: 
total_CMD = 469634 
n_nop = 301588 
Read = 79858 
Write = 0 
L2_Alloc = 0 
L2_WB = 48885 
n_act = 39772 
n_pre = 39756 
n_ref = 0 
n_req = 102630 
total_req = 128743 

Dual Bus Interface Util: 
issued_total_row = 79528 
issued_total_col = 128743 
Row_Bus_Util =  0.169340 
CoL_Bus_Util = 0.274135 
Either_Row_CoL_Bus_Util = 0.357823 
Issued_on_Two_Bus_Simul_Util = 0.085652 
issued_two_Eff = 0.239369 
queue_avg = 19.204687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2047
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=299267 n_act=40257 n_pre=40241 n_ref_event=0 n_req=104578 n_rd=81340 n_rd_L2_A=0 n_write=0 n_wr_bk=49565 bw_util=0.2787
n_activity=289159 dram_eff=0.4527
bk0: 5318a 314787i bk1: 5151a 315365i bk2: 4997a 318922i bk3: 5093a 321669i bk4: 5082a 332171i bk5: 5038a 331802i bk6: 4976a 324915i bk7: 5029a 321968i bk8: 5009a 321906i bk9: 5074a 315662i bk10: 5123a 316977i bk11: 5280a 316073i bk12: 4955a 317932i bk13: 5008a 318562i bk14: 5061a 317147i bk15: 5146a 317427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615053
Row_Buffer_Locality_read = 0.721638
Row_Buffer_Locality_write = 0.241974
Bank_Level_Parallism = 9.283171
Bank_Level_Parallism_Col = 6.178868
Bank_Level_Parallism_Ready = 2.329338
write_to_read_ratio_blp_rw_average = 0.549253
GrpLevelPara = 3.094327 

BW Util details:
bwutil = 0.278738 
total_CMD = 469634 
util_bw = 130905 
Wasted_Col = 123214 
Wasted_Row = 14694 
Idle = 200821 

BW Util Bottlenecks: 
RCDc_limit = 135495 
RCDWRc_limit = 73937 
WTRc_limit = 73621 
RTWc_limit = 399128 
CCDLc_limit = 76375 
rwq = 0 
CCDLc_limit_alone = 41492 
WTRc_limit_alone = 67219 
RTWc_limit_alone = 370647 

Commands details: 
total_CMD = 469634 
n_nop = 299267 
Read = 81340 
Write = 0 
L2_Alloc = 0 
L2_WB = 49565 
n_act = 40257 
n_pre = 40241 
n_ref = 0 
n_req = 104578 
total_req = 130905 

Dual Bus Interface Util: 
issued_total_row = 80498 
issued_total_col = 130905 
Row_Bus_Util =  0.171406 
CoL_Bus_Util = 0.278738 
Either_Row_CoL_Bus_Util = 0.362765 
Issued_on_Two_Bus_Simul_Util = 0.087379 
issued_two_Eff = 0.240868 
queue_avg = 20.147205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1472
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=298130 n_act=40599 n_pre=40583 n_ref_event=0 n_req=105151 n_rd=81878 n_rd_L2_A=0 n_write=0 n_wr_bk=49789 bw_util=0.2804
n_activity=287721 dram_eff=0.4576
bk0: 5190a 316352i bk1: 5210a 313816i bk2: 5129a 319223i bk3: 5172a 321362i bk4: 5046a 333411i bk5: 5116a 328493i bk6: 5082a 322573i bk7: 5010a 322009i bk8: 4897a 318053i bk9: 5154a 317656i bk10: 5033a 318524i bk11: 5314a 317025i bk12: 5083a 311892i bk13: 5244a 310837i bk14: 5114a 314252i bk15: 5084a 316075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613898
Row_Buffer_Locality_read = 0.720609
Row_Buffer_Locality_write = 0.238474
Bank_Level_Parallism = 9.376646
Bank_Level_Parallism_Col = 6.230825
Bank_Level_Parallism_Ready = 2.337799
write_to_read_ratio_blp_rw_average = 0.552038
GrpLevelPara = 3.109555 

BW Util details:
bwutil = 0.280361 
total_CMD = 469634 
util_bw = 131667 
Wasted_Col = 122519 
Wasted_Row = 14326 
Idle = 201122 

BW Util Bottlenecks: 
RCDc_limit = 136283 
RCDWRc_limit = 74510 
WTRc_limit = 72781 
RTWc_limit = 405658 
CCDLc_limit = 76374 
rwq = 0 
CCDLc_limit_alone = 41336 
WTRc_limit_alone = 66514 
RTWc_limit_alone = 376887 

Commands details: 
total_CMD = 469634 
n_nop = 298130 
Read = 81878 
Write = 0 
L2_Alloc = 0 
L2_WB = 49789 
n_act = 40599 
n_pre = 40583 
n_ref = 0 
n_req = 105151 
total_req = 131667 

Dual Bus Interface Util: 
issued_total_row = 81182 
issued_total_col = 131667 
Row_Bus_Util =  0.172862 
CoL_Bus_Util = 0.280361 
Either_Row_CoL_Bus_Util = 0.365187 
Issued_on_Two_Bus_Simul_Util = 0.088037 
issued_two_Eff = 0.241073 
queue_avg = 20.458601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.4586
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=300705 n_act=39954 n_pre=39938 n_ref_event=0 n_req=103201 n_rd=80210 n_rd_L2_A=0 n_write=0 n_wr_bk=49275 bw_util=0.2757
n_activity=286474 dram_eff=0.452
bk0: 5097a 316010i bk1: 5093a 317188i bk2: 5139a 323121i bk3: 5030a 321976i bk4: 5134a 332794i bk5: 4989a 335155i bk6: 4852a 326861i bk7: 4894a 324790i bk8: 4763a 322377i bk9: 4891a 321222i bk10: 5035a 318681i bk11: 5049a 319468i bk12: 5063a 319301i bk13: 5057a 316296i bk14: 5161a 317535i bk15: 4963a 316052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612853
Row_Buffer_Locality_read = 0.719624
Row_Buffer_Locality_write = 0.240355
Bank_Level_Parallism = 9.229450
Bank_Level_Parallism_Col = 6.147234
Bank_Level_Parallism_Ready = 2.338997
write_to_read_ratio_blp_rw_average = 0.551923
GrpLevelPara = 3.091140 

BW Util details:
bwutil = 0.275715 
total_CMD = 469634 
util_bw = 129485 
Wasted_Col = 123303 
Wasted_Row = 14673 
Idle = 202173 

BW Util Bottlenecks: 
RCDc_limit = 135954 
RCDWRc_limit = 74055 
WTRc_limit = 72597 
RTWc_limit = 395529 
CCDLc_limit = 73329 
rwq = 0 
CCDLc_limit_alone = 40192 
WTRc_limit_alone = 66641 
RTWc_limit_alone = 368348 

Commands details: 
total_CMD = 469634 
n_nop = 300705 
Read = 80210 
Write = 0 
L2_Alloc = 0 
L2_WB = 49275 
n_act = 39954 
n_pre = 39938 
n_ref = 0 
n_req = 103201 
total_req = 129485 

Dual Bus Interface Util: 
issued_total_row = 79892 
issued_total_col = 129485 
Row_Bus_Util =  0.170115 
CoL_Bus_Util = 0.275715 
Either_Row_CoL_Bus_Util = 0.359704 
Issued_on_Two_Bus_Simul_Util = 0.086127 
issued_two_Eff = 0.239438 
queue_avg = 19.688646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6886
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=300667 n_act=39794 n_pre=39778 n_ref_event=0 n_req=103298 n_rd=80371 n_rd_L2_A=0 n_write=0 n_wr_bk=49107 bw_util=0.2757
n_activity=288080 dram_eff=0.4495
bk0: 5163a 321967i bk1: 5100a 319297i bk2: 5138a 322082i bk3: 5047a 325767i bk4: 5125a 335419i bk5: 4859a 336117i bk6: 4777a 329223i bk7: 4881a 328364i bk8: 4833a 315754i bk9: 5021a 320274i bk10: 5149a 315057i bk11: 5075a 317735i bk12: 4956a 318978i bk13: 5097a 320705i bk14: 5184a 320399i bk15: 4966a 317157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614765
Row_Buffer_Locality_read = 0.722002
Row_Buffer_Locality_write = 0.238845
Bank_Level_Parallism = 9.127140
Bank_Level_Parallism_Col = 6.096270
Bank_Level_Parallism_Ready = 2.309342
write_to_read_ratio_blp_rw_average = 0.552428
GrpLevelPara = 3.078991 

BW Util details:
bwutil = 0.275700 
total_CMD = 469634 
util_bw = 129478 
Wasted_Col = 124109 
Wasted_Row = 15188 
Idle = 200859 

BW Util Bottlenecks: 
RCDc_limit = 135136 
RCDWRc_limit = 74095 
WTRc_limit = 74579 
RTWc_limit = 393101 
CCDLc_limit = 75050 
rwq = 0 
CCDLc_limit_alone = 40846 
WTRc_limit_alone = 68096 
RTWc_limit_alone = 365380 

Commands details: 
total_CMD = 469634 
n_nop = 300667 
Read = 80371 
Write = 0 
L2_Alloc = 0 
L2_WB = 49107 
n_act = 39794 
n_pre = 39778 
n_ref = 0 
n_req = 103298 
total_req = 129478 

Dual Bus Interface Util: 
issued_total_row = 79572 
issued_total_col = 129478 
Row_Bus_Util =  0.169434 
CoL_Bus_Util = 0.275700 
Either_Row_CoL_Bus_Util = 0.359784 
Issued_on_Two_Bus_Simul_Util = 0.085349 
issued_two_Eff = 0.237224 
queue_avg = 19.438334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4383
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=299993 n_act=39956 n_pre=39940 n_ref_event=0 n_req=103864 n_rd=80939 n_rd_L2_A=0 n_write=0 n_wr_bk=49090 bw_util=0.2769
n_activity=287337 dram_eff=0.4525
bk0: 5313a 315331i bk1: 5161a 318235i bk2: 4993a 322858i bk3: 5140a 324594i bk4: 5176a 332084i bk5: 4900a 337342i bk6: 4998a 323136i bk7: 4794a 328867i bk8: 4991a 318056i bk9: 5071a 318057i bk10: 5036a 318175i bk11: 5303a 315647i bk12: 4923a 318937i bk13: 4964a 317724i bk14: 5180a 315748i bk15: 4996a 315710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615305
Row_Buffer_Locality_read = 0.720827
Row_Buffer_Locality_write = 0.242748
Bank_Level_Parallism = 9.241291
Bank_Level_Parallism_Col = 6.137433
Bank_Level_Parallism_Ready = 2.315730
write_to_read_ratio_blp_rw_average = 0.553595
GrpLevelPara = 3.092998 

BW Util details:
bwutil = 0.276873 
total_CMD = 469634 
util_bw = 130029 
Wasted_Col = 123772 
Wasted_Row = 14290 
Idle = 201543 

BW Util Bottlenecks: 
RCDc_limit = 136806 
RCDWRc_limit = 74502 
WTRc_limit = 72790 
RTWc_limit = 401246 
CCDLc_limit = 75620 
rwq = 0 
CCDLc_limit_alone = 41542 
WTRc_limit_alone = 66740 
RTWc_limit_alone = 373218 

Commands details: 
total_CMD = 469634 
n_nop = 299993 
Read = 80939 
Write = 0 
L2_Alloc = 0 
L2_WB = 49090 
n_act = 39956 
n_pre = 39940 
n_ref = 0 
n_req = 103864 
total_req = 130029 

Dual Bus Interface Util: 
issued_total_row = 79896 
issued_total_col = 130029 
Row_Bus_Util =  0.170124 
CoL_Bus_Util = 0.276873 
Either_Row_CoL_Bus_Util = 0.361220 
Issued_on_Two_Bus_Simul_Util = 0.085777 
issued_two_Eff = 0.237466 
queue_avg = 20.192606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1926
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=300522 n_act=39907 n_pre=39891 n_ref_event=0 n_req=103266 n_rd=80313 n_rd_L2_A=0 n_write=0 n_wr_bk=49181 bw_util=0.2757
n_activity=288612 dram_eff=0.4487
bk0: 5214a 317938i bk1: 5037a 316044i bk2: 5027a 322117i bk3: 4868a 328476i bk4: 4962a 336250i bk5: 4971a 335470i bk6: 4989a 327503i bk7: 4942a 324991i bk8: 4914a 321671i bk9: 5127a 314847i bk10: 4977a 322803i bk11: 5309a 318731i bk12: 4919a 322270i bk13: 4949a 316805i bk14: 5227a 314602i bk15: 4881a 320008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613551
Row_Buffer_Locality_read = 0.720332
Row_Buffer_Locality_write = 0.239925
Bank_Level_Parallism = 9.134688
Bank_Level_Parallism_Col = 6.104604
Bank_Level_Parallism_Ready = 2.326208
write_to_read_ratio_blp_rw_average = 0.547787
GrpLevelPara = 3.071379 

BW Util details:
bwutil = 0.275734 
total_CMD = 469634 
util_bw = 129494 
Wasted_Col = 124168 
Wasted_Row = 15300 
Idle = 200672 

BW Util Bottlenecks: 
RCDc_limit = 135721 
RCDWRc_limit = 74069 
WTRc_limit = 73594 
RTWc_limit = 392075 
CCDLc_limit = 74776 
rwq = 0 
CCDLc_limit_alone = 40402 
WTRc_limit_alone = 67256 
RTWc_limit_alone = 364039 

Commands details: 
total_CMD = 469634 
n_nop = 300522 
Read = 80313 
Write = 0 
L2_Alloc = 0 
L2_WB = 49181 
n_act = 39907 
n_pre = 39891 
n_ref = 0 
n_req = 103266 
total_req = 129494 

Dual Bus Interface Util: 
issued_total_row = 79798 
issued_total_col = 129494 
Row_Bus_Util =  0.169915 
CoL_Bus_Util = 0.275734 
Either_Row_CoL_Bus_Util = 0.360093 
Issued_on_Two_Bus_Simul_Util = 0.085556 
issued_two_Eff = 0.237594 
queue_avg = 19.559113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5591
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=300550 n_act=39998 n_pre=39982 n_ref_event=0 n_req=103309 n_rd=80201 n_rd_L2_A=0 n_write=0 n_wr_bk=49228 bw_util=0.2756
n_activity=289218 dram_eff=0.4475
bk0: 5027a 318013i bk1: 5203a 321152i bk2: 5016a 322381i bk3: 5087a 323894i bk4: 4946a 334045i bk5: 4888a 334977i bk6: 4963a 324635i bk7: 4962a 325001i bk8: 4835a 318945i bk9: 5025a 322292i bk10: 5204a 317020i bk11: 5190a 317315i bk12: 5047a 318817i bk13: 4883a 317812i bk14: 5024a 319214i bk15: 4901a 319498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612831
Row_Buffer_Locality_read = 0.720265
Row_Buffer_Locality_write = 0.239960
Bank_Level_Parallism = 9.154842
Bank_Level_Parallism_Col = 6.109045
Bank_Level_Parallism_Ready = 2.333256
write_to_read_ratio_blp_rw_average = 0.550508
GrpLevelPara = 3.081904 

BW Util details:
bwutil = 0.275595 
total_CMD = 469634 
util_bw = 129429 
Wasted_Col = 123993 
Wasted_Row = 15555 
Idle = 200657 

BW Util Bottlenecks: 
RCDc_limit = 135596 
RCDWRc_limit = 74771 
WTRc_limit = 74137 
RTWc_limit = 393448 
CCDLc_limit = 72781 
rwq = 0 
CCDLc_limit_alone = 39467 
WTRc_limit_alone = 67894 
RTWc_limit_alone = 366377 

Commands details: 
total_CMD = 469634 
n_nop = 300550 
Read = 80201 
Write = 0 
L2_Alloc = 0 
L2_WB = 49228 
n_act = 39998 
n_pre = 39982 
n_ref = 0 
n_req = 103309 
total_req = 129429 

Dual Bus Interface Util: 
issued_total_row = 79980 
issued_total_col = 129429 
Row_Bus_Util =  0.170303 
CoL_Bus_Util = 0.275595 
Either_Row_CoL_Bus_Util = 0.360034 
Issued_on_Two_Bus_Simul_Util = 0.085865 
issued_two_Eff = 0.238491 
queue_avg = 19.523973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.524
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=302208 n_act=39362 n_pre=39346 n_ref_event=0 n_req=102105 n_rd=79212 n_rd_L2_A=0 n_write=0 n_wr_bk=49115 bw_util=0.2732
n_activity=285789 dram_eff=0.449
bk0: 5080a 322186i bk1: 5104a 316959i bk2: 4952a 326369i bk3: 5071a 331899i bk4: 4880a 339912i bk5: 4848a 332840i bk6: 4885a 323625i bk7: 4911a 325842i bk8: 4866a 326378i bk9: 4962a 317283i bk10: 4954a 319166i bk11: 4989a 321425i bk12: 4860a 322500i bk13: 4953a 322082i bk14: 5024a 318881i bk15: 4873a 319678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614495
Row_Buffer_Locality_read = 0.722125
Row_Buffer_Locality_write = 0.242083
Bank_Level_Parallism = 9.105823
Bank_Level_Parallism_Col = 6.077624
Bank_Level_Parallism_Ready = 2.310839
write_to_read_ratio_blp_rw_average = 0.553315
GrpLevelPara = 3.075993 

BW Util details:
bwutil = 0.273249 
total_CMD = 469634 
util_bw = 128327 
Wasted_Col = 123449 
Wasted_Row = 15001 
Idle = 202857 

BW Util Bottlenecks: 
RCDc_limit = 133331 
RCDWRc_limit = 74383 
WTRc_limit = 70396 
RTWc_limit = 393236 
CCDLc_limit = 73734 
rwq = 0 
CCDLc_limit_alone = 40610 
WTRc_limit_alone = 64515 
RTWc_limit_alone = 365993 

Commands details: 
total_CMD = 469634 
n_nop = 302208 
Read = 79212 
Write = 0 
L2_Alloc = 0 
L2_WB = 49115 
n_act = 39362 
n_pre = 39346 
n_ref = 0 
n_req = 102105 
total_req = 128327 

Dual Bus Interface Util: 
issued_total_row = 78708 
issued_total_col = 128327 
Row_Bus_Util =  0.167594 
CoL_Bus_Util = 0.273249 
Either_Row_CoL_Bus_Util = 0.356503 
Issued_on_Two_Bus_Simul_Util = 0.084340 
issued_two_Eff = 0.236576 
queue_avg = 19.223238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2232
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=301204 n_act=39613 n_pre=39597 n_ref_event=0 n_req=102716 n_rd=79799 n_rd_L2_A=0 n_write=0 n_wr_bk=49308 bw_util=0.2749
n_activity=287262 dram_eff=0.4494
bk0: 5163a 318240i bk1: 5187a 318768i bk2: 4961a 324350i bk3: 5038a 324442i bk4: 4852a 337556i bk5: 4800a 334397i bk6: 4729a 326043i bk7: 5000a 323010i bk8: 4849a 324055i bk9: 5061a 322293i bk10: 5044a 317189i bk11: 5060a 324901i bk12: 4999a 317253i bk13: 5040a 318899i bk14: 5011a 318061i bk15: 5005a 318878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614344
Row_Buffer_Locality_read = 0.722453
Row_Buffer_Locality_write = 0.237902
Bank_Level_Parallism = 9.143964
Bank_Level_Parallism_Col = 6.117545
Bank_Level_Parallism_Ready = 2.336775
write_to_read_ratio_blp_rw_average = 0.549407
GrpLevelPara = 3.071928 

BW Util details:
bwutil = 0.274910 
total_CMD = 469634 
util_bw = 129107 
Wasted_Col = 123594 
Wasted_Row = 15074 
Idle = 201859 

BW Util Bottlenecks: 
RCDc_limit = 134264 
RCDWRc_limit = 74347 
WTRc_limit = 72961 
RTWc_limit = 393435 
CCDLc_limit = 73879 
rwq = 0 
CCDLc_limit_alone = 40094 
WTRc_limit_alone = 66536 
RTWc_limit_alone = 366075 

Commands details: 
total_CMD = 469634 
n_nop = 301204 
Read = 79799 
Write = 0 
L2_Alloc = 0 
L2_WB = 49308 
n_act = 39613 
n_pre = 39597 
n_ref = 0 
n_req = 102716 
total_req = 129107 

Dual Bus Interface Util: 
issued_total_row = 79210 
issued_total_col = 129107 
Row_Bus_Util =  0.168663 
CoL_Bus_Util = 0.274910 
Either_Row_CoL_Bus_Util = 0.358641 
Issued_on_Two_Bus_Simul_Util = 0.084932 
issued_two_Eff = 0.236816 
queue_avg = 19.571428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5714
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=299547 n_act=40110 n_pre=40094 n_ref_event=0 n_req=104067 n_rd=80996 n_rd_L2_A=0 n_write=0 n_wr_bk=49534 bw_util=0.2779
n_activity=287402 dram_eff=0.4542
bk0: 5212a 320343i bk1: 5219a 317789i bk2: 5059a 325352i bk3: 5081a 326130i bk4: 5012a 336377i bk5: 4976a 329190i bk6: 4663a 327707i bk7: 5053a 322163i bk8: 4964a 320509i bk9: 5113a 321607i bk10: 5034a 315384i bk11: 5138a 319050i bk12: 5128a 317082i bk13: 5165a 314302i bk14: 5071a 318760i bk15: 5108a 314563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614575
Row_Buffer_Locality_read = 0.721591
Row_Buffer_Locality_write = 0.238871
Bank_Level_Parallism = 9.231717
Bank_Level_Parallism_Col = 6.136403
Bank_Level_Parallism_Ready = 2.320876
write_to_read_ratio_blp_rw_average = 0.549972
GrpLevelPara = 3.093470 

BW Util details:
bwutil = 0.277940 
total_CMD = 469634 
util_bw = 130530 
Wasted_Col = 122417 
Wasted_Row = 14815 
Idle = 201872 

BW Util Bottlenecks: 
RCDc_limit = 134784 
RCDWRc_limit = 73677 
WTRc_limit = 72806 
RTWc_limit = 390400 
CCDLc_limit = 72878 
rwq = 0 
CCDLc_limit_alone = 39953 
WTRc_limit_alone = 66733 
RTWc_limit_alone = 363548 

Commands details: 
total_CMD = 469634 
n_nop = 299547 
Read = 80996 
Write = 0 
L2_Alloc = 0 
L2_WB = 49534 
n_act = 40110 
n_pre = 40094 
n_ref = 0 
n_req = 104067 
total_req = 130530 

Dual Bus Interface Util: 
issued_total_row = 80204 
issued_total_col = 130530 
Row_Bus_Util =  0.170780 
CoL_Bus_Util = 0.277940 
Either_Row_CoL_Bus_Util = 0.362169 
Issued_on_Two_Bus_Simul_Util = 0.086550 
issued_two_Eff = 0.238978 
queue_avg = 19.742222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7422
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=298646 n_act=40428 n_pre=40412 n_ref_event=0 n_req=104889 n_rd=81703 n_rd_L2_A=0 n_write=0 n_wr_bk=49643 bw_util=0.2797
n_activity=285894 dram_eff=0.4594
bk0: 5264a 313672i bk1: 5144a 319260i bk2: 5060a 317669i bk3: 5151a 322715i bk4: 5154a 327968i bk5: 5146a 329372i bk6: 5117a 324441i bk7: 5016a 324557i bk8: 4853a 316618i bk9: 5075a 318318i bk10: 5152a 315049i bk11: 5086a 314054i bk12: 5010a 317206i bk13: 5030a 318034i bk14: 5149a 314167i bk15: 5296a 310712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614564
Row_Buffer_Locality_read = 0.720635
Row_Buffer_Locality_write = 0.240792
Bank_Level_Parallism = 9.411702
Bank_Level_Parallism_Col = 6.235857
Bank_Level_Parallism_Ready = 2.329412
write_to_read_ratio_blp_rw_average = 0.550879
GrpLevelPara = 3.109953 

BW Util details:
bwutil = 0.279677 
total_CMD = 469634 
util_bw = 131346 
Wasted_Col = 122004 
Wasted_Row = 13894 
Idle = 202390 

BW Util Bottlenecks: 
RCDc_limit = 136145 
RCDWRc_limit = 73898 
WTRc_limit = 73883 
RTWc_limit = 401505 
CCDLc_limit = 75834 
rwq = 0 
CCDLc_limit_alone = 41545 
WTRc_limit_alone = 67471 
RTWc_limit_alone = 373628 

Commands details: 
total_CMD = 469634 
n_nop = 298646 
Read = 81703 
Write = 0 
L2_Alloc = 0 
L2_WB = 49643 
n_act = 40428 
n_pre = 40412 
n_ref = 0 
n_req = 104889 
total_req = 131346 

Dual Bus Interface Util: 
issued_total_row = 80840 
issued_total_col = 131346 
Row_Bus_Util =  0.172134 
CoL_Bus_Util = 0.279677 
Either_Row_CoL_Bus_Util = 0.364088 
Issued_on_Two_Bus_Simul_Util = 0.087724 
issued_two_Eff = 0.240941 
queue_avg = 20.373701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.3737
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=298046 n_act=40757 n_pre=40741 n_ref_event=0 n_req=105183 n_rd=81589 n_rd_L2_A=0 n_write=0 n_wr_bk=50134 bw_util=0.2805
n_activity=288614 dram_eff=0.4564
bk0: 5297a 311331i bk1: 5105a 315563i bk2: 5234a 320404i bk3: 5023a 324121i bk4: 5077a 332765i bk5: 5129a 333048i bk6: 4923a 319547i bk7: 4911a 322096i bk8: 5098a 315481i bk9: 5067a 315283i bk10: 5252a 313565i bk11: 5158a 315982i bk12: 5029a 315764i bk13: 5056a 316479i bk14: 5090a 315940i bk15: 5140a 311656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612513
Row_Buffer_Locality_read = 0.719582
Row_Buffer_Locality_write = 0.242265
Bank_Level_Parallism = 9.364940
Bank_Level_Parallism_Col = 6.198989
Bank_Level_Parallism_Ready = 2.317834
write_to_read_ratio_blp_rw_average = 0.549695
GrpLevelPara = 3.106054 

BW Util details:
bwutil = 0.280480 
total_CMD = 469634 
util_bw = 131723 
Wasted_Col = 122523 
Wasted_Row = 14875 
Idle = 200513 

BW Util Bottlenecks: 
RCDc_limit = 136004 
RCDWRc_limit = 74610 
WTRc_limit = 74970 
RTWc_limit = 396896 
CCDLc_limit = 75383 
rwq = 0 
CCDLc_limit_alone = 41147 
WTRc_limit_alone = 68446 
RTWc_limit_alone = 369184 

Commands details: 
total_CMD = 469634 
n_nop = 298046 
Read = 81589 
Write = 0 
L2_Alloc = 0 
L2_WB = 50134 
n_act = 40757 
n_pre = 40741 
n_ref = 0 
n_req = 105183 
total_req = 131723 

Dual Bus Interface Util: 
issued_total_row = 81498 
issued_total_col = 131723 
Row_Bus_Util =  0.173535 
CoL_Bus_Util = 0.280480 
Either_Row_CoL_Bus_Util = 0.365365 
Issued_on_Two_Bus_Simul_Util = 0.088650 
issued_two_Eff = 0.242634 
queue_avg = 20.538677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.5387
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=298956 n_act=40426 n_pre=40410 n_ref_event=0 n_req=104215 n_rd=80980 n_rd_L2_A=0 n_write=0 n_wr_bk=49788 bw_util=0.2784
n_activity=288536 dram_eff=0.4532
bk0: 5188a 317594i bk1: 4990a 316369i bk2: 5011a 319399i bk3: 5215a 322247i bk4: 5014a 331667i bk5: 5153a 329461i bk6: 4862a 327236i bk7: 4792a 325010i bk8: 4951a 318298i bk9: 5092a 317750i bk10: 5304a 315174i bk11: 5143a 315027i bk12: 5163a 314720i bk13: 4961a 320404i bk14: 5065a 317404i bk15: 5076a 317180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612090
Row_Buffer_Locality_read = 0.718832
Row_Buffer_Locality_write = 0.240069
Bank_Level_Parallism = 9.256380
Bank_Level_Parallism_Col = 6.152574
Bank_Level_Parallism_Ready = 2.331220
write_to_read_ratio_blp_rw_average = 0.549423
GrpLevelPara = 3.093937 

BW Util details:
bwutil = 0.278447 
total_CMD = 469634 
util_bw = 130768 
Wasted_Col = 123883 
Wasted_Row = 14722 
Idle = 200261 

BW Util Bottlenecks: 
RCDc_limit = 136822 
RCDWRc_limit = 74494 
WTRc_limit = 74880 
RTWc_limit = 395394 
CCDLc_limit = 74031 
rwq = 0 
CCDLc_limit_alone = 40426 
WTRc_limit_alone = 68697 
RTWc_limit_alone = 367972 

Commands details: 
total_CMD = 469634 
n_nop = 298956 
Read = 80980 
Write = 0 
L2_Alloc = 0 
L2_WB = 49788 
n_act = 40426 
n_pre = 40410 
n_ref = 0 
n_req = 104215 
total_req = 130768 

Dual Bus Interface Util: 
issued_total_row = 80836 
issued_total_col = 130768 
Row_Bus_Util =  0.172126 
CoL_Bus_Util = 0.278447 
Either_Row_CoL_Bus_Util = 0.363428 
Issued_on_Two_Bus_Simul_Util = 0.087144 
issued_two_Eff = 0.239785 
queue_avg = 19.949524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9495
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=299594 n_act=40116 n_pre=40100 n_ref_event=0 n_req=104127 n_rd=81011 n_rd_L2_A=0 n_write=0 n_wr_bk=49432 bw_util=0.2778
n_activity=286384 dram_eff=0.4555
bk0: 5113a 321309i bk1: 5055a 313536i bk2: 4989a 323508i bk3: 5256a 324298i bk4: 5076a 334093i bk5: 4870a 334605i bk6: 5143a 323602i bk7: 4858a 322473i bk8: 5033a 318397i bk9: 5136a 316861i bk10: 5167a 318590i bk11: 5012a 319050i bk12: 5155a 315210i bk13: 5101a 316237i bk14: 5047a 317582i bk15: 5000a 319742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614740
Row_Buffer_Locality_read = 0.721507
Row_Buffer_Locality_write = 0.240569
Bank_Level_Parallism = 9.259786
Bank_Level_Parallism_Col = 6.161880
Bank_Level_Parallism_Ready = 2.327645
write_to_read_ratio_blp_rw_average = 0.552975
GrpLevelPara = 3.096286 

BW Util details:
bwutil = 0.277755 
total_CMD = 469634 
util_bw = 130443 
Wasted_Col = 122839 
Wasted_Row = 14454 
Idle = 201898 

BW Util Bottlenecks: 
RCDc_limit = 135206 
RCDWRc_limit = 74032 
WTRc_limit = 73030 
RTWc_limit = 397464 
CCDLc_limit = 74964 
rwq = 0 
CCDLc_limit_alone = 40653 
WTRc_limit_alone = 66798 
RTWc_limit_alone = 369385 

Commands details: 
total_CMD = 469634 
n_nop = 299594 
Read = 81011 
Write = 0 
L2_Alloc = 0 
L2_WB = 49432 
n_act = 40116 
n_pre = 40100 
n_ref = 0 
n_req = 104127 
total_req = 130443 

Dual Bus Interface Util: 
issued_total_row = 80216 
issued_total_col = 130443 
Row_Bus_Util =  0.170805 
CoL_Bus_Util = 0.277755 
Either_Row_CoL_Bus_Util = 0.362069 
Issued_on_Two_Bus_Simul_Util = 0.086491 
issued_two_Eff = 0.238879 
queue_avg = 19.925821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9258
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=298562 n_act=40398 n_pre=40382 n_ref_event=0 n_req=104775 n_rd=81606 n_rd_L2_A=0 n_write=0 n_wr_bk=49691 bw_util=0.2796
n_activity=287609 dram_eff=0.4565
bk0: 5408a 319975i bk1: 5067a 316176i bk2: 5006a 316518i bk3: 5228a 324745i bk4: 5108a 329564i bk5: 5013a 334208i bk6: 5002a 322088i bk7: 5074a 320533i bk8: 5008a 319187i bk9: 5002a 322462i bk10: 5227a 313829i bk11: 5223a 315352i bk12: 5090a 315911i bk13: 4977a 318166i bk14: 5057a 310193i bk15: 5116a 316432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614431
Row_Buffer_Locality_read = 0.721516
Row_Buffer_Locality_write = 0.237257
Bank_Level_Parallism = 9.328768
Bank_Level_Parallism_Col = 6.189187
Bank_Level_Parallism_Ready = 2.336679
write_to_read_ratio_blp_rw_average = 0.552324
GrpLevelPara = 3.100984 

BW Util details:
bwutil = 0.279573 
total_CMD = 469634 
util_bw = 131297 
Wasted_Col = 122863 
Wasted_Row = 14212 
Idle = 201262 

BW Util Bottlenecks: 
RCDc_limit = 135522 
RCDWRc_limit = 74167 
WTRc_limit = 71541 
RTWc_limit = 398491 
CCDLc_limit = 74197 
rwq = 0 
CCDLc_limit_alone = 40645 
WTRc_limit_alone = 65398 
RTWc_limit_alone = 371082 

Commands details: 
total_CMD = 469634 
n_nop = 298562 
Read = 81606 
Write = 0 
L2_Alloc = 0 
L2_WB = 49691 
n_act = 40398 
n_pre = 40382 
n_ref = 0 
n_req = 104775 
total_req = 131297 

Dual Bus Interface Util: 
issued_total_row = 80780 
issued_total_col = 131297 
Row_Bus_Util =  0.172006 
CoL_Bus_Util = 0.279573 
Either_Row_CoL_Bus_Util = 0.364267 
Issued_on_Two_Bus_Simul_Util = 0.087313 
issued_two_Eff = 0.239694 
queue_avg = 20.187325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1873
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=298507 n_act=40493 n_pre=40477 n_ref_event=0 n_req=105053 n_rd=81692 n_rd_L2_A=0 n_write=0 n_wr_bk=49862 bw_util=0.2801
n_activity=287063 dram_eff=0.4583
bk0: 5206a 315295i bk1: 5112a 315205i bk2: 5115a 317566i bk3: 5237a 323514i bk4: 4920a 335305i bk5: 4980a 333797i bk6: 5102a 322400i bk7: 4967a 324484i bk8: 5020a 315755i bk9: 4997a 317189i bk10: 5301a 317432i bk11: 5305a 312771i bk12: 5069a 316439i bk13: 5012a 315944i bk14: 5233a 312448i bk15: 5116a 316060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614547
Row_Buffer_Locality_read = 0.720291
Row_Buffer_Locality_write = 0.244767
Bank_Level_Parallism = 9.361301
Bank_Level_Parallism_Col = 6.196768
Bank_Level_Parallism_Ready = 2.327949
write_to_read_ratio_blp_rw_average = 0.550727
GrpLevelPara = 3.111784 

BW Util details:
bwutil = 0.280120 
total_CMD = 469634 
util_bw = 131554 
Wasted_Col = 121969 
Wasted_Row = 14345 
Idle = 201766 

BW Util Bottlenecks: 
RCDc_limit = 135841 
RCDWRc_limit = 74593 
WTRc_limit = 73056 
RTWc_limit = 398473 
CCDLc_limit = 73876 
rwq = 0 
CCDLc_limit_alone = 40572 
WTRc_limit_alone = 66990 
RTWc_limit_alone = 371235 

Commands details: 
total_CMD = 469634 
n_nop = 298507 
Read = 81692 
Write = 0 
L2_Alloc = 0 
L2_WB = 49862 
n_act = 40493 
n_pre = 40477 
n_ref = 0 
n_req = 105053 
total_req = 131554 

Dual Bus Interface Util: 
issued_total_row = 80970 
issued_total_col = 131554 
Row_Bus_Util =  0.172411 
CoL_Bus_Util = 0.280120 
Either_Row_CoL_Bus_Util = 0.364384 
Issued_on_Two_Bus_Simul_Util = 0.088147 
issued_two_Eff = 0.241908 
queue_avg = 20.483448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.4834
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=299219 n_act=40295 n_pre=40279 n_ref_event=0 n_req=104350 n_rd=81164 n_rd_L2_A=0 n_write=0 n_wr_bk=49520 bw_util=0.2783
n_activity=286975 dram_eff=0.4554
bk0: 5254a 317649i bk1: 5001a 319500i bk2: 5052a 320898i bk3: 5125a 323444i bk4: 5065a 331717i bk5: 4944a 335207i bk6: 4868a 323375i bk7: 4995a 323732i bk8: 5103a 319185i bk9: 5060a 317107i bk10: 5084a 318489i bk11: 5171a 317620i bk12: 5166a 320408i bk13: 5198a 319110i bk14: 5093a 308683i bk15: 4985a 318913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613848
Row_Buffer_Locality_read = 0.720221
Row_Buffer_Locality_write = 0.241482
Bank_Level_Parallism = 9.260480
Bank_Level_Parallism_Col = 6.142555
Bank_Level_Parallism_Ready = 2.321195
write_to_read_ratio_blp_rw_average = 0.548221
GrpLevelPara = 3.099625 

BW Util details:
bwutil = 0.278268 
total_CMD = 469634 
util_bw = 130684 
Wasted_Col = 123140 
Wasted_Row = 14354 
Idle = 201456 

BW Util Bottlenecks: 
RCDc_limit = 136196 
RCDWRc_limit = 74185 
WTRc_limit = 73423 
RTWc_limit = 394516 
CCDLc_limit = 74594 
rwq = 0 
CCDLc_limit_alone = 40768 
WTRc_limit_alone = 66997 
RTWc_limit_alone = 367116 

Commands details: 
total_CMD = 469634 
n_nop = 299219 
Read = 81164 
Write = 0 
L2_Alloc = 0 
L2_WB = 49520 
n_act = 40295 
n_pre = 40279 
n_ref = 0 
n_req = 104350 
total_req = 130684 

Dual Bus Interface Util: 
issued_total_row = 80574 
issued_total_col = 130684 
Row_Bus_Util =  0.171568 
CoL_Bus_Util = 0.278268 
Either_Row_CoL_Bus_Util = 0.362868 
Issued_on_Two_Bus_Simul_Util = 0.086968 
issued_two_Eff = 0.239668 
queue_avg = 19.760885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7609
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=298300 n_act=40431 n_pre=40415 n_ref_event=0 n_req=105153 n_rd=81837 n_rd_L2_A=0 n_write=0 n_wr_bk=49776 bw_util=0.2802
n_activity=289150 dram_eff=0.4552
bk0: 5259a 314182i bk1: 5166a 315864i bk2: 5156a 321572i bk3: 5123a 320472i bk4: 5097a 330446i bk5: 5081a 333397i bk6: 5209a 319177i bk7: 5054a 318046i bk8: 4964a 314282i bk9: 5046a 318137i bk10: 5206a 317800i bk11: 5151a 316485i bk12: 5106a 317713i bk13: 4988a 316549i bk14: 5122a 314589i bk15: 5109a 313737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615503
Row_Buffer_Locality_read = 0.721788
Row_Buffer_Locality_write = 0.242452
Bank_Level_Parallism = 9.362198
Bank_Level_Parallism_Col = 6.233669
Bank_Level_Parallism_Ready = 2.331882
write_to_read_ratio_blp_rw_average = 0.553283
GrpLevelPara = 3.109924 

BW Util details:
bwutil = 0.280246 
total_CMD = 469634 
util_bw = 131613 
Wasted_Col = 122597 
Wasted_Row = 14621 
Idle = 200803 

BW Util Bottlenecks: 
RCDc_limit = 135660 
RCDWRc_limit = 74418 
WTRc_limit = 73106 
RTWc_limit = 404662 
CCDLc_limit = 74962 
rwq = 0 
CCDLc_limit_alone = 40570 
WTRc_limit_alone = 66756 
RTWc_limit_alone = 376620 

Commands details: 
total_CMD = 469634 
n_nop = 298300 
Read = 81837 
Write = 0 
L2_Alloc = 0 
L2_WB = 49776 
n_act = 40431 
n_pre = 40415 
n_ref = 0 
n_req = 105153 
total_req = 131613 

Dual Bus Interface Util: 
issued_total_row = 80846 
issued_total_col = 131613 
Row_Bus_Util =  0.172147 
CoL_Bus_Util = 0.280246 
Either_Row_CoL_Bus_Util = 0.364825 
Issued_on_Two_Bus_Simul_Util = 0.087568 
issued_two_Eff = 0.240028 
queue_avg = 20.414427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.4144
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=297965 n_act=40635 n_pre=40619 n_ref_event=0 n_req=105707 n_rd=82419 n_rd_L2_A=0 n_write=0 n_wr_bk=49469 bw_util=0.2808
n_activity=288349 dram_eff=0.4574
bk0: 5237a 316033i bk1: 5185a 313864i bk2: 5160a 317704i bk3: 5322a 318187i bk4: 5013a 333416i bk5: 5172a 331360i bk6: 5080a 320004i bk7: 5178a 320587i bk8: 4982a 315795i bk9: 4971a 316934i bk10: 5397a 311183i bk11: 5172a 317825i bk12: 5011a 313074i bk13: 5224a 315064i bk14: 5102a 316526i bk15: 5213a 312909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615588
Row_Buffer_Locality_read = 0.720768
Row_Buffer_Locality_write = 0.243344
Bank_Level_Parallism = 9.398939
Bank_Level_Parallism_Col = 6.244843
Bank_Level_Parallism_Ready = 2.320454
write_to_read_ratio_blp_rw_average = 0.549005
GrpLevelPara = 3.110057 

BW Util details:
bwutil = 0.280831 
total_CMD = 469634 
util_bw = 131888 
Wasted_Col = 122457 
Wasted_Row = 14769 
Idle = 200520 

BW Util Bottlenecks: 
RCDc_limit = 136551 
RCDWRc_limit = 73519 
WTRc_limit = 73692 
RTWc_limit = 403666 
CCDLc_limit = 77036 
rwq = 0 
CCDLc_limit_alone = 41787 
WTRc_limit_alone = 67379 
RTWc_limit_alone = 374730 

Commands details: 
total_CMD = 469634 
n_nop = 297965 
Read = 82419 
Write = 0 
L2_Alloc = 0 
L2_WB = 49469 
n_act = 40635 
n_pre = 40619 
n_ref = 0 
n_req = 105707 
total_req = 131888 

Dual Bus Interface Util: 
issued_total_row = 81254 
issued_total_col = 131888 
Row_Bus_Util =  0.173016 
CoL_Bus_Util = 0.280831 
Either_Row_CoL_Bus_Util = 0.365538 
Issued_on_Two_Bus_Simul_Util = 0.088309 
issued_two_Eff = 0.241587 
queue_avg = 20.965641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.9656
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=298841 n_act=40258 n_pre=40242 n_ref_event=0 n_req=105159 n_rd=81988 n_rd_L2_A=0 n_write=0 n_wr_bk=49576 bw_util=0.2801
n_activity=287285 dram_eff=0.458
bk0: 5230a 316682i bk1: 5203a 315015i bk2: 5141a 319626i bk3: 5192a 321839i bk4: 5112a 337384i bk5: 5070a 331377i bk6: 5129a 321265i bk7: 4980a 321525i bk8: 5023a 319979i bk9: 4944a 319602i bk10: 5333a 316274i bk11: 5195a 315129i bk12: 5162a 314810i bk13: 5044a 318347i bk14: 5240a 314312i bk15: 4990a 314548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617170
Row_Buffer_Locality_read = 0.723313
Row_Buffer_Locality_write = 0.241595
Bank_Level_Parallism = 9.344364
Bank_Level_Parallism_Col = 6.225430
Bank_Level_Parallism_Ready = 2.322345
write_to_read_ratio_blp_rw_average = 0.550772
GrpLevelPara = 3.114239 

BW Util details:
bwutil = 0.280142 
total_CMD = 469634 
util_bw = 131564 
Wasted_Col = 121296 
Wasted_Row = 14851 
Idle = 201923 

BW Util Bottlenecks: 
RCDc_limit = 135220 
RCDWRc_limit = 73922 
WTRc_limit = 74421 
RTWc_limit = 399214 
CCDLc_limit = 75362 
rwq = 0 
CCDLc_limit_alone = 40350 
WTRc_limit_alone = 67838 
RTWc_limit_alone = 370785 

Commands details: 
total_CMD = 469634 
n_nop = 298841 
Read = 81988 
Write = 0 
L2_Alloc = 0 
L2_WB = 49576 
n_act = 40258 
n_pre = 40242 
n_ref = 0 
n_req = 105159 
total_req = 131564 

Dual Bus Interface Util: 
issued_total_row = 80500 
issued_total_col = 131564 
Row_Bus_Util =  0.171410 
CoL_Bus_Util = 0.280142 
Either_Row_CoL_Bus_Util = 0.363673 
Issued_on_Two_Bus_Simul_Util = 0.087879 
issued_two_Eff = 0.241643 
queue_avg = 20.532990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.533
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=295424 n_act=41386 n_pre=41370 n_ref_event=0 n_req=107549 n_rd=83909 n_rd_L2_A=0 n_write=0 n_wr_bk=50098 bw_util=0.2853
n_activity=288663 dram_eff=0.4642
bk0: 5386a 307509i bk1: 5329a 312350i bk2: 5284a 318607i bk3: 5389a 313575i bk4: 5130a 329397i bk5: 5020a 329084i bk6: 5161a 317297i bk7: 5168a 316363i bk8: 5294a 309795i bk9: 5239a 310615i bk10: 5261a 308993i bk11: 5328a 310491i bk12: 5045a 314635i bk13: 5174a 308341i bk14: 5359a 309235i bk15: 5342a 307555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615189
Row_Buffer_Locality_read = 0.720531
Row_Buffer_Locality_write = 0.241286
Bank_Level_Parallism = 9.647755
Bank_Level_Parallism_Col = 6.386791
Bank_Level_Parallism_Ready = 2.345497
write_to_read_ratio_blp_rw_average = 0.555782
GrpLevelPara = 3.156122 

BW Util details:
bwutil = 0.285343 
total_CMD = 469634 
util_bw = 134007 
Wasted_Col = 121621 
Wasted_Row = 13642 
Idle = 200364 

BW Util Bottlenecks: 
RCDc_limit = 138243 
RCDWRc_limit = 74791 
WTRc_limit = 74920 
RTWc_limit = 421534 
CCDLc_limit = 78266 
rwq = 0 
CCDLc_limit_alone = 41978 
WTRc_limit_alone = 68373 
RTWc_limit_alone = 391793 

Commands details: 
total_CMD = 469634 
n_nop = 295424 
Read = 83909 
Write = 0 
L2_Alloc = 0 
L2_WB = 50098 
n_act = 41386 
n_pre = 41370 
n_ref = 0 
n_req = 107549 
total_req = 134007 

Dual Bus Interface Util: 
issued_total_row = 82756 
issued_total_col = 134007 
Row_Bus_Util =  0.176214 
CoL_Bus_Util = 0.285343 
Either_Row_CoL_Bus_Util = 0.370948 
Issued_on_Two_Bus_Simul_Util = 0.090609 
issued_two_Eff = 0.244263 
queue_avg = 21.503130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.5031
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=297375 n_act=40808 n_pre=40792 n_ref_event=0 n_req=106082 n_rd=82584 n_rd_L2_A=0 n_write=0 n_wr_bk=50051 bw_util=0.2824
n_activity=288445 dram_eff=0.4598
bk0: 5232a 314442i bk1: 5354a 311983i bk2: 5108a 317883i bk3: 5250a 318719i bk4: 5002a 331143i bk5: 5127a 328530i bk6: 5244a 323352i bk7: 5115a 320116i bk8: 4967a 314570i bk9: 5089a 317090i bk10: 5332a 314191i bk11: 5290a 313463i bk12: 5204a 311918i bk13: 5136a 313664i bk14: 5076a 311387i bk15: 5058a 312484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615316
Row_Buffer_Locality_read = 0.721932
Row_Buffer_Locality_write = 0.240616
Bank_Level_Parallism = 9.455967
Bank_Level_Parallism_Col = 6.287323
Bank_Level_Parallism_Ready = 2.331519
write_to_read_ratio_blp_rw_average = 0.550707
GrpLevelPara = 3.120816 

BW Util details:
bwutil = 0.282422 
total_CMD = 469634 
util_bw = 132635 
Wasted_Col = 122041 
Wasted_Row = 14497 
Idle = 200461 

BW Util Bottlenecks: 
RCDc_limit = 135494 
RCDWRc_limit = 74429 
WTRc_limit = 74915 
RTWc_limit = 408276 
CCDLc_limit = 75897 
rwq = 0 
CCDLc_limit_alone = 41168 
WTRc_limit_alone = 68564 
RTWc_limit_alone = 379898 

Commands details: 
total_CMD = 469634 
n_nop = 297375 
Read = 82584 
Write = 0 
L2_Alloc = 0 
L2_WB = 50051 
n_act = 40808 
n_pre = 40792 
n_ref = 0 
n_req = 106082 
total_req = 132635 

Dual Bus Interface Util: 
issued_total_row = 81600 
issued_total_col = 132635 
Row_Bus_Util =  0.173752 
CoL_Bus_Util = 0.282422 
Either_Row_CoL_Bus_Util = 0.366794 
Issued_on_Two_Bus_Simul_Util = 0.089380 
issued_two_Eff = 0.243680 
queue_avg = 20.858000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.858
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=293257 n_act=41893 n_pre=41877 n_ref_event=0 n_req=110345 n_rd=86397 n_rd_L2_A=0 n_write=0 n_wr_bk=50670 bw_util=0.2919
n_activity=290304 dram_eff=0.4721
bk0: 5380a 308029i bk1: 5486a 309052i bk2: 5567a 310917i bk3: 5469a 316040i bk4: 5268a 325498i bk5: 5245a 325568i bk6: 5280a 314413i bk7: 5382a 313611i bk8: 5432a 307155i bk9: 5268a 309256i bk10: 5590a 305435i bk11: 5397a 306532i bk12: 5340a 308042i bk13: 5469a 304769i bk14: 5322a 308290i bk15: 5502a 303234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620345
Row_Buffer_Locality_read = 0.724794
Row_Buffer_Locality_write = 0.243528
Bank_Level_Parallism = 9.778299
Bank_Level_Parallism_Col = 6.480258
Bank_Level_Parallism_Ready = 2.357489
write_to_read_ratio_blp_rw_average = 0.552921
GrpLevelPara = 3.185175 

BW Util details:
bwutil = 0.291859 
total_CMD = 469634 
util_bw = 137067 
Wasted_Col = 119498 
Wasted_Row = 14305 
Idle = 198764 

BW Util Bottlenecks: 
RCDc_limit = 135868 
RCDWRc_limit = 73052 
WTRc_limit = 73881 
RTWc_limit = 419837 
CCDLc_limit = 78168 
rwq = 0 
CCDLc_limit_alone = 42030 
WTRc_limit_alone = 67561 
RTWc_limit_alone = 390019 

Commands details: 
total_CMD = 469634 
n_nop = 293257 
Read = 86397 
Write = 0 
L2_Alloc = 0 
L2_WB = 50670 
n_act = 41893 
n_pre = 41877 
n_ref = 0 
n_req = 110345 
total_req = 137067 

Dual Bus Interface Util: 
issued_total_row = 83770 
issued_total_col = 137067 
Row_Bus_Util =  0.178373 
CoL_Bus_Util = 0.291859 
Either_Row_CoL_Bus_Util = 0.375563 
Issued_on_Two_Bus_Simul_Util = 0.094669 
issued_two_Eff = 0.252074 
queue_avg = 22.996096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.9961
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=291094 n_act=42808 n_pre=42792 n_ref_event=0 n_req=112451 n_rd=88012 n_rd_L2_A=0 n_write=0 n_wr_bk=51301 bw_util=0.2966
n_activity=288795 dram_eff=0.4824
bk0: 5504a 300581i bk1: 5570a 302597i bk2: 5364a 303759i bk3: 5619a 304728i bk4: 5431a 322560i bk5: 5439a 318294i bk6: 5508a 304797i bk7: 5452a 308185i bk8: 5434a 301013i bk9: 5545a 300019i bk10: 5665a 297839i bk11: 5547a 298227i bk12: 5415a 301023i bk13: 5402a 299559i bk14: 5554a 300768i bk15: 5563a 297980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619319
Row_Buffer_Locality_read = 0.720265
Row_Buffer_Locality_write = 0.255780
Bank_Level_Parallism = 10.238821
Bank_Level_Parallism_Col = 6.773064
Bank_Level_Parallism_Ready = 2.410005
write_to_read_ratio_blp_rw_average = 0.556611
GrpLevelPara = 3.240519 

BW Util details:
bwutil = 0.296642 
total_CMD = 469634 
util_bw = 139313 
Wasted_Col = 117708 
Wasted_Row = 12997 
Idle = 199616 

BW Util Bottlenecks: 
RCDc_limit = 138175 
RCDWRc_limit = 72630 
WTRc_limit = 74974 
RTWc_limit = 447040 
CCDLc_limit = 81287 
rwq = 0 
CCDLc_limit_alone = 42629 
WTRc_limit_alone = 68785 
RTWc_limit_alone = 414571 

Commands details: 
total_CMD = 469634 
n_nop = 291094 
Read = 88012 
Write = 0 
L2_Alloc = 0 
L2_WB = 51301 
n_act = 42808 
n_pre = 42792 
n_ref = 0 
n_req = 112451 
total_req = 139313 

Dual Bus Interface Util: 
issued_total_row = 85600 
issued_total_col = 139313 
Row_Bus_Util =  0.182270 
CoL_Bus_Util = 0.296642 
Either_Row_CoL_Bus_Util = 0.380168 
Issued_on_Two_Bus_Simul_Util = 0.098743 
issued_two_Eff = 0.259735 
queue_avg = 25.018784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0188
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 625536 -   mf: uid=34389576, sid4294967295:w4294967295, part=30, addr=0xc21e6500, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (625436), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=294884 n_act=41489 n_pre=41473 n_ref_event=0 n_req=108229 n_rd=84344 n_rd_L2_A=0 n_write=0 n_wr_bk=50488 bw_util=0.2871
n_activity=288973 dram_eff=0.4666
bk0: 5436a 306960i bk1: 5344a 308338i bk2: 5328a 312607i bk3: 5180a 316133i bk4: 5337a 326981i bk5: 5139a 326110i bk6: 5265a 311741i bk7: 5148a 316909i bk8: 5186a 309242i bk9: 5144a 312506i bk10: 5468a 305903i bk11: 5306a 311099i bk12: 5183a 307181i bk13: 5275a 310616i bk14: 5157a 308005i bk15: 5448a 306715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616655
Row_Buffer_Locality_read = 0.721095
Row_Buffer_Locality_write = 0.247854
Bank_Level_Parallism = 9.736018
Bank_Level_Parallism_Col = 6.473930
Bank_Level_Parallism_Ready = 2.363408
write_to_read_ratio_blp_rw_average = 0.556704
GrpLevelPara = 3.173993 

BW Util details:
bwutil = 0.287100 
total_CMD = 469634 
util_bw = 134832 
Wasted_Col = 120885 
Wasted_Row = 13934 
Idle = 199983 

BW Util Bottlenecks: 
RCDc_limit = 136496 
RCDWRc_limit = 74647 
WTRc_limit = 72988 
RTWc_limit = 427443 
CCDLc_limit = 77605 
rwq = 0 
CCDLc_limit_alone = 41612 
WTRc_limit_alone = 66788 
RTWc_limit_alone = 397650 

Commands details: 
total_CMD = 469634 
n_nop = 294884 
Read = 84344 
Write = 0 
L2_Alloc = 0 
L2_WB = 50488 
n_act = 41489 
n_pre = 41473 
n_ref = 0 
n_req = 108229 
total_req = 134832 

Dual Bus Interface Util: 
issued_total_row = 82962 
issued_total_col = 134832 
Row_Bus_Util =  0.176652 
CoL_Bus_Util = 0.287100 
Either_Row_CoL_Bus_Util = 0.372098 
Issued_on_Two_Bus_Simul_Util = 0.091654 
issued_two_Eff = 0.246318 
queue_avg = 22.070480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0705
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=469634 n_nop=294283 n_act=41536 n_pre=41520 n_ref_event=0 n_req=108924 n_rd=84961 n_rd_L2_A=0 n_write=0 n_wr_bk=50609 bw_util=0.2887
n_activity=288938 dram_eff=0.4692
bk0: 5369a 312271i bk1: 5350a 311224i bk2: 5437a 314531i bk3: 5419a 316437i bk4: 5186a 327398i bk5: 5129a 326249i bk6: 5348a 313889i bk7: 5197a 314125i bk8: 5177a 308293i bk9: 5285a 309457i bk10: 5404a 307839i bk11: 5495a 310937i bk12: 5297a 307208i bk13: 5213a 308599i bk14: 5248a 307653i bk15: 5407a 310368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618670
Row_Buffer_Locality_read = 0.722708
Row_Buffer_Locality_write = 0.249802
Bank_Level_Parallism = 9.702538
Bank_Level_Parallism_Col = 6.438163
Bank_Level_Parallism_Ready = 2.348270
write_to_read_ratio_blp_rw_average = 0.552253
GrpLevelPara = 3.160492 

BW Util details:
bwutil = 0.288672 
total_CMD = 469634 
util_bw = 135570 
Wasted_Col = 120316 
Wasted_Row = 13795 
Idle = 199953 

BW Util Bottlenecks: 
RCDc_limit = 136126 
RCDWRc_limit = 74550 
WTRc_limit = 76419 
RTWc_limit = 415781 
CCDLc_limit = 78063 
rwq = 0 
CCDLc_limit_alone = 42218 
WTRc_limit_alone = 70017 
RTWc_limit_alone = 386338 

Commands details: 
total_CMD = 469634 
n_nop = 294283 
Read = 84961 
Write = 0 
L2_Alloc = 0 
L2_WB = 50609 
n_act = 41536 
n_pre = 41520 
n_ref = 0 
n_req = 108924 
total_req = 135570 

Dual Bus Interface Util: 
issued_total_row = 83056 
issued_total_col = 135570 
Row_Bus_Util =  0.176853 
CoL_Bus_Util = 0.288672 
Either_Row_CoL_Bus_Util = 0.373378 
Issued_on_Two_Bus_Simul_Util = 0.092146 
issued_two_Eff = 0.246791 
queue_avg = 22.075401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148673, Miss = 78878, Miss_rate = 0.531, Pending_hits = 431, Reservation_fails = 387
L2_cache_bank[1]: Access = 149201, Miss = 78907, Miss_rate = 0.529, Pending_hits = 439, Reservation_fails = 0
L2_cache_bank[2]: Access = 149073, Miss = 79155, Miss_rate = 0.531, Pending_hits = 393, Reservation_fails = 0
L2_cache_bank[3]: Access = 148884, Miss = 78886, Miss_rate = 0.530, Pending_hits = 445, Reservation_fails = 195
L2_cache_bank[4]: Access = 148832, Miss = 78807, Miss_rate = 0.530, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[5]: Access = 148757, Miss = 78396, Miss_rate = 0.527, Pending_hits = 413, Reservation_fails = 0
L2_cache_bank[6]: Access = 148472, Miss = 78796, Miss_rate = 0.531, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[7]: Access = 148557, Miss = 78505, Miss_rate = 0.528, Pending_hits = 464, Reservation_fails = 0
L2_cache_bank[8]: Access = 148399, Miss = 77460, Miss_rate = 0.522, Pending_hits = 382, Reservation_fails = 882
L2_cache_bank[9]: Access = 148909, Miss = 77858, Miss_rate = 0.523, Pending_hits = 413, Reservation_fails = 157
L2_cache_bank[10]: Access = 148059, Miss = 77976, Miss_rate = 0.527, Pending_hits = 415, Reservation_fails = 0
L2_cache_bank[11]: Access = 231285, Miss = 140202, Miss_rate = 0.606, Pending_hits = 459, Reservation_fails = 0
L2_cache_bank[12]: Access = 148271, Miss = 78262, Miss_rate = 0.528, Pending_hits = 424, Reservation_fails = 0
L2_cache_bank[13]: Access = 149144, Miss = 79545, Miss_rate = 0.533, Pending_hits = 421, Reservation_fails = 0
L2_cache_bank[14]: Access = 148563, Miss = 78349, Miss_rate = 0.527, Pending_hits = 441, Reservation_fails = 495
L2_cache_bank[15]: Access = 150270, Miss = 80108, Miss_rate = 0.533, Pending_hits = 449, Reservation_fails = 567
L2_cache_bank[16]: Access = 148796, Miss = 78326, Miss_rate = 0.526, Pending_hits = 421, Reservation_fails = 105
L2_cache_bank[17]: Access = 148694, Miss = 78180, Miss_rate = 0.526, Pending_hits = 443, Reservation_fails = 141
L2_cache_bank[18]: Access = 147880, Miss = 77003, Miss_rate = 0.521, Pending_hits = 428, Reservation_fails = 68
L2_cache_bank[19]: Access = 148458, Miss = 78746, Miss_rate = 0.530, Pending_hits = 407, Reservation_fails = 356
L2_cache_bank[20]: Access = 148496, Miss = 78881, Miss_rate = 0.531, Pending_hits = 507, Reservation_fails = 0
L2_cache_bank[21]: Access = 148139, Miss = 78772, Miss_rate = 0.532, Pending_hits = 484, Reservation_fails = 363
L2_cache_bank[22]: Access = 148254, Miss = 77753, Miss_rate = 0.524, Pending_hits = 405, Reservation_fails = 421
L2_cache_bank[23]: Access = 148577, Miss = 79033, Miss_rate = 0.532, Pending_hits = 438, Reservation_fails = 21
L2_cache_bank[24]: Access = 147954, Miss = 77923, Miss_rate = 0.527, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[25]: Access = 148876, Miss = 78615, Miss_rate = 0.528, Pending_hits = 449, Reservation_fails = 152
L2_cache_bank[26]: Access = 147614, Miss = 76571, Miss_rate = 0.519, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[27]: Access = 148311, Miss = 78761, Miss_rate = 0.531, Pending_hits = 428, Reservation_fails = 0
L2_cache_bank[28]: Access = 148501, Miss = 77906, Miss_rate = 0.525, Pending_hits = 459, Reservation_fails = 0
L2_cache_bank[29]: Access = 148568, Miss = 79089, Miss_rate = 0.532, Pending_hits = 450, Reservation_fails = 0
L2_cache_bank[30]: Access = 148897, Miss = 78466, Miss_rate = 0.527, Pending_hits = 459, Reservation_fails = 40
L2_cache_bank[31]: Access = 148678, Miss = 79210, Miss_rate = 0.533, Pending_hits = 420, Reservation_fails = 202
L2_cache_bank[32]: Access = 149939, Miss = 80186, Miss_rate = 0.535, Pending_hits = 485, Reservation_fails = 207
L2_cache_bank[33]: Access = 148587, Miss = 78323, Miss_rate = 0.527, Pending_hits = 452, Reservation_fails = 0
L2_cache_bank[34]: Access = 150231, Miss = 80938, Miss_rate = 0.539, Pending_hits = 439, Reservation_fails = 131
L2_cache_bank[35]: Access = 148511, Miss = 78537, Miss_rate = 0.529, Pending_hits = 434, Reservation_fails = 0
L2_cache_bank[36]: Access = 148542, Miss = 78955, Miss_rate = 0.532, Pending_hits = 422, Reservation_fails = 788
L2_cache_bank[37]: Access = 149174, Miss = 79829, Miss_rate = 0.535, Pending_hits = 462, Reservation_fails = 0
L2_cache_bank[38]: Access = 148541, Miss = 78842, Miss_rate = 0.531, Pending_hits = 464, Reservation_fails = 9
L2_cache_bank[39]: Access = 149389, Miss = 78958, Miss_rate = 0.529, Pending_hits = 480, Reservation_fails = 58
L2_cache_bank[40]: Access = 149735, Miss = 79130, Miss_rate = 0.528, Pending_hits = 511, Reservation_fails = 38
L2_cache_bank[41]: Access = 148970, Miss = 80030, Miss_rate = 0.537, Pending_hits = 530, Reservation_fails = 4
L2_cache_bank[42]: Access = 149493, Miss = 79433, Miss_rate = 0.531, Pending_hits = 472, Reservation_fails = 0
L2_cache_bank[43]: Access = 149451, Miss = 80001, Miss_rate = 0.535, Pending_hits = 523, Reservation_fails = 0
L2_cache_bank[44]: Access = 148443, Miss = 79100, Miss_rate = 0.533, Pending_hits = 436, Reservation_fails = 0
L2_cache_bank[45]: Access = 148738, Miss = 79218, Miss_rate = 0.533, Pending_hits = 401, Reservation_fails = 359
L2_cache_bank[46]: Access = 149255, Miss = 79169, Miss_rate = 0.530, Pending_hits = 388, Reservation_fails = 443
L2_cache_bank[47]: Access = 149117, Miss = 79413, Miss_rate = 0.533, Pending_hits = 471, Reservation_fails = 0
L2_cache_bank[48]: Access = 149178, Miss = 79025, Miss_rate = 0.530, Pending_hits = 447, Reservation_fails = 254
L2_cache_bank[49]: Access = 149513, Miss = 79806, Miss_rate = 0.534, Pending_hits = 513, Reservation_fails = 343
L2_cache_bank[50]: Access = 149213, Miss = 79642, Miss_rate = 0.534, Pending_hits = 477, Reservation_fails = 404
L2_cache_bank[51]: Access = 149272, Miss = 79411, Miss_rate = 0.532, Pending_hits = 485, Reservation_fails = 0
L2_cache_bank[52]: Access = 150176, Miss = 80227, Miss_rate = 0.534, Pending_hits = 482, Reservation_fails = 267
L2_cache_bank[53]: Access = 150643, Miss = 80414, Miss_rate = 0.534, Pending_hits = 518, Reservation_fails = 0
L2_cache_bank[54]: Access = 149682, Miss = 79298, Miss_rate = 0.530, Pending_hits = 419, Reservation_fails = 0
L2_cache_bank[55]: Access = 150663, Miss = 79723, Miss_rate = 0.529, Pending_hits = 438, Reservation_fails = 0
L2_cache_bank[56]: Access = 150560, Miss = 80430, Miss_rate = 0.534, Pending_hits = 499, Reservation_fails = 0
L2_cache_bank[57]: Access = 152075, Miss = 82784, Miss_rate = 0.544, Pending_hits = 483, Reservation_fails = 743
L2_cache_bank[58]: Access = 150715, Miss = 80896, Miss_rate = 0.537, Pending_hits = 562, Reservation_fails = 305
L2_cache_bank[59]: Access = 153403, Miss = 83899, Miss_rate = 0.547, Pending_hits = 519, Reservation_fails = 0
L2_cache_bank[60]: Access = 150010, Miss = 80384, Miss_rate = 0.536, Pending_hits = 477, Reservation_fails = 0
L2_cache_bank[61]: Access = 150571, Miss = 81050, Miss_rate = 0.538, Pending_hits = 470, Reservation_fails = 0
L2_cache_bank[62]: Access = 150113, Miss = 80494, Miss_rate = 0.536, Pending_hits = 480, Reservation_fails = 0
L2_cache_bank[63]: Access = 150832, Miss = 81411, Miss_rate = 0.540, Pending_hits = 468, Reservation_fails = 16
L2_total_cache_accesses = 9630777
L2_total_cache_misses = 5132281
L2_total_cache_miss_rate = 0.5329
L2_total_cache_pending_hits = 28876
L2_total_cache_reservation_fails = 8921
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3445883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1050066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1562424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25172
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1023737
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 652720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1867071
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6108717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3547232
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8921
L2_cache_data_port_util = 0.125
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=9630777
icnt_total_pkts_simt_to_mem=9630777
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9630777
Req_Network_cycles = 625448
Req_Network_injected_packets_per_cycle =      15.3982 
Req_Network_conflicts_per_cycle =      23.3617
Req_Network_conflicts_per_cycle_util =      29.7381
Req_Bank_Level_Parallism =      19.6010
Req_Network_in_buffer_full_per_cycle =       0.1042
Req_Network_in_buffer_avg_util =      49.7452
Req_Network_out_buffer_full_per_cycle =       0.1110
Req_Network_out_buffer_avg_util =      24.3003

Reply_Network_injected_packets_num = 9630777
Reply_Network_cycles = 625448
Reply_Network_injected_packets_per_cycle =       15.3982
Reply_Network_conflicts_per_cycle =        8.6464
Reply_Network_conflicts_per_cycle_util =      10.9869
Reply_Bank_Level_Parallism =      19.5664
Reply_Network_in_buffer_full_per_cycle =       0.0010
Reply_Network_in_buffer_avg_util =       3.6480
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1925
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 42 sec (4122 sec)
gpgpu_simulation_rate = 92946 (inst/sec)
gpgpu_simulation_rate = 151 (cycle/sec)
gpgpu_silicon_slowdown = 7496688x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 47 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 48 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 39211
gpu_sim_insn = 20701656
gpu_ipc =     527.9553
gpu_tot_sim_cycle = 664659
gpu_tot_sim_insn = 403825576
gpu_tot_ipc =     607.5681
gpu_tot_issued_cta = 35172
gpu_occupancy = 83.5099% 
gpu_tot_occupancy = 73.0565% 
max_total_param_size = 0
gpu_stall_dramfull = 3611893
gpu_stall_icnt2sh    = 630
partiton_level_parallism =       3.9847
partiton_level_parallism_total  =      14.7249
partiton_level_parallism_util =       4.6680
partiton_level_parallism_util_total  =      18.6210
L2_BW  =     144.3436 GB/Sec
L2_BW_total  =     533.3940 GB/Sec
gpu_total_sim_rate=92599

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 198078, Miss = 113137, Miss_rate = 0.571, Pending_hits = 4044, Reservation_fails = 38536
	L1D_cache_core[1]: Access = 210631, Miss = 116709, Miss_rate = 0.554, Pending_hits = 3314, Reservation_fails = 39699
	L1D_cache_core[2]: Access = 195716, Miss = 110024, Miss_rate = 0.562, Pending_hits = 3458, Reservation_fails = 31276
	L1D_cache_core[3]: Access = 200055, Miss = 113861, Miss_rate = 0.569, Pending_hits = 3982, Reservation_fails = 28134
	L1D_cache_core[4]: Access = 209410, Miss = 112647, Miss_rate = 0.538, Pending_hits = 2486, Reservation_fails = 26730
	L1D_cache_core[5]: Access = 194429, Miss = 109391, Miss_rate = 0.563, Pending_hits = 3604, Reservation_fails = 24649
	L1D_cache_core[6]: Access = 199312, Miss = 112237, Miss_rate = 0.563, Pending_hits = 3783, Reservation_fails = 28014
	L1D_cache_core[7]: Access = 199169, Miss = 115297, Miss_rate = 0.579, Pending_hits = 4439, Reservation_fails = 31084
	L1D_cache_core[8]: Access = 202747, Miss = 114519, Miss_rate = 0.565, Pending_hits = 3836, Reservation_fails = 33880
	L1D_cache_core[9]: Access = 220736, Miss = 122604, Miss_rate = 0.555, Pending_hits = 3679, Reservation_fails = 42769
	L1D_cache_core[10]: Access = 203193, Miss = 117437, Miss_rate = 0.578, Pending_hits = 4656, Reservation_fails = 32960
	L1D_cache_core[11]: Access = 203336, Miss = 114002, Miss_rate = 0.561, Pending_hits = 3557, Reservation_fails = 27107
	L1D_cache_core[12]: Access = 209556, Miss = 115329, Miss_rate = 0.550, Pending_hits = 3235, Reservation_fails = 31986
	L1D_cache_core[13]: Access = 207867, Miss = 114406, Miss_rate = 0.550, Pending_hits = 3118, Reservation_fails = 26245
	L1D_cache_core[14]: Access = 199062, Miss = 113584, Miss_rate = 0.571, Pending_hits = 4138, Reservation_fails = 31437
	L1D_cache_core[15]: Access = 207521, Miss = 114884, Miss_rate = 0.554, Pending_hits = 3388, Reservation_fails = 29940
	L1D_cache_core[16]: Access = 199932, Miss = 113846, Miss_rate = 0.569, Pending_hits = 4050, Reservation_fails = 28617
	L1D_cache_core[17]: Access = 202245, Miss = 113442, Miss_rate = 0.561, Pending_hits = 3727, Reservation_fails = 27934
	L1D_cache_core[18]: Access = 203009, Miss = 118364, Miss_rate = 0.583, Pending_hits = 4867, Reservation_fails = 43451
	L1D_cache_core[19]: Access = 201277, Miss = 113856, Miss_rate = 0.566, Pending_hits = 3883, Reservation_fails = 30291
	L1D_cache_core[20]: Access = 206234, Miss = 116567, Miss_rate = 0.565, Pending_hits = 3911, Reservation_fails = 33217
	L1D_cache_core[21]: Access = 214543, Miss = 118141, Miss_rate = 0.551, Pending_hits = 3382, Reservation_fails = 33653
	L1D_cache_core[22]: Access = 202568, Miss = 114526, Miss_rate = 0.565, Pending_hits = 3796, Reservation_fails = 26246
	L1D_cache_core[23]: Access = 201664, Miss = 115816, Miss_rate = 0.574, Pending_hits = 4347, Reservation_fails = 32009
	L1D_cache_core[24]: Access = 193882, Miss = 110518, Miss_rate = 0.570, Pending_hits = 3930, Reservation_fails = 28617
	L1D_cache_core[25]: Access = 206466, Miss = 114755, Miss_rate = 0.556, Pending_hits = 3411, Reservation_fails = 26437
	L1D_cache_core[26]: Access = 206912, Miss = 115530, Miss_rate = 0.558, Pending_hits = 3643, Reservation_fails = 30488
	L1D_cache_core[27]: Access = 199264, Miss = 113342, Miss_rate = 0.569, Pending_hits = 3997, Reservation_fails = 29157
	L1D_cache_core[28]: Access = 203755, Miss = 116472, Miss_rate = 0.572, Pending_hits = 4234, Reservation_fails = 34523
	L1D_cache_core[29]: Access = 200499, Miss = 113559, Miss_rate = 0.566, Pending_hits = 3824, Reservation_fails = 28761
	L1D_cache_core[30]: Access = 200054, Miss = 114601, Miss_rate = 0.573, Pending_hits = 4399, Reservation_fails = 31932
	L1D_cache_core[31]: Access = 208102, Miss = 115829, Miss_rate = 0.557, Pending_hits = 3620, Reservation_fails = 39436
	L1D_cache_core[32]: Access = 207038, Miss = 114647, Miss_rate = 0.554, Pending_hits = 3425, Reservation_fails = 28098
	L1D_cache_core[33]: Access = 219665, Miss = 118812, Miss_rate = 0.541, Pending_hits = 2864, Reservation_fails = 28348
	L1D_cache_core[34]: Access = 199627, Miss = 111466, Miss_rate = 0.558, Pending_hits = 3411, Reservation_fails = 23696
	L1D_cache_core[35]: Access = 211182, Miss = 117509, Miss_rate = 0.556, Pending_hits = 3605, Reservation_fails = 34163
	L1D_cache_core[36]: Access = 197527, Miss = 113421, Miss_rate = 0.574, Pending_hits = 4210, Reservation_fails = 39628
	L1D_cache_core[37]: Access = 205132, Miss = 117397, Miss_rate = 0.572, Pending_hits = 4351, Reservation_fails = 33903
	L1D_cache_core[38]: Access = 200150, Miss = 114296, Miss_rate = 0.571, Pending_hits = 4127, Reservation_fails = 36988
	L1D_cache_core[39]: Access = 204949, Miss = 117279, Miss_rate = 0.572, Pending_hits = 4273, Reservation_fails = 41656
	L1D_cache_core[40]: Access = 200741, Miss = 115455, Miss_rate = 0.575, Pending_hits = 4434, Reservation_fails = 38774
	L1D_cache_core[41]: Access = 205486, Miss = 117045, Miss_rate = 0.570, Pending_hits = 4134, Reservation_fails = 32139
	L1D_cache_core[42]: Access = 201327, Miss = 113681, Miss_rate = 0.565, Pending_hits = 3954, Reservation_fails = 32172
	L1D_cache_core[43]: Access = 206250, Miss = 119246, Miss_rate = 0.578, Pending_hits = 4618, Reservation_fails = 34109
	L1D_cache_core[44]: Access = 198313, Miss = 111441, Miss_rate = 0.562, Pending_hits = 3597, Reservation_fails = 25011
	L1D_cache_core[45]: Access = 203654, Miss = 115643, Miss_rate = 0.568, Pending_hits = 4081, Reservation_fails = 27284
	L1D_cache_core[46]: Access = 192850, Miss = 107890, Miss_rate = 0.559, Pending_hits = 3433, Reservation_fails = 25798
	L1D_cache_core[47]: Access = 197562, Miss = 112030, Miss_rate = 0.567, Pending_hits = 3812, Reservation_fails = 28839
	L1D_cache_core[48]: Access = 203030, Miss = 116132, Miss_rate = 0.572, Pending_hits = 4194, Reservation_fails = 31349
	L1D_cache_core[49]: Access = 211354, Miss = 117798, Miss_rate = 0.557, Pending_hits = 3580, Reservation_fails = 38119
	L1D_cache_core[50]: Access = 201271, Miss = 115583, Miss_rate = 0.574, Pending_hits = 4252, Reservation_fails = 32085
	L1D_cache_core[51]: Access = 200377, Miss = 115730, Miss_rate = 0.578, Pending_hits = 4538, Reservation_fails = 28858
	L1D_cache_core[52]: Access = 203382, Miss = 115812, Miss_rate = 0.569, Pending_hits = 4087, Reservation_fails = 27980
	L1D_cache_core[53]: Access = 201913, Miss = 113434, Miss_rate = 0.562, Pending_hits = 3643, Reservation_fails = 29242
	L1D_cache_core[54]: Access = 201993, Miss = 114342, Miss_rate = 0.566, Pending_hits = 3810, Reservation_fails = 32298
	L1D_cache_core[55]: Access = 199192, Miss = 113763, Miss_rate = 0.571, Pending_hits = 3980, Reservation_fails = 34480
	L1D_cache_core[56]: Access = 204331, Miss = 116608, Miss_rate = 0.571, Pending_hits = 4281, Reservation_fails = 32706
	L1D_cache_core[57]: Access = 194499, Miss = 112132, Miss_rate = 0.577, Pending_hits = 4216, Reservation_fails = 35379
	L1D_cache_core[58]: Access = 206085, Miss = 116335, Miss_rate = 0.565, Pending_hits = 3853, Reservation_fails = 37442
	L1D_cache_core[59]: Access = 211282, Miss = 115079, Miss_rate = 0.545, Pending_hits = 2824, Reservation_fails = 26318
	L1D_cache_core[60]: Access = 200866, Miss = 112075, Miss_rate = 0.558, Pending_hits = 3412, Reservation_fails = 27618
	L1D_cache_core[61]: Access = 198694, Miss = 112218, Miss_rate = 0.565, Pending_hits = 3761, Reservation_fails = 33128
	L1D_cache_core[62]: Access = 197943, Miss = 113410, Miss_rate = 0.573, Pending_hits = 4162, Reservation_fails = 37595
	L1D_cache_core[63]: Access = 208110, Miss = 115051, Miss_rate = 0.553, Pending_hits = 3303, Reservation_fails = 26442
	L1D_cache_core[64]: Access = 201632, Miss = 115210, Miss_rate = 0.571, Pending_hits = 4130, Reservation_fails = 33593
	L1D_cache_core[65]: Access = 201787, Miss = 114048, Miss_rate = 0.565, Pending_hits = 3842, Reservation_fails = 34520
	L1D_cache_core[66]: Access = 200550, Miss = 113315, Miss_rate = 0.565, Pending_hits = 3815, Reservation_fails = 27507
	L1D_cache_core[67]: Access = 199601, Miss = 115151, Miss_rate = 0.577, Pending_hits = 4500, Reservation_fails = 35658
	L1D_cache_core[68]: Access = 201212, Miss = 114072, Miss_rate = 0.567, Pending_hits = 4039, Reservation_fails = 33151
	L1D_cache_core[69]: Access = 201286, Miss = 116971, Miss_rate = 0.581, Pending_hits = 4599, Reservation_fails = 32568
	L1D_cache_core[70]: Access = 204131, Miss = 115358, Miss_rate = 0.565, Pending_hits = 3916, Reservation_fails = 32018
	L1D_cache_core[71]: Access = 202902, Miss = 113799, Miss_rate = 0.561, Pending_hits = 3685, Reservation_fails = 31477
	L1D_cache_core[72]: Access = 205893, Miss = 115305, Miss_rate = 0.560, Pending_hits = 3796, Reservation_fails = 28769
	L1D_cache_core[73]: Access = 202141, Miss = 115361, Miss_rate = 0.571, Pending_hits = 4211, Reservation_fails = 35278
	L1D_cache_core[74]: Access = 213306, Miss = 118534, Miss_rate = 0.556, Pending_hits = 3671, Reservation_fails = 33959
	L1D_cache_core[75]: Access = 202842, Miss = 116734, Miss_rate = 0.575, Pending_hits = 4452, Reservation_fails = 29786
	L1D_cache_core[76]: Access = 198147, Miss = 113010, Miss_rate = 0.570, Pending_hits = 4000, Reservation_fails = 31565
	L1D_cache_core[77]: Access = 206597, Miss = 119552, Miss_rate = 0.579, Pending_hits = 4756, Reservation_fails = 54003
	L1D_cache_core[78]: Access = 202018, Miss = 114467, Miss_rate = 0.567, Pending_hits = 4020, Reservation_fails = 29568
	L1D_cache_core[79]: Access = 201598, Miss = 113042, Miss_rate = 0.561, Pending_hits = 3620, Reservation_fails = 28946
	L1D_total_cache_accesses = 16252642
	L1D_total_cache_misses = 9185921
	L1D_total_cache_miss_rate = 0.5652
	L1D_total_cache_pending_hits = 311015
	L1D_total_cache_reservation_fails = 2563226
	L1D_cache_data_port_util = 0.156
	L1D_cache_fill_port_util = 0.141
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6157953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 307666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3843739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2505719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2271056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 307666
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 597753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3050599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12888080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3672228

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1285597
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1220122
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 57507
ctas_completed 35172, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5965, 5381, 4859, 5883, 5171, 5170, 5629, 5067, 5619, 5078, 5058, 5671, 5421, 5048, 5901, 5232, 5461, 5045, 5474, 5963, 5276, 5534, 5337, 5610, 5222, 5928, 5213, 5306, 5272, 5779, 5525, 5411, 5717, 5790, 4986, 5245, 5375, 5405, 4872, 4976, 5362, 5728, 5466, 4922, 5891, 5186, 5080, 5229, 5465, 5351, 5016, 5823, 5865, 5779, 5812, 5320, 5156, 5585, 5476, 5768, 5278, 4841, 5644, 5232, 
gpgpu_n_tot_thrd_icount = 896842560
gpgpu_n_tot_w_icount = 28026330
gpgpu_n_stall_shd_mem = 3541156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6114795
gpgpu_n_mem_write_global = 3672228
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32705293
gpgpu_n_store_insn = 8290708
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 108048384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3183136
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 358020
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10441621	W0_Idle:9996356	W0_Scoreboard:124978165	W1:4963538	W2:2699634	W3:1915802	W4:1531175	W5:1172847	W6:842983	W7:568603	W8:367080	W9:275398	W10:264378	W11:299091	W12:370436	W13:414789	W14:435060	W15:399806	W16:322422	W17:224663	W18:140293	W19:76308	W20:31638	W21:14501	W22:3933	W23:940	W24:151	W25:22	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10690776
single_issue_nums: WS0:7009218	WS1:6998062	WS2:7018354	WS3:7000696	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48918360 {8:6114795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 146889120 {40:3672228,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 244591800 {40:6114795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29377824 {8:3672228,}
maxmflatency = 7393 
max_icnt2mem_latency = 6342 
maxmrqlatency = 3093 
max_icnt2sh_latency = 1547 
averagemflatency = 764 
avg_icnt2mem_latency = 411 
avg_mrq_latency = 121 
avg_icnt2sh_latency = 16 
mrq_lat_table:416707 	209900 	106855 	130169 	252516 	490819 	560421 	699081 	459252 	64334 	1072 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2792031 	2090469 	2382711 	2001948 	453812 	66052 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2964677 	881293 	681336 	1038668 	1384486 	1816591 	750121 	250566 	19285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5092256 	1612624 	1067576 	782729 	552457 	404795 	225833 	46467 	1699 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	311 	199 	262 	256 	96 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        65        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        65 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     14907      8637     10105      8510      9364     16959     11954     19815     28999      9693     19054     15618      9869      6710      7757     15348 
dram[1]:     11819     10613     19446      8775      9376     12568     16667     10674     13140     14013     13025     21561     12083     11356     15171      8896 
dram[2]:     15276     15143     19459     16124     12114     19689     18420     14555     13430     22948      9510      8201      9998     12302     13580     11746 
dram[3]:     13721     10079     15088     12742     16052     12517     17580     18334      9923     13263     11027     13411     11023     10265     10096     12934 
dram[4]:     11136     11810     19489      8556      9364     11886     11079     10227     15151     14892     14792     13017      9875     12192     14463      9650 
dram[5]:     11101     15688     10802      9819      9344     17394     20786     15181     17450     16515     13422     17779     11509     10523      9036     11592 
dram[6]:     15238     10522     11815     14362     12536      9887     15198     19378     23649     10099     12067     12834     10565      7663     11581     10789 
dram[7]:      9838     12379     10085     14963     18839      9952     17767     25602     10618     16136     16741     16579     15899     14159      9197      9701 
dram[8]:      8537     11911     14459     11653     15440     13135     15339     16060      8154     10300     21992     14845     11553     11897     13205     10674 
dram[9]:      8100     10316     13495     15991      9376     15200     10140     20154     11811     12778     12432     17245      9975     12888     11910      8606 
dram[10]:      8232     12726     16274     11178     15631     10305     15523     12300     16565     20486     10837     14569      7503     10996     14133     11015 
dram[11]:      8107     11206     15531     18252     16744     11874     19689     12230     10971     14276     15764     13853     11233      7867      9377     15582 
dram[12]:     10945     13818     13922      8552     12264     11262     15258     21402     13218     12027      9201     15344      8401     12351      8952     10413 
dram[13]:      8147      8300     11248     10523     10441     18265     16255     15852     15048     11978     13238     17787     13222     14607     19259     17638 
dram[14]:     11224     12380      9934     14224      9878     19965     10211     14592     12448     12010     15239     12827     11841      7693     11308      9566 
dram[15]:     11629      8399     15213      8918     11442     18337     15185     10135     15433     11954     15770     14422      6702      9005     11388     10453 
dram[16]:      9958     11973     12511     14121     16483      9923     12062     12777     11200     19224     15145     18113     10721     11143      9989     12054 
dram[17]:      9236      9960      8869     16835     13186     15406     17316     11247     18463     13809     16434     20653      8435      8345     11704      9711 
dram[18]:      8756      9591     12014      9419     16380     14113     10114     11886     24212      9887     13560     11011     11138     10416     11000      9365 
dram[19]:     14162     11750      8992     10871     12050     13859     17859     15103     14094     25648     14468     13825      7976     11646     16663     12689 
dram[20]:     10191     12385     10257      8626     19027     18214     12564     14812     13794     14422     14566     13680      8825     12275     18016     10802 
dram[21]:     10776     11794     14275      9694     16096     11097     23918     15322      9538     16780     12833      8294     13962      9429      9630     14876 
dram[22]:      9462     13389     11154     15400     17965     12589     12848     15678     11214     15478     12965     10607      7599     11642     15636     11510 
dram[23]:     14451     10944     11243      9772     15222     11682     11782     16950     14654     15704     12507     15037     13278      9280     10573      8926 
dram[24]:     14139      8288      9635     13010     16819      9371     29040     10929     11327     11927     17717     10022      7683     17547     12081     10867 
dram[25]:     11585     12035     15856     11288     13154     17734     12822     15147     14085     16899      7945     15259      7354      8787     11601     18304 
dram[26]:     10847     13022      8542     11272     18788     11986     10151     12292     15893     15196     16499     18749      9476      9336     13238     10637 
dram[27]:     11144     10884     14897     12934      9372     17332     17024     18883     16261     13368     18226     10714     13492      6777      9789     12465 
dram[28]:      8123      8884     20717     11977      9371     10541     11273     15988     13533     13946     13561     16294     10145     13151      9257      8779 
dram[29]:     11158      9824     12087     10457     13755     13526     20929     24462     15070     10015     13456     12590      8197      8743      8896      8567 
dram[30]:      8502      9623     18268     19620      9299      9348     10298     17811     15148     11152     18975      8942      9455      6775      9952     10522 
dram[31]:      9790     10619     12778     11946     11843     16290     14076     17687     11845     10671     10642     19506     10144      7065     10301     14063 
average row accesses per activate:
dram[0]:  2.573933  2.602906  2.545199  2.575651  2.701013  2.681601  2.579693  2.630856  2.673739  2.535894  2.661471  2.617555  2.618725  2.508591  2.542099  2.562914 
dram[1]:  2.615092  2.580319  2.608190  2.580658  2.663523  2.621186  2.603589  2.556855  2.586948  2.604924  2.634447  2.686212  2.621937  2.641546  2.606609  2.585318 
dram[2]:  2.576851  2.648320  2.643569  2.635016  2.751309  2.756972  2.590347  2.594724  2.581479  2.662646  2.593294  2.681423  2.622793  2.648800  2.556379  2.565031 
dram[3]:  2.571002  2.596239  2.614128  2.658467  2.689821  2.663099  2.530587  2.574755  2.591577  2.606737  2.637715  2.632098  2.594414  2.592299  2.575097  2.551508 
dram[4]:  2.581404  2.625346  2.587719  2.521046  2.564220  2.635935  2.552392  2.635085  2.601318  2.590538  2.541958  2.623798  2.601745  2.529163  2.566392  2.584217 
dram[5]:  2.586088  2.585874  2.614189  2.583300  2.721667  2.625371  2.538122  2.593172  2.565059  2.581423  2.582263  2.670145  2.598812  2.516858  2.617659  2.619066 
dram[6]:  2.615414  2.648606  2.555032  2.640273  2.648817  2.662757  2.542869  2.602245  2.645993  2.645545  2.640079  2.586858  2.600240  2.571986  2.605386  2.648025 
dram[7]:  2.613513  2.627459  2.624458  2.645691  2.688003  2.670129  2.582409  2.557624  2.575010  2.697079  2.597239  2.629261  2.555809  2.529455  2.575258  2.590170 
dram[8]:  2.579475  2.562596  2.673428  2.579825  2.664033  2.705755  2.557770  2.613768  2.594149  2.590197  2.592695  2.550000  2.597032  2.630709  2.630249  2.527821 
dram[9]:  2.645924  2.572257  2.656914  2.591162  2.683703  2.676970  2.563900  2.655523  2.550040  2.614223  2.562952  2.655489  2.575326  2.644356  2.622862  2.579590 
dram[10]:  2.666409  2.685384  2.601528  2.670069  2.701299  2.657906  2.566106  2.607188  2.605022  2.643541  2.570705  2.603343  2.596967  2.566133  2.587719  2.563813 
dram[11]:  2.631253  2.575863  2.552198  2.623158  2.645161  2.676824  2.673317  2.535418  2.641203  2.561357  2.602082  2.641283  2.609432  2.559579  2.627112  2.554808 
dram[12]:  2.602589  2.704872  2.555469  2.571934  2.626897  2.616525  2.562475  2.643858  2.584906  2.589511  2.639735  2.640109  2.598113  2.535603  2.603225  2.558672 
dram[13]:  2.604109  2.643110  2.622349  2.649217  2.675109  2.615648  2.567218  2.564144  2.615574  2.609300  2.605662  2.626049  2.592518  2.648945  2.611286  2.576339 
dram[14]:  2.594314  2.622041  2.615385  2.624343  2.680823  2.654031  2.564983  2.625764  2.575487  2.663842  2.601885  2.659292  2.560047  2.600865  2.561404  2.598186 
dram[15]:  2.611992  2.624517  2.658852  2.649329  2.678663  2.698929  2.508210  2.595286  2.619565  2.654459  2.582101  2.612373  2.583269  2.610385  2.591121  2.550703 
dram[16]:  2.625095  2.622649  2.595904  2.662515  2.670949  2.692693  2.634274  2.637444  2.577662  2.676683  2.530612  2.575019  2.567757  2.566045  2.617465  2.583302 
dram[17]:  2.555925  2.562691  2.639151  2.629450  2.697969  2.697440  2.489156  2.589119  2.606449  2.574081  2.640721  2.616840  2.619851  2.586020  2.573739  2.535274 
dram[18]:  2.614551  2.556765  2.562771  2.610915  2.651261  2.653514  2.568404  2.561830  2.595778  2.616921  2.632965  2.618386  2.564461  2.576392  2.582015  2.588876 
dram[19]:  2.619668  2.540099  2.638471  2.698839  2.703656  2.649701  2.673684  2.589103  2.567536  2.606961  2.617773  2.570420  2.566426  2.611262  2.552814  2.640273 
dram[20]:  2.650745  2.592607  2.538342  2.643000  2.704373  2.670907  2.561731  2.611288  2.564333  2.638084  2.611706  2.656384  2.632637  2.556379  2.513920  2.666269 
dram[21]:  2.610579  2.591241  2.630055  2.667732  2.687419  2.629397  2.606169  2.650657  2.572703  2.595116  2.656601  2.633922  2.612309  2.531752  2.599621  2.558077 
dram[22]:  2.619449  2.572042  2.605336  2.616395  2.683833  2.710069  2.538028  2.568573  2.656847  2.607297  2.602958  2.604857  2.614786  2.634914  2.527280  2.578678 
dram[23]:  2.585633  2.616099  2.579091  2.609949  2.694211  2.674087  2.626231  2.581948  2.562402  2.596553  2.684628  2.631497  2.639905  2.613249  2.605837  2.623200 
dram[24]:  2.597855  2.652377  2.610070  2.602687  2.720189  2.671599  2.566431  2.626688  2.602291  2.642627  2.594876  2.650000  2.552601  2.630829  2.617867  2.603435 
dram[25]:  2.673159  2.625048  2.644942  2.667470  2.712276  2.627007  2.578180  2.648704  2.636109  2.630856  2.664601  2.627329  2.596558  2.602654  2.634958  2.538373 
dram[26]:  2.639171  2.619138  2.695669  2.627960  2.643471  2.645729  2.572207  2.572755  2.658218  2.620137  2.594493  2.625047  2.593859  2.562005  2.616710  2.599180 
dram[27]:  2.644290  2.606876  2.625050  2.609803  2.622965  2.649752  2.697363  2.634293  2.559875  2.626382  2.618939  2.590411  2.629274  2.638564  2.571483  2.558868 
dram[28]:  2.605117  2.674314  2.647453  2.703301  2.674909  2.680851  2.618937  2.733545  2.623612  2.654615  2.668022  2.653077  2.584104  2.652400  2.634007  2.623358 
dram[29]:  2.655453  2.644558  2.592620  2.652045  2.740966  2.669167  2.589602  2.671875  2.641284  2.614239  2.708318  2.599566  2.653875  2.563110  2.663370  2.665563 
dram[30]:  2.646200  2.564930  2.622086  2.617589  2.737725  2.639378  2.597164  2.652661  2.629787  2.629673  2.609908  2.598870  2.569127  2.660742  2.588325  2.685164 
dram[31]:  2.657565  2.657675  2.653699  2.683230  2.750000  2.628467  2.609542  2.616822  2.593227  2.680653  2.650639  2.695669  2.621632  2.560538  2.578259  2.625562 
average row locality = 3391195/1297032 = 2.614581
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5271      5094      4968      5207      4934      4923      4973      5111      5223      4998      5162      5166      5129      4984      5055      5031 
dram[1]:      5345      5127      5124      5135      5041      4981      5013      4918      5177      5154      5158      5257      5233      5230      5105      5065 
dram[2]:      5306      5061      5019      5222      5114      5075      4870      5104      5034      4949      5086      5274      5064      5107      5036      5054 
dram[3]:      5341      5006      5025      5122      4964      4975      4819      4872      5035      5179      5282      5195      5107      4981      5074      4993 
dram[4]:      5294      5150      5073      4820      4950      4916      5080      5023      4859      4850      5053      5074      5077      5076      5055      5102 
dram[5]:      5208      5183      5171      5004      5044      4991      5021      4883      4864      4953      4982      5128      5043      5022      5166      5163 
dram[6]:      5382      5215      5061      5157      5146      5102      5010      5069      5073      5138      5187      5344      5019      5072      5125      5210 
dram[7]:      5254      5274      5193      5236      5110      5180      5122      5050      4961      5218      5097      5378      5147      5308      5178      5148 
dram[8]:      5161      5157      5203      5094      5198      5053      4892      4934      4827      4955      5099      5113      5127      5121      5225      5027 
dram[9]:      5227      5164      5202      5111      5189      4923      4817      4921      4897      5085      5213      5139      5020      5161      5248      5030 
dram[10]:      5377      5225      5057      5204      5240      4964      5038      4834      5055      5135      5100      5367      4987      5028      5244      5060 
dram[11]:      5278      5101      5091      4932      5026      5035      5029      4982      4978      5191      5041      5373      4983      5013      5291      4945 
dram[12]:      5091      5267      5080      5151      5010      4952      5003      5002      4899      5089      5268      5254      5111      4947      5088      4965 
dram[13]:      5144      5168      5016      5135      4944      4912      4925      4951      4930      5026      5018      5053      4924      5017      5088      4937 
dram[14]:      5227      5251      5025      5102      4916      4864      4769      5040      4913      5125      5108      5124      5063      5104      5075      5069 
dram[15]:      5276      5283      5123      5145      5076      5040      4703      5093      5028      5177      5098      5202      5192      5229      5135      5172 
dram[16]:      5328      5208      5124      5215      5218      5210      5157      5056      4917      5139      5216      5150      5074      5094      5213      5360 
dram[17]:      5361      5169      5298      5087      5141      5193      4963      4951      5162      5131      5316      5222      5093      5120      5154      5204 
dram[18]:      5252      5054      5075      5279      5078      5217      4902      4832      5015      5156      5368      5207      5227      5025      5129      5140 
dram[19]:      5177      5119      5053      5320      5140      4934      5183      4898      5097      5200      5231      5076      5219      5165      5111      5064 
dram[20]:      5472      5131      5070      5292      5172      5077      5042      5114      5072      5066      5291      5287      5154      5041      5121      5180 
dram[21]:      5270      5176      5179      5301      4984      5044      5142      5007      5084      5061      5365      5369      5133      5076      5297      5180 
dram[22]:      5318      5065      5116      5189      5129      5008      4908      5035      5167      5124      5148      5235      5230      5262      5157      5049 
dram[23]:      5323      5230      5220      5187      5161      5145      5249      5094      5028      5110      5270      5215      5170      5052      5186      5173 
dram[24]:      5301      5249      5224      5386      5077      5236      5120      5218      5046      5035      5461      5236      5075      5288      5166      5277 
dram[25]:      5294      5267      5205      5256      5176      5134      5169      5020      5087      5008      5397      5259      5226      5108      5304      5054 
dram[26]:      5450      5393      5348      5453      5194      5084      5201      5208      5358      5303      5325      5392      5109      5238      5423      5406 
dram[27]:      5296      5418      5172      5314      5066      5191      5284      5155      5031      5153      5396      5354      5268      5200      5140      5122 
dram[28]:      5444      5550      5631      5533      5332      5309      5320      5422      5496      5332      5654      5461      5404      5533      5386      5566 
dram[29]:      5568      5634      5428      5683      5495      5503      5548      5492      5498      5609      5729      5611      5479      5466      5618      5627 
dram[30]:      5500      5408      5392      5244      5401      5203      5305      5188      5250      5208      5532      5370      5247      5339      5221      5512 
dram[31]:      5433      5414      5501      5483      5250      5193      5388      5237      5241      5349      5468      5559      5361      5277      5312      5471 
total dram reads = 2643740
bank skew: 5729/4703 = 1.22
chip skew: 88988/80188 = 1.11
number of total write accesses:
dram[0]:      3229      3282      2996      3063      2649      2814      2919      2905      3093      3288      3185      3257      3140      3367      3338      3312 
dram[1]:      3311      3187      3032      3003      2637      2672      2927      2944      3057      3240      3150      3234      3279      3368      3302      3338 
dram[2]:      3326      3131      2910      2988      2703      2551      2914      2851      3043      3144      3199      3203      3213      3298      3313      3325 
dram[3]:      3290      3183      2946      2934      2671      2749      2867      2918      3207      3157      3089      3222      3228      3298      3351      3234 
dram[4]:      3204      3216      3052      2976      2646      2673      2880      2822      3083      3192      3179      3199      3187      3314      3243      3174 
dram[5]:      3218      3264      3016      3012      2701      2647      2716      2918      3117      3105      3110      3212      3234      3336      3200      3320 
dram[6]:      3270      3292      3100      3044      2722      2728      2748      2907      3196      3256      3245      3199      3165      3298      3293      3317 
dram[7]:      3266      3314      3131      3003      2710      2747      2863      2918      3187      3194      3167      3195      3391      3304      3341      3288 
dram[8]:      3252      3230      3049      2971      2678      2673      2873      2911      3118      3162      3264      3161      3298      3298      3297      3257 
dram[9]:      3172      3207      3051      2988      2700      2731      2810      2800      3238      3164      3267      3195      3265      3267      3234      3239 
dram[10]:      3269      3233      3035      2937      2740      2695      2814      2849      3138      3166      3199      3172      3224      3340      3262      3268 
dram[11]:      3221      3281      3026      2885      2682      2692      2899      2894      3178      3174      3117      3135      3203      3380      3401      3244 
dram[12]:      3243      3262      3135      2983      2695      2726      2808      2911      3206      3137      3235      3264      3212      3284      3190      3187 
dram[13]:      3154      3339      3044      2796      2639      2669      2912      2852      3105      3242      3279      3224      3280      3297      3292      3209 
dram[14]:      3296      3230      3027      3062      2643      2712      2913      2907      3036      3165      3242      3156      3276      3294      3301      3259 
dram[15]:      3157      3274      3151      2969      2632      2766      2897      2874      3146      3176      3361      3166      3245      3352      3296      3306 
dram[16]:      3346      3203      3120      3036      2646      2672      2917      2887      3208      3238      3162      3217      3279      3279      3372      3309 
dram[17]:      3308      3254      3138      3041      2682      2702      2950      2857      3267      3193      3328      3306      3361      3357      3269      3364 
dram[18]:      3249      3266      3067      3017      2745      2779      2939      2888      3186      3218      3268      3281      3295      3246      3314      3256 
dram[19]:      3095      3335      3093      3034      2711      2780      2905      2889      3176      3132      3259      3171      3265      3355      3212      3257 
dram[20]:      3185      3278      3101      2968      2766      2719      2925      3000      3183      3113      3313      3253      3254      3235      3346      3315 
dram[21]:      3277      3357      3086      3020      2730      2791      2956      2972      3252      3201      3181      3206      3313      3258      3317      3145 
dram[22]:      3254      3197      3057      2982      2674      2713      2881      2872      3165      3204      3306      3257      3197      3304      3376      3305 
dram[23]:      3222      3253      3033      3084      2767      2719      2924      2883      3226      3229      3219      3277      3299      3286      3236      3371 
dram[24]:      3162      3291      3086      3039      2747      2733      2862      2864      3231      3188      3274      3190      3275      3316      3158      3274 
dram[25]:      3367      3276      3031      3009      2650      2728      2832      2912      3157      3151      3183      3233      3363      3372      3251      3324 
dram[26]:      3332      3258      3054      3039      2775      2712      2819      2969      3197      3272      3305      3270      3387      3335      3325      3294 
dram[27]:      3318      3271      3164      3094      2685      2765      2783      2895      3234      3190      3257      3212      3349      3376      3333      3351 
dram[28]:      3347      3320      3112      3033      2778      2715      2924      3018      3307      3292      3259      3327      3338      3466      3220      3454 
dram[29]:      3419      3378      3179      3077      2771      2737      2951      3046      3297      3256      3357      3351      3403      3392      3490      3420 
dram[30]:      3256      3322      3115      3101      2800      2784      3008      2983      3245      3192      3278      3193      3381      3343      3324      3389 
dram[31]:      3298      3376      3087      3063      2771      2738      2944      2995      3286      3274      3355      3249      3514      3309      3285      3290 
total dram writes = 1595480
bank skew: 3514/2551 = 1.38
chip skew: 51524/49040 = 1.05
average mf latency per bank:
dram[0]:       1674      1656      1635      1648      1703      1679      1466      1466      1660      1656      1712      1627      1699      1675      1663      1638
dram[1]:       1673      1706      1680      1682      1701      1709      1480      1498      1668      1683      1742      1689      1674      1688      1668      1652
dram[2]:       1664      1722      1705      1686      1686      1722      1500      1477      1698      1694      1740      1702      1722      1687      1668      1645
dram[3]:       1640      1661      1645      1665      1654      1642      1463      1452      1597      1609      1672      1642      1657      1649      1601      1632
dram[4]:       1655      1626      1654      1671      1658      1682      1462      1455      1630      1658      1701      1671      1681      1664      1653      1665
dram[5]:       1692      1674     29392      1697      1731      1733      1513      1482      1671      1689      1726      1708      1672      1660      1678      1688
dram[6]:       1766      1742      1785      1779      1801      1776      1551      1535      1752      1724      1785      1752      1830      1794      1765      1738
dram[7]:       1897      1838      1885      1904      1934      1853      1622      1620      1828      1837      1902      1852      1864      1825      1819      1844
dram[8]:       1645      1662      1674      1677      1639      1669      1426      1430      1651      1618      1668      1681      1653      1652      1633      1644
dram[9]:       1669      1658      1668      1649      1650      1684      1464      1441      1611      1615      1637      1692      1676      1662      1639      1660
dram[10]:       1732      1748      1775      1782      1771      1782      1553      1544      1688      1711      1784      1763      1803      1762      1723      1735
dram[11]:       1678      1649      1669      1707      1719      1715      1461      1445      1683      1636      1701      1687      1739      1696      1630      1669
dram[12]:       1689      1656      1658      1688      1693      1703      1502      1463      1650      1629      1684      1703      1720      1694      1671      1705
dram[13]:       1708      1657      1722      1731      1737      1761      1483      1492      1678      1644      1714      1727      1722      1697      1641      1681
dram[14]:       1670      1659      1705      1678      1714      1726      1489      1459      1654      1638      1682      1718      1687      1691      1639      1655
dram[15]:       1678      1674      1659      1700      1698      1678      1471      1473      1644      1643      1662      1708      1668      1690      1658      1653
dram[16]:       1722      1760      1708      1755      1762      1728      1529      1537      1714      1708      1772      1762      1771      1755      1678      1722
dram[17]:       1739      1751      1720      1751      1807      1774      1494      1542      1717      1722      1760      1764      1766      1756      1721      1702
dram[18]:       1660      1647      1643      1676      1675      1650      1445      1456      1663      1624      1676      1691      1652      1716      1657      1651
dram[19]:       1764      1706      1736      1740      1733      1713      1469      1499      1675      1711      1747      1741      1748      1703      1698      1712
dram[20]:       1699      1721      1723      1733      1747      1770      1487      1504      1688      1739      1715      1740      1766      1740      1705      1695
dram[21]:       1741      1737      1743      1782      1803      1759      1505      1548      1726      1772      1798      1793      1802      1799      1738      1776
dram[22]:       1641      1654      1689      1665      1665      1677      1427      1464      1622      1626      1653      1659      1646      1662      1626      1650
dram[23]:       1731      1742      1747      1739      1747      1754      1505      1527      1743      1697      1775      1772      1785      1791      1728      1720
dram[24]:       1793      1761      1789      1786      1782      1795      1565      1556      1746      1755      1757      1809      1818      1795      1789      1754
dram[25]:       1721      1734      1745      1766      1739      1735      1523      1554      1741      1744      1736      1734      1727      1753      1730      1710
dram[26]:       1736      1749      1756      1767      1790      1753      1526      1543      1744      1739      1737      1777      1785      1771      1742      1723
dram[27]:       1702      1707      1742      1712      1762      1753      1545      1517      1703      1710      1717      1744      1730      1753      1694      1723
dram[28]:       1769      1793      1756      1794      1808      1817      1594      1580      1735      1808      1771      1795      1814      1767      1819      1752
dram[29]:       2197      2189      2219      2248      2264      2251      1945      1923      2142      2141      2171      2161      2217      2210      2204      2185
dram[30]:       1794      1747      1754      1821      1784      1824      1548      1575      1766      1765      1770      1792      1798      1808      1782      1776
dram[31]:       1820      1796      1831      1791      1842      1875      1597      1629      1804      1829      1815      1842      1812      1872      1837      1826
maximum mf latency per bank:
dram[0]:       6740      6619      6036      6486      6020      6072      6415      5836      5902      6064      6214      5987      6163      6640      6414      6244
dram[1]:       6007      6288      5581      6315      5533      5818      5424      5670      5627      6123      5855      5709      6099      5780      6213      5945
dram[2]:       6217      6482      5795      5993      6441      6030      5751      5991      6120      6021      6123      6389      6534      6111      6808      6366
dram[3]:       6315      6298      6013      6157      5781      5757      5482      5751      5867      5781      5641      5855      5907      6150      6220      6219
dram[4]:       6485      6443      5988      6632      6093      6044      6256      6259      6513      6148      6787      6077      6171      6003      6016      6275
dram[5]:       5941      6396      6449      6391      6283      6138      6030      6348      6524      5884      6381      6372      6116      6099      6107      6742
dram[6]:       6420      6349      5932      6208      6420      5823      5944      5834      6078      6189      6166      5809      6054      6172      6085      5992
dram[7]:       6341      6433      6378      6424      6480      5955      6072      6257      6197      6155      6229      6034      6507      6035      6422      6176
dram[8]:       6131      6232      6032      6136      5945      6151      6031      6176      5882      5780      6240      5991      6267      6467      6556      6649
dram[9]:       6279      6432      6247      6310      6029      6427      6576      6177      6147      5997      6182      6164      6335      6741      6635      6375
dram[10]:       6888      6964      6614      6364      5697      6636      6518      6106      6269      6273      6231      6323      6338      6423      6515      6489
dram[11]:       6229      6543      6816      6383      5981      6308      5907      6007      6370      5981      6069      6208      6426      6384      6451      6575
dram[12]:       6279      6470      6287      6476      6529      6530      6175      5917      6133      5741      6065      6141      5977      6451      6727      6130
dram[13]:       6183      6617      6064      6077      6446      5900      6055      5818      5970      5892      6016      5979      6243      6247      6453      6127
dram[14]:       6137      6870      5960      6404      6721      6023      6217      6262      6108      5986      6157      6256      5980      6422      6871      6750
dram[15]:       6233      7172      6153      6700      6170      6213      6273      6406      6560      6202      5985      6440      6544      6821      6688      6405
dram[16]:       6621      6574      6325      6092      6024      5866      6330      6164      5964      6083      5785      6541      6001      5890      6447      6301
dram[17]:       6383      6926      6867      5979      6795      6073      6525      6529      6186      6377      6352      6492      6498      6245      6565      6311
dram[18]:       6440      7064      6717      6686      6705      6672      6449      6329      6264      6274      6477      6104      6859      6235      6663      6855
dram[19]:       6645      7393      6422      6429      6023      6303      6102      6291      5686      6344      6212      6260      6487      6240      6786      6446
dram[20]:       6347      6721      6268      5948      5941      6361      5907      6034      6021      5839      6309      6199      6505      6374      6881      6613
dram[21]:       6179      6949      6373      6189      6330      5952      6018      6062      6108      6428      6282      6122      6524      6522      6747      6127
dram[22]:       6304      6301      6678      6237      6168      6136      5759      5772      5796      6080      6123      6071      6305      6284      6667      6864
dram[23]:       6585      6460      6039      5771      6114      5869      6101      5624      5970      5897      5780      6030      6203      6020      6000      6554
dram[24]:       6446      6580      6421      6180      6130      6117      6533      6246      5890      6458      6595      6280      6239      6539      5855      6778
dram[25]:       6461      6477      6446      6295      6318      6550      6506      6571      6017      6343      5860      6095      6464      6276      6099      6435
dram[26]:       6416      5919      6133      5988      5904      6044      6259      5722      6291      6189      6107      5772      6380      5949      6428      6178
dram[27]:       6017      6086      6006      6233      5962      6340      5921      6221      6342      6110      6274      6078      6099      6364      6294      6179
dram[28]:       6602      6542      6489      6741      6325      6085      6337      6246      6345      6314      6066      6258      6594      6303      6720      6520
dram[29]:       6535      6343      5956      6159      6011      6171      5984      6386      6485      6242      6236      6239      6328      6158      6724      6458
dram[30]:       6643      5951      5872      6121      6279      6118      6424      5892      5674      6127      5776      5985      6231      6163      6325      6502
dram[31]:       6968      6879      6805      6399      6990      6223      6880      6405      6925      6320      6404      6416      6507      6714      6854      6931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=328127 n_act=40174 n_pre=40158 n_ref_event=0 n_req=104415 n_rd=81229 n_rd_L2_A=0 n_write=0 n_wr_bk=49837 bw_util=0.2626
n_activity=294555 dram_eff=0.445
bk0: 5271a 347398i bk1: 5094a 345352i bk2: 4968a 354793i bk3: 5207a 350347i bk4: 4934a 367011i bk5: 4923a 364336i bk6: 4973a 354642i bk7: 5111a 353949i bk8: 5223a 351749i bk9: 4998a 345661i bk10: 5162a 350739i bk11: 5166a 347967i bk12: 5129a 351401i bk13: 4984a 341774i bk14: 5055a 343926i bk15: 5031a 345793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615247
Row_Buffer_Locality_read = 0.721343
Row_Buffer_Locality_write = 0.243552
Bank_Level_Parallism = 9.092613
Bank_Level_Parallism_Col = 6.066405
Bank_Level_Parallism_Ready = 2.318076
write_to_read_ratio_blp_rw_average = 0.546269
GrpLevelPara = 3.067884 

BW Util details:
bwutil = 0.262617 
total_CMD = 499077 
util_bw = 131066 
Wasted_Col = 124926 
Wasted_Row = 15966 
Idle = 227119 

BW Util Bottlenecks: 
RCDc_limit = 136695 
RCDWRc_limit = 74425 
WTRc_limit = 74261 
RTWc_limit = 389864 
CCDLc_limit = 73790 
rwq = 0 
CCDLc_limit_alone = 41166 
WTRc_limit_alone = 67937 
RTWc_limit_alone = 363564 

Commands details: 
total_CMD = 499077 
n_nop = 328127 
Read = 81229 
Write = 0 
L2_Alloc = 0 
L2_WB = 49837 
n_act = 40174 
n_pre = 40158 
n_ref = 0 
n_req = 104415 
total_req = 131066 

Dual Bus Interface Util: 
issued_total_row = 80332 
issued_total_col = 131066 
Row_Bus_Util =  0.160961 
CoL_Bus_Util = 0.262617 
Either_Row_CoL_Bus_Util = 0.342532 
Issued_on_Two_Bus_Simul_Util = 0.081046 
issued_two_Eff = 0.236607 
queue_avg = 18.627195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6272
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=327494 n_act=40225 n_pre=40209 n_ref_event=0 n_req=105071 n_rd=82063 n_rd_L2_A=0 n_write=0 n_wr_bk=49681 bw_util=0.264
n_activity=295807 dram_eff=0.4454
bk0: 5345a 344512i bk1: 5127a 348145i bk2: 5124a 353463i bk3: 5135a 350663i bk4: 5041a 365292i bk5: 4981a 364024i bk6: 5013a 351816i bk7: 4918a 350715i bk8: 5177a 349735i bk9: 5154a 342337i bk10: 5158a 347837i bk11: 5257a 344664i bk12: 5233a 346180i bk13: 5230a 343220i bk14: 5105a 345754i bk15: 5065a 344374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617164
Row_Buffer_Locality_read = 0.723225
Row_Buffer_Locality_write = 0.238873
Bank_Level_Parallism = 9.145600
Bank_Level_Parallism_Col = 6.141894
Bank_Level_Parallism_Ready = 2.335894
write_to_read_ratio_blp_rw_average = 0.549729
GrpLevelPara = 3.077567 

BW Util details:
bwutil = 0.263975 
total_CMD = 499077 
util_bw = 131744 
Wasted_Col = 125129 
Wasted_Row = 16217 
Idle = 225987 

BW Util Bottlenecks: 
RCDc_limit = 136882 
RCDWRc_limit = 74623 
WTRc_limit = 71100 
RTWc_limit = 403386 
CCDLc_limit = 75058 
rwq = 0 
CCDLc_limit_alone = 41124 
WTRc_limit_alone = 65184 
RTWc_limit_alone = 375368 

Commands details: 
total_CMD = 499077 
n_nop = 327494 
Read = 82063 
Write = 0 
L2_Alloc = 0 
L2_WB = 49681 
n_act = 40225 
n_pre = 40209 
n_ref = 0 
n_req = 105071 
total_req = 131744 

Dual Bus Interface Util: 
issued_total_row = 80434 
issued_total_col = 131744 
Row_Bus_Util =  0.161166 
CoL_Bus_Util = 0.263975 
Either_Row_CoL_Bus_Util = 0.343801 
Issued_on_Two_Bus_Simul_Util = 0.081340 
issued_two_Eff = 0.236591 
queue_avg = 18.996397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9964
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=329016 n_act=39623 n_pre=39607 n_ref_event=0 n_req=104205 n_rd=81375 n_rd_L2_A=0 n_write=0 n_wr_bk=49112 bw_util=0.2615
n_activity=295856 dram_eff=0.441
bk0: 5306a 344039i bk1: 5061a 351040i bk2: 5019a 356255i bk3: 5222a 354102i bk4: 5114a 366762i bk5: 5075a 369276i bk6: 4870a 354128i bk7: 5104a 354381i bk8: 5034a 349374i bk9: 4949a 352975i bk10: 5086a 347033i bk11: 5274a 350787i bk12: 5064a 350731i bk13: 5107a 348107i bk14: 5036a 348114i bk15: 5054a 346749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619759
Row_Buffer_Locality_read = 0.726292
Row_Buffer_Locality_write = 0.240035
Bank_Level_Parallism = 8.975608
Bank_Level_Parallism_Col = 6.044513
Bank_Level_Parallism_Ready = 2.304199
write_to_read_ratio_blp_rw_average = 0.547252
GrpLevelPara = 3.049913 

BW Util details:
bwutil = 0.261457 
total_CMD = 499077 
util_bw = 130487 
Wasted_Col = 125538 
Wasted_Row = 16445 
Idle = 226607 

BW Util Bottlenecks: 
RCDc_limit = 134804 
RCDWRc_limit = 74117 
WTRc_limit = 74076 
RTWc_limit = 391966 
CCDLc_limit = 75641 
rwq = 0 
CCDLc_limit_alone = 41508 
WTRc_limit_alone = 67737 
RTWc_limit_alone = 364172 

Commands details: 
total_CMD = 499077 
n_nop = 329016 
Read = 81375 
Write = 0 
L2_Alloc = 0 
L2_WB = 49112 
n_act = 39623 
n_pre = 39607 
n_ref = 0 
n_req = 104205 
total_req = 130487 

Dual Bus Interface Util: 
issued_total_row = 79230 
issued_total_col = 130487 
Row_Bus_Util =  0.158753 
CoL_Bus_Util = 0.261457 
Either_Row_CoL_Bus_Util = 0.340751 
Issued_on_Two_Bus_Simul_Util = 0.079459 
issued_two_Eff = 0.233187 
queue_avg = 18.287052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2871
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=328730 n_act=39934 n_pre=39918 n_ref_event=0 n_req=103992 n_rd=80970 n_rd_L2_A=0 n_write=0 n_wr_bk=49344 bw_util=0.2611
n_activity=297273 dram_eff=0.4384
bk0: 5341a 344095i bk1: 5006a 351447i bk2: 5025a 354962i bk3: 5122a 356358i bk4: 4964a 369243i bk5: 4975a 364531i bk6: 4819a 353334i bk7: 4872a 354764i bk8: 5035a 350788i bk9: 5179a 350520i bk10: 5282a 348260i bk11: 5195a 350726i bk12: 5107a 348669i bk13: 4981a 349221i bk14: 5074a 345206i bk15: 4993a 346886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615990
Row_Buffer_Locality_read = 0.723120
Row_Buffer_Locality_write = 0.239206
Bank_Level_Parallism = 8.959554
Bank_Level_Parallism_Col = 5.997450
Bank_Level_Parallism_Ready = 2.307488
write_to_read_ratio_blp_rw_average = 0.546702
GrpLevelPara = 3.031616 

BW Util details:
bwutil = 0.261110 
total_CMD = 499077 
util_bw = 130314 
Wasted_Col = 126392 
Wasted_Row = 16769 
Idle = 225602 

BW Util Bottlenecks: 
RCDc_limit = 136373 
RCDWRc_limit = 75200 
WTRc_limit = 72666 
RTWc_limit = 388198 
CCDLc_limit = 73296 
rwq = 0 
CCDLc_limit_alone = 40760 
WTRc_limit_alone = 66772 
RTWc_limit_alone = 361556 

Commands details: 
total_CMD = 499077 
n_nop = 328730 
Read = 80970 
Write = 0 
L2_Alloc = 0 
L2_WB = 49344 
n_act = 39934 
n_pre = 39918 
n_ref = 0 
n_req = 103992 
total_req = 130314 

Dual Bus Interface Util: 
issued_total_row = 79852 
issued_total_col = 130314 
Row_Bus_Util =  0.159999 
CoL_Bus_Util = 0.261110 
Either_Row_CoL_Bus_Util = 0.341324 
Issued_on_Two_Bus_Simul_Util = 0.079785 
issued_two_Eff = 0.233752 
queue_avg = 18.141207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1412
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=329157 n_act=39968 n_pre=39952 n_ref_event=0 n_req=103254 n_rd=80452 n_rd_L2_A=0 n_write=0 n_wr_bk=49040 bw_util=0.2595
n_activity=296089 dram_eff=0.4373
bk0: 5294a 346966i bk1: 5150a 351985i bk2: 5073a 353700i bk3: 4820a 358114i bk4: 4950a 363676i bk5: 4916a 364434i bk6: 5080a 354487i bk7: 5023a 358407i bk8: 4859a 355146i bk9: 4850a 352389i bk10: 5053a 350882i bk11: 5074a 353209i bk12: 5077a 352382i bk13: 5076a 347946i bk14: 5055a 350225i bk15: 5102a 352145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612916
Row_Buffer_Locality_read = 0.720492
Row_Buffer_Locality_write = 0.233357
Bank_Level_Parallism = 8.864208
Bank_Level_Parallism_Col = 5.910816
Bank_Level_Parallism_Ready = 2.273507
write_to_read_ratio_blp_rw_average = 0.542380
GrpLevelPara = 3.025162 

BW Util details:
bwutil = 0.259463 
total_CMD = 499077 
util_bw = 129492 
Wasted_Col = 127078 
Wasted_Row = 16708 
Idle = 225799 

BW Util Bottlenecks: 
RCDc_limit = 137494 
RCDWRc_limit = 75397 
WTRc_limit = 75402 
RTWc_limit = 379610 
CCDLc_limit = 72896 
rwq = 0 
CCDLc_limit_alone = 40563 
WTRc_limit_alone = 68870 
RTWc_limit_alone = 353809 

Commands details: 
total_CMD = 499077 
n_nop = 329157 
Read = 80452 
Write = 0 
L2_Alloc = 0 
L2_WB = 49040 
n_act = 39968 
n_pre = 39952 
n_ref = 0 
n_req = 103254 
total_req = 129492 

Dual Bus Interface Util: 
issued_total_row = 79920 
issued_total_col = 129492 
Row_Bus_Util =  0.160136 
CoL_Bus_Util = 0.259463 
Either_Row_CoL_Bus_Util = 0.340468 
Issued_on_Two_Bus_Simul_Util = 0.079130 
issued_two_Eff = 0.232415 
queue_avg = 17.630898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6309
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=329562 n_act=39911 n_pre=39895 n_ref_event=0 n_req=103731 n_rd=80826 n_rd_L2_A=0 n_write=0 n_wr_bk=49126 bw_util=0.2604
n_activity=301014 dram_eff=0.4317
bk0: 5208a 346972i bk1: 5183a 345401i bk2: 5171a 353932i bk3: 5004a 357704i bk4: 5044a 364436i bk5: 4991a 365207i bk6: 5021a 357851i bk7: 4883a 354993i bk8: 4864a 353041i bk9: 4953a 352115i bk10: 4982a 353398i bk11: 5128a 349004i bk12: 5043a 348865i bk13: 5022a 344268i bk14: 5166a 350916i bk15: 5163a 347791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615245
Row_Buffer_Locality_read = 0.721971
Row_Buffer_Locality_write = 0.238638
Bank_Level_Parallism = 8.957009
Bank_Level_Parallism_Col = 6.001101
Bank_Level_Parallism_Ready = 2.298418
write_to_read_ratio_blp_rw_average = 0.546569
GrpLevelPara = 3.042391 

BW Util details:
bwutil = 0.260385 
total_CMD = 499077 
util_bw = 129952 
Wasted_Col = 126130 
Wasted_Row = 16673 
Idle = 226322 

BW Util Bottlenecks: 
RCDc_limit = 136471 
RCDWRc_limit = 74519 
WTRc_limit = 72395 
RTWc_limit = 390484 
CCDLc_limit = 73455 
rwq = 0 
CCDLc_limit_alone = 40320 
WTRc_limit_alone = 66411 
RTWc_limit_alone = 363333 

Commands details: 
total_CMD = 499077 
n_nop = 329562 
Read = 80826 
Write = 0 
L2_Alloc = 0 
L2_WB = 49126 
n_act = 39911 
n_pre = 39895 
n_ref = 0 
n_req = 103731 
total_req = 129952 

Dual Bus Interface Util: 
issued_total_row = 79806 
issued_total_col = 129952 
Row_Bus_Util =  0.159907 
CoL_Bus_Util = 0.260385 
Either_Row_CoL_Bus_Util = 0.339657 
Issued_on_Two_Bus_Simul_Util = 0.080635 
issued_two_Eff = 0.237401 
queue_avg = 18.084984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.085
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=327262 n_act=40399 n_pre=40383 n_ref_event=0 n_req=105680 n_rd=82310 n_rd_L2_A=0 n_write=0 n_wr_bk=49780 bw_util=0.2647
n_activity=297290 dram_eff=0.4443
bk0: 5382a 344033i bk1: 5215a 344598i bk2: 5061a 347921i bk3: 5157a 350798i bk4: 5146a 361326i bk5: 5102a 361117i bk6: 5010a 354107i bk7: 5069a 351151i bk8: 5073a 351061i bk9: 5138a 344706i bk10: 5187a 346132i bk11: 5344a 345249i bk12: 5019a 347068i bk13: 5072a 347682i bk14: 5125a 346339i bk15: 5210a 346616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617723
Row_Buffer_Locality_read = 0.724541
Row_Buffer_Locality_write = 0.241506
Bank_Level_Parallism = 9.156070
Bank_Level_Parallism_Col = 6.124119
Bank_Level_Parallism_Ready = 2.318359
write_to_read_ratio_blp_rw_average = 0.547839
GrpLevelPara = 3.073548 

BW Util details:
bwutil = 0.264669 
total_CMD = 499077 
util_bw = 132090 
Wasted_Col = 124989 
Wasted_Row = 16074 
Idle = 225924 

BW Util Bottlenecks: 
RCDc_limit = 135819 
RCDWRc_limit = 74866 
WTRc_limit = 73628 
RTWc_limit = 399409 
CCDLc_limit = 76948 
rwq = 0 
CCDLc_limit_alone = 42051 
WTRc_limit_alone = 67225 
RTWc_limit_alone = 370915 

Commands details: 
total_CMD = 499077 
n_nop = 327262 
Read = 82310 
Write = 0 
L2_Alloc = 0 
L2_WB = 49780 
n_act = 40399 
n_pre = 40383 
n_ref = 0 
n_req = 105680 
total_req = 132090 

Dual Bus Interface Util: 
issued_total_row = 80782 
issued_total_col = 132090 
Row_Bus_Util =  0.161863 
CoL_Bus_Util = 0.264669 
Either_Row_CoL_Bus_Util = 0.344266 
Issued_on_Two_Bus_Simul_Util = 0.082266 
issued_two_Eff = 0.238961 
queue_avg = 18.976223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=326117 n_act=40731 n_pre=40715 n_ref_event=0 n_req=106259 n_rd=82854 n_rd_L2_A=0 n_write=0 n_wr_bk=50019 bw_util=0.2662
n_activity=295495 dram_eff=0.4497
bk0: 5254a 345496i bk1: 5274a 343055i bk2: 5193a 348429i bk3: 5236a 350635i bk4: 5110a 362462i bk5: 5180a 357772i bk6: 5122a 351647i bk7: 5050a 351161i bk8: 4961a 347253i bk9: 5218a 346798i bk10: 5097a 347775i bk11: 5378a 346249i bk12: 5147a 340919i bk13: 5308a 340098i bk14: 5178a 343478i bk15: 5148a 345293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616682
Row_Buffer_Locality_read = 0.723562
Row_Buffer_Locality_write = 0.238325
Bank_Level_Parallism = 9.245038
Bank_Level_Parallism_Col = 6.172222
Bank_Level_Parallism_Ready = 2.326018
write_to_read_ratio_blp_rw_average = 0.550481
GrpLevelPara = 3.086848 

BW Util details:
bwutil = 0.266237 
total_CMD = 499077 
util_bw = 132873 
Wasted_Col = 124390 
Wasted_Row = 15637 
Idle = 226177 

BW Util Bottlenecks: 
RCDc_limit = 136573 
RCDWRc_limit = 75399 
WTRc_limit = 72790 
RTWc_limit = 405905 
CCDLc_limit = 77059 
rwq = 0 
CCDLc_limit_alone = 41990 
WTRc_limit_alone = 66523 
RTWc_limit_alone = 377103 

Commands details: 
total_CMD = 499077 
n_nop = 326117 
Read = 82854 
Write = 0 
L2_Alloc = 0 
L2_WB = 50019 
n_act = 40731 
n_pre = 40715 
n_ref = 0 
n_req = 106259 
total_req = 132873 

Dual Bus Interface Util: 
issued_total_row = 81446 
issued_total_col = 132873 
Row_Bus_Util =  0.163193 
CoL_Bus_Util = 0.266237 
Either_Row_CoL_Bus_Util = 0.346560 
Issued_on_Two_Bus_Simul_Util = 0.082871 
issued_two_Eff = 0.239125 
queue_avg = 19.270000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.27
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=328709 n_act=40082 n_pre=40066 n_ref_event=0 n_req=104296 n_rd=81186 n_rd_L2_A=0 n_write=0 n_wr_bk=49492 bw_util=0.2618
n_activity=293918 dram_eff=0.4446
bk0: 5161a 345212i bk1: 5157a 346364i bk2: 5203a 352144i bk3: 5094a 351228i bk4: 5198a 362008i bk5: 5053a 364284i bk6: 4892a 356079i bk7: 4934a 353943i bk8: 4827a 351517i bk9: 4955a 350338i bk10: 5099a 347927i bk11: 5113a 348733i bk12: 5127a 348526i bk13: 5121a 345488i bk14: 5225a 346715i bk15: 5027a 345196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615690
Row_Buffer_Locality_read = 0.722674
Row_Buffer_Locality_write = 0.239853
Bank_Level_Parallism = 9.105393
Bank_Level_Parallism_Col = 6.091809
Bank_Level_Parallism_Ready = 2.327454
write_to_read_ratio_blp_rw_average = 0.550431
GrpLevelPara = 3.069837 

BW Util details:
bwutil = 0.261839 
total_CMD = 499077 
util_bw = 130678 
Wasted_Col = 125092 
Wasted_Row = 15918 
Idle = 227389 

BW Util Bottlenecks: 
RCDc_limit = 136228 
RCDWRc_limit = 74925 
WTRc_limit = 72626 
RTWc_limit = 395798 
CCDLc_limit = 73992 
rwq = 0 
CCDLc_limit_alone = 40826 
WTRc_limit_alone = 66668 
RTWc_limit_alone = 368590 

Commands details: 
total_CMD = 499077 
n_nop = 328709 
Read = 81186 
Write = 0 
L2_Alloc = 0 
L2_WB = 49492 
n_act = 40082 
n_pre = 40066 
n_ref = 0 
n_req = 104296 
total_req = 130678 

Dual Bus Interface Util: 
issued_total_row = 80148 
issued_total_col = 130678 
Row_Bus_Util =  0.160592 
CoL_Bus_Util = 0.261839 
Either_Row_CoL_Bus_Util = 0.341366 
Issued_on_Two_Bus_Simul_Util = 0.081066 
issued_two_Eff = 0.237474 
queue_avg = 18.543890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5439
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=328670 n_act=39924 n_pre=39908 n_ref_event=0 n_req=104396 n_rd=81347 n_rd_L2_A=0 n_write=0 n_wr_bk=49328 bw_util=0.2618
n_activity=295557 dram_eff=0.4421
bk0: 5227a 351125i bk1: 5164a 348416i bk2: 5202a 351352i bk3: 5111a 355121i bk4: 5189a 364475i bk5: 4923a 365387i bk6: 4817a 358394i bk7: 4921a 357492i bk8: 4897a 345016i bk9: 5085a 349472i bk10: 5213a 344162i bk11: 5139a 347018i bk12: 5020a 348151i bk13: 5161a 349927i bk14: 5248a 349434i bk15: 5030a 346142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617572
Row_Buffer_Locality_read = 0.724956
Row_Buffer_Locality_write = 0.238579
Bank_Level_Parallism = 9.005788
Bank_Level_Parallism_Col = 6.041055
Bank_Level_Parallism_Ready = 2.297693
write_to_read_ratio_blp_rw_average = 0.550920
GrpLevelPara = 3.057848 

BW Util details:
bwutil = 0.261833 
total_CMD = 499077 
util_bw = 130675 
Wasted_Col = 125903 
Wasted_Row = 16418 
Idle = 226081 

BW Util Bottlenecks: 
RCDc_limit = 135458 
RCDWRc_limit = 74923 
WTRc_limit = 74604 
RTWc_limit = 393388 
CCDLc_limit = 75657 
rwq = 0 
CCDLc_limit_alone = 41450 
WTRc_limit_alone = 68120 
RTWc_limit_alone = 365665 

Commands details: 
total_CMD = 499077 
n_nop = 328670 
Read = 81347 
Write = 0 
L2_Alloc = 0 
L2_WB = 49328 
n_act = 39924 
n_pre = 39908 
n_ref = 0 
n_req = 104396 
total_req = 130675 

Dual Bus Interface Util: 
issued_total_row = 79832 
issued_total_col = 130675 
Row_Bus_Util =  0.159959 
CoL_Bus_Util = 0.261833 
Either_Row_CoL_Bus_Util = 0.341444 
Issued_on_Two_Bus_Simul_Util = 0.080348 
issued_two_Eff = 0.235319 
queue_avg = 18.313091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3131
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=327925 n_act=40105 n_pre=40089 n_ref_event=0 n_req=104979 n_rd=81915 n_rd_L2_A=0 n_write=0 n_wr_bk=49341 bw_util=0.263
n_activity=295848 dram_eff=0.4437
bk0: 5377a 344476i bk1: 5225a 347277i bk2: 5057a 352002i bk3: 5204a 353777i bk4: 5240a 361314i bk5: 4964a 366471i bk6: 5038a 352218i bk7: 4834a 357900i bk8: 5055a 347257i bk9: 5135a 347307i bk10: 5100a 347304i bk11: 5367a 344784i bk12: 4987a 347931i bk13: 5028a 346976i bk14: 5244a 344915i bk15: 5060a 344966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617971
Row_Buffer_Locality_read = 0.723750
Row_Buffer_Locality_write = 0.242282
Bank_Level_Parallism = 9.106643
Bank_Level_Parallism_Col = 6.078832
Bank_Level_Parallism_Ready = 2.304039
write_to_read_ratio_blp_rw_average = 0.552367
GrpLevelPara = 3.070045 

BW Util details:
bwutil = 0.262998 
total_CMD = 499077 
util_bw = 131256 
Wasted_Col = 125725 
Wasted_Row = 15714 
Idle = 226382 

BW Util Bottlenecks: 
RCDc_limit = 137155 
RCDWRc_limit = 75479 
WTRc_limit = 72831 
RTWc_limit = 401488 
CCDLc_limit = 76279 
rwq = 0 
CCDLc_limit_alone = 42169 
WTRc_limit_alone = 66775 
RTWc_limit_alone = 373434 

Commands details: 
total_CMD = 499077 
n_nop = 327925 
Read = 81915 
Write = 0 
L2_Alloc = 0 
L2_WB = 49341 
n_act = 40105 
n_pre = 40089 
n_ref = 0 
n_req = 104979 
total_req = 131256 

Dual Bus Interface Util: 
issued_total_row = 80194 
issued_total_col = 131256 
Row_Bus_Util =  0.160685 
CoL_Bus_Util = 0.262998 
Either_Row_CoL_Bus_Util = 0.342937 
Issued_on_Two_Bus_Simul_Util = 0.080745 
issued_two_Eff = 0.235452 
queue_avg = 19.018475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0185
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=328493 n_act=40048 n_pre=40032 n_ref_event=0 n_req=104363 n_rd=81289 n_rd_L2_A=0 n_write=0 n_wr_bk=49412 bw_util=0.2619
n_activity=296675 dram_eff=0.4406
bk0: 5278a 347113i bk1: 5101a 345149i bk2: 5091a 351317i bk3: 4932a 357720i bk4: 5026a 365451i bk5: 5035a 364733i bk6: 5029a 356692i bk7: 4982a 354037i bk8: 4978a 350863i bk9: 5191a 344032i bk10: 5041a 352074i bk11: 5373a 347943i bk12: 4983a 351411i bk13: 5013a 345728i bk14: 5291a 343785i bk15: 4945a 349140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616262
Row_Buffer_Locality_read = 0.723284
Row_Buffer_Locality_write = 0.239230
Bank_Level_Parallism = 9.005523
Bank_Level_Parallism_Col = 6.047816
Bank_Level_Parallism_Ready = 2.314382
write_to_read_ratio_blp_rw_average = 0.546238
GrpLevelPara = 3.049408 

BW Util details:
bwutil = 0.261885 
total_CMD = 499077 
util_bw = 130701 
Wasted_Col = 126025 
Wasted_Row = 16707 
Idle = 225644 

BW Util Bottlenecks: 
RCDc_limit = 136049 
RCDWRc_limit = 74998 
WTRc_limit = 73635 
RTWc_limit = 392335 
CCDLc_limit = 75398 
rwq = 0 
CCDLc_limit_alone = 41019 
WTRc_limit_alone = 67296 
RTWc_limit_alone = 364295 

Commands details: 
total_CMD = 499077 
n_nop = 328493 
Read = 81289 
Write = 0 
L2_Alloc = 0 
L2_WB = 49412 
n_act = 40048 
n_pre = 40032 
n_ref = 0 
n_req = 104363 
total_req = 130701 

Dual Bus Interface Util: 
issued_total_row = 80080 
issued_total_col = 130701 
Row_Bus_Util =  0.160456 
CoL_Bus_Util = 0.261885 
Either_Row_CoL_Bus_Util = 0.341799 
Issued_on_Two_Bus_Simul_Util = 0.080543 
issued_two_Eff = 0.235643 
queue_avg = 18.424492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4245
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=328517 n_act=40130 n_pre=40114 n_ref_event=0 n_req=104413 n_rd=81177 n_rd_L2_A=0 n_write=0 n_wr_bk=49478 bw_util=0.2618
n_activity=296690 dram_eff=0.4404
bk0: 5091a 347274i bk1: 5267a 350324i bk2: 5080a 351398i bk3: 5151a 353119i bk4: 5010a 363110i bk5: 4952a 364282i bk6: 5003a 353821i bk7: 5002a 354028i bk8: 4899a 348134i bk9: 5089a 351499i bk10: 5268a 346101i bk11: 5254a 346519i bk12: 5111a 348050i bk13: 4947a 347068i bk14: 5088a 348364i bk15: 4965a 348660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615661
Row_Buffer_Locality_read = 0.723271
Row_Buffer_Locality_write = 0.239714
Bank_Level_Parallism = 9.031766
Bank_Level_Parallism_Col = 6.053138
Bank_Level_Parallism_Ready = 2.321289
write_to_read_ratio_blp_rw_average = 0.549113
GrpLevelPara = 3.060296 

BW Util details:
bwutil = 0.261793 
total_CMD = 499077 
util_bw = 130655 
Wasted_Col = 125794 
Wasted_Row = 16797 
Idle = 225831 

BW Util Bottlenecks: 
RCDc_limit = 135900 
RCDWRc_limit = 75627 
WTRc_limit = 74189 
RTWc_limit = 393822 
CCDLc_limit = 73436 
rwq = 0 
CCDLc_limit_alone = 40087 
WTRc_limit_alone = 67945 
RTWc_limit_alone = 366717 

Commands details: 
total_CMD = 499077 
n_nop = 328517 
Read = 81177 
Write = 0 
L2_Alloc = 0 
L2_WB = 49478 
n_act = 40130 
n_pre = 40114 
n_ref = 0 
n_req = 104413 
total_req = 130655 

Dual Bus Interface Util: 
issued_total_row = 80244 
issued_total_col = 130655 
Row_Bus_Util =  0.160785 
CoL_Bus_Util = 0.261793 
Either_Row_CoL_Bus_Util = 0.341751 
Issued_on_Two_Bus_Simul_Util = 0.080827 
issued_two_Eff = 0.236509 
queue_avg = 18.392456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3925
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=330228 n_act=39486 n_pre=39470 n_ref_event=0 n_req=103209 n_rd=80188 n_rd_L2_A=0 n_write=0 n_wr_bk=49333 bw_util=0.2595
n_activity=293059 dram_eff=0.442
bk0: 5144a 351283i bk1: 5168a 346029i bk2: 5016a 355599i bk3: 5135a 361062i bk4: 4944a 369233i bk5: 4912a 362117i bk6: 4925a 352804i bk7: 4951a 354915i bk8: 4930a 355645i bk9: 5026a 346480i bk10: 5018a 348264i bk11: 5053a 350673i bk12: 4924a 351703i bk13: 5017a 351312i bk14: 5088a 348173i bk15: 4937a 348673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617417
Row_Buffer_Locality_read = 0.725096
Row_Buffer_Locality_write = 0.242344
Bank_Level_Parallism = 8.984599
Bank_Level_Parallism_Col = 6.022791
Bank_Level_Parallism_Ready = 2.299087
write_to_read_ratio_blp_rw_average = 0.551540
GrpLevelPara = 3.054773 

BW Util details:
bwutil = 0.259521 
total_CMD = 499077 
util_bw = 129521 
Wasted_Col = 125212 
Wasted_Row = 16228 
Idle = 228116 

BW Util Bottlenecks: 
RCDc_limit = 133673 
RCDWRc_limit = 75138 
WTRc_limit = 70412 
RTWc_limit = 393536 
CCDLc_limit = 74377 
rwq = 0 
CCDLc_limit_alone = 41235 
WTRc_limit_alone = 64530 
RTWc_limit_alone = 366276 

Commands details: 
total_CMD = 499077 
n_nop = 330228 
Read = 80188 
Write = 0 
L2_Alloc = 0 
L2_WB = 49333 
n_act = 39486 
n_pre = 39470 
n_ref = 0 
n_req = 103209 
total_req = 129521 

Dual Bus Interface Util: 
issued_total_row = 78956 
issued_total_col = 129521 
Row_Bus_Util =  0.158204 
CoL_Bus_Util = 0.259521 
Either_Row_CoL_Bus_Util = 0.338323 
Issued_on_Two_Bus_Simul_Util = 0.079403 
issued_two_Eff = 0.234695 
queue_avg = 18.111435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1114
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=329204 n_act=39750 n_pre=39734 n_ref_event=0 n_req=103823 n_rd=80775 n_rd_L2_A=0 n_write=0 n_wr_bk=49519 bw_util=0.2611
n_activity=294821 dram_eff=0.4419
bk0: 5227a 347427i bk1: 5251a 348050i bk2: 5025a 353580i bk3: 5102a 353562i bk4: 4916a 366738i bk5: 4864a 363543i bk6: 4769a 355095i bk7: 5040a 352257i bk8: 4913a 353258i bk9: 5125a 351396i bk10: 5108a 346384i bk11: 5124a 354003i bk12: 5063a 346461i bk13: 5104a 347817i bk14: 5075a 347323i bk15: 5069a 347986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617137
Row_Buffer_Locality_read = 0.725484
Row_Buffer_Locality_write = 0.237418
Bank_Level_Parallism = 9.019121
Bank_Level_Parallism_Col = 6.061296
Bank_Level_Parallism_Ready = 2.325218
write_to_read_ratio_blp_rw_average = 0.548426
GrpLevelPara = 3.050698 

BW Util details:
bwutil = 0.261070 
total_CMD = 499077 
util_bw = 130294 
Wasted_Col = 125470 
Wasted_Row = 16344 
Idle = 226969 

BW Util Bottlenecks: 
RCDc_limit = 134527 
RCDWRc_limit = 75284 
WTRc_limit = 72977 
RTWc_limit = 393905 
CCDLc_limit = 74531 
rwq = 0 
CCDLc_limit_alone = 40700 
WTRc_limit_alone = 66551 
RTWc_limit_alone = 366500 

Commands details: 
total_CMD = 499077 
n_nop = 329204 
Read = 80775 
Write = 0 
L2_Alloc = 0 
L2_WB = 49519 
n_act = 39750 
n_pre = 39734 
n_ref = 0 
n_req = 103823 
total_req = 130294 

Dual Bus Interface Util: 
issued_total_row = 79484 
issued_total_col = 130294 
Row_Bus_Util =  0.159262 
CoL_Bus_Util = 0.261070 
Either_Row_CoL_Bus_Util = 0.340374 
Issued_on_Two_Bus_Simul_Util = 0.079958 
issued_two_Eff = 0.234911 
queue_avg = 18.434874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4349
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=327538 n_act=40241 n_pre=40225 n_ref_event=0 n_req=105169 n_rd=81972 n_rd_L2_A=0 n_write=0 n_wr_bk=49768 bw_util=0.264
n_activity=295275 dram_eff=0.4462
bk0: 5276a 349503i bk1: 5283a 346923i bk2: 5123a 354576i bk3: 5145a 355342i bk4: 5076a 365707i bk5: 5040a 358393i bk6: 4703a 356834i bk7: 5093a 351215i bk8: 5028a 349628i bk9: 5177a 350795i bk10: 5098a 344621i bk11: 5202a 348266i bk12: 5192a 346095i bk13: 5229a 343503i bk14: 5135a 348005i bk15: 5172a 343692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617368
Row_Buffer_Locality_read = 0.724613
Row_Buffer_Locality_write = 0.238393
Bank_Level_Parallism = 9.101976
Bank_Level_Parallism_Col = 6.078011
Bank_Level_Parallism_Ready = 2.308927
write_to_read_ratio_blp_rw_average = 0.548840
GrpLevelPara = 3.070859 

BW Util details:
bwutil = 0.263967 
total_CMD = 499077 
util_bw = 131740 
Wasted_Col = 124320 
Wasted_Row = 16112 
Idle = 226905 

BW Util Bottlenecks: 
RCDc_limit = 135034 
RCDWRc_limit = 74598 
WTRc_limit = 72844 
RTWc_limit = 390748 
CCDLc_limit = 73509 
rwq = 0 
CCDLc_limit_alone = 40577 
WTRc_limit_alone = 66770 
RTWc_limit_alone = 363890 

Commands details: 
total_CMD = 499077 
n_nop = 327538 
Read = 81972 
Write = 0 
L2_Alloc = 0 
L2_WB = 49768 
n_act = 40241 
n_pre = 40225 
n_ref = 0 
n_req = 105169 
total_req = 131740 

Dual Bus Interface Util: 
issued_total_row = 80466 
issued_total_col = 131740 
Row_Bus_Util =  0.161230 
CoL_Bus_Util = 0.263967 
Either_Row_CoL_Bus_Util = 0.343712 
Issued_on_Two_Bus_Simul_Util = 0.081484 
issued_two_Eff = 0.237071 
queue_avg = 18.594097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5941
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=326630 n_act=40558 n_pre=40542 n_ref_event=0 n_req=106007 n_rd=82679 n_rd_L2_A=0 n_write=0 n_wr_bk=49891 bw_util=0.2656
n_activity=293365 dram_eff=0.4519
bk0: 5328a 342768i bk1: 5208a 348347i bk2: 5124a 346869i bk3: 5215a 351911i bk4: 5218a 357136i bk5: 5210a 358699i bk6: 5157a 353623i bk7: 5056a 353553i bk8: 4917a 345805i bk9: 5139a 347533i bk10: 5216a 344213i bk11: 5150a 343149i bk12: 5074a 346357i bk13: 5094a 347185i bk14: 5213a 343277i bk15: 5360a 339896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617403
Row_Buffer_Locality_read = 0.723618
Row_Buffer_Locality_write = 0.240955
Bank_Level_Parallism = 9.287099
Bank_Level_Parallism_Col = 6.179651
Bank_Level_Parallism_Ready = 2.317530
write_to_read_ratio_blp_rw_average = 0.549829
GrpLevelPara = 3.088275 

BW Util details:
bwutil = 0.265630 
total_CMD = 499077 
util_bw = 132570 
Wasted_Col = 123806 
Wasted_Row = 15067 
Idle = 227634 

BW Util Bottlenecks: 
RCDc_limit = 136419 
RCDWRc_limit = 74767 
WTRc_limit = 73907 
RTWc_limit = 401864 
CCDLc_limit = 76468 
rwq = 0 
CCDLc_limit_alone = 42155 
WTRc_limit_alone = 67494 
RTWc_limit_alone = 373964 

Commands details: 
total_CMD = 499077 
n_nop = 326630 
Read = 82679 
Write = 0 
L2_Alloc = 0 
L2_WB = 49891 
n_act = 40558 
n_pre = 40542 
n_ref = 0 
n_req = 106007 
total_req = 132570 

Dual Bus Interface Util: 
issued_total_row = 81100 
issued_total_col = 132570 
Row_Bus_Util =  0.162500 
CoL_Bus_Util = 0.265630 
Either_Row_CoL_Bus_Util = 0.345532 
Issued_on_Two_Bus_Simul_Util = 0.082598 
issued_two_Eff = 0.239047 
queue_avg = 19.190426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1904
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=326030 n_act=40889 n_pre=40873 n_ref_event=0 n_req=106290 n_rd=82565 n_rd_L2_A=0 n_write=0 n_wr_bk=50377 bw_util=0.2664
n_activity=295945 dram_eff=0.4492
bk0: 5361a 340343i bk1: 5169a 344795i bk2: 5298a 349553i bk3: 5087a 353342i bk4: 5141a 362068i bk5: 5193a 362286i bk6: 4963a 348735i bk7: 4951a 351320i bk8: 5162a 344450i bk9: 5131a 344415i bk10: 5316a 342828i bk11: 5222a 345205i bk12: 5093a 344992i bk13: 5120a 345502i bk14: 5154a 345134i bk15: 5204a 340909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615307
Row_Buffer_Locality_read = 0.722570
Row_Buffer_Locality_write = 0.242023
Bank_Level_Parallism = 9.239940
Bank_Level_Parallism_Col = 6.142444
Bank_Level_Parallism_Ready = 2.306006
write_to_read_ratio_blp_rw_average = 0.548395
GrpLevelPara = 3.084380 

BW Util details:
bwutil = 0.266376 
total_CMD = 499077 
util_bw = 132942 
Wasted_Col = 124309 
Wasted_Row = 16089 
Idle = 225737 

BW Util Bottlenecks: 
RCDc_limit = 136261 
RCDWRc_limit = 75500 
WTRc_limit = 75004 
RTWc_limit = 397163 
CCDLc_limit = 76036 
rwq = 0 
CCDLc_limit_alone = 41779 
WTRc_limit_alone = 68479 
RTWc_limit_alone = 369431 

Commands details: 
total_CMD = 499077 
n_nop = 326030 
Read = 82565 
Write = 0 
L2_Alloc = 0 
L2_WB = 50377 
n_act = 40889 
n_pre = 40873 
n_ref = 0 
n_req = 106290 
total_req = 132942 

Dual Bus Interface Util: 
issued_total_row = 81762 
issued_total_col = 132942 
Row_Bus_Util =  0.163826 
CoL_Bus_Util = 0.266376 
Either_Row_CoL_Bus_Util = 0.346734 
Issued_on_Two_Bus_Simul_Util = 0.083468 
issued_two_Eff = 0.240727 
queue_avg = 19.349031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.349
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=326955 n_act=40553 n_pre=40537 n_ref_event=0 n_req=105317 n_rd=81956 n_rd_L2_A=0 n_write=0 n_wr_bk=50014 bw_util=0.2644
n_activity=296192 dram_eff=0.4456
bk0: 5252a 346739i bk1: 5054a 345506i bk2: 5075a 348718i bk3: 5279a 351388i bk4: 5078a 360898i bk5: 5217a 358617i bk6: 4902a 356319i bk7: 4832a 354223i bk8: 5015a 347595i bk9: 5156a 347038i bk10: 5368a 344215i bk11: 5207a 344211i bk12: 5227a 343812i bk13: 5025a 349589i bk14: 5129a 346623i bk15: 5140a 346409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614943
Row_Buffer_Locality_read = 0.721875
Row_Buffer_Locality_write = 0.239801
Bank_Level_Parallism = 9.132790
Bank_Level_Parallism_Col = 6.096768
Bank_Level_Parallism_Ready = 2.319383
write_to_read_ratio_blp_rw_average = 0.547910
GrpLevelPara = 3.072171 

BW Util details:
bwutil = 0.264428 
total_CMD = 499077 
util_bw = 131970 
Wasted_Col = 125673 
Wasted_Row = 15948 
Idle = 225486 

BW Util Bottlenecks: 
RCDc_limit = 137094 
RCDWRc_limit = 75347 
WTRc_limit = 74891 
RTWc_limit = 395673 
CCDLc_limit = 74703 
rwq = 0 
CCDLc_limit_alone = 41076 
WTRc_limit_alone = 68708 
RTWc_limit_alone = 368229 

Commands details: 
total_CMD = 499077 
n_nop = 326955 
Read = 81956 
Write = 0 
L2_Alloc = 0 
L2_WB = 50014 
n_act = 40553 
n_pre = 40537 
n_ref = 0 
n_req = 105317 
total_req = 131970 

Dual Bus Interface Util: 
issued_total_row = 81090 
issued_total_col = 131970 
Row_Bus_Util =  0.162480 
CoL_Bus_Util = 0.264428 
Either_Row_CoL_Bus_Util = 0.344881 
Issued_on_Two_Bus_Simul_Util = 0.082027 
issued_two_Eff = 0.237843 
queue_avg = 18.792841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7928
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=327561 n_act=40256 n_pre=40240 n_ref_event=0 n_req=105238 n_rd=81987 n_rd_L2_A=0 n_write=0 n_wr_bk=49669 bw_util=0.2638
n_activity=294019 dram_eff=0.4478
bk0: 5177a 350511i bk1: 5119a 342622i bk2: 5053a 352587i bk3: 5320a 353457i bk4: 5140a 363395i bk5: 4934a 363801i bk6: 5183a 352686i bk7: 4898a 351673i bk8: 5097a 347602i bk9: 5200a 345952i bk10: 5231a 347625i bk11: 5076a 348198i bk12: 5219a 344314i bk13: 5165a 345387i bk14: 5111a 346784i bk15: 5064a 348982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617477
Row_Buffer_Locality_read = 0.724432
Row_Buffer_Locality_write = 0.240334
Bank_Level_Parallism = 9.131443
Bank_Level_Parallism_Col = 6.104051
Bank_Level_Parallism_Ready = 2.315679
write_to_read_ratio_blp_rw_average = 0.551773
GrpLevelPara = 3.073730 

BW Util details:
bwutil = 0.263799 
total_CMD = 499077 
util_bw = 131656 
Wasted_Col = 124740 
Wasted_Row = 15729 
Idle = 226952 

BW Util Bottlenecks: 
RCDc_limit = 135546 
RCDWRc_limit = 74927 
WTRc_limit = 73048 
RTWc_limit = 397906 
CCDLc_limit = 75641 
rwq = 0 
CCDLc_limit_alone = 41265 
WTRc_limit_alone = 66816 
RTWc_limit_alone = 369762 

Commands details: 
total_CMD = 499077 
n_nop = 327561 
Read = 81987 
Write = 0 
L2_Alloc = 0 
L2_WB = 49669 
n_act = 40256 
n_pre = 40240 
n_ref = 0 
n_req = 105238 
total_req = 131656 

Dual Bus Interface Util: 
issued_total_row = 80496 
issued_total_col = 131656 
Row_Bus_Util =  0.161290 
CoL_Bus_Util = 0.263799 
Either_Row_CoL_Bus_Util = 0.343666 
Issued_on_Two_Bus_Simul_Util = 0.081422 
issued_two_Eff = 0.236923 
queue_avg = 18.773481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7735
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=326507 n_act=40535 n_pre=40519 n_ref_event=0 n_req=105888 n_rd=82582 n_rd_L2_A=0 n_write=0 n_wr_bk=49954 bw_util=0.2656
n_activity=295402 dram_eff=0.4487
bk0: 5472a 349103i bk1: 5131a 345337i bk2: 5070a 345594i bk3: 5292a 353822i bk4: 5172a 358734i bk5: 5077a 363355i bk6: 5042a 351286i bk7: 5114a 349651i bk8: 5072a 348339i bk9: 5066a 351671i bk10: 5291a 343060i bk11: 5287a 344579i bk12: 5154a 345131i bk13: 5041a 347264i bk14: 5121a 339343i bk15: 5180a 345729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617190
Row_Buffer_Locality_read = 0.724395
Row_Buffer_Locality_write = 0.237321
Bank_Level_Parallism = 9.196010
Bank_Level_Parallism_Col = 6.129373
Bank_Level_Parallism_Ready = 2.324478
write_to_read_ratio_blp_rw_average = 0.550817
GrpLevelPara = 3.078005 

BW Util details:
bwutil = 0.265562 
total_CMD = 499077 
util_bw = 132536 
Wasted_Col = 124793 
Wasted_Row = 15520 
Idle = 226228 

BW Util Bottlenecks: 
RCDc_limit = 135888 
RCDWRc_limit = 75040 
WTRc_limit = 71569 
RTWc_limit = 398791 
CCDLc_limit = 74828 
rwq = 0 
CCDLc_limit_alone = 41271 
WTRc_limit_alone = 65425 
RTWc_limit_alone = 371378 

Commands details: 
total_CMD = 499077 
n_nop = 326507 
Read = 82582 
Write = 0 
L2_Alloc = 0 
L2_WB = 49954 
n_act = 40535 
n_pre = 40519 
n_ref = 0 
n_req = 105888 
total_req = 132536 

Dual Bus Interface Util: 
issued_total_row = 81054 
issued_total_col = 132536 
Row_Bus_Util =  0.162408 
CoL_Bus_Util = 0.265562 
Either_Row_CoL_Bus_Util = 0.345778 
Issued_on_Two_Bus_Simul_Util = 0.082192 
issued_two_Eff = 0.237701 
queue_avg = 19.018684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0187
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=326560 n_act=40611 n_pre=40595 n_ref_event=0 n_req=106145 n_rd=82668 n_rd_L2_A=0 n_write=0 n_wr_bk=50062 bw_util=0.266
n_activity=294216 dram_eff=0.4511
bk0: 5270a 344391i bk1: 5176a 344400i bk2: 5179a 346711i bk3: 5301a 352668i bk4: 4984a 364503i bk5: 5044a 362890i bk6: 5142a 351638i bk7: 5007a 353695i bk8: 5084a 344950i bk9: 5061a 346400i bk10: 5365a 346751i bk11: 5369a 342037i bk12: 5133a 345635i bk13: 5076a 345154i bk14: 5297a 341566i bk15: 5180a 345127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617401
Row_Buffer_Locality_read = 0.723267
Row_Buffer_Locality_write = 0.244622
Bank_Level_Parallism = 9.246312
Bank_Level_Parallism_Col = 6.144292
Bank_Level_Parallism_Ready = 2.316507
write_to_read_ratio_blp_rw_average = 0.549428
GrpLevelPara = 3.091547 

BW Util details:
bwutil = 0.265951 
total_CMD = 499077 
util_bw = 132730 
Wasted_Col = 123618 
Wasted_Row = 15421 
Idle = 227308 

BW Util Bottlenecks: 
RCDc_limit = 136119 
RCDWRc_limit = 75347 
WTRc_limit = 73056 
RTWc_limit = 398787 
CCDLc_limit = 74478 
rwq = 0 
CCDLc_limit_alone = 41154 
WTRc_limit_alone = 66990 
RTWc_limit_alone = 371529 

Commands details: 
total_CMD = 499077 
n_nop = 326560 
Read = 82668 
Write = 0 
L2_Alloc = 0 
L2_WB = 50062 
n_act = 40611 
n_pre = 40595 
n_ref = 0 
n_req = 106145 
total_req = 132730 

Dual Bus Interface Util: 
issued_total_row = 81206 
issued_total_col = 132730 
Row_Bus_Util =  0.162712 
CoL_Bus_Util = 0.265951 
Either_Row_CoL_Bus_Util = 0.345672 
Issued_on_Two_Bus_Simul_Util = 0.082991 
issued_two_Eff = 0.240086 
queue_avg = 19.297392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2974
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=327190 n_act=40440 n_pre=40424 n_ref_event=0 n_req=105458 n_rd=82140 n_rd_L2_A=0 n_write=0 n_wr_bk=49744 bw_util=0.2643
n_activity=295055 dram_eff=0.447
bk0: 5318a 346923i bk1: 5065a 348646i bk2: 5116a 349958i bk3: 5189a 352459i bk4: 5129a 360835i bk5: 5008a 364388i bk6: 4908a 352652i bk7: 5035a 352887i bk8: 5167a 348363i bk9: 5124a 346152i bk10: 5148a 347679i bk11: 5235a 346865i bk12: 5230a 349553i bk13: 5262a 348248i bk14: 5157a 337812i bk15: 5049a 348074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616530
Row_Buffer_Locality_read = 0.723107
Row_Buffer_Locality_write = 0.241101
Bank_Level_Parallism = 9.129639
Bank_Level_Parallism_Col = 6.085731
Bank_Level_Parallism_Ready = 2.309477
write_to_read_ratio_blp_rw_average = 0.546884
GrpLevelPara = 3.077423 

BW Util details:
bwutil = 0.264256 
total_CMD = 499077 
util_bw = 131884 
Wasted_Col = 125022 
Wasted_Row = 15744 
Idle = 226427 

BW Util Bottlenecks: 
RCDc_limit = 136578 
RCDWRc_limit = 75108 
WTRc_limit = 73451 
RTWc_limit = 394780 
CCDLc_limit = 75232 
rwq = 0 
CCDLc_limit_alone = 41376 
WTRc_limit_alone = 67024 
RTWc_limit_alone = 367351 

Commands details: 
total_CMD = 499077 
n_nop = 327190 
Read = 82140 
Write = 0 
L2_Alloc = 0 
L2_WB = 49744 
n_act = 40440 
n_pre = 40424 
n_ref = 0 
n_req = 105458 
total_req = 131884 

Dual Bus Interface Util: 
issued_total_row = 80864 
issued_total_col = 131884 
Row_Bus_Util =  0.162027 
CoL_Bus_Util = 0.264256 
Either_Row_CoL_Bus_Util = 0.344410 
Issued_on_Two_Bus_Simul_Util = 0.081873 
issued_two_Eff = 0.237720 
queue_avg = 18.619497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6195
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=326272 n_act=40566 n_pre=40550 n_ref_event=0 n_req=106267 n_rd=82813 n_rd_L2_A=0 n_write=0 n_wr_bk=50028 bw_util=0.2662
n_activity=296291 dram_eff=0.4483
bk0: 5323a 343339i bk1: 5230a 345011i bk2: 5220a 350568i bk3: 5187a 349591i bk4: 5161a 359619i bk5: 5145a 362722i bk6: 5249a 348303i bk7: 5094a 347258i bk8: 5028a 343446i bk9: 5110a 347247i bk10: 5270a 346979i bk11: 5215a 345665i bk12: 5170a 346965i bk13: 5052a 345697i bk14: 5186a 343731i bk15: 5173a 342818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618263
Row_Buffer_Locality_read = 0.724693
Row_Buffer_Locality_write = 0.242475
Bank_Level_Parallism = 9.238956
Bank_Level_Parallism_Col = 6.176667
Bank_Level_Parallism_Ready = 2.319969
write_to_read_ratio_blp_rw_average = 0.552150
GrpLevelPara = 3.088602 

BW Util details:
bwutil = 0.266173 
total_CMD = 499077 
util_bw = 132841 
Wasted_Col = 124418 
Wasted_Row = 15774 
Idle = 226044 

BW Util Bottlenecks: 
RCDc_limit = 135977 
RCDWRc_limit = 75278 
WTRc_limit = 73135 
RTWc_limit = 405147 
CCDLc_limit = 75594 
rwq = 0 
CCDLc_limit_alone = 41170 
WTRc_limit_alone = 66783 
RTWc_limit_alone = 377075 

Commands details: 
total_CMD = 499077 
n_nop = 326272 
Read = 82813 
Write = 0 
L2_Alloc = 0 
L2_WB = 50028 
n_act = 40566 
n_pre = 40550 
n_ref = 0 
n_req = 106267 
total_req = 132841 

Dual Bus Interface Util: 
issued_total_row = 81116 
issued_total_col = 132841 
Row_Bus_Util =  0.162532 
CoL_Bus_Util = 0.266173 
Either_Row_CoL_Bus_Util = 0.346249 
Issued_on_Two_Bus_Simul_Util = 0.082456 
issued_two_Eff = 0.238141 
queue_avg = 19.233227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2332
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=325986 n_act=40760 n_pre=40744 n_ref_event=0 n_req=106809 n_rd=83395 n_rd_L2_A=0 n_write=0 n_wr_bk=49690 bw_util=0.2667
n_activity=295354 dram_eff=0.4506
bk0: 5301a 345256i bk1: 5249a 343010i bk2: 5224a 346847i bk3: 5386a 347351i bk4: 5077a 362717i bk5: 5236a 360523i bk6: 5120a 349346i bk7: 5218a 349745i bk8: 5046a 344914i bk9: 5035a 346079i bk10: 5461a 340368i bk11: 5236a 347105i bk12: 5075a 342339i bk13: 5288a 344238i bk14: 5166a 345709i bk15: 5277a 342037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618384
Row_Buffer_Locality_read = 0.723736
Row_Buffer_Locality_write = 0.243145
Bank_Level_Parallism = 9.284269
Bank_Level_Parallism_Col = 6.191662
Bank_Level_Parallism_Ready = 2.308975
write_to_read_ratio_blp_rw_average = 0.547347
GrpLevelPara = 3.089700 

BW Util details:
bwutil = 0.266662 
total_CMD = 499077 
util_bw = 133085 
Wasted_Col = 124067 
Wasted_Row = 15832 
Idle = 226093 

BW Util Bottlenecks: 
RCDc_limit = 136806 
RCDWRc_limit = 74353 
WTRc_limit = 73703 
RTWc_limit = 403855 
CCDLc_limit = 77657 
rwq = 0 
CCDLc_limit_alone = 42397 
WTRc_limit_alone = 67389 
RTWc_limit_alone = 374909 

Commands details: 
total_CMD = 499077 
n_nop = 325986 
Read = 83395 
Write = 0 
L2_Alloc = 0 
L2_WB = 49690 
n_act = 40760 
n_pre = 40744 
n_ref = 0 
n_req = 106809 
total_req = 133085 

Dual Bus Interface Util: 
issued_total_row = 81504 
issued_total_col = 133085 
Row_Bus_Util =  0.163309 
CoL_Bus_Util = 0.266662 
Either_Row_CoL_Bus_Util = 0.346822 
Issued_on_Two_Bus_Simul_Util = 0.083149 
issued_two_Eff = 0.239747 
queue_avg = 19.747738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7477
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=326804 n_act=40391 n_pre=40375 n_ref_event=0 n_req=106273 n_rd=82964 n_rd_L2_A=0 n_write=0 n_wr_bk=49839 bw_util=0.2661
n_activity=294746 dram_eff=0.4506
bk0: 5294a 345791i bk1: 5267a 344247i bk2: 5205a 348872i bk3: 5256a 351013i bk4: 5176a 366611i bk5: 5134a 360467i bk6: 5169a 350408i bk7: 5020a 350782i bk8: 5087a 349169i bk9: 5008a 348705i bk10: 5397a 345380i bk11: 5259a 344354i bk12: 5226a 343989i bk13: 5108a 347499i bk14: 5304a 343496i bk15: 5054a 343589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619932
Row_Buffer_Locality_read = 0.726255
Row_Buffer_Locality_write = 0.241495
Bank_Level_Parallism = 9.216723
Bank_Level_Parallism_Col = 6.167346
Bank_Level_Parallism_Ready = 2.310309
write_to_read_ratio_blp_rw_average = 0.549544
GrpLevelPara = 3.092056 

BW Util details:
bwutil = 0.266097 
total_CMD = 499077 
util_bw = 132803 
Wasted_Col = 123118 
Wasted_Row = 16099 
Idle = 227057 

BW Util Bottlenecks: 
RCDc_limit = 135481 
RCDWRc_limit = 74808 
WTRc_limit = 74483 
RTWc_limit = 399517 
CCDLc_limit = 76013 
rwq = 0 
CCDLc_limit_alone = 40987 
WTRc_limit_alone = 67895 
RTWc_limit_alone = 371079 

Commands details: 
total_CMD = 499077 
n_nop = 326804 
Read = 82964 
Write = 0 
L2_Alloc = 0 
L2_WB = 49839 
n_act = 40391 
n_pre = 40375 
n_ref = 0 
n_req = 106273 
total_req = 132803 

Dual Bus Interface Util: 
issued_total_row = 80766 
issued_total_col = 132803 
Row_Bus_Util =  0.161831 
CoL_Bus_Util = 0.266097 
Either_Row_CoL_Bus_Util = 0.345183 
Issued_on_Two_Bus_Simul_Util = 0.082745 
issued_two_Eff = 0.239713 
queue_avg = 19.345356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3454
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=323407 n_act=41515 n_pre=41499 n_ref_event=0 n_req=108663 n_rd=84885 n_rd_L2_A=0 n_write=0 n_wr_bk=50343 bw_util=0.271
n_activity=296438 dram_eff=0.4562
bk0: 5450a 336699i bk1: 5393a 341497i bk2: 5348a 347797i bk3: 5453a 342832i bk4: 5194a 358573i bk5: 5084a 358204i bk6: 5201a 346494i bk7: 5208a 345535i bk8: 5358a 338992i bk9: 5303a 339752i bk10: 5325a 338282i bk11: 5392a 339631i bk12: 5109a 343722i bk13: 5238a 337506i bk14: 5423a 338447i bk15: 5406a 336801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617947
Row_Buffer_Locality_read = 0.723461
Row_Buffer_Locality_write = 0.241273
Bank_Level_Parallism = 9.519030
Bank_Level_Parallism_Col = 6.328771
Bank_Level_Parallism_Ready = 2.333592
write_to_read_ratio_blp_rw_average = 0.554498
GrpLevelPara = 3.133990 

BW Util details:
bwutil = 0.270956 
total_CMD = 499077 
util_bw = 135228 
Wasted_Col = 123391 
Wasted_Row = 14847 
Idle = 225611 

BW Util Bottlenecks: 
RCDc_limit = 138489 
RCDWRc_limit = 75662 
WTRc_limit = 74951 
RTWc_limit = 421832 
CCDLc_limit = 78890 
rwq = 0 
CCDLc_limit_alone = 42583 
WTRc_limit_alone = 68403 
RTWc_limit_alone = 392073 

Commands details: 
total_CMD = 499077 
n_nop = 323407 
Read = 84885 
Write = 0 
L2_Alloc = 0 
L2_WB = 50343 
n_act = 41515 
n_pre = 41499 
n_ref = 0 
n_req = 108663 
total_req = 135228 

Dual Bus Interface Util: 
issued_total_row = 83014 
issued_total_col = 135228 
Row_Bus_Util =  0.166335 
CoL_Bus_Util = 0.270956 
Either_Row_CoL_Bus_Util = 0.351990 
Issued_on_Two_Bus_Simul_Util = 0.085301 
issued_two_Eff = 0.242341 
queue_avg = 20.256380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.2564
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=325334 n_act=40958 n_pre=40942 n_ref_event=0 n_req=107195 n_rd=83560 n_rd_L2_A=0 n_write=0 n_wr_bk=50277 bw_util=0.2682
n_activity=296528 dram_eff=0.4513
bk0: 5296a 343615i bk1: 5418a 341061i bk2: 5172a 347032i bk3: 5314a 347911i bk4: 5066a 360355i bk5: 5191a 357697i bk6: 5284a 352464i bk7: 5155a 349181i bk8: 5031a 343691i bk9: 5153a 346282i bk10: 5396a 343381i bk11: 5354a 342643i bk12: 5268a 341222i bk13: 5200a 342737i bk14: 5140a 340616i bk15: 5122a 341645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617911
Row_Buffer_Locality_read = 0.724832
Row_Buffer_Locality_write = 0.239898
Bank_Level_Parallism = 9.319832
Bank_Level_Parallism_Col = 6.228485
Bank_Level_Parallism_Ready = 2.319852
write_to_read_ratio_blp_rw_average = 0.549212
GrpLevelPara = 3.098195 

BW Util details:
bwutil = 0.268169 
total_CMD = 499077 
util_bw = 133837 
Wasted_Col = 123919 
Wasted_Row = 15950 
Idle = 225371 

BW Util Bottlenecks: 
RCDc_limit = 135794 
RCDWRc_limit = 75472 
WTRc_limit = 74952 
RTWc_limit = 408448 
CCDLc_limit = 76499 
rwq = 0 
CCDLc_limit_alone = 41757 
WTRc_limit_alone = 68596 
RTWc_limit_alone = 380062 

Commands details: 
total_CMD = 499077 
n_nop = 325334 
Read = 83560 
Write = 0 
L2_Alloc = 0 
L2_WB = 50277 
n_act = 40958 
n_pre = 40942 
n_ref = 0 
n_req = 107195 
total_req = 133837 

Dual Bus Interface Util: 
issued_total_row = 81900 
issued_total_col = 133837 
Row_Bus_Util =  0.164103 
CoL_Bus_Util = 0.268169 
Either_Row_CoL_Bus_Util = 0.348129 
Issued_on_Two_Bus_Simul_Util = 0.084143 
issued_two_Eff = 0.241702 
queue_avg = 19.650606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6506
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=321206 n_act=42041 n_pre=42025 n_ref_event=0 n_req=111461 n_rd=87373 n_rd_L2_A=0 n_write=0 n_wr_bk=50910 bw_util=0.2771
n_activity=298373 dram_eff=0.4635
bk0: 5444a 337205i bk1: 5550a 338097i bk2: 5631a 340150i bk3: 5533a 345269i bk4: 5332a 354709i bk5: 5309a 354658i bk6: 5320a 343325i bk7: 5422a 342763i bk8: 5496a 336247i bk9: 5332a 338482i bk10: 5654a 334690i bk11: 5461a 335766i bk12: 5404a 337133i bk13: 5533a 334009i bk14: 5386a 337485i bk15: 5566a 332088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.622819
Row_Buffer_Locality_read = 0.727479
Row_Buffer_Locality_write = 0.243192
Bank_Level_Parallism = 9.632102
Bank_Level_Parallism_Col = 6.417943
Bank_Level_Parallism_Ready = 2.345820
write_to_read_ratio_blp_rw_average = 0.551719
GrpLevelPara = 3.161335 

BW Util details:
bwutil = 0.277077 
total_CMD = 499077 
util_bw = 138283 
Wasted_Col = 121485 
Wasted_Row = 15833 
Idle = 223476 

BW Util Bottlenecks: 
RCDc_limit = 136230 
RCDWRc_limit = 74018 
WTRc_limit = 73920 
RTWc_limit = 420186 
CCDLc_limit = 78790 
rwq = 0 
CCDLc_limit_alone = 42632 
WTRc_limit_alone = 67598 
RTWc_limit_alone = 390350 

Commands details: 
total_CMD = 499077 
n_nop = 321206 
Read = 87373 
Write = 0 
L2_Alloc = 0 
L2_WB = 50910 
n_act = 42041 
n_pre = 42025 
n_ref = 0 
n_req = 111461 
total_req = 138283 

Dual Bus Interface Util: 
issued_total_row = 84066 
issued_total_col = 138283 
Row_Bus_Util =  0.168443 
CoL_Bus_Util = 0.277077 
Either_Row_CoL_Bus_Util = 0.356400 
Issued_on_Two_Bus_Simul_Util = 0.089121 
issued_two_Eff = 0.250058 
queue_avg = 21.661865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.6619
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=319096 n_act=42940 n_pre=42924 n_ref_event=0 n_req=113554 n_rd=88988 n_rd_L2_A=0 n_write=0 n_wr_bk=51524 bw_util=0.2815
n_activity=296445 dram_eff=0.474
bk0: 5568a 329794i bk1: 5634a 331735i bk2: 5428a 333002i bk3: 5683a 333950i bk4: 5495a 351762i bk5: 5503a 347534i bk6: 5548a 333896i bk7: 5492a 337375i bk8: 5498a 330244i bk9: 5609a 329288i bk10: 5729a 327006i bk11: 5611a 327411i bk12: 5479a 330251i bk13: 5466a 328657i bk14: 5618a 329924i bk15: 5627a 327044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621854
Row_Buffer_Locality_read = 0.723030
Row_Buffer_Locality_write = 0.255353
Bank_Level_Parallism = 10.102866
Bank_Level_Parallism_Col = 6.712218
Bank_Level_Parallism_Ready = 2.398244
write_to_read_ratio_blp_rw_average = 0.555256
GrpLevelPara = 3.218039 

BW Util details:
bwutil = 0.281544 
total_CMD = 499077 
util_bw = 140512 
Wasted_Col = 119448 
Wasted_Row = 14211 
Idle = 224906 

BW Util Bottlenecks: 
RCDc_limit = 138436 
RCDWRc_limit = 73515 
WTRc_limit = 74987 
RTWc_limit = 447324 
CCDLc_limit = 81911 
rwq = 0 
CCDLc_limit_alone = 43226 
WTRc_limit_alone = 68797 
RTWc_limit_alone = 414829 

Commands details: 
total_CMD = 499077 
n_nop = 319096 
Read = 88988 
Write = 0 
L2_Alloc = 0 
L2_WB = 51524 
n_act = 42940 
n_pre = 42924 
n_ref = 0 
n_req = 113554 
total_req = 140512 

Dual Bus Interface Util: 
issued_total_row = 85864 
issued_total_col = 140512 
Row_Bus_Util =  0.172046 
CoL_Bus_Util = 0.281544 
Either_Row_CoL_Bus_Util = 0.360628 
Issued_on_Two_Bus_Simul_Util = 0.092962 
issued_two_Eff = 0.257777 
queue_avg = 23.564295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5643
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=322894 n_act=41616 n_pre=41600 n_ref_event=0 n_req=109336 n_rd=85320 n_rd_L2_A=0 n_write=0 n_wr_bk=50714 bw_util=0.2726
n_activity=296612 dram_eff=0.4586
bk0: 5500a 336218i bk1: 5408a 337435i bk2: 5392a 341834i bk3: 5244a 345261i bk4: 5401a 356224i bk5: 5203a 355343i bk6: 5305a 340876i bk7: 5188a 346162i bk8: 5250a 338412i bk9: 5208a 341679i bk10: 5532a 335057i bk11: 5370a 340139i bk12: 5247a 336278i bk13: 5339a 339811i bk14: 5221a 337284i bk15: 5512a 335895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619375
Row_Buffer_Locality_read = 0.723980
Row_Buffer_Locality_write = 0.247752
Bank_Level_Parallism = 9.605472
Bank_Level_Parallism_Col = 6.415353
Bank_Level_Parallism_Ready = 2.351655
write_to_read_ratio_blp_rw_average = 0.555355
GrpLevelPara = 3.152120 

BW Util details:
bwutil = 0.272571 
total_CMD = 499077 
util_bw = 136034 
Wasted_Col = 122669 
Wasted_Row = 15168 
Idle = 225206 

BW Util Bottlenecks: 
RCDc_limit = 136772 
RCDWRc_limit = 75509 
WTRc_limit = 73021 
RTWc_limit = 427801 
CCDLc_limit = 78222 
rwq = 0 
CCDLc_limit_alone = 42219 
WTRc_limit_alone = 66819 
RTWc_limit_alone = 398000 

Commands details: 
total_CMD = 499077 
n_nop = 322894 
Read = 85320 
Write = 0 
L2_Alloc = 0 
L2_WB = 50714 
n_act = 41616 
n_pre = 41600 
n_ref = 0 
n_req = 109336 
total_req = 136034 

Dual Bus Interface Util: 
issued_total_row = 83216 
issued_total_col = 136034 
Row_Bus_Util =  0.166740 
CoL_Bus_Util = 0.272571 
Either_Row_CoL_Bus_Util = 0.353018 
Issued_on_Two_Bus_Simul_Util = 0.086293 
issued_two_Eff = 0.244445 
queue_avg = 20.786251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.7863
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499077 n_nop=322270 n_act=41672 n_pre=41656 n_ref_event=0 n_req=110039 n_rd=85937 n_rd_L2_A=0 n_write=0 n_wr_bk=50834 bw_util=0.274
n_activity=297069 dram_eff=0.4604
bk0: 5433a 341426i bk1: 5414a 340270i bk2: 5501a 343631i bk3: 5483a 345671i bk4: 5250a 356562i bk5: 5193a 355400i bk6: 5388a 343154i bk7: 5237a 343348i bk8: 5241a 337458i bk9: 5349a 338667i bk10: 5468a 337037i bk11: 5559a 340207i bk12: 5361a 336376i bk13: 5277a 337872i bk14: 5312a 336869i bk15: 5471a 339440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621298
Row_Buffer_Locality_read = 0.725520
Row_Buffer_Locality_write = 0.249689
Bank_Level_Parallism = 9.569545
Bank_Level_Parallism_Col = 6.379486
Bank_Level_Parallism_Ready = 2.336643
write_to_read_ratio_blp_rw_average = 0.550981
GrpLevelPara = 3.138407 

BW Util details:
bwutil = 0.274048 
total_CMD = 499077 
util_bw = 136771 
Wasted_Col = 122109 
Wasted_Row = 15102 
Idle = 225095 

BW Util Bottlenecks: 
RCDc_limit = 136435 
RCDWRc_limit = 75473 
WTRc_limit = 76441 
RTWc_limit = 416014 
CCDLc_limit = 78606 
rwq = 0 
CCDLc_limit_alone = 42746 
WTRc_limit_alone = 70036 
RTWc_limit_alone = 386559 

Commands details: 
total_CMD = 499077 
n_nop = 322270 
Read = 85937 
Write = 0 
L2_Alloc = 0 
L2_WB = 50834 
n_act = 41672 
n_pre = 41656 
n_ref = 0 
n_req = 110039 
total_req = 136771 

Dual Bus Interface Util: 
issued_total_row = 83328 
issued_total_col = 136771 
Row_Bus_Util =  0.166964 
CoL_Bus_Util = 0.274048 
Either_Row_CoL_Bus_Util = 0.354268 
Issued_on_Two_Bus_Simul_Util = 0.086744 
issued_two_Eff = 0.244855 
queue_avg = 20.795807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.7958

========= L2 cache stats =========
L2_cache_bank[0]: Access = 150625, Miss = 79854, Miss_rate = 0.530, Pending_hits = 431, Reservation_fails = 387
L2_cache_bank[1]: Access = 151169, Miss = 79896, Miss_rate = 0.529, Pending_hits = 439, Reservation_fails = 0
L2_cache_bank[2]: Access = 151025, Miss = 80131, Miss_rate = 0.531, Pending_hits = 393, Reservation_fails = 0
L2_cache_bank[3]: Access = 150852, Miss = 79870, Miss_rate = 0.529, Pending_hits = 445, Reservation_fails = 195
L2_cache_bank[4]: Access = 150784, Miss = 79783, Miss_rate = 0.529, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[5]: Access = 150725, Miss = 79381, Miss_rate = 0.527, Pending_hits = 413, Reservation_fails = 0
L2_cache_bank[6]: Access = 150424, Miss = 79774, Miss_rate = 0.530, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[7]: Access = 150525, Miss = 79489, Miss_rate = 0.528, Pending_hits = 464, Reservation_fails = 0
L2_cache_bank[8]: Access = 150351, Miss = 78437, Miss_rate = 0.522, Pending_hits = 382, Reservation_fails = 882
L2_cache_bank[9]: Access = 150869, Miss = 78839, Miss_rate = 0.523, Pending_hits = 413, Reservation_fails = 157
L2_cache_bank[10]: Access = 149997, Miss = 78946, Miss_rate = 0.526, Pending_hits = 415, Reservation_fails = 0
L2_cache_bank[11]: Access = 264494, Miss = 172428, Miss_rate = 0.652, Pending_hits = 459, Reservation_fails = 0
L2_cache_bank[12]: Access = 150215, Miss = 79238, Miss_rate = 0.527, Pending_hits = 424, Reservation_fails = 0
L2_cache_bank[13]: Access = 151100, Miss = 80523, Miss_rate = 0.533, Pending_hits = 421, Reservation_fails = 0
L2_cache_bank[14]: Access = 150507, Miss = 79325, Miss_rate = 0.527, Pending_hits = 441, Reservation_fails = 495
L2_cache_bank[15]: Access = 152238, Miss = 81092, Miss_rate = 0.533, Pending_hits = 449, Reservation_fails = 567
L2_cache_bank[16]: Access = 150740, Miss = 79302, Miss_rate = 0.526, Pending_hits = 421, Reservation_fails = 105
L2_cache_bank[17]: Access = 150654, Miss = 79156, Miss_rate = 0.525, Pending_hits = 443, Reservation_fails = 141
L2_cache_bank[18]: Access = 149824, Miss = 77983, Miss_rate = 0.520, Pending_hits = 428, Reservation_fails = 68
L2_cache_bank[19]: Access = 150418, Miss = 79723, Miss_rate = 0.530, Pending_hits = 407, Reservation_fails = 356
L2_cache_bank[20]: Access = 150440, Miss = 79862, Miss_rate = 0.531, Pending_hits = 507, Reservation_fails = 0
L2_cache_bank[21]: Access = 150099, Miss = 79748, Miss_rate = 0.531, Pending_hits = 484, Reservation_fails = 363
L2_cache_bank[22]: Access = 150197, Miss = 78728, Miss_rate = 0.524, Pending_hits = 405, Reservation_fails = 421
L2_cache_bank[23]: Access = 150537, Miss = 80010, Miss_rate = 0.531, Pending_hits = 438, Reservation_fails = 21
L2_cache_bank[24]: Access = 149898, Miss = 78901, Miss_rate = 0.526, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[25]: Access = 150836, Miss = 79591, Miss_rate = 0.528, Pending_hits = 449, Reservation_fails = 152
L2_cache_bank[26]: Access = 149557, Miss = 77547, Miss_rate = 0.519, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[27]: Access = 150271, Miss = 79740, Miss_rate = 0.531, Pending_hits = 428, Reservation_fails = 0
L2_cache_bank[28]: Access = 150445, Miss = 78882, Miss_rate = 0.524, Pending_hits = 459, Reservation_fails = 0
L2_cache_bank[29]: Access = 150528, Miss = 80065, Miss_rate = 0.532, Pending_hits = 450, Reservation_fails = 0
L2_cache_bank[30]: Access = 150841, Miss = 79442, Miss_rate = 0.527, Pending_hits = 459, Reservation_fails = 40
L2_cache_bank[31]: Access = 150638, Miss = 80186, Miss_rate = 0.532, Pending_hits = 420, Reservation_fails = 202
L2_cache_bank[32]: Access = 151891, Miss = 81162, Miss_rate = 0.534, Pending_hits = 485, Reservation_fails = 207
L2_cache_bank[33]: Access = 150539, Miss = 79304, Miss_rate = 0.527, Pending_hits = 452, Reservation_fails = 0
L2_cache_bank[34]: Access = 152183, Miss = 81914, Miss_rate = 0.538, Pending_hits = 439, Reservation_fails = 131
L2_cache_bank[35]: Access = 150463, Miss = 79513, Miss_rate = 0.528, Pending_hits = 434, Reservation_fails = 0
L2_cache_bank[36]: Access = 150494, Miss = 79931, Miss_rate = 0.531, Pending_hits = 422, Reservation_fails = 788
L2_cache_bank[37]: Access = 151126, Miss = 80809, Miss_rate = 0.535, Pending_hits = 462, Reservation_fails = 0
L2_cache_bank[38]: Access = 150493, Miss = 79818, Miss_rate = 0.530, Pending_hits = 464, Reservation_fails = 9
L2_cache_bank[39]: Access = 151341, Miss = 79938, Miss_rate = 0.528, Pending_hits = 480, Reservation_fails = 58
L2_cache_bank[40]: Access = 151687, Miss = 80106, Miss_rate = 0.528, Pending_hits = 511, Reservation_fails = 38
L2_cache_bank[41]: Access = 150922, Miss = 81006, Miss_rate = 0.537, Pending_hits = 530, Reservation_fails = 4
L2_cache_bank[42]: Access = 151445, Miss = 80412, Miss_rate = 0.531, Pending_hits = 472, Reservation_fails = 0
L2_cache_bank[43]: Access = 151403, Miss = 80977, Miss_rate = 0.535, Pending_hits = 523, Reservation_fails = 0
L2_cache_bank[44]: Access = 150395, Miss = 80076, Miss_rate = 0.532, Pending_hits = 436, Reservation_fails = 0
L2_cache_bank[45]: Access = 150690, Miss = 80195, Miss_rate = 0.532, Pending_hits = 401, Reservation_fails = 359
L2_cache_bank[46]: Access = 151207, Miss = 80145, Miss_rate = 0.530, Pending_hits = 388, Reservation_fails = 443
L2_cache_bank[47]: Access = 151069, Miss = 80393, Miss_rate = 0.532, Pending_hits = 471, Reservation_fails = 0
L2_cache_bank[48]: Access = 151130, Miss = 80001, Miss_rate = 0.529, Pending_hits = 447, Reservation_fails = 254
L2_cache_bank[49]: Access = 151465, Miss = 80782, Miss_rate = 0.533, Pending_hits = 513, Reservation_fails = 343
L2_cache_bank[50]: Access = 151165, Miss = 80618, Miss_rate = 0.533, Pending_hits = 477, Reservation_fails = 404
L2_cache_bank[51]: Access = 151224, Miss = 80387, Miss_rate = 0.532, Pending_hits = 485, Reservation_fails = 0
L2_cache_bank[52]: Access = 152128, Miss = 81204, Miss_rate = 0.534, Pending_hits = 482, Reservation_fails = 267
L2_cache_bank[53]: Access = 152595, Miss = 81390, Miss_rate = 0.533, Pending_hits = 518, Reservation_fails = 0
L2_cache_bank[54]: Access = 151634, Miss = 80274, Miss_rate = 0.529, Pending_hits = 419, Reservation_fails = 0
L2_cache_bank[55]: Access = 152616, Miss = 80699, Miss_rate = 0.529, Pending_hits = 438, Reservation_fails = 0
L2_cache_bank[56]: Access = 152512, Miss = 81406, Miss_rate = 0.534, Pending_hits = 499, Reservation_fails = 0
L2_cache_bank[57]: Access = 154027, Miss = 83760, Miss_rate = 0.544, Pending_hits = 483, Reservation_fails = 743
L2_cache_bank[58]: Access = 152667, Miss = 81873, Miss_rate = 0.536, Pending_hits = 562, Reservation_fails = 305
L2_cache_bank[59]: Access = 155355, Miss = 84881, Miss_rate = 0.546, Pending_hits = 519, Reservation_fails = 0
L2_cache_bank[60]: Access = 151962, Miss = 81364, Miss_rate = 0.535, Pending_hits = 477, Reservation_fails = 0
L2_cache_bank[61]: Access = 152523, Miss = 82026, Miss_rate = 0.538, Pending_hits = 470, Reservation_fails = 0
L2_cache_bank[62]: Access = 152065, Miss = 81474, Miss_rate = 0.536, Pending_hits = 480, Reservation_fails = 0
L2_cache_bank[63]: Access = 152784, Miss = 82387, Miss_rate = 0.539, Pending_hits = 468, Reservation_fails = 16
L2_total_cache_accesses = 9787023
L2_total_cache_misses = 5226097
L2_total_cache_miss_rate = 0.5340
L2_total_cache_pending_hits = 28876
L2_total_cache_reservation_fails = 8921
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3445883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1050268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1593472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25172
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1086167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 660544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1921813
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6139967
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3672228
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8921
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.062

icnt_total_pkts_mem_to_simt=9787023
icnt_total_pkts_simt_to_mem=9787023
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9787023
Req_Network_cycles = 664659
Req_Network_injected_packets_per_cycle =      14.7249 
Req_Network_conflicts_per_cycle =      25.6875
Req_Network_conflicts_per_cycle_util =      32.5423
Req_Bank_Level_Parallism =      18.6542
Req_Network_in_buffer_full_per_cycle =       0.0981
Req_Network_in_buffer_avg_util =      52.3217
Req_Network_out_buffer_full_per_cycle =       0.1044
Req_Network_out_buffer_avg_util =      22.8817

Reply_Network_injected_packets_num = 9787023
Reply_Network_cycles = 664659
Reply_Network_injected_packets_per_cycle =       14.7249
Reply_Network_conflicts_per_cycle =        8.2413
Reply_Network_conflicts_per_cycle_util =      10.4193
Reply_Bank_Level_Parallism =      18.6163
Reply_Network_in_buffer_full_per_cycle =       0.0009
Reply_Network_in_buffer_avg_util =       3.4354
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1841
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 41 sec (4361 sec)
gpgpu_simulation_rate = 92599 (inst/sec)
gpgpu_simulation_rate = 152 (cycle/sec)
gpgpu_silicon_slowdown = 7447368x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 70 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 71 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 83681
gpu_sim_insn = 47535781
gpu_ipc =     568.0594
gpu_tot_sim_cycle = 748340
gpu_tot_sim_insn = 451361357
gpu_tot_ipc =     603.1501
gpu_tot_issued_cta = 37126
gpu_occupancy = 80.6399% 
gpu_tot_occupancy = 73.9832% 
max_total_param_size = 0
gpu_stall_dramfull = 4405986
gpu_stall_icnt2sh    = 630
partiton_level_parallism =      26.3523
partiton_level_parallism_total  =      16.0251
partiton_level_parallism_util =      29.3297
partiton_level_parallism_util_total  =      19.9612
L2_BW  =     954.5841 GB/Sec
L2_BW_total  =     580.4924 GB/Sec
gpu_total_sim_rate=87320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 247029, Miss = 140256, Miss_rate = 0.568, Pending_hits = 4485, Reservation_fails = 49163
	L1D_cache_core[1]: Access = 259546, Miss = 143590, Miss_rate = 0.553, Pending_hits = 3788, Reservation_fails = 48892
	L1D_cache_core[2]: Access = 244986, Miss = 137059, Miss_rate = 0.559, Pending_hits = 3903, Reservation_fails = 42912
	L1D_cache_core[3]: Access = 247267, Miss = 140259, Miss_rate = 0.567, Pending_hits = 4460, Reservation_fails = 37293
	L1D_cache_core[4]: Access = 255916, Miss = 138390, Miss_rate = 0.541, Pending_hits = 2921, Reservation_fails = 35989
	L1D_cache_core[5]: Access = 245718, Miss = 137738, Miss_rate = 0.561, Pending_hits = 4095, Reservation_fails = 36223
	L1D_cache_core[6]: Access = 246911, Miss = 138841, Miss_rate = 0.562, Pending_hits = 4280, Reservation_fails = 37232
	L1D_cache_core[7]: Access = 248252, Miss = 143102, Miss_rate = 0.576, Pending_hits = 4996, Reservation_fails = 43611
	L1D_cache_core[8]: Access = 253761, Miss = 142760, Miss_rate = 0.563, Pending_hits = 4352, Reservation_fails = 44111
	L1D_cache_core[9]: Access = 269215, Miss = 149255, Miss_rate = 0.554, Pending_hits = 4112, Reservation_fails = 53127
	L1D_cache_core[10]: Access = 252525, Miss = 144577, Miss_rate = 0.573, Pending_hits = 5116, Reservation_fails = 41633
	L1D_cache_core[11]: Access = 250161, Miss = 140162, Miss_rate = 0.560, Pending_hits = 4017, Reservation_fails = 35794
	L1D_cache_core[12]: Access = 256938, Miss = 141917, Miss_rate = 0.552, Pending_hits = 3749, Reservation_fails = 41621
	L1D_cache_core[13]: Access = 254509, Miss = 140435, Miss_rate = 0.552, Pending_hits = 3552, Reservation_fails = 36914
	L1D_cache_core[14]: Access = 248396, Miss = 140677, Miss_rate = 0.566, Pending_hits = 4599, Reservation_fails = 39897
	L1D_cache_core[15]: Access = 255961, Miss = 141715, Miss_rate = 0.554, Pending_hits = 3839, Reservation_fails = 38913
	L1D_cache_core[16]: Access = 247502, Miss = 140538, Miss_rate = 0.568, Pending_hits = 4528, Reservation_fails = 38314
	L1D_cache_core[17]: Access = 249958, Miss = 140073, Miss_rate = 0.560, Pending_hits = 4223, Reservation_fails = 37286
	L1D_cache_core[18]: Access = 249697, Miss = 144342, Miss_rate = 0.578, Pending_hits = 5338, Reservation_fails = 50628
	L1D_cache_core[19]: Access = 248953, Miss = 140516, Miss_rate = 0.564, Pending_hits = 4348, Reservation_fails = 40435
	L1D_cache_core[20]: Access = 253644, Miss = 142868, Miss_rate = 0.563, Pending_hits = 4381, Reservation_fails = 43045
	L1D_cache_core[21]: Access = 265048, Miss = 145609, Miss_rate = 0.549, Pending_hits = 3811, Reservation_fails = 43275
	L1D_cache_core[22]: Access = 251780, Miss = 141640, Miss_rate = 0.563, Pending_hits = 4248, Reservation_fails = 35591
	L1D_cache_core[23]: Access = 248804, Miss = 142080, Miss_rate = 0.571, Pending_hits = 4857, Reservation_fails = 44338
	L1D_cache_core[24]: Access = 242389, Miss = 137549, Miss_rate = 0.567, Pending_hits = 4410, Reservation_fails = 38414
	L1D_cache_core[25]: Access = 255560, Miss = 142141, Miss_rate = 0.556, Pending_hits = 3943, Reservation_fails = 37003
	L1D_cache_core[26]: Access = 255173, Miss = 142111, Miss_rate = 0.557, Pending_hits = 4088, Reservation_fails = 39796
	L1D_cache_core[27]: Access = 247260, Miss = 140160, Miss_rate = 0.567, Pending_hits = 4505, Reservation_fails = 40777
	L1D_cache_core[28]: Access = 250953, Miss = 142916, Miss_rate = 0.569, Pending_hits = 4741, Reservation_fails = 43238
	L1D_cache_core[29]: Access = 246835, Miss = 139275, Miss_rate = 0.564, Pending_hits = 4272, Reservation_fails = 37367
	L1D_cache_core[30]: Access = 247496, Miss = 140799, Miss_rate = 0.569, Pending_hits = 4874, Reservation_fails = 41440
	L1D_cache_core[31]: Access = 257620, Miss = 143540, Miss_rate = 0.557, Pending_hits = 4073, Reservation_fails = 49526
	L1D_cache_core[32]: Access = 254480, Miss = 141283, Miss_rate = 0.555, Pending_hits = 3914, Reservation_fails = 38309
	L1D_cache_core[33]: Access = 267618, Miss = 145760, Miss_rate = 0.545, Pending_hits = 3413, Reservation_fails = 37449
	L1D_cache_core[34]: Access = 248594, Miss = 138179, Miss_rate = 0.556, Pending_hits = 3830, Reservation_fails = 32317
	L1D_cache_core[35]: Access = 259244, Miss = 144320, Miss_rate = 0.557, Pending_hits = 4118, Reservation_fails = 43846
	L1D_cache_core[36]: Access = 246498, Miss = 140682, Miss_rate = 0.571, Pending_hits = 4715, Reservation_fails = 49876
	L1D_cache_core[37]: Access = 254587, Miss = 144617, Miss_rate = 0.568, Pending_hits = 4830, Reservation_fails = 43990
	L1D_cache_core[38]: Access = 250943, Miss = 141713, Miss_rate = 0.565, Pending_hits = 4529, Reservation_fails = 47613
	L1D_cache_core[39]: Access = 252812, Miss = 144288, Miss_rate = 0.571, Pending_hits = 4753, Reservation_fails = 52785
	L1D_cache_core[40]: Access = 247871, Miss = 141726, Miss_rate = 0.572, Pending_hits = 4868, Reservation_fails = 47361
	L1D_cache_core[41]: Access = 252384, Miss = 143152, Miss_rate = 0.567, Pending_hits = 4651, Reservation_fails = 42151
	L1D_cache_core[42]: Access = 248922, Miss = 140268, Miss_rate = 0.564, Pending_hits = 4462, Reservation_fails = 41922
	L1D_cache_core[43]: Access = 255813, Miss = 146340, Miss_rate = 0.572, Pending_hits = 5057, Reservation_fails = 43236
	L1D_cache_core[44]: Access = 246188, Miss = 138230, Miss_rate = 0.561, Pending_hits = 4149, Reservation_fails = 34043
	L1D_cache_core[45]: Access = 251330, Miss = 142346, Miss_rate = 0.566, Pending_hits = 4560, Reservation_fails = 36749
	L1D_cache_core[46]: Access = 242863, Miss = 135396, Miss_rate = 0.557, Pending_hits = 3907, Reservation_fails = 36760
	L1D_cache_core[47]: Access = 245867, Miss = 138747, Miss_rate = 0.564, Pending_hits = 4289, Reservation_fails = 39359
	L1D_cache_core[48]: Access = 251668, Miss = 143355, Miss_rate = 0.570, Pending_hits = 4692, Reservation_fails = 41836
	L1D_cache_core[49]: Access = 259281, Miss = 144280, Miss_rate = 0.556, Pending_hits = 4014, Reservation_fails = 47852
	L1D_cache_core[50]: Access = 249127, Miss = 142277, Miss_rate = 0.571, Pending_hits = 4756, Reservation_fails = 42326
	L1D_cache_core[51]: Access = 249913, Miss = 143522, Miss_rate = 0.574, Pending_hits = 5061, Reservation_fails = 40186
	L1D_cache_core[52]: Access = 254969, Miss = 144087, Miss_rate = 0.565, Pending_hits = 4582, Reservation_fails = 36660
	L1D_cache_core[53]: Access = 249130, Miss = 139709, Miss_rate = 0.561, Pending_hits = 4089, Reservation_fails = 37854
	L1D_cache_core[54]: Access = 249935, Miss = 141046, Miss_rate = 0.564, Pending_hits = 4347, Reservation_fails = 41228
	L1D_cache_core[55]: Access = 246624, Miss = 140366, Miss_rate = 0.569, Pending_hits = 4445, Reservation_fails = 45063
	L1D_cache_core[56]: Access = 252357, Miss = 143241, Miss_rate = 0.568, Pending_hits = 4781, Reservation_fails = 44551
	L1D_cache_core[57]: Access = 243205, Miss = 139465, Miss_rate = 0.573, Pending_hits = 4729, Reservation_fails = 45765
	L1D_cache_core[58]: Access = 258667, Miss = 145044, Miss_rate = 0.561, Pending_hits = 4343, Reservation_fails = 48026
	L1D_cache_core[59]: Access = 258602, Miss = 141419, Miss_rate = 0.547, Pending_hits = 3312, Reservation_fails = 37326
	L1D_cache_core[60]: Access = 249852, Miss = 139242, Miss_rate = 0.557, Pending_hits = 3897, Reservation_fails = 37127
	L1D_cache_core[61]: Access = 245490, Miss = 138178, Miss_rate = 0.563, Pending_hits = 4216, Reservation_fails = 42377
	L1D_cache_core[62]: Access = 246227, Miss = 140390, Miss_rate = 0.570, Pending_hits = 4631, Reservation_fails = 48400
	L1D_cache_core[63]: Access = 256593, Miss = 142392, Miss_rate = 0.555, Pending_hits = 3866, Reservation_fails = 36765
	L1D_cache_core[64]: Access = 248553, Miss = 141178, Miss_rate = 0.568, Pending_hits = 4560, Reservation_fails = 44889
	L1D_cache_core[65]: Access = 250420, Miss = 141227, Miss_rate = 0.564, Pending_hits = 4339, Reservation_fails = 46245
	L1D_cache_core[66]: Access = 249294, Miss = 139999, Miss_rate = 0.562, Pending_hits = 4242, Reservation_fails = 37030
	L1D_cache_core[67]: Access = 247353, Miss = 141799, Miss_rate = 0.573, Pending_hits = 4983, Reservation_fails = 46873
	L1D_cache_core[68]: Access = 249026, Miss = 140626, Miss_rate = 0.565, Pending_hits = 4506, Reservation_fails = 41990
	L1D_cache_core[69]: Access = 249149, Miss = 143457, Miss_rate = 0.576, Pending_hits = 5061, Reservation_fails = 42646
	L1D_cache_core[70]: Access = 254552, Miss = 143057, Miss_rate = 0.562, Pending_hits = 4400, Reservation_fails = 42636
	L1D_cache_core[71]: Access = 251410, Miss = 140339, Miss_rate = 0.558, Pending_hits = 4105, Reservation_fails = 40245
	L1D_cache_core[72]: Access = 252982, Miss = 141323, Miss_rate = 0.559, Pending_hits = 4288, Reservation_fails = 37682
	L1D_cache_core[73]: Access = 247965, Miss = 140538, Miss_rate = 0.567, Pending_hits = 4638, Reservation_fails = 43014
	L1D_cache_core[74]: Access = 263446, Miss = 146564, Miss_rate = 0.556, Pending_hits = 4184, Reservation_fails = 44028
	L1D_cache_core[75]: Access = 250433, Miss = 143173, Miss_rate = 0.572, Pending_hits = 4930, Reservation_fails = 40581
	L1D_cache_core[76]: Access = 245856, Miss = 139781, Miss_rate = 0.569, Pending_hits = 4498, Reservation_fails = 41888
	L1D_cache_core[77]: Access = 254528, Miss = 146266, Miss_rate = 0.575, Pending_hits = 5251, Reservation_fails = 62803
	L1D_cache_core[78]: Access = 253364, Miss = 142478, Miss_rate = 0.562, Pending_hits = 4478, Reservation_fails = 39902
	L1D_cache_core[79]: Access = 249168, Miss = 139596, Miss_rate = 0.560, Pending_hits = 4092, Reservation_fails = 39961
	L1D_total_cache_accesses = 20120916
	L1D_total_cache_misses = 11333351
	L1D_total_cache_miss_rate = 0.5633
	L1D_total_cache_pending_hits = 349265
	L1D_total_cache_reservation_fails = 3357319
	L1D_cache_data_port_util = 0.171
	L1D_cache_fill_port_util = 0.166
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7782986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 345724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5356166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3299764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2826381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 345724
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 655314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3127649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16656981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3809659

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1785858
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1513906
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 57555
ctas_completed 37126, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6836, 6376, 5722, 6815, 6109, 6083, 6594, 5903, 6575, 6049, 5923, 6440, 6387, 5910, 6758, 6097, 6243, 5946, 6372, 6849, 6166, 6399, 6335, 6478, 6075, 6804, 6110, 6243, 6209, 6600, 6326, 6370, 6655, 6653, 5898, 6139, 6290, 6241, 5673, 5863, 6163, 6581, 6391, 5828, 6851, 6159, 5988, 6093, 6498, 6380, 5964, 6904, 6929, 6696, 6809, 6387, 6231, 6704, 6434, 6800, 6350, 5903, 6697, 6285, 
gpgpu_n_tot_thrd_icount = 1045640544
gpgpu_n_tot_w_icount = 32676267
gpgpu_n_stall_shd_mem = 4671742
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8182547
gpgpu_n_mem_write_global = 3809659
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 38634481
gpgpu_n_store_insn = 8774780
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 115051520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4155431
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 516311
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11198147	W0_Idle:10209954	W0_Scoreboard:143503616	W1:5778513	W2:3009022	W3:2117999	W4:1704446	W5:1342894	W6:1023915	W7:768171	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11315972
single_issue_nums: WS0:8172764	WS1:8161324	WS2:8177502	WS3:8164677	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65460376 {8:8182547,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 152386360 {40:3809659,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 327301880 {40:8182547,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30477272 {8:3809659,}
maxmflatency = 7393 
max_icnt2mem_latency = 6342 
maxmrqlatency = 3093 
max_icnt2sh_latency = 1547 
averagemflatency = 720 
avg_icnt2mem_latency = 366 
avg_mrq_latency = 118 
avg_icnt2sh_latency = 17 
mrq_lat_table:518817 	264581 	139208 	171109 	323319 	615755 	688074 	828894 	544829 	79170 	1453 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3484886 	2973130 	2810233 	2145980 	493011 	84966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3556713 	1355617 	1061568 	1435321 	1654963 	1858247 	775579 	274708 	19490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5882430 	2016451 	1416945 	1074705 	770127 	525259 	256549 	47454 	1699 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	331 	286 	290 	264 	105 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        65        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        65 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     14907      8637     10105      8510      9364     16959     11954     19815     28999      9693     19054     15618      9869      6710      7757     15348 
dram[1]:     11819     10613     19446      8775      9376     12568     16667     10674     13140     14013     13025     21561     12083     11356     15171      8896 
dram[2]:     15276     15143     19459     16124     12114     19689     18420     14555     13430     22948      9510      8201      9998     12302     13580     11746 
dram[3]:     13721     10079     15088     12742     16052     12517     17580     18334      9923     13263     11027     13411     11023     10265     10096     12934 
dram[4]:     11136     11810     19489      8556      9364     11886     11079     10227     15151     14892     14792     13017      9875     12192     14463      9650 
dram[5]:     11101     15688     10802      9819      9344     17394     20786     15181     17450     16515     13422     17779     11509     10523      9036     11592 
dram[6]:     15238     10522     11815     14362     12536      9887     15198     19378     23649     10099     12067     12834     10565      7663     11581     10789 
dram[7]:      9838     12379     10085     14963     18839      9952     17767     25602     10618     16136     16741     16579     15899     14159      9197      9701 
dram[8]:      8537     11911     14459     11653     15440     13135     15339     16060      8154     10300     21992     14845     11553     11897     13205     10674 
dram[9]:      8100     10316     13495     15991      9376     15200     10140     20154     11811     12778     12432     17245      9975     12888     11910      8606 
dram[10]:      8232     12726     16274     11178     15631     10305     15523     12300     16565     20486     10837     14569      7503     10996     14133     11015 
dram[11]:      8107     11206     15531     18252     16744     11874     19689     12230     10971     14276     15764     13853     11233      7867      9377     15582 
dram[12]:     10945     13818     13922      8552     12264     11262     15258     21402     13218     12027      9201     15344      8401     12351      8952     10413 
dram[13]:      8147      8300     11248     10523     10441     18265     16255     15852     15048     11978     13238     17787     13222     14607     19259     17638 
dram[14]:     11224     12380      9934     14224      9878     19965     10211     14592     12448     12010     15239     12827     11841      7693     11308      9566 
dram[15]:     11629      8399     15213      8918     11442     18337     15185     10135     15433     11954     15770     14422      6702      9005     11388     10453 
dram[16]:      9958     11973     12511     14121     16483      9923     12062     12777     11200     19224     15145     18113     10721     11143      9989     12054 
dram[17]:      9236      9960      8869     16835     13186     15406     17316     11247     18463     13809     16434     20653      8435      8345     11704      9711 
dram[18]:      8756      9591     12014      9419     16380     14113     10114     11886     24212      9887     13560     11011     11138     10416     11000      9365 
dram[19]:     14162     11750      8992     10871     12050     13859     17859     15103     14094     25648     14468     13825      7976     11646     16663     12689 
dram[20]:     10191     12385     10257      8626     19027     18214     12564     14812     13794     14422     14566     13680      8825     12275     18016     10802 
dram[21]:     10776     11794     14275      9694     16096     11097     23918     15322      9538     16780     12833      8294     13962      9429      9630     14876 
dram[22]:      9462     13389     11154     15400     17965     12589     12848     15678     11214     15478     12965     10607      7599     11642     15636     11510 
dram[23]:     14451     10944     11243      9772     15222     11682     11782     16950     14654     15704     12507     15037     13278      9280     10573      8926 
dram[24]:     14139      8288      9635     13010     16819      9371     29040     10929     11327     11927     17717     10022      7683     17547     12081     10867 
dram[25]:     11585     12035     15856     11288     13154     17734     12822     15147     14085     16899      7945     15259      7354      8787     11601     18304 
dram[26]:     10847     13022      8542     11272     18788     11986     10151     12292     15893     15196     16499     18749      9476      9336     13238     10637 
dram[27]:     11144     10884     14897     12934      9372     17332     17024     18883     16261     13368     18226     10714     13492      6777      9789     12465 
dram[28]:      8123      8884     20717     11977      9371     10541     11273     15988     13533     13946     13561     16294     10145     13151      9257      8779 
dram[29]:     11158      9824     12087     10457     13755     13526     20929     24462     15070     10015     13456     12590      8197      8743      8896      8567 
dram[30]:      8502      9623     18268     19620      9299      9348     10298     17811     15148     11152     18975      8942      9455      6775      9952     10522 
dram[31]:      9790     10619     12778     11946     11843     16290     14076     17687     11845     10671     10642     19506     10144      7065     10301     14063 
average row accesses per activate:
dram[0]:  2.677983  2.760818  2.731313  2.732531  2.850242  2.834879  2.731142  2.781282  2.834662  2.734344  2.783096  2.740394  2.766269  2.664600  2.662631  2.706591 
dram[1]:  2.765615  2.702765  2.768171  2.760041  2.807203  2.781159  2.730120  2.739446  2.742481  2.736315  2.767072  2.800941  2.775585  2.784075  2.729667  2.730834 
dram[2]:  2.700353  2.800478  2.824310  2.773715  2.877724  2.910493  2.771924  2.750430  2.755989  2.821416  2.757321  2.811321  2.770289  2.774017  2.696849  2.692103 
dram[3]:  2.718629  2.734715  2.765794  2.803928  2.853170  2.816886  2.706335  2.727621  2.726626  2.760501  2.780873  2.753512  2.739587  2.756297  2.724507  2.688941 
dram[4]:  2.712839  2.768657  2.737688  2.710287  2.718021  2.774556  2.710427  2.785714  2.770074  2.769880  2.685915  2.784663  2.757960  2.676422  2.709384  2.733356 
dram[5]:  2.735662  2.753672  2.775553  2.714778  2.870082  2.772202  2.693786  2.765800  2.744340  2.750086  2.729497  2.791752  2.748391  2.673134  2.770826  2.766935 
dram[6]:  2.760481  2.786168  2.703352  2.789765  2.773145  2.785562  2.725857  2.753952  2.807679  2.788012  2.752349  2.719218  2.754499  2.735698  2.723706  2.779633 
dram[7]:  2.737463  2.756170  2.784892  2.817018  2.827724  2.824329  2.736627  2.708843  2.765411  2.854917  2.724023  2.764335  2.710622  2.670074  2.710197  2.721742 
dram[8]:  2.707667  2.704805  2.823836  2.717288  2.801216  2.844070  2.718426  2.771368  2.748950  2.754127  2.720876  2.705060  2.747242  2.770053  2.769997  2.670740 
dram[9]:  2.777292  2.735157  2.804340  2.737199  2.817792  2.827917  2.738138  2.828131  2.724102  2.775608  2.699935  2.819364  2.704301  2.783350  2.767559  2.703691 
dram[10]:  2.793756  2.840654  2.765334  2.826638  2.835666  2.820131  2.743326  2.780357  2.767833  2.816033  2.742465  2.718310  2.756840  2.716053  2.705270  2.718719 
dram[11]:  2.777778  2.726428  2.691068  2.782999  2.796074  2.817619  2.796837  2.704615  2.816941  2.721084  2.755130  2.759749  2.781229  2.709667  2.771410  2.730479 
dram[12]:  2.758172  2.829095  2.710633  2.741903  2.773136  2.774928  2.714679  2.789547  2.748968  2.755608  2.776250  2.783412  2.749575  2.689171  2.732484  2.702285 
dram[13]:  2.750335  2.785210  2.793623  2.778439  2.795588  2.815181  2.744402  2.723625  2.768212  2.801786  2.759754  2.771971  2.723404  2.784118  2.746878  2.726621 
dram[14]:  2.720550  2.766255  2.763932  2.770645  2.878595  2.830082  2.726279  2.752945  2.753905  2.773147  2.725909  2.786371  2.720766  2.762873  2.698831  2.722166 
dram[15]:  2.762284  2.775960  2.820942  2.793440  2.843015  2.841624  2.701514  2.743113  2.782056  2.813149  2.727122  2.735678  2.732581  2.751067  2.730080  2.690969 
dram[16]:  2.739441  2.761234  2.770727  2.805681  2.803395  2.834345  2.787315  2.804448  2.742409  2.798368  2.678839  2.729667  2.758271  2.717829  2.737154  2.703597 
dram[17]:  2.680139  2.707269  2.792133  2.799025  2.826633  2.836024  2.641914  2.744356  2.763643  2.741449  2.772563  2.744232  2.781504  2.747478  2.716572  2.677450 
dram[18]:  2.742529  2.695266  2.722297  2.767797  2.814562  2.787782  2.761372  2.735097  2.740539  2.796209  2.760762  2.757536  2.696522  2.712310  2.731894  2.718366 
dram[19]:  2.771688  2.711892  2.785541  2.832528  2.859522  2.798901  2.851423  2.773565  2.732011  2.737408  2.747763  2.734988  2.708361  2.742952  2.665684  2.783600 
dram[20]:  2.748047  2.734884  2.698566  2.781562  2.831602  2.808649  2.704499  2.753564  2.735532  2.803404  2.739843  2.790387  2.770840  2.717019  2.664181  2.783701 
dram[21]:  2.749103  2.710363  2.781484  2.803761  2.836802  2.805867  2.733830  2.811135  2.704351  2.735640  2.774011  2.745969  2.753643  2.687890  2.741323  2.687151 
dram[22]:  2.764398  2.735353  2.760110  2.754171  2.820467  2.852399  2.685812  2.714384  2.809900  2.754368  2.745261  2.755659  2.767582  2.764745  2.683446  2.712310 
dram[23]:  2.741588  2.750827  2.749916  2.748569  2.858069  2.819519  2.771906  2.763293  2.740803  2.753190  2.824932  2.755482  2.782008  2.779482  2.755705  2.772499 
dram[24]:  2.759060  2.793952  2.757343  2.782696  2.861617  2.809929  2.720162  2.782713  2.780372  2.805383  2.719962  2.785377  2.693431  2.764608  2.755982  2.754223 
dram[25]:  2.796033  2.763280  2.772277  2.824931  2.821854  2.771670  2.734923  2.814240  2.799862  2.800347  2.812918  2.770459  2.725516  2.756286  2.771533  2.697090 
dram[26]:  2.760103  2.769531  2.871733  2.757943  2.800000  2.795242  2.747290  2.719828  2.782479  2.772441  2.753775  2.742728  2.732244  2.714705  2.750244  2.725370 
dram[27]:  2.770492  2.764175  2.801854  2.736929  2.749467  2.798796  2.818308  2.786278  2.728495  2.788251  2.739046  2.709563  2.755150  2.765615  2.705057  2.704314 
dram[28]:  2.721695  2.798260  2.779032  2.834057  2.817018  2.826484  2.785379  2.873409  2.767690  2.804117  2.787821  2.788824  2.723042  2.776568  2.770827  2.754992 
dram[29]:  2.803094  2.786875  2.755505  2.803693  2.876573  2.775572  2.715664  2.811140  2.791938  2.755258  2.817604  2.728585  2.773193  2.720152  2.769766  2.815385 
dram[30]:  2.778988  2.698352  2.761371  2.771659  2.870810  2.805400  2.702650  2.815490  2.782205  2.773045  2.734539  2.720116  2.723411  2.803393  2.719504  2.814332 
dram[31]:  2.802661  2.783802  2.790996  2.834965  2.895231  2.783339  2.740508  2.760094  2.739974  2.832265  2.789712  2.808407  2.772123  2.719406  2.725681  2.753881 
average row locality = 4175278/1512231 = 2.761005
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6622      6520      6405      6589      6329      6277      6348      6487      6539      6405      6535      6533      6485      6386      6413      6371 
dram[1]:      6724      6518      6523      6442      6392      6338      6421      6357      6513      6505      6552      6634      6598      6541      6484      6429 
dram[2]:      6687      6538      6380      6538      6441      6439      6299      6468      6429      6322      6528      6665      6420      6430      6438      6366 
dram[3]:      6685      6409      6386      6468      6359      6310      6215      6251      6391      6521      6665      6562      6420      6360      6435      6364 
dram[4]:      6641      6512      6435      6214      6341      6285      6419      6438      6224      6208      6391      6490      6396      6437      6386      6510 
dram[5]:      6602      6558      6497      6351      6370      6348      6412      6312      6248      6360      6313      6501      6424      6405      6495      6547 
dram[6]:      6780      6641      6395      6506      6473      6447      6395      6443      6437      6515      6510      6690      6439      6473      6528      6577 
dram[7]:      6650      6657      6598      6618      6443      6499      6505      6402      6398      6565      6483      6691      6489      6622      6529      6471 
dram[8]:      6595      6589      6574      6457      6504      6424      6340      6334      6222      6342      6519      6488      6504      6532      6623      6397 
dram[9]:      6596      6541      6541      6511      6552      6302      6201      6389      6273      6450      6580      6541      6367      6474      6608      6364 
dram[10]:      6744      6639      6450      6550      6553      6405      6487      6238      6423      6545      6526      6671      6367      6373      6593      6437 
dram[11]:      6671      6510      6445      6311      6358      6402      6406      6352      6357      6535      6430      6722      6374      6393      6616      6302 
dram[12]:      6536      6654      6463      6491      6345      6323      6382      6395      6280      6467      6619      6594      6429      6317      6442      6353 
dram[13]:      6558      6567      6406      6487      6288      6322      6385      6349      6322      6456      6387      6490      6259      6388      6420      6320 
dram[14]:      6631      6613      6419      6431      6358      6196      6149      6407      6330      6470      6474      6504      6394      6472      6418      6384 
dram[15]:      6678      6633      6481      6478      6407      6363      6135      6446      6453      6484      6518      6537      6517      6640      6520      6484 
dram[16]:      6701      6574      6492      6546      6569      6571      6581      6429      6344      6530      6585      6509      6461      6425      6587      6691 
dram[17]:      6751      6544      6654      6464      6509      6536      6394      6337      6535      6475      6701      6580      6447      6475      6454      6579 
dram[18]:      6687      6483      6462      6640      6471      6519      6350      6233      6368      6559      6706      6570      6513      6358      6498      6485 
dram[19]:      6612      6519      6426      6629      6530      6244      6563      6267      6473      6520      6611      6495      6529      6541      6462      6492 
dram[20]:      6797      6515      6431      6601      6503      6436      6383      6528      6480      6413      6666      6679      6519      6410      6470      6503 
dram[21]:      6702      6551      6554      6676      6393      6400      6482      6386      6473      6444      6691      6661      6418      6435      6646      6534 
dram[22]:      6745      6513      6474      6548      6490      6360      6315      6389      6511      6511      6540      6590      6588      6613      6531      6363 
dram[23]:      6711      6612      6555      6564      6524      6488      6596      6492      6464      6496      6627      6601      6543      6442      6534      6536 
dram[24]:      6775      6668      6637      6741      6480      6524      6517      6602      6488      6436      6783      6603      6398      6598      6514      6610 
dram[25]:      6709      6637      6547      6630      6507      6481      6530      6419      6493      6395      6749      6650      6568      6491      6627      6424 
dram[26]:      6818      6794      6760      6829      6541      6394      6579      6623      6686      6644      6671      6757      6455      6581      6736      6730 
dram[27]:      6721      6843      6540      6657      6386      6524      6627      6546      6416      6498      6744      6756      6540      6498      6530      6458 
dram[28]:      6865      6965      6969      6909      6740      6671      6747      6769      6819      6705      6970      6834      6721      6891      6728      6909 
dram[29]:      6926      7010      6811      7056      6843      6859      6843      6875      6847      6922      7114      6962      6846      6834      6934      6995 
dram[30]:      6920      6768      6765      6657      6787      6612      6658      6604      6659      6631      6890      6768      6623      6713      6591      6870 
dram[31]:      6885      6785      6882      6820      6601      6562      6728      6591      6594      6681      6861      6913      6737      6667      6649      6805 
total dram reads = 3344950
bank skew: 7114/6135 = 1.16
chip skew: 110677/102327 = 1.08
number of total write accesses:
dram[0]:      3634      3708      3371      3434      2987      3105      3207      3181      3476      3668      3567      3627      3587      3813      3736      3725 
dram[1]:      3730      3623      3370      3366      2993      2987      3199      3218      3407      3616      3543      3631      3745      3769      3717      3758 
dram[2]:      3749      3546      3266      3348      3044      2878      3184      3114      3392      3491      3599      3605      3623      3712      3730      3743 
dram[3]:      3715      3551      3336      3302      3008      3076      3141      3225      3561      3498      3468      3643      3661      3726      3755      3634 
dram[4]:      3614      3620      3428      3380      3012      2994      3159      3091      3406      3538      3558      3594      3627      3742      3644      3588 
dram[5]:      3644      3684      3377      3378      3033      2954      2983      3208      3472      3474      3472      3595      3634      3752      3639      3750 
dram[6]:      3680      3679      3452      3405      3045      3036      3029      3193      3575      3627      3627      3578      3598      3724      3735      3750 
dram[7]:      3689      3747      3521      3384      3026      3087      3132      3218      3542      3547      3570      3586      3806      3712      3745      3688 
dram[8]:      3688      3642      3445      3344      2974      3008      3157      3182      3444      3529      3652      3556      3745      3731      3728      3666 
dram[9]:      3592      3614      3448      3373      2993      3031      3049      3076      3586      3506      3641      3614      3708      3671      3635      3637 
dram[10]:      3664      3677      3410      3281      3062      3033      3133      3149      3497      3537      3574      3519      3650      3795      3692      3699 
dram[11]:      3634      3699      3398      3253      2979      3001      3189      3180      3525      3537      3502      3518      3642      3812      3788      3645 
dram[12]:      3678      3683      3499      3356      3016      3038      3104      3196      3571      3473      3617      3632      3623      3723      3602      3595 
dram[13]:      3572      3734      3435      3187      2955      3009      3214      3130      3457      3592      3650      3601      3668      3746      3732      3600 
dram[14]:      3681      3641      3432      3464      2977      3009      3222      3194      3401      3527      3642      3574      3687      3705      3709      3694 
dram[15]:      3568      3684      3504      3336      2978      3099      3168      3126      3490      3516      3766      3543      3675      3792      3729      3726 
dram[16]:      3768      3619      3499      3391      2961      2987      3187      3153      3575      3593      3526      3610      3720      3696      3776      3731 
dram[17]:      3712      3677      3527      3414      2988      3024      3261      3127      3627      3554      3725      3725      3788      3752      3651      3805 
dram[18]:      3637      3697      3452      3369      3080      3099      3220      3174      3550      3573      3657      3690      3686      3673      3710      3682 
dram[19]:      3506      3741      3459      3410      3052      3083      3186      3175      3510      3499      3637      3578      3671      3748      3620      3703 
dram[20]:      3607      3712      3505      3314      3088      3038      3220      3263      3542      3488      3686      3641      3656      3653      3768      3730 
dram[21]:      3689      3775      3476      3372      3056      3082      3238      3255      3622      3573      3567      3625      3718      3727      3720      3547 
dram[22]:      3670      3632      3434      3345      2986      3035      3171      3143      3515      3557      3695      3650      3630      3720      3787      3705 
dram[23]:      3618      3659      3425      3494      3097      3054      3176      3155      3628      3592      3586      3676      3714      3730      3641      3789 
dram[24]:      3612      3708      3465      3420      3076      3042      3165      3159      3614      3553      3668      3584      3691      3757      3571      3672 
dram[25]:      3775      3681      3413      3398      2962      3055      3096      3204      3503      3499      3577      3622      3800      3775      3696      3737 
dram[26]:      3726      3699      3440      3426      3079      3009      3091      3237      3562      3624      3684      3687      3800      3774      3736      3707 
dram[27]:      3738      3693      3556      3478      3007      3101      3062      3175      3572      3540      3661      3623      3761      3784      3742      3770 
dram[28]:      3732      3708      3494      3400      3088      3033      3191      3260      3636      3653      3648      3731      3733      3888      3616      3850 
dram[29]:      3817      3757      3579      3428      3069      3051      3212      3321      3641      3562      3725      3715      3816      3775      3879      3821 
dram[30]:      3686      3706      3469      3489      3143      3119      3288      3266      3608      3530      3644      3582      3780      3739      3741      3787 
dram[31]:      3716      3755      3474      3430      3070      3059      3203      3259      3640      3626      3750      3646      3912      3715      3694      3711 
total dram writes = 1785383
bank skew: 3912/2878 = 1.36
chip skew: 57168/54995 = 1.04
average mf latency per bank:
dram[0]:       1610      1595      1591      1607      1636      1623      1422      1426      1603      1593      1641      1569      1628      1608      1601      1588
dram[1]:       1596      1624      1612      1627      1628      1631      1424      1435      1604      1608      1661      1613      1603      1628      1602      1587
dram[2]:       1615      1651      1656      1633      1641      1667      1453      1446      1637      1631      1671      1633      1656      1635      1619      1599
dram[3]:       1587      1601      1588      1610      1595      1587      1415      1406      1545      1561      1599      1574      1599      1587      1551      1575
dram[4]:       1594      1572      1588      1608      1596      1617      1425      1410      1576      1594      1628      1597      1613      1597      1595      1601
dram[5]:       1617      1613     24600      1641      1664      1667      1464      1431      1614      1618      1661      1632      1614      1608      1614      1620
dram[6]:       1677      1665      1704      1698      1719      1691      1486      1478      1673      1651      1705      1677      1722      1711      1676      1660
dram[7]:       1788      1736      1780      1799      1827      1756      1542      1544      1725      1739      1793      1756      1767      1733      1731      1746
dram[8]:       1605      1620      1635      1647      1611      1645      1413      1418      1620      1586      1636      1644      1624      1623      1609      1612
dram[9]:       1608      1599      1610      1593      1593      1620      1423      1399      1559      1555      1580      1616      1613      1599      1582      1601
dram[10]:       1670      1678      1703      1718      1708      1705      1499      1492      1642      1648      1713      1699      1726      1698      1668      1669
dram[11]:       1610      1584      1610      1638      1655      1652      1418      1403      1627      1581      1634      1622      1652      1625      1580      1598
dram[12]:       1629      1608      1619      1644      1645      1646      1456      1433      1582      1578      1632      1643      1647      1627      1618      1640
dram[13]:       1631      1600      1640      1658      1669      1673      1427      1440      1616      1584      1647      1646      1647      1627      1583      1617
dram[14]:       1617      1609      1649      1629      1652      1673      1443      1426      1604      1589      1622      1655      1626      1638      1597      1606
dram[15]:       1599      1606      1595      1625      1622      1609      1418      1417      1568      1575      1581      1628      1601      1613      1586      1587
dram[16]:       1655      1685      1647      1685      1688      1666      1470      1483      1640      1640      1694      1682      1698      1670      1618      1653
dram[17]:       1670      1686      1644      1685      1728      1700      1441      1486      1653      1660      1682      1688      1690      1685      1664      1634
dram[18]:       1601      1594      1584      1620      1616      1611      1403      1413      1602      1577      1618      1623      1607      1650      1610      1603
dram[19]:       1686      1654      1667      1682      1667      1659      1434      1460      1615      1642      1672      1672      1692      1653      1637      1646
dram[20]:       1636      1647      1662      1667      1673      1687      1436      1456      1626      1667      1653      1666      1693      1658      1633      1631
dram[21]:       1657      1650      1665      1703      1709      1680      1445      1487      1643      1677      1708      1699      1708      1701      1661      1689
dram[22]:       1581      1593      1631      1616      1614      1621      1388      1426      1563      1568      1597      1597      1588      1594      1575      1596
dram[23]:       1662      1665      1673      1655      1670      1678      1451      1476      1656      1625      1692      1678      1699      1694      1652      1650
dram[24]:       1699      1674      1700      1710      1697      1718      1501      1489      1663      1671      1684      1728      1734      1706      1708      1679
dram[25]:       1643      1654      1673      1684      1667      1661      1474      1484      1652      1663      1665      1664      1655      1668      1654      1639
dram[26]:       1645      1654      1667      1680      1696      1681      1459      1477      1665      1658      1661      1689      1694      1680      1664      1646
dram[27]:       1631      1637      1664      1646      1686      1680      1488      1455      1632      1648      1643      1660      1660      1684      1621      1648
dram[28]:       1684      1698      1682      1702      1717      1731      1520      1514      1659      1715      1693      1708      1732      1692      1730      1676
dram[29]:       2034      2039      2053      2083      2100      2085      1815      1791      2000      2005      2010      2015      2051      2058      2058      2027
dram[30]:       1720      1692      1705      1754      1719      1745      1509      1529      1709      1707      1715      1725      1733      1741      1720      1712
dram[31]:       1729      1706      1742      1712      1760      1775      1534      1560      1719      1740      1730      1755      1727      1777      1745      1736
maximum mf latency per bank:
dram[0]:       6740      6619      6036      6486      6020      6072      6415      5836      5902      6064      6214      5987      6163      6640      6414      6244
dram[1]:       6007      6288      5581      6315      5824      5818      5424      5670      5627      6123      5855      5709      6099      5804      6213      5945
dram[2]:       6217      6482      5795      5993      6441      6030      5751      5991      6120      6021      6123      6389      6534      6111      6808      6366
dram[3]:       6315      6298      6013      6157      5781      5757      5482      5751      5867      5781      5641      5855      5907      6150      6220      6219
dram[4]:       6485      6443      5988      6632      6093      6044      6256      6259      6513      6176      6787      6077      6171      6003      6084      6840
dram[5]:       5941      6396      6449      6391      6283      6138      6030      6348      6524      6062      6381      6372      6285      6099      6107      6742
dram[6]:       6420      6349      5932      6208      6420      5823      5944      5834      6078      6189      6166      5847      6054      6172      6085      5992
dram[7]:       6341      6433      6378      6424      6480      5955      6072      6257      6293      6155      6229      6034      6507      6035      6422      6176
dram[8]:       6290      6232      6032      6136      5945      6151      6467      6176      5882      5780      6240      5991      6267      6467      6556      6649
dram[9]:       6279      6432      6247      6310      6029      6427      6576      6177      6218      5997      6182      6164      6335      6741      6635      6375
dram[10]:       6888      6964      6614      6364      5697      6636      6518      6106      6269      6273      6231      6323      6338      6423      6515      6489
dram[11]:       6229      6543      6816      6383      5981      6308      5907      6007      6370      5981      6069      6208      6426      6384      6451      6575
dram[12]:       6279      6470      6287      6476      6529      6530      6175      5917      6133      5741      6065      6141      5977      6451      6727      6130
dram[13]:       6183      6617      6064      6077      6446      5900      6055      5818      5970      5892      6016      5979      6243      6247      6453      6127
dram[14]:       6137      6870      6013      6404      6721      6116      6217      6262      6108      5986      6157      6256      5980      6447      6871      6750
dram[15]:       6233      7172      6153      6700      6170      6213      6273      6406      6560      6202      5985      6440      6544      6821      6688      6405
dram[16]:       6621      6574      6325      6092      6024      5866      6330      6164      5993      6083      5785      6541      6001      5890      6447      6301
dram[17]:       6383      6926      6867      5979      6795      6073      6525      6529      6186      6377      6352      6492      6498      6245      6565      6311
dram[18]:       6440      7064      6717      6686      6705      6672      6449      6329      6264      6274      6477      6104      6859      6235      6663      6855
dram[19]:       6645      7393      6422      6429      6023      6303      6102      6291      5686      6344      6212      6260      6487      6240      6786      6446
dram[20]:       6347      6721      6268      5948      5941      6361      5907      6034      6227      6315      6309      6199      6615      6374      6881      6613
dram[21]:       6179      6949      6373      6189      6330      5952      6018      6062      6108      6428      6282      6122      6524      6522      6747      6127
dram[22]:       6304      6301      6678      6237      6168      6136      5759      5772      5796      6080      6123      6071      6305      6284      6667      6864
dram[23]:       6585      6460      6039      5771      6114      5869      6101      5624      5970      5897      6021      6030      6203      6431      6000      6554
dram[24]:       6446      6580      6421      6180      6130      6117      6533      6246      5890      6458      6595      6280      6239      6539      5855      6778
dram[25]:       6461      6477      6446      6295      6318      6550      6506      6571      6017      6343      5860      6095      6464      6276      6099      6435
dram[26]:       6416      5919      6133      5988      5904      6044      6259      5722      6291      6189      6107      5850      6380      5949      6428      6178
dram[27]:       6017      6190      6006      6233      5962      6340      5926      6221      6342      6110      6274      6078      6099      6364      6294      6179
dram[28]:       6602      6542      6489      6741      6325      6085      6337      6246      6345      6314      6066      6258      6594      6303      6720      6520
dram[29]:       6535      6343      5956      6159      6011      6171      5984      6386      6485      6242      6236      6239      6328      6158      6724      6458
dram[30]:       6643      5951      5872      6121      6279      6118      6424      5892      5828      6127      5776      5985      6231      6163      6325      6502
dram[31]:       6968      6879      6805      6399      6990      6223      6880      6405      6925      6320      6404      6416      6507      6714      6854      6931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=356543 n_act=46968 n_pre=46952 n_ref_event=0 n_req=129055 n_rd=103244 n_rd_L2_A=0 n_write=0 n_wr_bk=55826 bw_util=0.2831
n_activity=349520 dram_eff=0.4551
bk0: 6622a 382973i bk1: 6520a 380030i bk2: 6405a 391449i bk3: 6589a 385929i bk4: 6329a 404672i bk5: 6277a 403917i bk6: 6348a 391974i bk7: 6487a 392812i bk8: 6539a 388113i bk9: 6405a 382672i bk10: 6535a 386304i bk11: 6533a 386289i bk12: 6485a 386015i bk13: 6386a 375472i bk14: 6413a 378958i bk15: 6371a 381695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636062
Row_Buffer_Locality_read = 0.732401
Row_Buffer_Locality_write = 0.250707
Bank_Level_Parallism = 8.974530
Bank_Level_Parallism_Col = 6.034493
Bank_Level_Parallism_Ready = 2.287509
write_to_read_ratio_blp_rw_average = 0.528753
GrpLevelPara = 3.057248 

BW Util details:
bwutil = 0.283088 
total_CMD = 561911 
util_bw = 159070 
Wasted_Col = 147642 
Wasted_Row = 18693 
Idle = 236506 

BW Util Bottlenecks: 
RCDc_limit = 166571 
RCDWRc_limit = 80222 
WTRc_limit = 83436 
RTWc_limit = 445348 
CCDLc_limit = 86713 
rwq = 0 
CCDLc_limit_alone = 48842 
WTRc_limit_alone = 76285 
RTWc_limit_alone = 414628 

Commands details: 
total_CMD = 561911 
n_nop = 356543 
Read = 103244 
Write = 0 
L2_Alloc = 0 
L2_WB = 55826 
n_act = 46968 
n_pre = 46952 
n_ref = 0 
n_req = 129055 
total_req = 159070 

Dual Bus Interface Util: 
issued_total_row = 93920 
issued_total_col = 159070 
Row_Bus_Util =  0.167144 
CoL_Bus_Util = 0.283088 
Either_Row_CoL_Bus_Util = 0.365481 
Issued_on_Two_Bus_Simul_Util = 0.084750 
issued_two_Eff = 0.231886 
queue_avg = 20.056040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.056
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=355826 n_act=47003 n_pre=46987 n_ref_event=0 n_req=129597 n_rd=103971 n_rd_L2_A=0 n_write=0 n_wr_bk=55672 bw_util=0.2841
n_activity=350728 dram_eff=0.4552
bk0: 6724a 381981i bk1: 6518a 382278i bk2: 6523a 390931i bk3: 6442a 388879i bk4: 6392a 402000i bk5: 6338a 403232i bk6: 6421a 388487i bk7: 6357a 389424i bk8: 6513a 388758i bk9: 6505a 377871i bk10: 6552a 382833i bk11: 6634a 381442i bk12: 6598a 382380i bk13: 6541a 379033i bk14: 6484a 380743i bk15: 6429a 380844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637314
Row_Buffer_Locality_read = 0.734070
Row_Buffer_Locality_write = 0.244751
Bank_Level_Parallism = 8.994020
Bank_Level_Parallism_Col = 6.075323
Bank_Level_Parallism_Ready = 2.300326
write_to_read_ratio_blp_rw_average = 0.531296
GrpLevelPara = 3.056832 

BW Util details:
bwutil = 0.284107 
total_CMD = 561911 
util_bw = 159643 
Wasted_Col = 148317 
Wasted_Row = 18819 
Idle = 235132 

BW Util Bottlenecks: 
RCDc_limit = 166858 
RCDWRc_limit = 80800 
WTRc_limit = 81734 
RTWc_limit = 456640 
CCDLc_limit = 87909 
rwq = 0 
CCDLc_limit_alone = 48928 
WTRc_limit_alone = 74722 
RTWc_limit_alone = 424671 

Commands details: 
total_CMD = 561911 
n_nop = 355826 
Read = 103971 
Write = 0 
L2_Alloc = 0 
L2_WB = 55672 
n_act = 47003 
n_pre = 46987 
n_ref = 0 
n_req = 129597 
total_req = 159643 

Dual Bus Interface Util: 
issued_total_row = 93990 
issued_total_col = 159643 
Row_Bus_Util =  0.167268 
CoL_Bus_Util = 0.284107 
Either_Row_CoL_Bus_Util = 0.366757 
Issued_on_Two_Bus_Simul_Util = 0.084618 
issued_two_Eff = 0.230720 
queue_avg = 20.229097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.2291
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=357387 n_act=46352 n_pre=46336 n_ref_event=0 n_req=128790 n_rd=103388 n_rd_L2_A=0 n_write=0 n_wr_bk=55024 bw_util=0.2819
n_activity=350771 dram_eff=0.4516
bk0: 6687a 378747i bk1: 6538a 385792i bk2: 6380a 394399i bk3: 6538a 391216i bk4: 6441a 403193i bk5: 6439a 407867i bk6: 6299a 393393i bk7: 6468a 392781i bk8: 6429a 387411i bk9: 6322a 391386i bk10: 6528a 381949i bk11: 6665a 386767i bk12: 6420a 388239i bk13: 6430a 385224i bk14: 6438a 382839i bk15: 6366a 381909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640096
Row_Buffer_Locality_read = 0.736565
Row_Buffer_Locality_write = 0.247461
Bank_Level_Parallism = 8.850852
Bank_Level_Parallism_Col = 5.997094
Bank_Level_Parallism_Ready = 2.274001
write_to_read_ratio_blp_rw_average = 0.528923
GrpLevelPara = 3.037089 

BW Util details:
bwutil = 0.281917 
total_CMD = 561911 
util_bw = 158412 
Wasted_Col = 148587 
Wasted_Row = 19100 
Idle = 235812 

BW Util Bottlenecks: 
RCDc_limit = 164677 
RCDWRc_limit = 80031 
WTRc_limit = 84298 
RTWc_limit = 445161 
CCDLc_limit = 88237 
rwq = 0 
CCDLc_limit_alone = 49105 
WTRc_limit_alone = 77000 
RTWc_limit_alone = 413327 

Commands details: 
total_CMD = 561911 
n_nop = 357387 
Read = 103388 
Write = 0 
L2_Alloc = 0 
L2_WB = 55024 
n_act = 46352 
n_pre = 46336 
n_ref = 0 
n_req = 128790 
total_req = 158412 

Dual Bus Interface Util: 
issued_total_row = 92688 
issued_total_col = 158412 
Row_Bus_Util =  0.164951 
CoL_Bus_Util = 0.281917 
Either_Row_CoL_Bus_Util = 0.363979 
Issued_on_Two_Bus_Simul_Util = 0.082889 
issued_two_Eff = 0.227729 
queue_avg = 19.673847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6738
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=357286 n_act=46662 n_pre=46646 n_ref_event=0 n_req=128443 n_rd=102801 n_rd_L2_A=0 n_write=0 n_wr_bk=55300 bw_util=0.2814
n_activity=352253 dram_eff=0.4488
bk0: 6685a 379594i bk1: 6409a 386548i bk2: 6386a 391504i bk3: 6468a 393509i bk4: 6359a 407063i bk5: 6310a 402113i bk6: 6215a 392035i bk7: 6251a 391625i bk8: 6391a 386667i bk9: 6521a 390003i bk10: 6665a 386136i bk11: 6562a 386229i bk12: 6420a 385449i bk13: 6360a 384739i bk14: 6435a 381982i bk15: 6364a 381466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636710
Row_Buffer_Locality_read = 0.734127
Row_Buffer_Locality_write = 0.246159
Bank_Level_Parallism = 8.844371
Bank_Level_Parallism_Col = 5.965000
Bank_Level_Parallism_Ready = 2.285153
write_to_read_ratio_blp_rw_average = 0.529922
GrpLevelPara = 3.024331 

BW Util details:
bwutil = 0.281363 
total_CMD = 561911 
util_bw = 158101 
Wasted_Col = 149352 
Wasted_Row = 19575 
Idle = 234883 

BW Util Bottlenecks: 
RCDc_limit = 165884 
RCDWRc_limit = 81226 
WTRc_limit = 82061 
RTWc_limit = 443294 
CCDLc_limit = 86083 
rwq = 0 
CCDLc_limit_alone = 48331 
WTRc_limit_alone = 75335 
RTWc_limit_alone = 412268 

Commands details: 
total_CMD = 561911 
n_nop = 357286 
Read = 102801 
Write = 0 
L2_Alloc = 0 
L2_WB = 55300 
n_act = 46662 
n_pre = 46646 
n_ref = 0 
n_req = 128443 
total_req = 158101 

Dual Bus Interface Util: 
issued_total_row = 93308 
issued_total_col = 158101 
Row_Bus_Util =  0.166055 
CoL_Bus_Util = 0.281363 
Either_Row_CoL_Bus_Util = 0.364159 
Issued_on_Two_Bus_Simul_Util = 0.083259 
issued_two_Eff = 0.228633 
queue_avg = 19.585081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5851
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=357677 n_act=46657 n_pre=46641 n_ref_event=0 n_req=127713 n_rd=102327 n_rd_L2_A=0 n_write=0 n_wr_bk=54995 bw_util=0.28
n_activity=350825 dram_eff=0.4484
bk0: 6641a 383789i bk1: 6512a 387616i bk2: 6435a 390928i bk3: 6214a 393387i bk4: 6341a 401059i bk5: 6285a 401828i bk6: 6419a 393612i bk7: 6438a 395965i bk8: 6224a 394256i bk9: 6208a 389586i bk10: 6391a 387829i bk11: 6490a 390744i bk12: 6396a 387699i bk13: 6437a 382900i bk14: 6386a 386776i bk15: 6510a 386247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634673
Row_Buffer_Locality_read = 0.732192
Row_Buffer_Locality_write = 0.241590
Bank_Level_Parallism = 8.765802
Bank_Level_Parallism_Col = 5.892687
Bank_Level_Parallism_Ready = 2.250111
write_to_read_ratio_blp_rw_average = 0.525810
GrpLevelPara = 3.016701 

BW Util details:
bwutil = 0.279977 
total_CMD = 561911 
util_bw = 157322 
Wasted_Col = 150174 
Wasted_Row = 19236 
Idle = 235179 

BW Util Bottlenecks: 
RCDc_limit = 167582 
RCDWRc_limit = 81347 
WTRc_limit = 85231 
RTWc_limit = 434847 
CCDLc_limit = 85951 
rwq = 0 
CCDLc_limit_alone = 48422 
WTRc_limit_alone = 77767 
RTWc_limit_alone = 404782 

Commands details: 
total_CMD = 561911 
n_nop = 357677 
Read = 102327 
Write = 0 
L2_Alloc = 0 
L2_WB = 54995 
n_act = 46657 
n_pre = 46641 
n_ref = 0 
n_req = 127713 
total_req = 157322 

Dual Bus Interface Util: 
issued_total_row = 93298 
issued_total_col = 157322 
Row_Bus_Util =  0.166037 
CoL_Bus_Util = 0.279977 
Either_Row_CoL_Bus_Util = 0.363463 
Issued_on_Two_Bus_Simul_Util = 0.082550 
issued_two_Eff = 0.227122 
queue_avg = 19.126764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1268
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=358037 n_act=46587 n_pre=46571 n_ref_event=0 n_req=128240 n_rd=102743 n_rd_L2_A=0 n_write=0 n_wr_bk=55049 bw_util=0.2808
n_activity=355866 dram_eff=0.4434
bk0: 6602a 382638i bk1: 6558a 381058i bk2: 6497a 391099i bk3: 6351a 393556i bk4: 6370a 401799i bk5: 6348a 404706i bk6: 6412a 395743i bk7: 6312a 392728i bk8: 6248a 391340i bk9: 6360a 389152i bk10: 6313a 390330i bk11: 6501a 384862i bk12: 6424a 385682i bk13: 6405a 379831i bk14: 6495a 387352i bk15: 6547a 382261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636720
Row_Buffer_Locality_read = 0.733724
Row_Buffer_Locality_write = 0.245833
Bank_Level_Parallism = 8.845046
Bank_Level_Parallism_Col = 5.973355
Bank_Level_Parallism_Ready = 2.280166
write_to_read_ratio_blp_rw_average = 0.528842
GrpLevelPara = 3.032085 

BW Util details:
bwutil = 0.280813 
total_CMD = 561911 
util_bw = 157792 
Wasted_Col = 148816 
Wasted_Row = 19527 
Idle = 235776 

BW Util Bottlenecks: 
RCDc_limit = 165926 
RCDWRc_limit = 80495 
WTRc_limit = 81976 
RTWc_limit = 444875 
CCDLc_limit = 86278 
rwq = 0 
CCDLc_limit_alone = 47920 
WTRc_limit_alone = 75166 
RTWc_limit_alone = 413327 

Commands details: 
total_CMD = 561911 
n_nop = 358037 
Read = 102743 
Write = 0 
L2_Alloc = 0 
L2_WB = 55049 
n_act = 46587 
n_pre = 46571 
n_ref = 0 
n_req = 128240 
total_req = 157792 

Dual Bus Interface Util: 
issued_total_row = 93158 
issued_total_col = 157792 
Row_Bus_Util =  0.165788 
CoL_Bus_Util = 0.280813 
Either_Row_CoL_Bus_Util = 0.362823 
Issued_on_Two_Bus_Simul_Util = 0.083778 
issued_two_Eff = 0.230907 
queue_avg = 19.426468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4265
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=355599 n_act=47212 n_pre=47196 n_ref_event=0 n_req=130229 n_rd=104249 n_rd_L2_A=0 n_write=0 n_wr_bk=55733 bw_util=0.2847
n_activity=351987 dram_eff=0.4545
bk0: 6780a 380831i bk1: 6641a 379928i bk2: 6395a 384030i bk3: 6506a 388706i bk4: 6473a 398395i bk5: 6447a 398879i bk6: 6395a 392541i bk7: 6443a 388456i bk8: 6437a 386809i bk9: 6515a 381854i bk10: 6510a 383367i bk11: 6690a 382252i bk12: 6439a 382688i bk13: 6473a 383181i bk14: 6528a 381251i bk15: 6577a 381251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637469
Row_Buffer_Locality_read = 0.734933
Row_Buffer_Locality_write = 0.246382
Bank_Level_Parallism = 9.016394
Bank_Level_Parallism_Col = 6.067512
Bank_Level_Parallism_Ready = 2.284988
write_to_read_ratio_blp_rw_average = 0.530981
GrpLevelPara = 3.059615 

BW Util details:
bwutil = 0.284711 
total_CMD = 561911 
util_bw = 159982 
Wasted_Col = 147908 
Wasted_Row = 18891 
Idle = 235130 

BW Util Bottlenecks: 
RCDc_limit = 165627 
RCDWRc_limit = 80949 
WTRc_limit = 83350 
RTWc_limit = 452240 
CCDLc_limit = 89730 
rwq = 0 
CCDLc_limit_alone = 49575 
WTRc_limit_alone = 75954 
RTWc_limit_alone = 419481 

Commands details: 
total_CMD = 561911 
n_nop = 355599 
Read = 104249 
Write = 0 
L2_Alloc = 0 
L2_WB = 55733 
n_act = 47212 
n_pre = 47196 
n_ref = 0 
n_req = 130229 
total_req = 159982 

Dual Bus Interface Util: 
issued_total_row = 94408 
issued_total_col = 159982 
Row_Bus_Util =  0.168012 
CoL_Bus_Util = 0.284711 
Either_Row_CoL_Bus_Util = 0.367161 
Issued_on_Two_Bus_Simul_Util = 0.085562 
issued_two_Eff = 0.233035 
queue_avg = 20.269363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.2694
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=354684 n_act=47404 n_pre=47388 n_ref_event=0 n_req=130638 n_rd=104620 n_rd_L2_A=0 n_write=0 n_wr_bk=56000 bw_util=0.2858
n_activity=350532 dram_eff=0.4582
bk0: 6650a 380708i bk1: 6657a 376905i bk2: 6598a 385847i bk3: 6618a 387761i bk4: 6443a 400179i bk5: 6499a 395950i bk6: 6505a 389270i bk7: 6402a 388518i bk8: 6398a 384437i bk9: 6565a 385318i bk10: 6483a 382968i bk11: 6691a 384066i bk12: 6489a 379124i bk13: 6622a 377787i bk14: 6529a 379931i bk15: 6471a 381962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637135
Row_Buffer_Locality_read = 0.734401
Row_Buffer_Locality_write = 0.246022
Bank_Level_Parallism = 9.060115
Bank_Level_Parallism_Col = 6.094094
Bank_Level_Parallism_Ready = 2.286789
write_to_read_ratio_blp_rw_average = 0.532145
GrpLevelPara = 3.067905 

BW Util details:
bwutil = 0.285846 
total_CMD = 561911 
util_bw = 160620 
Wasted_Col = 147709 
Wasted_Row = 18431 
Idle = 235151 

BW Util Bottlenecks: 
RCDc_limit = 166673 
RCDWRc_limit = 81228 
WTRc_limit = 82453 
RTWc_limit = 461817 
CCDLc_limit = 89655 
rwq = 0 
CCDLc_limit_alone = 49497 
WTRc_limit_alone = 75270 
RTWc_limit_alone = 428842 

Commands details: 
total_CMD = 561911 
n_nop = 354684 
Read = 104620 
Write = 0 
L2_Alloc = 0 
L2_WB = 56000 
n_act = 47404 
n_pre = 47388 
n_ref = 0 
n_req = 130638 
total_req = 160620 

Dual Bus Interface Util: 
issued_total_row = 94792 
issued_total_col = 160620 
Row_Bus_Util =  0.168696 
CoL_Bus_Util = 0.285846 
Either_Row_CoL_Bus_Util = 0.368790 
Issued_on_Two_Bus_Simul_Util = 0.085752 
issued_two_Eff = 0.232523 
queue_avg = 20.505949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.5059
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=356521 n_act=47027 n_pre=47011 n_ref_event=0 n_req=129200 n_rd=103444 n_rd_L2_A=0 n_write=0 n_wr_bk=55491 bw_util=0.2828
n_activity=349147 dram_eff=0.4552
bk0: 6595a 379650i bk1: 6589a 381320i bk2: 6574a 387819i bk3: 6457a 389117i bk4: 6504a 402915i bk5: 6424a 401983i bk6: 6340a 392857i bk7: 6334a 391743i bk8: 6222a 388604i bk9: 6342a 387472i bk10: 6519a 382429i bk11: 6488a 385320i bk12: 6504a 383999i bk13: 6532a 379095i bk14: 6623a 382902i bk15: 6397a 380147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636014
Row_Buffer_Locality_read = 0.733121
Row_Buffer_Locality_write = 0.246001
Bank_Level_Parallism = 8.970373
Bank_Level_Parallism_Col = 6.027891
Bank_Level_Parallism_Ready = 2.284808
write_to_read_ratio_blp_rw_average = 0.531820
GrpLevelPara = 3.055075 

BW Util details:
bwutil = 0.282847 
total_CMD = 561911 
util_bw = 158935 
Wasted_Col = 148408 
Wasted_Row = 18441 
Idle = 236127 

BW Util Bottlenecks: 
RCDc_limit = 167052 
RCDWRc_limit = 81236 
WTRc_limit = 82080 
RTWc_limit = 450837 
CCDLc_limit = 87263 
rwq = 0 
CCDLc_limit_alone = 48801 
WTRc_limit_alone = 75196 
RTWc_limit_alone = 419259 

Commands details: 
total_CMD = 561911 
n_nop = 356521 
Read = 103444 
Write = 0 
L2_Alloc = 0 
L2_WB = 55491 
n_act = 47027 
n_pre = 47011 
n_ref = 0 
n_req = 129200 
total_req = 158935 

Dual Bus Interface Util: 
issued_total_row = 94038 
issued_total_col = 158935 
Row_Bus_Util =  0.167354 
CoL_Bus_Util = 0.282847 
Either_Row_CoL_Bus_Util = 0.365521 
Issued_on_Two_Bus_Simul_Util = 0.084681 
issued_two_Eff = 0.231671 
queue_avg = 20.032907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.0329
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=357126 n_act=46634 n_pre=46618 n_ref_event=0 n_req=128910 n_rd=103290 n_rd_L2_A=0 n_write=0 n_wr_bk=55174 bw_util=0.282
n_activity=350598 dram_eff=0.452
bk0: 6596a 385499i bk1: 6541a 385097i bk2: 6541a 387146i bk3: 6511a 391666i bk4: 6552a 403537i bk5: 6302a 404746i bk6: 6201a 399353i bk7: 6389a 394235i bk8: 6273a 381990i bk9: 6450a 388195i bk10: 6580a 380202i bk11: 6541a 383086i bk12: 6367a 382420i bk13: 6474a 386124i bk14: 6608a 385397i bk15: 6364a 380917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638244
Row_Buffer_Locality_read = 0.735812
Row_Buffer_Locality_write = 0.244887
Bank_Level_Parallism = 8.876130
Bank_Level_Parallism_Col = 5.989433
Bank_Level_Parallism_Ready = 2.268932
write_to_read_ratio_blp_rw_average = 0.533560
GrpLevelPara = 3.042818 

BW Util details:
bwutil = 0.282009 
total_CMD = 561911 
util_bw = 158464 
Wasted_Col = 149313 
Wasted_Row = 18928 
Idle = 235206 

BW Util Bottlenecks: 
RCDc_limit = 165813 
RCDWRc_limit = 81137 
WTRc_limit = 84042 
RTWc_limit = 449287 
CCDLc_limit = 88806 
rwq = 0 
CCDLc_limit_alone = 49105 
WTRc_limit_alone = 76690 
RTWc_limit_alone = 416938 

Commands details: 
total_CMD = 561911 
n_nop = 357126 
Read = 103290 
Write = 0 
L2_Alloc = 0 
L2_WB = 55174 
n_act = 46634 
n_pre = 46618 
n_ref = 0 
n_req = 128910 
total_req = 158464 

Dual Bus Interface Util: 
issued_total_row = 93252 
issued_total_col = 158464 
Row_Bus_Util =  0.165955 
CoL_Bus_Util = 0.282009 
Either_Row_CoL_Bus_Util = 0.364444 
Issued_on_Two_Bus_Simul_Util = 0.083520 
issued_two_Eff = 0.229172 
queue_avg = 19.681957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.682
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=356178 n_act=46808 n_pre=46792 n_ref_event=0 n_req=129692 n_rd=104001 n_rd_L2_A=0 n_write=0 n_wr_bk=55372 bw_util=0.2836
n_activity=350867 dram_eff=0.4542
bk0: 6744a 380639i bk1: 6639a 382029i bk2: 6450a 388916i bk3: 6550a 392125i bk4: 6553a 400094i bk5: 6405a 403671i bk6: 6487a 389181i bk7: 6238a 397064i bk8: 6423a 384169i bk9: 6545a 384265i bk10: 6526a 383412i bk11: 6671a 383076i bk12: 6367a 384001i bk13: 6373a 382167i bk14: 6593a 378501i bk15: 6437a 380008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639083
Row_Buffer_Locality_read = 0.735522
Row_Buffer_Locality_write = 0.248686
Bank_Level_Parallism = 8.965806
Bank_Level_Parallism_Col = 6.027600
Bank_Level_Parallism_Ready = 2.275498
write_to_read_ratio_blp_rw_average = 0.534431
GrpLevelPara = 3.058053 

BW Util details:
bwutil = 0.283627 
total_CMD = 561911 
util_bw = 159373 
Wasted_Col = 148718 
Wasted_Row = 18366 
Idle = 235454 

BW Util Bottlenecks: 
RCDc_limit = 166544 
RCDWRc_limit = 81570 
WTRc_limit = 83111 
RTWc_limit = 458022 
CCDLc_limit = 89713 
rwq = 0 
CCDLc_limit_alone = 50151 
WTRc_limit_alone = 76039 
RTWc_limit_alone = 425532 

Commands details: 
total_CMD = 561911 
n_nop = 356178 
Read = 104001 
Write = 0 
L2_Alloc = 0 
L2_WB = 55372 
n_act = 46808 
n_pre = 46792 
n_ref = 0 
n_req = 129692 
total_req = 159373 

Dual Bus Interface Util: 
issued_total_row = 93600 
issued_total_col = 159373 
Row_Bus_Util =  0.166574 
CoL_Bus_Util = 0.283627 
Either_Row_CoL_Bus_Util = 0.366131 
Issued_on_Two_Bus_Simul_Util = 0.084070 
issued_two_Eff = 0.229618 
queue_avg = 20.487875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.4879
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=356979 n_act=46704 n_pre=46688 n_ref_event=0 n_req=128803 n_rd=103184 n_rd_L2_A=0 n_write=0 n_wr_bk=55302 bw_util=0.282
n_activity=351819 dram_eff=0.4505
bk0: 6671a 382924i bk1: 6510a 381539i bk2: 6445a 388018i bk3: 6311a 394839i bk4: 6358a 405502i bk5: 6402a 403547i bk6: 6406a 393843i bk7: 6352a 392469i bk8: 6357a 387746i bk9: 6535a 381101i bk10: 6430a 389142i bk11: 6722a 385012i bk12: 6374a 385705i bk13: 6393a 380927i bk14: 6616a 381636i bk15: 6302a 387544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637400
Row_Buffer_Locality_read = 0.734290
Row_Buffer_Locality_write = 0.247160
Bank_Level_Parallism = 8.855535
Bank_Level_Parallism_Col = 5.988949
Bank_Level_Parallism_Ready = 2.286114
write_to_read_ratio_blp_rw_average = 0.527669
GrpLevelPara = 3.034135 

BW Util details:
bwutil = 0.282048 
total_CMD = 561911 
util_bw = 158486 
Wasted_Col = 149166 
Wasted_Row = 19588 
Idle = 234671 

BW Util Bottlenecks: 
RCDc_limit = 166270 
RCDWRc_limit = 80666 
WTRc_limit = 83202 
RTWc_limit = 444060 
CCDLc_limit = 87563 
rwq = 0 
CCDLc_limit_alone = 48514 
WTRc_limit_alone = 76048 
RTWc_limit_alone = 412165 

Commands details: 
total_CMD = 561911 
n_nop = 356979 
Read = 103184 
Write = 0 
L2_Alloc = 0 
L2_WB = 55302 
n_act = 46704 
n_pre = 46688 
n_ref = 0 
n_req = 128803 
total_req = 158486 

Dual Bus Interface Util: 
issued_total_row = 93392 
issued_total_col = 158486 
Row_Bus_Util =  0.166204 
CoL_Bus_Util = 0.282048 
Either_Row_CoL_Bus_Util = 0.364705 
Issued_on_Two_Bus_Simul_Util = 0.083547 
issued_two_Eff = 0.229081 
queue_avg = 19.712210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7122
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=356978 n_act=46860 n_pre=46844 n_ref_event=0 n_req=128939 n_rd=103090 n_rd_L2_A=0 n_write=0 n_wr_bk=55406 bw_util=0.2821
n_activity=351604 dram_eff=0.4508
bk0: 6536a 381772i bk1: 6654a 385889i bk2: 6463a 387841i bk3: 6491a 390120i bk4: 6345a 402115i bk5: 6323a 404351i bk6: 6382a 391697i bk7: 6395a 390662i bk8: 6280a 385958i bk9: 6467a 388848i bk10: 6619a 383447i bk11: 6594a 384349i bk12: 6429a 386760i bk13: 6317a 382169i bk14: 6442a 383902i bk15: 6353a 383904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636572
Row_Buffer_Locality_read = 0.733990
Row_Buffer_Locality_write = 0.248056
Bank_Level_Parallism = 8.894705
Bank_Level_Parallism_Col = 5.996838
Bank_Level_Parallism_Ready = 2.277685
write_to_read_ratio_blp_rw_average = 0.529844
GrpLevelPara = 3.046636 

BW Util details:
bwutil = 0.282066 
total_CMD = 561911 
util_bw = 158496 
Wasted_Col = 148723 
Wasted_Row = 19462 
Idle = 235230 

BW Util Bottlenecks: 
RCDc_limit = 165758 
RCDWRc_limit = 81740 
WTRc_limit = 84206 
RTWc_limit = 447858 
CCDLc_limit = 86537 
rwq = 0 
CCDLc_limit_alone = 47646 
WTRc_limit_alone = 76988 
RTWc_limit_alone = 416185 

Commands details: 
total_CMD = 561911 
n_nop = 356978 
Read = 103090 
Write = 0 
L2_Alloc = 0 
L2_WB = 55406 
n_act = 46860 
n_pre = 46844 
n_ref = 0 
n_req = 128939 
total_req = 158496 

Dual Bus Interface Util: 
issued_total_row = 93704 
issued_total_col = 158496 
Row_Bus_Util =  0.166760 
CoL_Bus_Util = 0.282066 
Either_Row_CoL_Bus_Util = 0.364707 
Issued_on_Two_Bus_Simul_Util = 0.084118 
issued_two_Eff = 0.230646 
queue_avg = 19.867414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8674
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=358387 n_act=46272 n_pre=46256 n_ref_event=0 n_req=128009 n_rd=102404 n_rd_L2_A=0 n_write=0 n_wr_bk=55282 bw_util=0.2806
n_activity=348140 dram_eff=0.4529
bk0: 6558a 384626i bk1: 6567a 383012i bk2: 6406a 393108i bk3: 6487a 398353i bk4: 6288a 407471i bk5: 6322a 400879i bk6: 6385a 389498i bk7: 6349a 393529i bk8: 6322a 392402i bk9: 6456a 384261i bk10: 6387a 385638i bk11: 6490a 387245i bk12: 6259a 389179i bk13: 6388a 385306i bk14: 6420a 384050i bk15: 6320a 384672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638525
Row_Buffer_Locality_read = 0.735938
Row_Buffer_Locality_write = 0.248936
Bank_Level_Parallism = 8.852697
Bank_Level_Parallism_Col = 5.972071
Bank_Level_Parallism_Ready = 2.268014
write_to_read_ratio_blp_rw_average = 0.531471
GrpLevelPara = 3.039933 

BW Util details:
bwutil = 0.280625 
total_CMD = 561911 
util_bw = 157686 
Wasted_Col = 148145 
Wasted_Row = 18969 
Idle = 237111 

BW Util Bottlenecks: 
RCDc_limit = 163472 
RCDWRc_limit = 80990 
WTRc_limit = 81078 
RTWc_limit = 445374 
CCDLc_limit = 87143 
rwq = 0 
CCDLc_limit_alone = 48777 
WTRc_limit_alone = 74172 
RTWc_limit_alone = 413914 

Commands details: 
total_CMD = 561911 
n_nop = 358387 
Read = 102404 
Write = 0 
L2_Alloc = 0 
L2_WB = 55282 
n_act = 46272 
n_pre = 46256 
n_ref = 0 
n_req = 128009 
total_req = 157686 

Dual Bus Interface Util: 
issued_total_row = 92528 
issued_total_col = 157686 
Row_Bus_Util =  0.164667 
CoL_Bus_Util = 0.280625 
Either_Row_CoL_Bus_Util = 0.362200 
Issued_on_Two_Bus_Simul_Util = 0.083091 
issued_two_Eff = 0.229408 
queue_avg = 19.441685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4417
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=357704 n_act=46528 n_pre=46512 n_ref_event=0 n_req=128338 n_rd=102650 n_rd_L2_A=0 n_write=0 n_wr_bk=55559 bw_util=0.2816
n_activity=349824 dram_eff=0.4523
bk0: 6631a 383151i bk1: 6613a 383642i bk2: 6419a 390076i bk3: 6431a 390186i bk4: 6358a 405166i bk5: 6196a 403240i bk6: 6149a 392805i bk7: 6407a 390086i bk8: 6330a 389374i bk9: 6470a 386895i bk10: 6474a 381044i bk11: 6504a 389169i bk12: 6394a 383399i bk13: 6472a 383195i bk14: 6418a 382478i bk15: 6384a 382576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637457
Row_Buffer_Locality_read = 0.735753
Row_Buffer_Locality_write = 0.244667
Bank_Level_Parallism = 8.906281
Bank_Level_Parallism_Col = 6.023839
Bank_Level_Parallism_Ready = 2.299913
write_to_read_ratio_blp_rw_average = 0.530966
GrpLevelPara = 3.042269 

BW Util details:
bwutil = 0.281555 
total_CMD = 561911 
util_bw = 158209 
Wasted_Col = 148597 
Wasted_Row = 19080 
Idle = 236025 

BW Util Bottlenecks: 
RCDc_limit = 164313 
RCDWRc_limit = 81388 
WTRc_limit = 83061 
RTWc_limit = 450928 
CCDLc_limit = 87648 
rwq = 0 
CCDLc_limit_alone = 48374 
WTRc_limit_alone = 75700 
RTWc_limit_alone = 419015 

Commands details: 
total_CMD = 561911 
n_nop = 357704 
Read = 102650 
Write = 0 
L2_Alloc = 0 
L2_WB = 55559 
n_act = 46528 
n_pre = 46512 
n_ref = 0 
n_req = 128338 
total_req = 158209 

Dual Bus Interface Util: 
issued_total_row = 93040 
issued_total_col = 158209 
Row_Bus_Util =  0.165578 
CoL_Bus_Util = 0.281555 
Either_Row_CoL_Bus_Util = 0.363415 
Issued_on_Two_Bus_Simul_Util = 0.083718 
issued_two_Eff = 0.230364 
queue_avg = 19.884865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8849
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=356153 n_act=46853 n_pre=46837 n_ref_event=0 n_req=129509 n_rd=103774 n_rd_L2_A=0 n_write=0 n_wr_bk=55700 bw_util=0.2838
n_activity=350292 dram_eff=0.4553
bk0: 6678a 385713i bk1: 6633a 384421i bk2: 6481a 392965i bk3: 6478a 394294i bk4: 6407a 404360i bk5: 6363a 396740i bk6: 6135a 395890i bk7: 6446a 390569i bk8: 6453a 386812i bk9: 6484a 390664i bk10: 6518a 381733i bk11: 6537a 385882i bk12: 6517a 382940i bk13: 6640a 379400i bk14: 6520a 383361i bk15: 6484a 380971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638226
Row_Buffer_Locality_read = 0.735502
Row_Buffer_Locality_write = 0.245969
Bank_Level_Parallism = 8.909405
Bank_Level_Parallism_Col = 5.992942
Bank_Level_Parallism_Ready = 2.278215
write_to_read_ratio_blp_rw_average = 0.528384
GrpLevelPara = 3.047470 

BW Util details:
bwutil = 0.283807 
total_CMD = 561911 
util_bw = 159474 
Wasted_Col = 147521 
Wasted_Row = 18882 
Idle = 236034 

BW Util Bottlenecks: 
RCDc_limit = 164716 
RCDWRc_limit = 80281 
WTRc_limit = 83566 
RTWc_limit = 439702 
CCDLc_limit = 85877 
rwq = 0 
CCDLc_limit_alone = 48185 
WTRc_limit_alone = 76421 
RTWc_limit_alone = 409155 

Commands details: 
total_CMD = 561911 
n_nop = 356153 
Read = 103774 
Write = 0 
L2_Alloc = 0 
L2_WB = 55700 
n_act = 46853 
n_pre = 46837 
n_ref = 0 
n_req = 129509 
total_req = 159474 

Dual Bus Interface Util: 
issued_total_row = 93690 
issued_total_col = 159474 
Row_Bus_Util =  0.166735 
CoL_Bus_Util = 0.283807 
Either_Row_CoL_Bus_Util = 0.366175 
Issued_on_Two_Bus_Simul_Util = 0.084366 
issued_two_Eff = 0.230397 
queue_avg = 19.768291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7683
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=355217 n_act=47276 n_pre=47260 n_ref_event=0 n_req=130467 n_rd=104595 n_rd_L2_A=0 n_write=0 n_wr_bk=55792 bw_util=0.2854
n_activity=348212 dram_eff=0.4606
bk0: 6701a 376691i bk1: 6574a 384161i bk2: 6492a 384145i bk3: 6546a 390016i bk4: 6569a 395442i bk5: 6571a 397534i bk6: 6581a 392452i bk7: 6429a 392288i bk8: 6344a 382754i bk9: 6530a 384297i bk10: 6585a 382231i bk11: 6509a 380066i bk12: 6461a 381702i bk13: 6425a 383709i bk14: 6587a 379050i bk15: 6691a 375314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637640
Row_Buffer_Locality_read = 0.734414
Row_Buffer_Locality_write = 0.246405
Bank_Level_Parallism = 9.103719
Bank_Level_Parallism_Col = 6.108820
Bank_Level_Parallism_Ready = 2.287174
write_to_read_ratio_blp_rw_average = 0.529670
GrpLevelPara = 3.068545 

BW Util details:
bwutil = 0.285431 
total_CMD = 561911 
util_bw = 160387 
Wasted_Col = 146792 
Wasted_Row = 17874 
Idle = 236858 

BW Util Bottlenecks: 
RCDc_limit = 166102 
RCDWRc_limit = 80630 
WTRc_limit = 84286 
RTWc_limit = 453851 
CCDLc_limit = 89446 
rwq = 0 
CCDLc_limit_alone = 49900 
WTRc_limit_alone = 76867 
RTWc_limit_alone = 421724 

Commands details: 
total_CMD = 561911 
n_nop = 355217 
Read = 104595 
Write = 0 
L2_Alloc = 0 
L2_WB = 55792 
n_act = 47276 
n_pre = 47260 
n_ref = 0 
n_req = 130467 
total_req = 160387 

Dual Bus Interface Util: 
issued_total_row = 94536 
issued_total_col = 160387 
Row_Bus_Util =  0.168240 
CoL_Bus_Util = 0.285431 
Either_Row_CoL_Bus_Util = 0.367841 
Issued_on_Two_Bus_Simul_Util = 0.085830 
issued_two_Eff = 0.233335 
queue_avg = 20.482563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.4826
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=354520 n_act=47620 n_pre=47604 n_ref_event=0 n_req=130803 n_rd=104435 n_rd_L2_A=0 n_write=0 n_wr_bk=56357 bw_util=0.2862
n_activity=350849 dram_eff=0.4583
bk0: 6751a 376490i bk1: 6544a 378964i bk2: 6654a 387557i bk3: 6464a 391597i bk4: 6509a 401033i bk5: 6536a 402031i bk6: 6394a 385699i bk7: 6337a 390206i bk8: 6535a 382396i bk9: 6475a 381044i bk10: 6701a 377934i bk11: 6580a 379548i bk12: 6447a 380296i bk13: 6475a 383373i bk14: 6454a 383394i bk15: 6579a 376318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.635941
Row_Buffer_Locality_read = 0.733557
Row_Buffer_Locality_write = 0.249317
Bank_Level_Parallism = 9.067180
Bank_Level_Parallism_Col = 6.074655
Bank_Level_Parallism_Ready = 2.276083
write_to_read_ratio_blp_rw_average = 0.528768
GrpLevelPara = 3.064842 

BW Util details:
bwutil = 0.286152 
total_CMD = 561911 
util_bw = 160792 
Wasted_Col = 147210 
Wasted_Row = 18836 
Idle = 235073 

BW Util Bottlenecks: 
RCDc_limit = 165624 
RCDWRc_limit = 81476 
WTRc_limit = 84506 
RTWc_limit = 449892 
CCDLc_limit = 88647 
rwq = 0 
CCDLc_limit_alone = 49384 
WTRc_limit_alone = 77136 
RTWc_limit_alone = 417999 

Commands details: 
total_CMD = 561911 
n_nop = 354520 
Read = 104435 
Write = 0 
L2_Alloc = 0 
L2_WB = 56357 
n_act = 47620 
n_pre = 47604 
n_ref = 0 
n_req = 130803 
total_req = 160792 

Dual Bus Interface Util: 
issued_total_row = 95224 
issued_total_col = 160792 
Row_Bus_Util =  0.169465 
CoL_Bus_Util = 0.286152 
Either_Row_CoL_Bus_Util = 0.369082 
Issued_on_Two_Bus_Simul_Util = 0.086535 
issued_two_Eff = 0.234461 
queue_avg = 20.617737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.6177
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=355313 n_act=47293 n_pre=47277 n_ref_event=0 n_req=129854 n_rd=103902 n_rd_L2_A=0 n_write=0 n_wr_bk=55949 bw_util=0.2845
n_activity=351413 dram_eff=0.4549
bk0: 6687a 382064i bk1: 6483a 377697i bk2: 6462a 386489i bk3: 6640a 388384i bk4: 6471a 399030i bk5: 6519a 397285i bk6: 6350a 394585i bk7: 6233a 393137i bk8: 6368a 384651i bk9: 6559a 383946i bk10: 6706a 381442i bk11: 6570a 380762i bk12: 6513a 381917i bk13: 6358a 384024i bk14: 6498a 381918i bk15: 6485a 381196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.635799
Row_Buffer_Locality_read = 0.732681
Row_Buffer_Locality_write = 0.247919
Bank_Level_Parallism = 8.980360
Bank_Level_Parallism_Col = 6.039384
Bank_Level_Parallism_Ready = 2.288381
write_to_read_ratio_blp_rw_average = 0.530131
GrpLevelPara = 3.055669 

BW Util details:
bwutil = 0.284477 
total_CMD = 561911 
util_bw = 159851 
Wasted_Col = 149088 
Wasted_Row = 18654 
Idle = 234318 

BW Util Bottlenecks: 
RCDc_limit = 167486 
RCDWRc_limit = 81238 
WTRc_limit = 84790 
RTWc_limit = 450709 
CCDLc_limit = 87901 
rwq = 0 
CCDLc_limit_alone = 48914 
WTRc_limit_alone = 77690 
RTWc_limit_alone = 418822 

Commands details: 
total_CMD = 561911 
n_nop = 355313 
Read = 103902 
Write = 0 
L2_Alloc = 0 
L2_WB = 55949 
n_act = 47293 
n_pre = 47277 
n_ref = 0 
n_req = 129854 
total_req = 159851 

Dual Bus Interface Util: 
issued_total_row = 94570 
issued_total_col = 159851 
Row_Bus_Util =  0.168301 
CoL_Bus_Util = 0.284477 
Either_Row_CoL_Bus_Util = 0.367670 
Issued_on_Two_Bus_Simul_Util = 0.085108 
issued_two_Eff = 0.231479 
queue_avg = 20.121923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1219
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=356029 n_act=46948 n_pre=46932 n_ref_event=0 n_req=129739 n_rd=103913 n_rd_L2_A=0 n_write=0 n_wr_bk=55578 bw_util=0.2838
n_activity=349004 dram_eff=0.457
bk0: 6612a 385351i bk1: 6519a 378497i bk2: 6426a 389652i bk3: 6629a 390786i bk4: 6530a 401550i bk5: 6244a 402417i bk6: 6563a 391912i bk7: 6267a 390519i bk8: 6473a 386401i bk9: 6520a 383286i bk10: 6611a 384992i bk11: 6495a 383273i bk12: 6529a 380095i bk13: 6541a 381298i bk14: 6462a 383039i bk15: 6492a 382578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638135
Row_Buffer_Locality_read = 0.735529
Row_Buffer_Locality_write = 0.246263
Bank_Level_Parallism = 8.984551
Bank_Level_Parallism_Col = 6.043510
Bank_Level_Parallism_Ready = 2.277646
write_to_read_ratio_blp_rw_average = 0.533454
GrpLevelPara = 3.058166 

BW Util details:
bwutil = 0.283837 
total_CMD = 561911 
util_bw = 159491 
Wasted_Col = 147709 
Wasted_Row = 18322 
Idle = 236389 

BW Util Bottlenecks: 
RCDc_limit = 165431 
RCDWRc_limit = 81127 
WTRc_limit = 83588 
RTWc_limit = 452852 
CCDLc_limit = 89173 
rwq = 0 
CCDLc_limit_alone = 49393 
WTRc_limit_alone = 76332 
RTWc_limit_alone = 420328 

Commands details: 
total_CMD = 561911 
n_nop = 356029 
Read = 103913 
Write = 0 
L2_Alloc = 0 
L2_WB = 55578 
n_act = 46948 
n_pre = 46932 
n_ref = 0 
n_req = 129739 
total_req = 159491 

Dual Bus Interface Util: 
issued_total_row = 93880 
issued_total_col = 159491 
Row_Bus_Util =  0.167073 
CoL_Bus_Util = 0.283837 
Either_Row_CoL_Bus_Util = 0.366396 
Issued_on_Two_Bus_Simul_Util = 0.084513 
issued_two_Eff = 0.230661 
queue_avg = 20.265495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.2655
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=355113 n_act=47305 n_pre=47289 n_ref_event=0 n_req=130241 n_rd=104334 n_rd_L2_A=0 n_write=0 n_wr_bk=55911 bw_util=0.2852
n_activity=350161 dram_eff=0.4576
bk0: 6797a 384521i bk1: 6515a 379336i bk2: 6431a 380588i bk3: 6601a 392148i bk4: 6503a 396046i bk5: 6436a 401100i bk6: 6383a 389444i bk7: 6528a 387136i bk8: 6480a 384202i bk9: 6413a 388836i bk10: 6666a 379268i bk11: 6679a 380927i bk12: 6519a 381177i bk13: 6410a 384543i bk14: 6470a 374821i bk15: 6503a 380987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636789
Row_Buffer_Locality_read = 0.734229
Row_Buffer_Locality_write = 0.244374
Bank_Level_Parallism = 9.061481
Bank_Level_Parallism_Col = 6.082094
Bank_Level_Parallism_Ready = 2.290468
write_to_read_ratio_blp_rw_average = 0.533145
GrpLevelPara = 3.063892 

BW Util details:
bwutil = 0.285179 
total_CMD = 561911 
util_bw = 160245 
Wasted_Col = 147791 
Wasted_Row = 18151 
Idle = 235724 

BW Util Bottlenecks: 
RCDc_limit = 165951 
RCDWRc_limit = 81094 
WTRc_limit = 81815 
RTWc_limit = 454945 
CCDLc_limit = 88075 
rwq = 0 
CCDLc_limit_alone = 48928 
WTRc_limit_alone = 74684 
RTWc_limit_alone = 422929 

Commands details: 
total_CMD = 561911 
n_nop = 355113 
Read = 104334 
Write = 0 
L2_Alloc = 0 
L2_WB = 55911 
n_act = 47305 
n_pre = 47289 
n_ref = 0 
n_req = 130241 
total_req = 160245 

Dual Bus Interface Util: 
issued_total_row = 94594 
issued_total_col = 160245 
Row_Bus_Util =  0.168343 
CoL_Bus_Util = 0.285179 
Either_Row_CoL_Bus_Util = 0.368026 
Issued_on_Two_Bus_Simul_Util = 0.085496 
issued_two_Eff = 0.232309 
queue_avg = 20.338863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.3389
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=354922 n_act=47432 n_pre=47416 n_ref_event=0 n_req=130564 n_rd=104446 n_rd_L2_A=0 n_write=0 n_wr_bk=56042 bw_util=0.2856
n_activity=349299 dram_eff=0.4595
bk0: 6702a 379774i bk1: 6551a 380215i bk2: 6554a 383027i bk3: 6676a 390308i bk4: 6393a 401733i bk5: 6400a 404813i bk6: 6482a 389973i bk7: 6386a 391249i bk8: 6473a 380248i bk9: 6444a 382980i bk10: 6691a 384612i bk11: 6661a 378806i bk12: 6418a 382233i bk13: 6435a 378579i bk14: 6646a 378570i bk15: 6534a 380526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636715
Row_Buffer_Locality_read = 0.733298
Row_Buffer_Locality_write = 0.250479
Bank_Level_Parallism = 9.071290
Bank_Level_Parallism_Col = 6.065911
Bank_Level_Parallism_Ready = 2.280725
write_to_read_ratio_blp_rw_average = 0.530546
GrpLevelPara = 3.067024 

BW Util details:
bwutil = 0.285611 
total_CMD = 561911 
util_bw = 160488 
Wasted_Col = 147052 
Wasted_Row = 18047 
Idle = 236324 

BW Util Bottlenecks: 
RCDc_limit = 166469 
RCDWRc_limit = 81492 
WTRc_limit = 82601 
RTWc_limit = 453237 
CCDLc_limit = 87393 
rwq = 0 
CCDLc_limit_alone = 48887 
WTRc_limit_alone = 75669 
RTWc_limit_alone = 421663 

Commands details: 
total_CMD = 561911 
n_nop = 354922 
Read = 104446 
Write = 0 
L2_Alloc = 0 
L2_WB = 56042 
n_act = 47432 
n_pre = 47416 
n_ref = 0 
n_req = 130564 
total_req = 160488 

Dual Bus Interface Util: 
issued_total_row = 94848 
issued_total_col = 160488 
Row_Bus_Util =  0.168795 
CoL_Bus_Util = 0.285611 
Either_Row_CoL_Bus_Util = 0.368366 
Issued_on_Two_Bus_Simul_Util = 0.086040 
issued_two_Eff = 0.233573 
queue_avg = 20.532370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.5324
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=355643 n_act=47195 n_pre=47179 n_ref_event=0 n_req=129979 n_rd=104081 n_rd_L2_A=0 n_write=0 n_wr_bk=55675 bw_util=0.2843
n_activity=350033 dram_eff=0.4564
bk0: 6745a 382298i bk1: 6513a 383451i bk2: 6474a 387449i bk3: 6548a 389113i bk4: 6490a 397216i bk5: 6360a 402619i bk6: 6315a 389367i bk7: 6389a 392140i bk8: 6511a 386807i bk9: 6511a 384426i bk10: 6540a 383725i bk11: 6590a 383664i bk12: 6588a 384622i bk13: 6613a 386365i bk14: 6531a 373293i bk15: 6363a 384047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636903
Row_Buffer_Locality_read = 0.733640
Row_Buffer_Locality_write = 0.248127
Bank_Level_Parallism = 8.976352
Bank_Level_Parallism_Col = 6.024231
Bank_Level_Parallism_Ready = 2.271696
write_to_read_ratio_blp_rw_average = 0.528102
GrpLevelPara = 3.056828 

BW Util details:
bwutil = 0.284308 
total_CMD = 561911 
util_bw = 159756 
Wasted_Col = 148212 
Wasted_Row = 18440 
Idle = 235503 

BW Util Bottlenecks: 
RCDc_limit = 166440 
RCDWRc_limit = 80891 
WTRc_limit = 83478 
RTWc_limit = 447979 
CCDLc_limit = 87926 
rwq = 0 
CCDLc_limit_alone = 48991 
WTRc_limit_alone = 76148 
RTWc_limit_alone = 416374 

Commands details: 
total_CMD = 561911 
n_nop = 355643 
Read = 104081 
Write = 0 
L2_Alloc = 0 
L2_WB = 55675 
n_act = 47195 
n_pre = 47179 
n_ref = 0 
n_req = 129979 
total_req = 159756 

Dual Bus Interface Util: 
issued_total_row = 94374 
issued_total_col = 159756 
Row_Bus_Util =  0.167952 
CoL_Bus_Util = 0.284308 
Either_Row_CoL_Bus_Util = 0.367083 
Issued_on_Two_Bus_Simul_Util = 0.085177 
issued_two_Eff = 0.232038 
queue_avg = 19.979662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9797
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=354672 n_act=47209 n_pre=47193 n_ref_event=0 n_req=130878 n_rd=104785 n_rd_L2_A=0 n_write=0 n_wr_bk=56034 bw_util=0.2862
n_activity=351273 dram_eff=0.4578
bk0: 6711a 380357i bk1: 6612a 381197i bk2: 6555a 387741i bk3: 6564a 386064i bk4: 6524a 397162i bk5: 6488a 399575i bk6: 6596a 388707i bk7: 6492a 384734i bk8: 6464a 378463i bk9: 6496a 382316i bk10: 6627a 383949i bk11: 6601a 381440i bk12: 6543a 382817i bk13: 6442a 382207i bk14: 6534a 380370i bk15: 6536a 378084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639290
Row_Buffer_Locality_read = 0.735840
Row_Buffer_Locality_write = 0.251562
Bank_Level_Parallism = 9.079134
Bank_Level_Parallism_Col = 6.127250
Bank_Level_Parallism_Ready = 2.284867
write_to_read_ratio_blp_rw_average = 0.532230
GrpLevelPara = 3.072015 

BW Util details:
bwutil = 0.286200 
total_CMD = 561911 
util_bw = 160819 
Wasted_Col = 147009 
Wasted_Row = 18885 
Idle = 235198 

BW Util Bottlenecks: 
RCDc_limit = 165383 
RCDWRc_limit = 81214 
WTRc_limit = 83265 
RTWc_limit = 459070 
CCDLc_limit = 88756 
rwq = 0 
CCDLc_limit_alone = 48938 
WTRc_limit_alone = 75970 
RTWc_limit_alone = 426547 

Commands details: 
total_CMD = 561911 
n_nop = 354672 
Read = 104785 
Write = 0 
L2_Alloc = 0 
L2_WB = 56034 
n_act = 47209 
n_pre = 47193 
n_ref = 0 
n_req = 130878 
total_req = 160819 

Dual Bus Interface Util: 
issued_total_row = 94402 
issued_total_col = 160819 
Row_Bus_Util =  0.168002 
CoL_Bus_Util = 0.286200 
Either_Row_CoL_Bus_Util = 0.368811 
Issued_on_Two_Bus_Simul_Util = 0.085391 
issued_two_Eff = 0.231530 
queue_avg = 20.581789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.5818
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=354396 n_act=47463 n_pre=47447 n_ref_event=0 n_req=131451 n_rd=105374 n_rd_L2_A=0 n_write=0 n_wr_bk=55757 bw_util=0.2868
n_activity=350235 dram_eff=0.4601
bk0: 6775a 380082i bk1: 6668a 377961i bk2: 6637a 383556i bk3: 6741a 384489i bk4: 6480a 400448i bk5: 6524a 399957i bk6: 6517a 386580i bk7: 6602a 386666i bk8: 6488a 381527i bk9: 6436a 383926i bk10: 6783a 375058i bk11: 6603a 383898i bk12: 6398a 378458i bk13: 6598a 379131i bk14: 6514a 382185i bk15: 6610a 379391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638930
Row_Buffer_Locality_read = 0.735153
Row_Buffer_Locality_write = 0.250105
Bank_Level_Parallism = 9.121547
Bank_Level_Parallism_Col = 6.128538
Bank_Level_Parallism_Ready = 2.278053
write_to_read_ratio_blp_rw_average = 0.530892
GrpLevelPara = 3.072763 

BW Util details:
bwutil = 0.286755 
total_CMD = 561911 
util_bw = 161131 
Wasted_Col = 147053 
Wasted_Row = 18374 
Idle = 235353 

BW Util Bottlenecks: 
RCDc_limit = 166033 
RCDWRc_limit = 80440 
WTRc_limit = 83767 
RTWc_limit = 458459 
CCDLc_limit = 90309 
rwq = 0 
CCDLc_limit_alone = 50000 
WTRc_limit_alone = 76459 
RTWc_limit_alone = 425458 

Commands details: 
total_CMD = 561911 
n_nop = 354396 
Read = 105374 
Write = 0 
L2_Alloc = 0 
L2_WB = 55757 
n_act = 47463 
n_pre = 47447 
n_ref = 0 
n_req = 131451 
total_req = 161131 

Dual Bus Interface Util: 
issued_total_row = 94910 
issued_total_col = 161131 
Row_Bus_Util =  0.168906 
CoL_Bus_Util = 0.286755 
Either_Row_CoL_Bus_Util = 0.369302 
Issued_on_Two_Bus_Simul_Util = 0.086359 
issued_two_Eff = 0.233843 
queue_avg = 21.007284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.0073
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=355383 n_act=47094 n_pre=47078 n_ref_event=0 n_req=130757 n_rd=104857 n_rd_L2_A=0 n_write=0 n_wr_bk=55793 bw_util=0.2859
n_activity=349701 dram_eff=0.4594
bk0: 6709a 381025i bk1: 6637a 381296i bk2: 6547a 384990i bk3: 6630a 387112i bk4: 6507a 404527i bk5: 6481a 399144i bk6: 6530a 391134i bk7: 6419a 389060i bk8: 6493a 388102i bk9: 6395a 385689i bk10: 6749a 382657i bk11: 6650a 378889i bk12: 6568a 379737i bk13: 6491a 384719i bk14: 6627a 377734i bk15: 6424a 379216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639836
Row_Buffer_Locality_read = 0.736851
Row_Buffer_Locality_write = 0.247066
Bank_Level_Parallism = 9.044284
Bank_Level_Parallism_Col = 6.095531
Bank_Level_Parallism_Ready = 2.287426
write_to_read_ratio_blp_rw_average = 0.531195
GrpLevelPara = 3.068539 

BW Util details:
bwutil = 0.285899 
total_CMD = 561911 
util_bw = 160650 
Wasted_Col = 146094 
Wasted_Row = 19020 
Idle = 236147 

BW Util Bottlenecks: 
RCDc_limit = 164856 
RCDWRc_limit = 80851 
WTRc_limit = 83479 
RTWc_limit = 453617 
CCDLc_limit = 88633 
rwq = 0 
CCDLc_limit_alone = 48487 
WTRc_limit_alone = 76123 
RTWc_limit_alone = 420827 

Commands details: 
total_CMD = 561911 
n_nop = 355383 
Read = 104857 
Write = 0 
L2_Alloc = 0 
L2_WB = 55793 
n_act = 47094 
n_pre = 47078 
n_ref = 0 
n_req = 130757 
total_req = 160650 

Dual Bus Interface Util: 
issued_total_row = 94172 
issued_total_col = 160650 
Row_Bus_Util =  0.167592 
CoL_Bus_Util = 0.285899 
Either_Row_CoL_Bus_Util = 0.367546 
Issued_on_Two_Bus_Simul_Util = 0.085946 
issued_two_Eff = 0.233838 
queue_avg = 20.618057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.6181
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=352139 n_act=48138 n_pre=48122 n_ref_event=0 n_req=132935 n_rd=106598 n_rd_L2_A=0 n_write=0 n_wr_bk=56281 bw_util=0.2899
n_activity=351370 dram_eff=0.4636
bk0: 6818a 373614i bk1: 6794a 376730i bk2: 6760a 385982i bk3: 6829a 379335i bk4: 6541a 397889i bk5: 6394a 398795i bk6: 6579a 387724i bk7: 6623a 383413i bk8: 6686a 376858i bk9: 6644a 378189i bk10: 6671a 376549i bk11: 6757a 374418i bk12: 6455a 379776i bk13: 6581a 372319i bk14: 6736a 374642i bk15: 6730a 372393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637883
Row_Buffer_Locality_read = 0.734254
Row_Buffer_Locality_write = 0.247826
Bank_Level_Parallism = 9.284714
Bank_Level_Parallism_Col = 6.224133
Bank_Level_Parallism_Ready = 2.293629
write_to_read_ratio_blp_rw_average = 0.535379
GrpLevelPara = 3.104766 

BW Util details:
bwutil = 0.289866 
total_CMD = 561911 
util_bw = 162879 
Wasted_Col = 146388 
Wasted_Row = 17602 
Idle = 235042 

BW Util Bottlenecks: 
RCDc_limit = 168038 
RCDWRc_limit = 81504 
WTRc_limit = 84998 
RTWc_limit = 474900 
CCDLc_limit = 91721 
rwq = 0 
CCDLc_limit_alone = 50084 
WTRc_limit_alone = 77445 
RTWc_limit_alone = 440816 

Commands details: 
total_CMD = 561911 
n_nop = 352139 
Read = 106598 
Write = 0 
L2_Alloc = 0 
L2_WB = 56281 
n_act = 48138 
n_pre = 48122 
n_ref = 0 
n_req = 132935 
total_req = 162879 

Dual Bus Interface Util: 
issued_total_row = 96260 
issued_total_col = 162879 
Row_Bus_Util =  0.171308 
CoL_Bus_Util = 0.289866 
Either_Row_CoL_Bus_Util = 0.373319 
Issued_on_Two_Bus_Simul_Util = 0.087856 
issued_two_Eff = 0.235336 
queue_avg = 21.331411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.3314
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=353888 n_act=47715 n_pre=47699 n_ref_event=0 n_req=131547 n_rd=105284 n_rd_L2_A=0 n_write=0 n_wr_bk=56263 bw_util=0.2875
n_activity=351536 dram_eff=0.4595
bk0: 6721a 378686i bk1: 6843a 377128i bk2: 6540a 385584i bk3: 6657a 384461i bk4: 6386a 399713i bk5: 6524a 396946i bk6: 6627a 390453i bk7: 6546a 386700i bk8: 6416a 380577i bk9: 6498a 383555i bk10: 6744a 378850i bk11: 6756a 378424i bk12: 6540a 376069i bk13: 6498a 377223i bk14: 6530a 376134i bk15: 6458a 377198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637278
Row_Buffer_Locality_read = 0.734699
Row_Buffer_Locality_write = 0.246735
Bank_Level_Parallism = 9.150789
Bank_Level_Parallism_Col = 6.158932
Bank_Level_Parallism_Ready = 2.294205
write_to_read_ratio_blp_rw_average = 0.531420
GrpLevelPara = 3.077858 

BW Util details:
bwutil = 0.287496 
total_CMD = 561911 
util_bw = 161547 
Wasted_Col = 146891 
Wasted_Row = 18793 
Idle = 234680 

BW Util Bottlenecks: 
RCDc_limit = 165416 
RCDWRc_limit = 81721 
WTRc_limit = 85182 
RTWc_limit = 462693 
CCDLc_limit = 89470 
rwq = 0 
CCDLc_limit_alone = 49561 
WTRc_limit_alone = 77904 
RTWc_limit_alone = 430062 

Commands details: 
total_CMD = 561911 
n_nop = 353888 
Read = 105284 
Write = 0 
L2_Alloc = 0 
L2_WB = 56263 
n_act = 47715 
n_pre = 47699 
n_ref = 0 
n_req = 131547 
total_req = 161547 

Dual Bus Interface Util: 
issued_total_row = 95414 
issued_total_col = 161547 
Row_Bus_Util =  0.169803 
CoL_Bus_Util = 0.287496 
Either_Row_CoL_Bus_Util = 0.370206 
Issued_on_Two_Bus_Simul_Util = 0.087092 
issued_two_Eff = 0.235253 
queue_avg = 20.887642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.8876
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=349850 n_act=48724 n_pre=48708 n_ref_event=0 n_req=135802 n_rd=109212 n_rd_L2_A=0 n_write=0 n_wr_bk=56661 bw_util=0.2952
n_activity=353391 dram_eff=0.4694
bk0: 6865a 373672i bk1: 6965a 374645i bk2: 6969a 376428i bk3: 6909a 381895i bk4: 6740a 393000i bk5: 6671a 393051i bk6: 6747a 381388i bk7: 6769a 382812i bk8: 6819a 375131i bk9: 6705a 373976i bk10: 6970a 372375i bk11: 6834a 371355i bk12: 6721a 373033i bk13: 6891a 369009i bk14: 6728a 374479i bk15: 6909a 369167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641213
Row_Buffer_Locality_read = 0.736641
Row_Buffer_Locality_write = 0.249267
Bank_Level_Parallism = 9.392252
Bank_Level_Parallism_Col = 6.301357
Bank_Level_Parallism_Ready = 2.308772
write_to_read_ratio_blp_rw_average = 0.532143
GrpLevelPara = 3.130374 

BW Util details:
bwutil = 0.295194 
total_CMD = 561911 
util_bw = 165873 
Wasted_Col = 144629 
Wasted_Row = 18595 
Idle = 232814 

BW Util Bottlenecks: 
RCDc_limit = 166838 
RCDWRc_limit = 79979 
WTRc_limit = 84497 
RTWc_limit = 473767 
CCDLc_limit = 91898 
rwq = 0 
CCDLc_limit_alone = 50307 
WTRc_limit_alone = 77074 
RTWc_limit_alone = 439599 

Commands details: 
total_CMD = 561911 
n_nop = 349850 
Read = 109212 
Write = 0 
L2_Alloc = 0 
L2_WB = 56661 
n_act = 48724 
n_pre = 48708 
n_ref = 0 
n_req = 135802 
total_req = 165873 

Dual Bus Interface Util: 
issued_total_row = 97432 
issued_total_col = 165873 
Row_Bus_Util =  0.173394 
CoL_Bus_Util = 0.295194 
Either_Row_CoL_Bus_Util = 0.377393 
Issued_on_Two_Bus_Simul_Util = 0.091196 
issued_two_Eff = 0.241647 
queue_avg = 22.643240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.6432
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=348014 n_act=49514 n_pre=49498 n_ref_event=0 n_req=137678 n_rd=110677 n_rd_L2_A=0 n_write=0 n_wr_bk=57168 bw_util=0.2987
n_activity=351339 dram_eff=0.4777
bk0: 6926a 369179i bk1: 7010a 369142i bk2: 6811a 370409i bk3: 7056a 372960i bk4: 6843a 390902i bk5: 6859a 386113i bk6: 6843a 373885i bk7: 6875a 375377i bk8: 6847a 367698i bk9: 6922a 369466i bk10: 7114a 364499i bk11: 6962a 365022i bk12: 6846a 365267i bk13: 6834a 365903i bk14: 6934a 366179i bk15: 6995a 365104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640364
Row_Buffer_Locality_read = 0.733124
Row_Buffer_Locality_write = 0.260139
Bank_Level_Parallism = 9.733504
Bank_Level_Parallism_Col = 6.512053
Bank_Level_Parallism_Ready = 2.343448
write_to_read_ratio_blp_rw_average = 0.534237
GrpLevelPara = 3.167548 

BW Util details:
bwutil = 0.298704 
total_CMD = 561911 
util_bw = 167845 
Wasted_Col = 143244 
Wasted_Row = 16763 
Idle = 234059 

BW Util Bottlenecks: 
RCDc_limit = 168832 
RCDWRc_limit = 79318 
WTRc_limit = 85345 
RTWc_limit = 497518 
CCDLc_limit = 94656 
rwq = 0 
CCDLc_limit_alone = 50804 
WTRc_limit_alone = 78077 
RTWc_limit_alone = 460934 

Commands details: 
total_CMD = 561911 
n_nop = 348014 
Read = 110677 
Write = 0 
L2_Alloc = 0 
L2_WB = 57168 
n_act = 49514 
n_pre = 49498 
n_ref = 0 
n_req = 137678 
total_req = 167845 

Dual Bus Interface Util: 
issued_total_row = 99012 
issued_total_col = 167845 
Row_Bus_Util =  0.176206 
CoL_Bus_Util = 0.298704 
Either_Row_CoL_Bus_Util = 0.380660 
Issued_on_Two_Bus_Simul_Util = 0.094250 
issued_two_Eff = 0.247596 
queue_avg = 24.139292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1393
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=351031 n_act=48476 n_pre=48460 n_ref_event=0 n_req=134092 n_rd=107516 n_rd_L2_A=0 n_write=0 n_wr_bk=56577 bw_util=0.292
n_activity=351676 dram_eff=0.4666
bk0: 6920a 368753i bk1: 6768a 373408i bk2: 6765a 377980i bk3: 6657a 380634i bk4: 6787a 393357i bk5: 6612a 393941i bk6: 6658a 378210i bk7: 6604a 384031i bk8: 6659a 372731i bk9: 6631a 377287i bk10: 6890a 373257i bk11: 6768a 375788i bk12: 6623a 373753i bk13: 6713a 375448i bk14: 6591a 372460i bk15: 6870a 373264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638487
Row_Buffer_Locality_read = 0.733826
Row_Buffer_Locality_write = 0.252784
Bank_Level_Parallism = 9.396545
Bank_Level_Parallism_Col = 6.316266
Bank_Level_Parallism_Ready = 2.305095
write_to_read_ratio_blp_rw_average = 0.535665
GrpLevelPara = 3.122374 

BW Util details:
bwutil = 0.292027 
total_CMD = 561911 
util_bw = 164093 
Wasted_Col = 145673 
Wasted_Row = 18053 
Idle = 234092 

BW Util Bottlenecks: 
RCDc_limit = 167459 
RCDWRc_limit = 81408 
WTRc_limit = 83222 
RTWc_limit = 483514 
CCDLc_limit = 91831 
rwq = 0 
CCDLc_limit_alone = 50298 
WTRc_limit_alone = 76006 
RTWc_limit_alone = 449197 

Commands details: 
total_CMD = 561911 
n_nop = 351031 
Read = 107516 
Write = 0 
L2_Alloc = 0 
L2_WB = 56577 
n_act = 48476 
n_pre = 48460 
n_ref = 0 
n_req = 134092 
total_req = 164093 

Dual Bus Interface Util: 
issued_total_row = 96936 
issued_total_col = 164093 
Row_Bus_Util =  0.172511 
CoL_Bus_Util = 0.292027 
Either_Row_CoL_Bus_Util = 0.375291 
Issued_on_Two_Bus_Simul_Util = 0.089247 
issued_two_Eff = 0.237808 
queue_avg = 22.035158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0352
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561911 n_nop=351052 n_act=48298 n_pre=48282 n_ref_event=0 n_req=134386 n_rd=107761 n_rd_L2_A=0 n_write=0 n_wr_bk=56660 bw_util=0.2926
n_activity=352107 dram_eff=0.467
bk0: 6885a 376150i bk1: 6785a 377085i bk2: 6882a 381414i bk3: 6820a 383767i bk4: 6601a 396062i bk5: 6562a 393645i bk6: 6728a 382303i bk7: 6591a 382981i bk8: 6594a 375063i bk9: 6681a 376082i bk10: 6861a 372787i bk11: 6913a 375831i bk12: 6737a 373573i bk13: 6667a 373107i bk14: 6649a 374721i bk15: 6805a 375680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640602
Row_Buffer_Locality_read = 0.735758
Row_Buffer_Locality_write = 0.255474
Bank_Level_Parallism = 9.323206
Bank_Level_Parallism_Col = 6.265132
Bank_Level_Parallism_Ready = 2.298654
write_to_read_ratio_blp_rw_average = 0.532252
GrpLevelPara = 3.107215 

BW Util details:
bwutil = 0.292610 
total_CMD = 561911 
util_bw = 164421 
Wasted_Col = 145292 
Wasted_Row = 17933 
Idle = 234265 

BW Util Bottlenecks: 
RCDc_limit = 166041 
RCDWRc_limit = 81311 
WTRc_limit = 86729 
RTWc_limit = 467660 
CCDLc_limit = 91242 
rwq = 0 
CCDLc_limit_alone = 50208 
WTRc_limit_alone = 79329 
RTWc_limit_alone = 434026 

Commands details: 
total_CMD = 561911 
n_nop = 351052 
Read = 107761 
Write = 0 
L2_Alloc = 0 
L2_WB = 56660 
n_act = 48298 
n_pre = 48282 
n_ref = 0 
n_req = 134386 
total_req = 164421 

Dual Bus Interface Util: 
issued_total_row = 96580 
issued_total_col = 164421 
Row_Bus_Util =  0.171878 
CoL_Bus_Util = 0.292610 
Either_Row_CoL_Bus_Util = 0.375253 
Issued_on_Two_Bus_Simul_Util = 0.089235 
issued_two_Eff = 0.237799 
queue_avg = 21.883142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.8831

========= L2 cache stats =========
L2_cache_bank[0]: Access = 185238, Miss = 91992, Miss_rate = 0.497, Pending_hits = 498, Reservation_fails = 387
L2_cache_bank[1]: Access = 185956, Miss = 92187, Miss_rate = 0.496, Pending_hits = 546, Reservation_fails = 129
L2_cache_bank[2]: Access = 185509, Miss = 92313, Miss_rate = 0.498, Pending_hits = 478, Reservation_fails = 0
L2_cache_bank[3]: Access = 185440, Miss = 92019, Miss_rate = 0.496, Pending_hits = 563, Reservation_fails = 202
L2_cache_bank[4]: Access = 184926, Miss = 91819, Miss_rate = 0.497, Pending_hits = 513, Reservation_fails = 25
L2_cache_bank[5]: Access = 185313, Miss = 91563, Miss_rate = 0.494, Pending_hits = 524, Reservation_fails = 0
L2_cache_bank[6]: Access = 184482, Miss = 91768, Miss_rate = 0.497, Pending_hits = 477, Reservation_fails = 0
L2_cache_bank[7]: Access = 184759, Miss = 91625, Miss_rate = 0.496, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[8]: Access = 184685, Miss = 90327, Miss_rate = 0.489, Pending_hits = 537, Reservation_fails = 882
L2_cache_bank[9]: Access = 185619, Miss = 91120, Miss_rate = 0.491, Pending_hits = 551, Reservation_fails = 157
L2_cache_bank[10]: Access = 184359, Miss = 91063, Miss_rate = 0.494, Pending_hits = 545, Reservation_fails = 404
L2_cache_bank[11]: Access = 299434, Miss = 184451, Miss_rate = 0.616, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[12]: Access = 184949, Miss = 91473, Miss_rate = 0.495, Pending_hits = 503, Reservation_fails = 0
L2_cache_bank[13]: Access = 185254, Miss = 92504, Miss_rate = 0.499, Pending_hits = 494, Reservation_fails = 0
L2_cache_bank[14]: Access = 185166, Miss = 91486, Miss_rate = 0.494, Pending_hits = 557, Reservation_fails = 773
L2_cache_bank[15]: Access = 186270, Miss = 93085, Miss_rate = 0.500, Pending_hits = 547, Reservation_fails = 742
L2_cache_bank[16]: Access = 185313, Miss = 91560, Miss_rate = 0.494, Pending_hits = 586, Reservation_fails = 318
L2_cache_bank[17]: Access = 185511, Miss = 91453, Miss_rate = 0.493, Pending_hits = 561, Reservation_fails = 1144
L2_cache_bank[18]: Access = 184493, Miss = 90115, Miss_rate = 0.488, Pending_hits = 514, Reservation_fails = 88
L2_cache_bank[19]: Access = 185018, Miss = 91626, Miss_rate = 0.495, Pending_hits = 502, Reservation_fails = 356
L2_cache_bank[20]: Access = 185096, Miss = 92104, Miss_rate = 0.498, Pending_hits = 650, Reservation_fails = 467
L2_cache_bank[21]: Access = 184897, Miss = 91869, Miss_rate = 0.497, Pending_hits = 615, Reservation_fails = 630
L2_cache_bank[22]: Access = 184717, Miss = 90849, Miss_rate = 0.492, Pending_hits = 494, Reservation_fails = 535
L2_cache_bank[23]: Access = 184927, Miss = 91980, Miss_rate = 0.497, Pending_hits = 536, Reservation_fails = 21
L2_cache_bank[24]: Access = 184368, Miss = 91141, Miss_rate = 0.494, Pending_hits = 529, Reservation_fails = 0
L2_cache_bank[25]: Access = 185171, Miss = 91639, Miss_rate = 0.495, Pending_hits = 569, Reservation_fails = 279
L2_cache_bank[26]: Access = 184083, Miss = 89878, Miss_rate = 0.488, Pending_hits = 485, Reservation_fails = 258
L2_cache_bank[27]: Access = 184644, Miss = 91910, Miss_rate = 0.498, Pending_hits = 565, Reservation_fails = 208
L2_cache_bank[28]: Access = 184974, Miss = 90999, Miss_rate = 0.492, Pending_hits = 587, Reservation_fails = 355
L2_cache_bank[29]: Access = 184894, Miss = 92077, Miss_rate = 0.498, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[30]: Access = 184976, Miss = 91540, Miss_rate = 0.495, Pending_hits = 559, Reservation_fails = 40
L2_cache_bank[31]: Access = 184856, Miss = 92092, Miss_rate = 0.498, Pending_hits = 508, Reservation_fails = 202
L2_cache_bank[32]: Access = 185790, Miss = 93083, Miss_rate = 0.501, Pending_hits = 625, Reservation_fails = 207
L2_cache_bank[33]: Access = 185129, Miss = 91391, Miss_rate = 0.494, Pending_hits = 565, Reservation_fails = 172
L2_cache_bank[34]: Access = 186417, Miss = 93943, Miss_rate = 0.504, Pending_hits = 564, Reservation_fails = 131
L2_cache_bank[35]: Access = 185343, Miss = 91669, Miss_rate = 0.495, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[36]: Access = 185139, Miss = 92071, Miss_rate = 0.497, Pending_hits = 542, Reservation_fails = 1031
L2_cache_bank[37]: Access = 185956, Miss = 92924, Miss_rate = 0.500, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[38]: Access = 185094, Miss = 91888, Miss_rate = 0.496, Pending_hits = 569, Reservation_fails = 9
L2_cache_bank[39]: Access = 185985, Miss = 92114, Miss_rate = 0.495, Pending_hits = 564, Reservation_fails = 58
L2_cache_bank[40]: Access = 186053, Miss = 92219, Miss_rate = 0.496, Pending_hits = 650, Reservation_fails = 328
L2_cache_bank[41]: Access = 185227, Miss = 92998, Miss_rate = 0.502, Pending_hits = 626, Reservation_fails = 36
L2_cache_bank[42]: Access = 185879, Miss = 92463, Miss_rate = 0.497, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[43]: Access = 185326, Miss = 93105, Miss_rate = 0.502, Pending_hits = 628, Reservation_fails = 0
L2_cache_bank[44]: Access = 185028, Miss = 92188, Miss_rate = 0.498, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[45]: Access = 185333, Miss = 92347, Miss_rate = 0.498, Pending_hits = 494, Reservation_fails = 709
L2_cache_bank[46]: Access = 185400, Miss = 92234, Miss_rate = 0.497, Pending_hits = 481, Reservation_fails = 517
L2_cache_bank[47]: Access = 185727, Miss = 92557, Miss_rate = 0.498, Pending_hits = 616, Reservation_fails = 127
L2_cache_bank[48]: Access = 185921, Miss = 92312, Miss_rate = 0.497, Pending_hits = 561, Reservation_fails = 254
L2_cache_bank[49]: Access = 185880, Miss = 92948, Miss_rate = 0.500, Pending_hits = 619, Reservation_fails = 343
L2_cache_bank[50]: Access = 185590, Miss = 92721, Miss_rate = 0.500, Pending_hits = 546, Reservation_fails = 404
L2_cache_bank[51]: Access = 185588, Miss = 92438, Miss_rate = 0.498, Pending_hits = 575, Reservation_fails = 77
L2_cache_bank[52]: Access = 186417, Miss = 93349, Miss_rate = 0.501, Pending_hits = 606, Reservation_fails = 319
L2_cache_bank[53]: Access = 186563, Miss = 93412, Miss_rate = 0.501, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[54]: Access = 186014, Miss = 92404, Miss_rate = 0.497, Pending_hits = 561, Reservation_fails = 124
L2_cache_bank[55]: Access = 186601, Miss = 92626, Miss_rate = 0.496, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[56]: Access = 186419, Miss = 93352, Miss_rate = 0.501, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[57]: Access = 188571, Miss = 95910, Miss_rate = 0.509, Pending_hits = 564, Reservation_fails = 828
L2_cache_bank[58]: Access = 187012, Miss = 93842, Miss_rate = 0.502, Pending_hits = 623, Reservation_fails = 305
L2_cache_bank[59]: Access = 189647, Miss = 96782, Miss_rate = 0.510, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[60]: Access = 187070, Miss = 93662, Miss_rate = 0.501, Pending_hits = 644, Reservation_fails = 0
L2_cache_bank[61]: Access = 187179, Miss = 94072, Miss_rate = 0.503, Pending_hits = 595, Reservation_fails = 108
L2_cache_bank[62]: Access = 186210, Miss = 93447, Miss_rate = 0.502, Pending_hits = 587, Reservation_fails = 187
L2_cache_bank[63]: Access = 187401, Miss = 94429, Miss_rate = 0.504, Pending_hits = 627, Reservation_fails = 16
L2_total_cache_accesses = 11992206
L2_total_cache_misses = 6000527
L2_total_cache_miss_rate = 0.5004
L2_total_cache_pending_hits = 35937
L2_total_cache_reservation_fails = 14892
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4805521
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1312487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2032463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32076
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1150221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3861
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 696725
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1958852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8214623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3809659
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14892
L2_cache_data_port_util = 0.136
L2_cache_fill_port_util = 0.070

icnt_total_pkts_mem_to_simt=11992206
icnt_total_pkts_simt_to_mem=11992206
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11992206
Req_Network_cycles = 748340
Req_Network_injected_packets_per_cycle =      16.0251 
Req_Network_conflicts_per_cycle =      24.5468
Req_Network_conflicts_per_cycle_util =      30.6979
Req_Bank_Level_Parallism =      20.0408
Req_Network_in_buffer_full_per_cycle =       0.0871
Req_Network_in_buffer_avg_util =      48.8021
Req_Network_out_buffer_full_per_cycle =       0.0929
Req_Network_out_buffer_avg_util =      23.6848

Reply_Network_injected_packets_num = 11992206
Reply_Network_cycles = 748340
Reply_Network_injected_packets_per_cycle =       16.0251
Reply_Network_conflicts_per_cycle =        9.1981
Reply_Network_conflicts_per_cycle_util =      11.4586
Reply_Bank_Level_Parallism =      19.9634
Reply_Network_in_buffer_full_per_cycle =       0.0008
Reply_Network_in_buffer_avg_util =       3.7891
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 9 sec (5169 sec)
gpgpu_simulation_rate = 87320 (inst/sec)
gpgpu_simulation_rate = 144 (cycle/sec)
gpgpu_silicon_slowdown = 7861111x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 19586
gpu_sim_insn = 17178106
gpu_ipc =     877.0604
gpu_tot_sim_cycle = 767926
gpu_tot_sim_insn = 468539463
gpu_tot_ipc =     610.1362
gpu_tot_issued_cta = 39080
gpu_occupancy = 60.2301% 
gpu_tot_occupancy = 73.6766% 
max_total_param_size = 0
gpu_stall_dramfull = 4405986
gpu_stall_icnt2sh    = 630
partiton_level_parallism =       4.1367
partiton_level_parallism_total  =      15.7219
partiton_level_parallism_util =       5.9383
partiton_level_parallism_util_total  =      19.6498
L2_BW  =     149.8489 GB/Sec
L2_BW_total  =     569.5088 GB/Sec
gpu_total_sim_rate=88822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 248153, Miss = 141207, Miss_rate = 0.569, Pending_hits = 4485, Reservation_fails = 49163
	L1D_cache_core[1]: Access = 260530, Miss = 144420, Miss_rate = 0.554, Pending_hits = 3788, Reservation_fails = 48892
	L1D_cache_core[2]: Access = 245994, Miss = 137907, Miss_rate = 0.561, Pending_hits = 3903, Reservation_fails = 42912
	L1D_cache_core[3]: Access = 248383, Miss = 141204, Miss_rate = 0.568, Pending_hits = 4460, Reservation_fails = 37293
	L1D_cache_core[4]: Access = 256892, Miss = 139214, Miss_rate = 0.542, Pending_hits = 2921, Reservation_fails = 35989
	L1D_cache_core[5]: Access = 246746, Miss = 138605, Miss_rate = 0.562, Pending_hits = 4095, Reservation_fails = 36223
	L1D_cache_core[6]: Access = 247919, Miss = 139693, Miss_rate = 0.563, Pending_hits = 4280, Reservation_fails = 37232
	L1D_cache_core[7]: Access = 249232, Miss = 143933, Miss_rate = 0.578, Pending_hits = 4996, Reservation_fails = 43611
	L1D_cache_core[8]: Access = 254745, Miss = 143594, Miss_rate = 0.564, Pending_hits = 4352, Reservation_fails = 44111
	L1D_cache_core[9]: Access = 270159, Miss = 150055, Miss_rate = 0.555, Pending_hits = 4112, Reservation_fails = 53127
	L1D_cache_core[10]: Access = 253581, Miss = 145465, Miss_rate = 0.574, Pending_hits = 5116, Reservation_fails = 41633
	L1D_cache_core[11]: Access = 251265, Miss = 141098, Miss_rate = 0.562, Pending_hits = 4017, Reservation_fails = 35794
	L1D_cache_core[12]: Access = 257984, Miss = 142802, Miss_rate = 0.554, Pending_hits = 3749, Reservation_fails = 41621
	L1D_cache_core[13]: Access = 255561, Miss = 141324, Miss_rate = 0.553, Pending_hits = 3552, Reservation_fails = 36914
	L1D_cache_core[14]: Access = 249344, Miss = 141472, Miss_rate = 0.567, Pending_hits = 4599, Reservation_fails = 39897
	L1D_cache_core[15]: Access = 256965, Miss = 142564, Miss_rate = 0.555, Pending_hits = 3839, Reservation_fails = 38913
	L1D_cache_core[16]: Access = 248474, Miss = 141359, Miss_rate = 0.569, Pending_hits = 4528, Reservation_fails = 38314
	L1D_cache_core[17]: Access = 250922, Miss = 140892, Miss_rate = 0.561, Pending_hits = 4223, Reservation_fails = 37286
	L1D_cache_core[18]: Access = 250617, Miss = 145116, Miss_rate = 0.579, Pending_hits = 5338, Reservation_fails = 50628
	L1D_cache_core[19]: Access = 250033, Miss = 141430, Miss_rate = 0.566, Pending_hits = 4348, Reservation_fails = 40435
	L1D_cache_core[20]: Access = 254664, Miss = 143733, Miss_rate = 0.564, Pending_hits = 4381, Reservation_fails = 43045
	L1D_cache_core[21]: Access = 266084, Miss = 146482, Miss_rate = 0.551, Pending_hits = 3811, Reservation_fails = 43275
	L1D_cache_core[22]: Access = 252736, Miss = 142449, Miss_rate = 0.564, Pending_hits = 4248, Reservation_fails = 35591
	L1D_cache_core[23]: Access = 249800, Miss = 142927, Miss_rate = 0.572, Pending_hits = 4857, Reservation_fails = 44338
	L1D_cache_core[24]: Access = 243317, Miss = 138333, Miss_rate = 0.569, Pending_hits = 4410, Reservation_fails = 38414
	L1D_cache_core[25]: Access = 256596, Miss = 143018, Miss_rate = 0.557, Pending_hits = 3943, Reservation_fails = 37003
	L1D_cache_core[26]: Access = 256241, Miss = 143016, Miss_rate = 0.558, Pending_hits = 4088, Reservation_fails = 39796
	L1D_cache_core[27]: Access = 248300, Miss = 141040, Miss_rate = 0.568, Pending_hits = 4505, Reservation_fails = 40777
	L1D_cache_core[28]: Access = 251989, Miss = 143801, Miss_rate = 0.571, Pending_hits = 4741, Reservation_fails = 43238
	L1D_cache_core[29]: Access = 247803, Miss = 140097, Miss_rate = 0.565, Pending_hits = 4272, Reservation_fails = 37367
	L1D_cache_core[30]: Access = 248532, Miss = 141676, Miss_rate = 0.570, Pending_hits = 4874, Reservation_fails = 41440
	L1D_cache_core[31]: Access = 258540, Miss = 144314, Miss_rate = 0.558, Pending_hits = 4073, Reservation_fails = 49526
	L1D_cache_core[32]: Access = 255468, Miss = 142124, Miss_rate = 0.556, Pending_hits = 3914, Reservation_fails = 38309
	L1D_cache_core[33]: Access = 268690, Miss = 146664, Miss_rate = 0.546, Pending_hits = 3413, Reservation_fails = 37449
	L1D_cache_core[34]: Access = 249630, Miss = 139064, Miss_rate = 0.557, Pending_hits = 3830, Reservation_fails = 32317
	L1D_cache_core[35]: Access = 260200, Miss = 145129, Miss_rate = 0.558, Pending_hits = 4118, Reservation_fails = 43846
	L1D_cache_core[36]: Access = 247406, Miss = 141451, Miss_rate = 0.572, Pending_hits = 4715, Reservation_fails = 49876
	L1D_cache_core[37]: Access = 255559, Miss = 145442, Miss_rate = 0.569, Pending_hits = 4830, Reservation_fails = 43990
	L1D_cache_core[38]: Access = 251851, Miss = 142490, Miss_rate = 0.566, Pending_hits = 4529, Reservation_fails = 47613
	L1D_cache_core[39]: Access = 253768, Miss = 145093, Miss_rate = 0.572, Pending_hits = 4753, Reservation_fails = 52785
	L1D_cache_core[40]: Access = 248927, Miss = 142610, Miss_rate = 0.573, Pending_hits = 4868, Reservation_fails = 47361
	L1D_cache_core[41]: Access = 253512, Miss = 144118, Miss_rate = 0.568, Pending_hits = 4651, Reservation_fails = 42151
	L1D_cache_core[42]: Access = 249910, Miss = 141101, Miss_rate = 0.565, Pending_hits = 4462, Reservation_fails = 41922
	L1D_cache_core[43]: Access = 256933, Miss = 147288, Miss_rate = 0.573, Pending_hits = 5057, Reservation_fails = 43236
	L1D_cache_core[44]: Access = 247292, Miss = 139162, Miss_rate = 0.563, Pending_hits = 4149, Reservation_fails = 34043
	L1D_cache_core[45]: Access = 252158, Miss = 143043, Miss_rate = 0.567, Pending_hits = 4560, Reservation_fails = 36749
	L1D_cache_core[46]: Access = 243939, Miss = 136307, Miss_rate = 0.559, Pending_hits = 3907, Reservation_fails = 36760
	L1D_cache_core[47]: Access = 246803, Miss = 139537, Miss_rate = 0.565, Pending_hits = 4289, Reservation_fails = 39359
	L1D_cache_core[48]: Access = 252644, Miss = 144183, Miss_rate = 0.571, Pending_hits = 4692, Reservation_fails = 41836
	L1D_cache_core[49]: Access = 260261, Miss = 145111, Miss_rate = 0.558, Pending_hits = 4014, Reservation_fails = 47852
	L1D_cache_core[50]: Access = 250111, Miss = 143115, Miss_rate = 0.572, Pending_hits = 4756, Reservation_fails = 42326
	L1D_cache_core[51]: Access = 250917, Miss = 144375, Miss_rate = 0.575, Pending_hits = 5061, Reservation_fails = 40186
	L1D_cache_core[52]: Access = 255973, Miss = 144936, Miss_rate = 0.566, Pending_hits = 4582, Reservation_fails = 36660
	L1D_cache_core[53]: Access = 250210, Miss = 140627, Miss_rate = 0.562, Pending_hits = 4089, Reservation_fails = 37854
	L1D_cache_core[54]: Access = 250979, Miss = 141929, Miss_rate = 0.566, Pending_hits = 4347, Reservation_fails = 41228
	L1D_cache_core[55]: Access = 247564, Miss = 141151, Miss_rate = 0.570, Pending_hits = 4445, Reservation_fails = 45063
	L1D_cache_core[56]: Access = 253385, Miss = 144116, Miss_rate = 0.569, Pending_hits = 4781, Reservation_fails = 44551
	L1D_cache_core[57]: Access = 244177, Miss = 140290, Miss_rate = 0.575, Pending_hits = 4729, Reservation_fails = 45765
	L1D_cache_core[58]: Access = 259811, Miss = 146018, Miss_rate = 0.562, Pending_hits = 4343, Reservation_fails = 48026
	L1D_cache_core[59]: Access = 259538, Miss = 142213, Miss_rate = 0.548, Pending_hits = 3312, Reservation_fails = 37326
	L1D_cache_core[60]: Access = 250868, Miss = 140108, Miss_rate = 0.558, Pending_hits = 3897, Reservation_fails = 37127
	L1D_cache_core[61]: Access = 246474, Miss = 139012, Miss_rate = 0.564, Pending_hits = 4216, Reservation_fails = 42377
	L1D_cache_core[62]: Access = 247235, Miss = 141238, Miss_rate = 0.571, Pending_hits = 4631, Reservation_fails = 48400
	L1D_cache_core[63]: Access = 257593, Miss = 143238, Miss_rate = 0.556, Pending_hits = 3866, Reservation_fails = 36765
	L1D_cache_core[64]: Access = 249569, Miss = 142036, Miss_rate = 0.569, Pending_hits = 4560, Reservation_fails = 44889
	L1D_cache_core[65]: Access = 251408, Miss = 142060, Miss_rate = 0.565, Pending_hits = 4339, Reservation_fails = 46245
	L1D_cache_core[66]: Access = 250358, Miss = 140901, Miss_rate = 0.563, Pending_hits = 4242, Reservation_fails = 37030
	L1D_cache_core[67]: Access = 248321, Miss = 142617, Miss_rate = 0.574, Pending_hits = 4983, Reservation_fails = 46873
	L1D_cache_core[68]: Access = 250090, Miss = 141528, Miss_rate = 0.566, Pending_hits = 4506, Reservation_fails = 41990
	L1D_cache_core[69]: Access = 250197, Miss = 144339, Miss_rate = 0.577, Pending_hits = 5061, Reservation_fails = 42646
	L1D_cache_core[70]: Access = 255560, Miss = 143909, Miss_rate = 0.563, Pending_hits = 4400, Reservation_fails = 42636
	L1D_cache_core[71]: Access = 252506, Miss = 141269, Miss_rate = 0.559, Pending_hits = 4105, Reservation_fails = 40245
	L1D_cache_core[72]: Access = 254070, Miss = 142243, Miss_rate = 0.560, Pending_hits = 4288, Reservation_fails = 37682
	L1D_cache_core[73]: Access = 249033, Miss = 141443, Miss_rate = 0.568, Pending_hits = 4638, Reservation_fails = 43014
	L1D_cache_core[74]: Access = 264434, Miss = 147397, Miss_rate = 0.557, Pending_hits = 4184, Reservation_fails = 44028
	L1D_cache_core[75]: Access = 251481, Miss = 144067, Miss_rate = 0.573, Pending_hits = 4930, Reservation_fails = 40581
	L1D_cache_core[76]: Access = 246936, Miss = 140699, Miss_rate = 0.570, Pending_hits = 4498, Reservation_fails = 41888
	L1D_cache_core[77]: Access = 255524, Miss = 147105, Miss_rate = 0.576, Pending_hits = 5251, Reservation_fails = 62803
	L1D_cache_core[78]: Access = 254432, Miss = 143383, Miss_rate = 0.564, Pending_hits = 4478, Reservation_fails = 39902
	L1D_cache_core[79]: Access = 250132, Miss = 140411, Miss_rate = 0.561, Pending_hits = 4092, Reservation_fails = 39961
	L1D_total_cache_accesses = 20201938
	L1D_total_cache_misses = 11401930
	L1D_total_cache_miss_rate = 0.5644
	L1D_total_cache_pending_hits = 349265
	L1D_total_cache_reservation_fails = 3357319
	L1D_cache_data_port_util = 0.167
	L1D_cache_fill_port_util = 0.163
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7782986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 345724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5363979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3299764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2849818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 345724
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 667757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3164978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16688231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3859431

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1785858
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1513906
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 57555
ctas_completed 39080, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7006, 6535, 5859, 6963, 6268, 6242, 6775, 6062, 6723, 6197, 6093, 6610, 6546, 6036, 6917, 6245, 6391, 6083, 6509, 7030, 6336, 6569, 6494, 6615, 6245, 6952, 6291, 6424, 6368, 6748, 6474, 6529, 6814, 6834, 6024, 6298, 6449, 6389, 5810, 6022, 6311, 6751, 6539, 5954, 6999, 6351, 6169, 6263, 6628, 6521, 6105, 7034, 7059, 6815, 6928, 6495, 6350, 6856, 6586, 6941, 6480, 6044, 6849, 6415, 
gpgpu_n_tot_thrd_icount = 1068025856
gpgpu_n_tot_w_icount = 33375808
gpgpu_n_stall_shd_mem = 4671742
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8213797
gpgpu_n_mem_write_global = 3859431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 39634481
gpgpu_n_store_insn = 8843872
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 120053760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4155431
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 516311
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11612162	W0_Idle:10836153	W0_Scoreboard:146270285	W1:5874939	W2:3039360	W3:2125963	W4:1706250	W5:1343158	W6:1023981	W7:768182	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11878640
single_issue_nums: WS0:8347622	WS1:8336699	WS2:8352046	WS3:8339441	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65710376 {8:8213797,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154377240 {40:3859431,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328551880 {40:8213797,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30875448 {8:3859431,}
maxmflatency = 7393 
max_icnt2mem_latency = 6342 
maxmrqlatency = 3093 
max_icnt2sh_latency = 1547 
averagemflatency = 721 
avg_icnt2mem_latency = 368 
avg_mrq_latency = 117 
avg_icnt2sh_latency = 17 
mrq_lat_table:528325 	269464 	145689 	174748 	326219 	620655 	688260 	828920 	544829 	79170 	1453 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3490089 	2994719 	2838225 	2171448 	493781 	84966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3568824 	1357484 	1065180 	1442612 	1669012 	1883696 	792010 	274920 	19490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5951144 	2027589 	1418091 	1074729 	770127 	525259 	256549 	47454 	1699 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	332 	288 	313 	267 	105 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[2]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64 
dram[3]:        65        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        65        64 
dram[5]:        64        64        64        64        64        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        65 
dram[8]:        65        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        65        64        64        64        64        64        64        64        65        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        65 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        65        65 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        65        64        64        64        65        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        67        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        65        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     14907      8637     10105      8510      9364     16959     12220     19815     28999      9693     19054     15618      9869      6710      7757     15348 
dram[1]:     11819     10613     19446      8775      9376     12568     16667     11734     13140     14013     13025     21561     12083     11356     15171      8896 
dram[2]:     15276     15143     19459     16124     12114     19689     18420     14555     13430     22948      9510      8201      9998     12302     13580     11746 
dram[3]:     13721     10079     15088     12742     16052     12517     17580     18334      9923     13263     11027     13411     11023     10265     10096     12934 
dram[4]:     11136     11810     19489      8556      9364     11886     11671     10451     15151     14892     14792     13017      9875     12192     14463      9650 
dram[5]:     11101     15688     10802      9819      9344     17394     20786     15181     17450     16515     13422     17779     11509     10523      9036     11592 
dram[6]:     15238     10522     11815     14362     12536      9887     15198     19378     23649     10099     12067     12834     10565      7663     11581     10789 
dram[7]:      9838     12379     10085     14963     18839      9952     17767     25602     10618     16136     16741     16579     15899     14159     11333      9701 
dram[8]:      8537     11911     14459     11653     15440     13135     15339     16060      8154     11609     21992     14845     11553     11897     13205     10674 
dram[9]:      8100     10316     13495     15991      9376     15200     11832     20154     11811     12778     12432     17245      9975     12888     11910      8606 
dram[10]:      8232     12726     16274     11178     15631     10305     15523     12300     16565     20486     10837     14569      7503     10996     14133     11015 
dram[11]:      8107     11206     15531     18252     16744     11874     19689     12230     10971     14276     15764     13853     11233      7867      9377     15582 
dram[12]:     10945     13818     13922      8552     12264     11262     15258     21402     13218     12027      9201     15344      8401     12351      8952     10413 
dram[13]:      8147      8300     11248     10523     10441     18265     16255     15852     15048     11978     13238     17787     13222     14607     19259     17638 
dram[14]:     11224     12380      9934     14224     11154     19965     10211     14592     12448     12010     15239     12827     11841      7693     11308      9566 
dram[15]:     11629      8399     15213      8918     11442     18337     15185     12187     15433     11954     15770     14422      6702      9005     11388     10453 
dram[16]:      9958     11973     12511     14121     16483      9923     12062     12777     11200     19224     15145     18113     10721     11143      9989     12054 
dram[17]:      9236      9960      8869     16835     13186     15406     17316     11247     18463     13809     16434     20653      8435      8345     11704      9711 
dram[18]:      8756      9591     12014      9419     16380     14113     11537     11886     24212      9887     13560     11011     11138     10416     11000      9365 
dram[19]:     14162     11750      8992     10871     12050     13859     17859     15103     14094     25648     14468     13825      9025     11646     16663     12689 
dram[20]:     10191     12385     10257      8626     19027     18214     12564     14812     13794     14422     14566     13680      8825     12275     18016     10802 
dram[21]:     10776     11794     14275      9694     16096     11097     23918     15322      9538     16780     12833      8294     13962      9429      9630     14876 
dram[22]:      9895     13389     11154     15400     17965     12589     12848     15678     11214     15478     12965     10607      7599     11642     15636     11510 
dram[23]:     14451     10944     11243      9772     15222     11682     11782     16950     14654     15704     12507     15037     13278      9280     10573      8926 
dram[24]:     14139      8288      9635     13010     16819      9371     29040     11533     11327     11927     17717     10022      7683     17547     12081     10867 
dram[25]:     11585     12035     15856     11288     13154     17734     12822     15147     14085     16899      7945     15259      7354      8787     11601     18304 
dram[26]:     10847     13022      8542     11272     18788     11986     12101     12292     15893     15196     16499     18749      9476      9336     13238     10637 
dram[27]:     11144     10884     14897     12934      9372     17332     17024     18883     16261     13368     18226     10714     13492      6777      9789     12465 
dram[28]:      8123      8884     20717     11977      9371     10541     11273     15988     13533     13946     13561     16294     10145     13151      9257      8779 
dram[29]:     11158      9824     12087     10457     13755     13526     20929     24462     15070     10015     13456     12590      8197      8743      8896      8567 
dram[30]:      8502      9623     18268     19620      9299      9348     11545     17811     15148     11152     18975      8942      9455      8939      9952     10522 
dram[31]:      9790     10619     12778     11946     11843     16290     14076     17687     11845     10671     10642     19506     10144      7065     10301     14063 
average row accesses per activate:
dram[0]:  2.698125  2.782026  2.752755  2.752422  2.871243  2.855556  2.747925  2.794596  2.853929  2.754711  2.803257  2.760935  2.784961  2.682959  2.682695  2.727090 
dram[1]:  2.785738  2.722935  2.788985  2.781239  2.826134  2.801737  2.744074  2.752246  2.762323  2.756504  2.787162  2.819402  2.796055  2.804113  2.746840  2.751087 
dram[2]:  2.720013  2.820758  2.845933  2.794828  2.896793  2.932032  2.787076  2.763067  2.777018  2.842872  2.775202  2.829744  2.791337  2.794942  2.717838  2.712525 
dram[3]:  2.738203  2.755518  2.786262  2.825736  2.870610  2.837226  2.722980  2.737483  2.746193  2.779770  2.801140  2.773396  2.757607  2.775927  2.744987  2.709419 
dram[4]:  2.732854  2.789759  2.758031  2.731724  2.737826  2.797537  2.722431  2.797962  2.791726  2.791139  2.704099  2.804378  2.779261  2.696581  2.729748  2.753260 
dram[5]:  2.755848  2.774107  2.797031  2.735882  2.892804  2.794372  2.704974  2.779923  2.765136  2.769653  2.748796  2.811372  2.767930  2.693294  2.791638  2.785930 
dram[6]:  2.779221  2.806010  2.723520  2.810923  2.794492  2.807460  2.734024  2.766827  2.829243  2.808122  2.771113  2.738607  2.775628  2.752922  2.742754  2.799466 
dram[7]:  2.757536  2.776316  2.804061  2.838174  2.849910  2.844945  2.748554  2.723317  2.785763  2.876082  2.742409  2.784366  2.729304  2.689116  2.730112  2.741860 
dram[8]:  2.727984  2.724273  2.843804  2.738394  2.821199  2.866862  2.732414  2.784961  2.768263  2.774570  2.739145  2.725458  2.767123  2.789913  2.789718  2.690987 
dram[9]:  2.797247  2.754415  2.825758  2.757966  2.840771  2.849133  2.753298  2.839541  2.743852  2.794118  2.719922  2.838401  2.722819  2.804229  2.787433  2.723098 
dram[10]:  2.812272  2.861470  2.786772  2.848538  2.853615  2.836048  2.752218  2.794433  2.787329  2.836700  2.761793  2.737807  2.777170  2.735963  2.724642  2.736842 
dram[11]:  2.798138  2.746764  2.711984  2.804301  2.816697  2.840306  2.811380  2.716285  2.838405  2.740753  2.775461  2.779723  2.801724  2.729514  2.791542  2.751455 
dram[12]:  2.778593  2.849204  2.730084  2.761580  2.793885  2.795168  2.724871  2.801540  2.769759  2.775212  2.796781  2.801811  2.768578  2.709656  2.753351  2.721719 
dram[13]:  2.770288  2.805779  2.813441  2.799231  2.817848  2.838343  2.756450  2.737297  2.790592  2.821269  2.778879  2.792133  2.744425  2.805155  2.766352  2.747526 
dram[14]:  2.740595  2.785476  2.782924  2.791883  2.900410  2.850674  2.738901  2.767579  2.774619  2.794057  2.744922  2.804422  2.740181  2.783610  2.719626  2.742771 
dram[15]:  2.782609  2.796395  2.841646  2.815138  2.863119  2.863719  2.714587  2.756710  2.802266  2.834717  2.746274  2.755355  2.752902  2.770594  2.749834  2.711097 
dram[16]:  2.758766  2.781166  2.791951  2.827216  2.822803  2.855563  2.800896  2.816068  2.763382  2.818892  2.697720  2.749584  2.778340  2.738111  2.757326  2.721617 
dram[17]:  2.699495  2.726202  2.812881  2.819701  2.848278  2.856989  2.652718  2.755895  2.783684  2.761394  2.792459  2.761764  2.801625  2.767215  2.735598  2.696543 
dram[18]:  2.762968  2.715412  2.742992  2.788546  2.833870  2.809457  2.774825  2.750000  2.760559  2.814802  2.780880  2.777888  2.714613  2.733896  2.751992  2.738135 
dram[19]:  2.790463  2.730883  2.806810  2.852708  2.882055  2.814666  2.861900  2.787535  2.752016  2.757972  2.766887  2.755950  2.727961  2.763594  2.685210  2.803195 
dram[20]:  2.767979  2.755563  2.718427  2.802613  2.853563  2.828777  2.717399  2.763889  2.755630  2.822754  2.759660  2.810811  2.791498  2.737001  2.683836  2.804481 
dram[21]:  2.769080  2.728371  2.802654  2.824394  2.858497  2.825443  2.747546  2.822019  2.722606  2.754780  2.792566  2.764377  2.771989  2.707445  2.760222  2.706732 
dram[22]:  2.784827  2.755740  2.779870  2.773469  2.840803  2.874631  2.699692  2.727616  2.831673  2.773490  2.763866  2.772169  2.786551  2.785143  2.702128  2.732974 
dram[23]:  2.761594  2.769002  2.768815  2.768584  2.879856  2.838525  2.783793  2.774050  2.760775  2.772560  2.843590  2.773798  2.802627  2.799455  2.776250  2.791778 
dram[24]:  2.778466  2.814286  2.778445  2.803218  2.882866  2.828733  2.732660  2.795152  2.801150  2.825862  2.737920  2.805387  2.712297  2.783416  2.776356  2.774503 
dram[25]:  2.816259  2.782421  2.792562  2.846048  2.842939  2.789807  2.746853  2.827756  2.819368  2.820388  2.833110  2.789631  2.745008  2.776214  2.791888  2.717686 
dram[26]:  2.779896  2.789457  2.891103  2.777741  2.822700  2.816415  2.760664  2.733267  2.800066  2.792784  2.771878  2.761382  2.752083  2.733551  2.770130  2.744852 
dram[27]:  2.789060  2.784219  2.821269  2.757195  2.771307  2.817893  2.828720  2.799794  2.749076  2.809215  2.758352  2.728672  2.774900  2.784971  2.725049  2.723026 
dram[28]:  2.741069  2.815637  2.798195  2.853854  2.836615  2.846073  2.795584  2.887246  2.786891  2.824817  2.807434  2.808442  2.741026  2.796160  2.790392  2.774398 
dram[29]:  2.823132  2.805794  2.775332  2.822330  2.896961  2.794424  2.726397  2.823181  2.811566  2.773711  2.837091  2.746708  2.792199  2.739501  2.789124  2.834989 
dram[30]:  2.798015  2.718087  2.781878  2.791010  2.891835  2.824641  2.714940  2.828061  2.801658  2.793814  2.753407  2.738684  2.743033  2.821595  2.737785  2.833659 
dram[31]:  2.822518  2.802022  2.809586  2.855601  2.917329  2.804545  2.754206  2.768121  2.760105  2.852614  2.810417  2.827148  2.791383  2.737182  2.744088  2.773432 
average row locality = 4207801/1513565 = 2.780060
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6686      6584      6469      6653      6393      6341      6396      6527      6603      6469      6599      6597      6549      6450      6477      6435 
dram[1]:      6788      6582      6587      6506      6456      6402      6469      6397      6577      6569      6616      6698      6662      6605      6548      6493 
dram[2]:      6751      6602      6444      6602      6505      6503      6347      6508      6493      6386      6592      6729      6484      6494      6502      6430 
dram[3]:      6749      6473      6450      6532      6423      6374      6263      6291      6455      6585      6729      6626      6484      6424      6499      6428 
dram[4]:      6705      6576      6499      6278      6405      6349      6459      6478      6288      6272      6455      6554      6460      6501      6450      6574 
dram[5]:      6666      6622      6561      6415      6434      6412      6444      6352      6312      6424      6377      6565      6488      6469      6559      6611 
dram[6]:      6844      6705      6459      6570      6537      6511      6429      6483      6501      6579      6574      6754      6503      6537      6592      6641 
dram[7]:      6714      6721      6662      6682      6507      6563      6545      6442      6462      6629      6547      6755      6553      6686      6593      6535 
dram[8]:      6659      6653      6638      6521      6568      6488      6380      6374      6286      6406      6583      6552      6568      6596      6687      6461 
dram[9]:      6660      6605      6605      6575      6616      6366      6241      6429      6337      6514      6644      6605      6431      6538      6672      6428 
dram[10]:      6808      6703      6514      6614      6617      6469      6527      6278      6487      6609      6590      6735      6431      6437      6657      6501 
dram[11]:      6735      6574      6509      6375      6422      6466      6446      6392      6421      6599      6494      6786      6438      6457      6680      6366 
dram[12]:      6600      6718      6527      6555      6409      6387      6422      6435      6344      6531      6683      6658      6493      6381      6506      6417 
dram[13]:      6622      6631      6470      6551      6352      6386      6425      6389      6386      6520      6451      6554      6323      6452      6484      6384 
dram[14]:      6695      6677      6483      6495      6422      6260      6189      6447      6394      6534      6538      6568      6458      6536      6482      6448 
dram[15]:      6742      6697      6545      6542      6471      6427      6175      6486      6517      6548      6582      6601      6581      6704      6584      6548 
dram[16]:      6765      6638      6556      6610      6633      6635      6621      6469      6408      6594      6649      6573      6525      6489      6651      6755 
dram[17]:      6815      6608      6718      6528      6573      6600      6434      6377      6599      6539      6765      6644      6511      6539      6518      6643 
dram[18]:      6751      6547      6526      6704      6535      6583      6390      6273      6432      6623      6770      6634      6577      6422      6562      6549 
dram[19]:      6676      6583      6490      6693      6594      6308      6603      6307      6537      6584      6675      6559      6593      6605      6526      6556 
dram[20]:      6861      6579      6495      6665      6567      6500      6423      6568      6544      6477      6730      6743      6583      6474      6534      6567 
dram[21]:      6766      6615      6618      6740      6457      6464      6522      6426      6537      6508      6755      6725      6482      6499      6710      6598 
dram[22]:      6809      6577      6538      6612      6554      6424      6355      6429      6575      6575      6604      6654      6652      6677      6595      6427 
dram[23]:      6775      6676      6619      6628      6588      6552      6636      6532      6528      6560      6691      6665      6607      6506      6598      6600 
dram[24]:      6839      6732      6701      6805      6544      6588      6557      6642      6552      6500      6847      6667      6462      6662      6578      6674 
dram[25]:      6773      6701      6611      6694      6571      6545      6570      6459      6557      6459      6813      6714      6632      6555      6691      6488 
dram[26]:      6882      6858      6824      6893      6605      6458      6619      6663      6750      6708      6735      6821      6519      6645      6800      6794 
dram[27]:      6785      6907      6604      6721      6450      6588      6667      6586      6480      6562      6808      6820      6604      6562      6594      6522 
dram[28]:      6929      7029      7033      6973      6804      6735      6787      6809      6883      6769      7034      6898      6785      6955      6792      6973 
dram[29]:      6990      7074      6875      7120      6907      6923      6883      6915      6911      6986      7178      7026      6910      6898      6998      7059 
dram[30]:      6984      6832      6829      6721      6851      6676      6698      6644      6723      6695      6954      6832      6687      6777      6655      6934 
dram[31]:      6949      6849      6946      6884      6665      6626      6768      6631      6658      6745      6925      6977      6801      6731      6713      6869 
total dram reads = 3376200
bank skew: 7178/6175 = 1.16
chip skew: 111653/103303 = 1.08
number of total write accesses:
dram[0]:      3635      3710      3372      3435      2994      3118      3231      3197      3480      3670      3568      3632      3589      3816      3736      3725 
dram[1]:      3730      3623      3372      3366      2999      3000      3229      3247      3410      3618      3544      3637      3745      3770      3721      3760 
dram[2]:      3749      3547      3268      3348      3057      2894      3206      3131      3396      3493      3602      3607      3623      3712      3732      3743 
dram[3]:      3717      3551      3341      3303      3022      3086      3161      3230      3563      3502      3470      3645      3665      3728      3755      3634 
dram[4]:      3614      3621      3429      3380      3020      3011      3183      3112      3406      3540      3562      3596      3628      3742      3646      3589 
dram[5]:      3644      3684      3380      3378      3040      2966      3007      3220      3476      3478      3475      3597      3636      3752      3639      3751 
dram[6]:      3682      3680      3453      3405      3053      3052      3048      3205      3581      3629      3631      3579      3599      3729      3737      3751 
dram[7]:      3689      3747      3523      3384      3036      3102      3154      3250      3543      3547      3572      3588      3807      3713      3749      3690 
dram[8]:      3689      3643      3448      3346      2990      3024      3181      3207      3449      3530      3654      3556      3746      3732      3729      3666 
dram[9]:      3594      3616      3449      3373      3006      3037      3081      3094      3588      3510      3641      3617      3710      3671      3636      3639 
dram[10]:      3668      3677      3412      3282      3074      3055      3154      3169      3502      3539      3576      3520      3651      3796      3693      3704 
dram[11]:      3634      3699      3399      3255      2989      3017      3217      3197      3528      3538      3503      3520      3644      3813      3790      3645 
dram[12]:      3678      3684      3501      3358      3019      3055      3122      3234      3573      3475      3617      3634      3626      3723      3603      3597 
dram[13]:      3573      3734      3436      3188      2967      3012      3235      3150      3460      3597      3654      3602      3668      3746      3734      3600 
dram[14]:      3681      3643      3434      3464      2987      3030      3235      3214      3407      3527      3646      3578      3689      3705      3710      3694 
dram[15]:      3568      3684      3505      3337      2993      3113      3197      3146      3496      3521      3768      3546      3675      3793      3730      3726 
dram[16]:      3769      3621      3501      3394      2972      2998      3207      3175      3578      3596      3528      3615      3721      3698      3776      3734 
dram[17]:      3712      3679      3527      3415      2994      3030      3280      3149      3635      3555      3730      3728      3789      3756      3655      3807 
dram[18]:      3638      3697      3452      3369      3087      3111      3236      3194      3553      3578      3657      3694      3688      3673      3712      3683 
dram[19]:      3509      3743      3459      3413      3059      3109      3205      3195      3511      3499      3639      3582      3672      3749      3621      3705 
dram[20]:      3607      3713      3506      3314      3097      3052      3241      3285      3548      3491      3689      3641      3656      3654      3770      3730 
dram[21]:      3689      3777      3479      3374      3065      3099      3262      3269      3628      3577      3570      3628      3722      3728      3722      3548 
dram[22]:      3675      3632      3438      3346      3000      3040      3195      3159      3520      3561      3698      3655      3631      3720      3789      3705 
dram[23]:      3618      3661      3428      3495      3111      3068      3197      3181      3632      3594      3591      3681      3714      3734      3641      3791 
dram[24]:      3613      3708      3469      3420      3080      3054      3194      3167      3618      3554      3671      3585      3692      3758      3573      3672 
dram[25]:      3775      3684      3414      3398      2968      3071      3117      3220      3507      3505      3579      3624      3802      3776      3696      3739 
dram[26]:      3726      3699      3441      3428      3102      3028      3111      3261      3568      3628      3690      3690      3801      3776      3736      3710 
dram[27]:      3739      3694      3557      3478      3013      3112      3084      3195      3572      3545      3663      3624      3762      3786      3742      3771 
dram[28]:      3732      3712      3495      3401      3099      3052      3222      3284      3637      3657      3648      3733      3736      3888      3617      3850 
dram[29]:      3818      3758      3579      3430      3077      3068      3235      3338      3643      3568      3728      3717      3817      3775      3879      3821 
dram[30]:      3687      3707      3471      3491      3149      3133      3300      3283      3612      3534      3645      3585      3782      3741      3744      3788 
dram[31]:      3716      3758      3475      3430      3082      3072      3231      3278      3640      3628      3750      3648      3913      3717      3695      3713 
total dram writes = 1788174
bank skew: 3913/2894 = 1.35
chip skew: 57251/55079 = 1.04
average mf latency per bank:
dram[0]:       1610      1595      1591      1608      1636      1620      1420      1424      1602      1594      1643      1571      1629      1609      1602      1589
dram[1]:       1597      1624      1612      1627      1628      1627      1420      1432      1605      1610      1664      1614      1604      1631      1603      1590
dram[2]:       1615      1650      1656      1635      1642      1665      1449      1443      1636      1630      1671      1636      1655      1636      1620      1601
dram[3]:       1587      1601      1588      1611      1594      1587      1414      1405      1546      1561      1601      1577      1599      1589      1552      1576
dram[4]:       1594      1573      1591      1610      1598      1613      1422      1407      1574      1594      1629      1600      1617      1599      1598      1603
dram[5]:       1619      1616     25658      1642      1665      1668      1461      1429      1613      1617      1664      1636      1615      1612      1619      1621
dram[6]:       1678      1666      1704      1700      1718      1689      1484      1476      1670      1651      1707      1680      1722      1712      1677      1660
dram[7]:       1787      1738      1781      1799      1827      1755      1538      1538      1726      1740      1794      1757      1766      1732      1733      1745
dram[8]:       1605      1621      1636      1648      1609      1645      1410      1414      1617      1586      1637      1645      1625      1623      1611      1614
dram[9]:       1610      1601      1610      1594      1594      1620      1420      1395      1557      1553      1581      1617      1612      1599      1584      1601
dram[10]:       1671      1680      1703      1718      1705      1702      1496      1488      1639      1646      1714      1701      1726      1699      1669      1668
dram[11]:       1610      1587      1610      1639      1653      1649      1414      1400      1626      1580      1634      1623      1652      1625      1583      1598
dram[12]:       1631      1609      1618      1645      1646      1645      1455      1427      1583      1578      1635      1643      1649      1629      1619      1640
dram[13]:       1633      1600      1639      1660      1670      1673      1427      1437      1614      1582      1647      1648      1648      1628      1584      1618
dram[14]:       1618      1610      1647      1633      1653      1671      1442      1422      1603      1588      1623      1655      1627      1637      1598      1607
dram[15]:       1600      1607      1596      1627      1620      1608      1416      1415      1565      1575      1583      1631      1603      1614      1587      1588
dram[16]:       1655      1686      1647      1686      1685      1664      1467      1479      1639      1639      1696      1682      1698      1673      1619      1653
dram[17]:       1670      1687      1645      1683      1726      1699      1439      1482      1651      1660      1684      1690      1690      1685      1663      1638
dram[18]:       1601      1594      1586      1619      1616      1612      1400      1410      1602      1577      1620      1623      1608      1651      1610      1603
dram[19]:       1685      1653      1666      1683      1666      1655      1432      1457      1613      1643      1674      1674      1694      1654      1636      1648
dram[20]:       1637      1648      1662      1667      1672      1686      1432      1454      1624      1667      1656      1669      1695      1658      1631      1631
dram[21]:       1656      1650      1666      1703      1707      1679      1443      1484      1643      1676      1711      1699      1708      1702      1660      1688
dram[22]:       1580      1595      1630      1616      1613      1621      1386      1424      1562      1569      1599      1600      1590      1595      1575      1598
dram[23]:       1662      1667      1672      1656      1669      1678      1447      1472      1656      1625      1692      1681      1700      1695      1651      1650
dram[24]:       1700      1674      1701      1711      1695      1717      1497      1487      1663      1672      1686      1730      1735      1707      1708      1678
dram[25]:       1645      1653      1671      1683      1665      1659      1471      1481      1650      1661      1666      1664      1656      1670      1655      1641
dram[26]:       1646      1657      1669      1679      1691      1678      1456      1475      1663      1659      1662      1691      1695      1681      1664      1648
dram[27]:       1633      1634      1665      1646      1684      1678      1483      1451      1631      1647      1647      1661      1661      1682      1621      1651
dram[28]:       1683      1697      1682      1701      1715      1729      1515      1509      1657      1715      1695      1708      1733      1691      1729      1677
dram[29]:       2031      2037      2050      2079      2096      2079      1810      1787      1996      2003      2010      2014      2049      2056      2057      2025
dram[30]:       1721      1692      1703      1753      1718      1742      1507      1527      1707      1707      1716      1727      1731      1741      1719      1712
dram[31]:       1731      1704      1742      1711      1758      1770      1529      1556      1718      1739      1731      1755      1728      1776      1743      1738
maximum mf latency per bank:
dram[0]:       6740      6619      6036      6486      6020      6072      6415      5836      5902      6064      6214      5987      6163      6640      6414      6244
dram[1]:       6007      6288      5581      6315      5824      5818      5424      5670      5627      6123      5855      5709      6099      5804      6213      5945
dram[2]:       6217      6482      5795      5993      6441      6030      5751      5991      6120      6021      6123      6389      6534      6111      6808      6366
dram[3]:       6315      6298      6013      6157      5781      5757      5482      5751      5867      5781      5641      5855      5907      6150      6220      6219
dram[4]:       6485      6443      5988      6632      6093      6044      6256      6259      6513      6176      6787      6077      6171      6003      6084      6840
dram[5]:       5941      6396      6449      6391      6283      6138      6030      6348      6524      6062      6381      6372      6285      6099      6107      6742
dram[6]:       6420      6349      5932      6208      6420      5823      5944      5834      6078      6189      6166      5847      6054      6172      6085      5992
dram[7]:       6341      6433      6378      6424      6480      5955      6072      6257      6293      6155      6229      6034      6507      6035      6422      6176
dram[8]:       6290      6232      6032      6136      5945      6151      6467      6176      5882      5780      6240      5991      6267      6467      6556      6649
dram[9]:       6279      6432      6247      6310      6029      6427      6576      6177      6218      5997      6182      6164      6335      6741      6635      6375
dram[10]:       6888      6964      6614      6364      5697      6636      6518      6106      6269      6273      6231      6323      6338      6423      6515      6489
dram[11]:       6229      6543      6816      6383      5981      6308      5907      6007      6370      5981      6069      6208      6426      6384      6451      6575
dram[12]:       6279      6470      6287      6476      6529      6530      6175      5917      6133      5741      6065      6141      5977      6451      6727      6130
dram[13]:       6183      6617      6064      6077      6446      5900      6055      5818      5970      5892      6016      5979      6243      6247      6453      6127
dram[14]:       6137      6870      6013      6404      6721      6116      6217      6262      6108      5986      6157      6256      5980      6447      6871      6750
dram[15]:       6233      7172      6153      6700      6170      6213      6273      6406      6560      6202      5985      6440      6544      6821      6688      6405
dram[16]:       6621      6574      6325      6092      6024      5866      6330      6164      5993      6083      5785      6541      6001      5890      6447      6301
dram[17]:       6383      6926      6867      5979      6795      6073      6525      6529      6186      6377      6352      6492      6498      6245      6565      6311
dram[18]:       6440      7064      6717      6686      6705      6672      6449      6329      6264      6274      6477      6104      6859      6235      6663      6855
dram[19]:       6645      7393      6422      6429      6023      6303      6102      6291      5686      6344      6212      6260      6487      6240      6786      6446
dram[20]:       6347      6721      6268      5948      5941      6361      5907      6034      6227      6315      6309      6199      6615      6374      6881      6613
dram[21]:       6179      6949      6373      6189      6330      5952      6018      6062      6108      6428      6282      6122      6524      6522      6747      6127
dram[22]:       6304      6301      6678      6237      6168      6136      5759      5772      5796      6080      6123      6071      6305      6284      6667      6864
dram[23]:       6585      6460      6039      5771      6114      5869      6101      5624      5970      5897      6021      6030      6203      6431      6000      6554
dram[24]:       6446      6580      6421      6180      6130      6117      6533      6246      5890      6458      6595      6280      6239      6539      5855      6778
dram[25]:       6461      6477      6446      6295      6318      6550      6506      6571      6017      6343      5860      6095      6464      6276      6099      6435
dram[26]:       6416      5919      6133      5988      5904      6044      6259      5722      6291      6189      6107      5850      6380      5949      6428      6178
dram[27]:       6017      6190      6006      6233      5962      6340      5926      6221      6342      6110      6274      6078      6099      6364      6294      6179
dram[28]:       6602      6542      6489      6741      6325      6085      6337      6246      6345      6314      6066      6258      6594      6303      6720      6520
dram[29]:       6535      6343      5956      6159      6011      6171      5984      6386      6485      6242      6236      6239      6328      6158      6724      6458
dram[30]:       6643      5951      5872      6121      6279      6118      6424      5892      5828      6127      5776      5985      6231      6163      6325      6502
dram[31]:       6968      6879      6805      6399      6990      6223      6880      6405      6925      6320      6404      6416      6507      6714      6854      6931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=370122 n_act=47006 n_pre=46990 n_ref_event=0 n_req=130078 n_rd=104228 n_rd_L2_A=0 n_write=0 n_wr_bk=55908 bw_util=0.2777
n_activity=353534 dram_eff=0.453
bk0: 6686a 397624i bk1: 6584a 394676i bk2: 6469a 406041i bk3: 6653a 400541i bk4: 6393a 419160i bk5: 6341a 418247i bk6: 6396a 406512i bk7: 6527a 407326i bk8: 6603a 402622i bk9: 6469a 397216i bk10: 6599a 400897i bk11: 6597a 400868i bk12: 6549a 400581i bk13: 6450a 389977i bk14: 6477a 393574i bk15: 6435a 396332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638632
Row_Buffer_Locality_read = 0.734783
Row_Buffer_Locality_write = 0.250948
Bank_Level_Parallism = 8.918888
Bank_Level_Parallism_Col = 6.002804
Bank_Level_Parallism_Ready = 2.279319
write_to_read_ratio_blp_rw_average = 0.527074
GrpLevelPara = 3.044878 

BW Util details:
bwutil = 0.277716 
total_CMD = 576618 
util_bw = 160136 
Wasted_Col = 148688 
Wasted_Row = 18994 
Idle = 248800 

BW Util Bottlenecks: 
RCDc_limit = 166718 
RCDWRc_limit = 80390 
WTRc_limit = 83458 
RTWc_limit = 445691 
CCDLc_limit = 87336 
rwq = 0 
CCDLc_limit_alone = 49417 
WTRc_limit_alone = 76303 
RTWc_limit_alone = 414927 

Commands details: 
total_CMD = 576618 
n_nop = 370122 
Read = 104228 
Write = 0 
L2_Alloc = 0 
L2_WB = 55908 
n_act = 47006 
n_pre = 46990 
n_ref = 0 
n_req = 130078 
total_req = 160136 

Dual Bus Interface Util: 
issued_total_row = 93996 
issued_total_col = 160136 
Row_Bus_Util =  0.163013 
CoL_Bus_Util = 0.277716 
Either_Row_CoL_Bus_Util = 0.358116 
Issued_on_Two_Bus_Simul_Util = 0.082613 
issued_two_Eff = 0.230687 
queue_avg = 19.557602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5576
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=369371 n_act=47051 n_pre=47035 n_ref_event=0 n_req=130627 n_rd=104955 n_rd_L2_A=0 n_write=0 n_wr_bk=55771 bw_util=0.2787
n_activity=354940 dram_eff=0.4528
bk0: 6788a 396613i bk1: 6582a 396916i bk2: 6587a 405539i bk3: 6506a 403526i bk4: 6456a 416403i bk5: 6402a 417709i bk6: 6469a 402783i bk7: 6397a 403863i bk8: 6577a 403242i bk9: 6569a 392468i bk10: 6616a 397438i bk11: 6698a 395842i bk12: 6662a 397018i bk13: 6605a 393647i bk14: 6548a 395270i bk15: 6493a 395463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639806
Row_Buffer_Locality_read = 0.736373
Row_Buffer_Locality_write = 0.245014
Bank_Level_Parallism = 8.935425
Bank_Level_Parallism_Col = 6.042922
Bank_Level_Parallism_Ready = 2.291913
write_to_read_ratio_blp_rw_average = 0.529532
GrpLevelPara = 3.044811 

BW Util details:
bwutil = 0.278739 
total_CMD = 576618 
util_bw = 160726 
Wasted_Col = 149400 
Wasted_Row = 19212 
Idle = 247280 

BW Util Bottlenecks: 
RCDc_limit = 167053 
RCDWRc_limit = 81022 
WTRc_limit = 81748 
RTWc_limit = 457158 
CCDLc_limit = 88511 
rwq = 0 
CCDLc_limit_alone = 49484 
WTRc_limit_alone = 74736 
RTWc_limit_alone = 425143 

Commands details: 
total_CMD = 576618 
n_nop = 369371 
Read = 104955 
Write = 0 
L2_Alloc = 0 
L2_WB = 55771 
n_act = 47051 
n_pre = 47035 
n_ref = 0 
n_req = 130627 
total_req = 160726 

Dual Bus Interface Util: 
issued_total_row = 94086 
issued_total_col = 160726 
Row_Bus_Util =  0.163169 
CoL_Bus_Util = 0.278739 
Either_Row_CoL_Bus_Util = 0.359418 
Issued_on_Two_Bus_Simul_Util = 0.082490 
issued_two_Eff = 0.229509 
queue_avg = 19.729141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7291
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=370963 n_act=46392 n_pre=46376 n_ref_event=0 n_req=129810 n_rd=104372 n_rd_L2_A=0 n_write=0 n_wr_bk=55108 bw_util=0.2766
n_activity=354903 dram_eff=0.4494
bk0: 6751a 393379i bk1: 6602a 400406i bk2: 6444a 408973i bk3: 6602a 405848i bk4: 6505a 417708i bk5: 6503a 422262i bk6: 6347a 407853i bk7: 6508a 407289i bk8: 6493a 401953i bk9: 6386a 405981i bk10: 6592a 396464i bk11: 6729a 401324i bk12: 6484a 402871i bk13: 6494a 399861i bk14: 6502a 397466i bk15: 6430a 396532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642616
Row_Buffer_Locality_read = 0.738867
Row_Buffer_Locality_write = 0.247700
Bank_Level_Parallism = 8.796770
Bank_Level_Parallism_Col = 5.966177
Bank_Level_Parallism_Ready = 2.265820
write_to_read_ratio_blp_rw_average = 0.526905
GrpLevelPara = 3.025178 

BW Util details:
bwutil = 0.276578 
total_CMD = 576618 
util_bw = 159480 
Wasted_Col = 149576 
Wasted_Row = 19420 
Idle = 248142 

BW Util Bottlenecks: 
RCDc_limit = 164855 
RCDWRc_limit = 80182 
WTRc_limit = 84331 
RTWc_limit = 445400 
CCDLc_limit = 88833 
rwq = 0 
CCDLc_limit_alone = 49678 
WTRc_limit_alone = 77030 
RTWc_limit_alone = 413546 

Commands details: 
total_CMD = 576618 
n_nop = 370963 
Read = 104372 
Write = 0 
L2_Alloc = 0 
L2_WB = 55108 
n_act = 46392 
n_pre = 46376 
n_ref = 0 
n_req = 129810 
total_req = 159480 

Dual Bus Interface Util: 
issued_total_row = 92768 
issued_total_col = 159480 
Row_Bus_Util =  0.160883 
CoL_Bus_Util = 0.276578 
Either_Row_CoL_Bus_Util = 0.356657 
Issued_on_Two_Bus_Simul_Util = 0.080804 
issued_two_Eff = 0.226559 
queue_avg = 19.185505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=370858 n_act=46709 n_pre=46693 n_ref_event=0 n_req=129463 n_rd=103785 n_rd_L2_A=0 n_write=0 n_wr_bk=55373 bw_util=0.276
n_activity=356242 dram_eff=0.4468
bk0: 6749a 394214i bk1: 6473a 401179i bk2: 6450a 406082i bk3: 6532a 408125i bk4: 6423a 421334i bk5: 6374a 416495i bk6: 6263a 406556i bk7: 6291a 406127i bk8: 6455a 401218i bk9: 6585a 404526i bk10: 6729a 400699i bk11: 6626a 400834i bk12: 6484a 399982i bk13: 6424a 399335i bk14: 6499a 396625i bk15: 6428a 396095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639210
Row_Buffer_Locality_read = 0.736465
Row_Buffer_Locality_write = 0.246125
Bank_Level_Parallism = 8.787247
Bank_Level_Parallism_Col = 5.933077
Bank_Level_Parallism_Ready = 2.277064
write_to_read_ratio_blp_rw_average = 0.528022
GrpLevelPara = 3.011919 

BW Util details:
bwutil = 0.276020 
total_CMD = 576618 
util_bw = 159158 
Wasted_Col = 150439 
Wasted_Row = 19963 
Idle = 247058 

BW Util Bottlenecks: 
RCDc_limit = 166066 
RCDWRc_limit = 81438 
WTRc_limit = 82071 
RTWc_limit = 443559 
CCDLc_limit = 86696 
rwq = 0 
CCDLc_limit_alone = 48910 
WTRc_limit_alone = 75345 
RTWc_limit_alone = 412499 

Commands details: 
total_CMD = 576618 
n_nop = 370858 
Read = 103785 
Write = 0 
L2_Alloc = 0 
L2_WB = 55373 
n_act = 46709 
n_pre = 46693 
n_ref = 0 
n_req = 129463 
total_req = 159158 

Dual Bus Interface Util: 
issued_total_row = 93402 
issued_total_col = 159158 
Row_Bus_Util =  0.161982 
CoL_Bus_Util = 0.276020 
Either_Row_CoL_Bus_Util = 0.356839 
Issued_on_Two_Bus_Simul_Util = 0.081163 
issued_two_Eff = 0.227449 
queue_avg = 19.099369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=371263 n_act=46693 n_pre=46677 n_ref_event=0 n_req=128723 n_rd=103303 n_rd_L2_A=0 n_write=0 n_wr_bk=55079 bw_util=0.2747
n_activity=354689 dram_eff=0.4465
bk0: 6705a 398423i bk1: 6576a 402241i bk2: 6499a 405537i bk3: 6278a 408020i bk4: 6405a 415410i bk5: 6349a 416205i bk6: 6459a 408070i bk7: 6478a 410488i bk8: 6288a 408858i bk9: 6272a 404170i bk10: 6455a 402291i bk11: 6554a 405102i bk12: 6460a 402332i bk13: 6501a 397528i bk14: 6450a 401397i bk15: 6574a 400856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637260
Row_Buffer_Locality_read = 0.734558
Row_Buffer_Locality_write = 0.241857
Bank_Level_Parallism = 8.713872
Bank_Level_Parallism_Col = 5.863431
Bank_Level_Parallism_Ready = 2.242212
write_to_read_ratio_blp_rw_average = 0.524034
GrpLevelPara = 3.005355 

BW Util details:
bwutil = 0.274674 
total_CMD = 576618 
util_bw = 158382 
Wasted_Col = 151192 
Wasted_Row = 19520 
Idle = 247524 

BW Util Bottlenecks: 
RCDc_limit = 167749 
RCDWRc_limit = 81480 
WTRc_limit = 85245 
RTWc_limit = 435170 
CCDLc_limit = 86648 
rwq = 0 
CCDLc_limit_alone = 49054 
WTRc_limit_alone = 77781 
RTWc_limit_alone = 405040 

Commands details: 
total_CMD = 576618 
n_nop = 371263 
Read = 103303 
Write = 0 
L2_Alloc = 0 
L2_WB = 55079 
n_act = 46693 
n_pre = 46677 
n_ref = 0 
n_req = 128723 
total_req = 158382 

Dual Bus Interface Util: 
issued_total_row = 93370 
issued_total_col = 158382 
Row_Bus_Util =  0.161927 
CoL_Bus_Util = 0.274674 
Either_Row_CoL_Bus_Util = 0.356137 
Issued_on_Two_Bus_Simul_Util = 0.080464 
issued_two_Eff = 0.225936 
queue_avg = 18.653620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6536
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=371645 n_act=46620 n_pre=46604 n_ref_event=0 n_req=129240 n_rd=103711 n_rd_L2_A=0 n_write=0 n_wr_bk=55123 bw_util=0.2755
n_activity=361229 dram_eff=0.4397
bk0: 6666a 397290i bk1: 6622a 395708i bk2: 6561a 405601i bk3: 6415a 408211i bk4: 6434a 416400i bk5: 6412a 419100i bk6: 6444a 410161i bk7: 6352a 407362i bk8: 6312a 405731i bk9: 6424a 403681i bk10: 6377a 404884i bk11: 6565a 399461i bk12: 6488a 400278i bk13: 6469a 394467i bk14: 6559a 402015i bk15: 6611a 396865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639276
Row_Buffer_Locality_read = 0.736055
Row_Buffer_Locality_write = 0.246112
Bank_Level_Parallism = 8.798389
Bank_Level_Parallism_Col = 5.946392
Bank_Level_Parallism_Ready = 2.272089
write_to_read_ratio_blp_rw_average = 0.527478
GrpLevelPara = 3.022495 

BW Util details:
bwutil = 0.275458 
total_CMD = 576618 
util_bw = 158834 
Wasted_Col = 149643 
Wasted_Row = 19755 
Idle = 248386 

BW Util Bottlenecks: 
RCDc_limit = 166077 
RCDWRc_limit = 80625 
WTRc_limit = 82033 
RTWc_limit = 445475 
CCDLc_limit = 86663 
rwq = 0 
CCDLc_limit_alone = 48265 
WTRc_limit_alone = 75222 
RTWc_limit_alone = 413888 

Commands details: 
total_CMD = 576618 
n_nop = 371645 
Read = 103711 
Write = 0 
L2_Alloc = 0 
L2_WB = 55123 
n_act = 46620 
n_pre = 46604 
n_ref = 0 
n_req = 129240 
total_req = 158834 

Dual Bus Interface Util: 
issued_total_row = 93224 
issued_total_col = 158834 
Row_Bus_Util =  0.161674 
CoL_Bus_Util = 0.275458 
Either_Row_CoL_Bus_Util = 0.355475 
Issued_on_Two_Bus_Simul_Util = 0.081657 
issued_two_Eff = 0.229713 
queue_avg = 18.937885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9379
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=369182 n_act=47255 n_pre=47239 n_ref_event=0 n_req=131237 n_rd=105219 n_rd_L2_A=0 n_write=0 n_wr_bk=55814 bw_util=0.2793
n_activity=356434 dram_eff=0.4518
bk0: 6844a 395265i bk1: 6705a 394542i bk2: 6459a 398643i bk3: 6570a 403343i bk4: 6537a 412979i bk5: 6511a 413357i bk6: 6429a 406962i bk7: 6483a 402962i bk8: 6501a 401385i bk9: 6579a 396417i bk10: 6574a 397893i bk11: 6754a 396859i bk12: 6503a 397327i bk13: 6537a 397649i bk14: 6592a 395841i bk15: 6641a 395839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639926
Row_Buffer_Locality_read = 0.737205
Row_Buffer_Locality_write = 0.246522
Bank_Level_Parallism = 8.958494
Bank_Level_Parallism_Col = 6.035674
Bank_Level_Parallism_Ready = 2.277279
write_to_read_ratio_blp_rw_average = 0.529204
GrpLevelPara = 3.046986 

BW Util details:
bwutil = 0.279272 
total_CMD = 576618 
util_bw = 161033 
Wasted_Col = 148972 
Wasted_Row = 19276 
Idle = 247337 

BW Util Bottlenecks: 
RCDc_limit = 165805 
RCDWRc_limit = 81144 
WTRc_limit = 83380 
RTWc_limit = 452518 
CCDLc_limit = 90365 
rwq = 0 
CCDLc_limit_alone = 50136 
WTRc_limit_alone = 75978 
RTWc_limit_alone = 419691 

Commands details: 
total_CMD = 576618 
n_nop = 369182 
Read = 105219 
Write = 0 
L2_Alloc = 0 
L2_WB = 55814 
n_act = 47255 
n_pre = 47239 
n_ref = 0 
n_req = 131237 
total_req = 161033 

Dual Bus Interface Util: 
issued_total_row = 94494 
issued_total_col = 161033 
Row_Bus_Util =  0.163876 
CoL_Bus_Util = 0.279272 
Either_Row_CoL_Bus_Util = 0.359746 
Issued_on_Two_Bus_Simul_Util = 0.083402 
issued_two_Eff = 0.231835 
queue_avg = 19.765211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7652
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=368266 n_act=47440 n_pre=47424 n_ref_event=0 n_req=131648 n_rd=105596 n_rd_L2_A=0 n_write=0 n_wr_bk=56094 bw_util=0.2804
n_activity=354247 dram_eff=0.4564
bk0: 6714a 395346i bk1: 6721a 391543i bk2: 6662a 400432i bk3: 6682a 402382i bk4: 6507a 414722i bk5: 6563a 410361i bk6: 6545a 403717i bk7: 6442a 403021i bk8: 6462a 399032i bk9: 6629a 399920i bk10: 6547a 397505i bk11: 6755a 398643i bk12: 6553a 393717i bk13: 6686a 392317i bk14: 6593a 394515i bk15: 6535a 396565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639645
Row_Buffer_Locality_read = 0.736685
Row_Buffer_Locality_write = 0.246315
Bank_Level_Parallism = 9.005357
Bank_Level_Parallism_Col = 6.062091
Bank_Level_Parallism_Ready = 2.278601
write_to_read_ratio_blp_rw_average = 0.530296
GrpLevelPara = 3.055372 

BW Util details:
bwutil = 0.280411 
total_CMD = 576618 
util_bw = 161690 
Wasted_Col = 148737 
Wasted_Row = 18688 
Idle = 247503 

BW Util Bottlenecks: 
RCDc_limit = 166845 
RCDWRc_limit = 81353 
WTRc_limit = 82473 
RTWc_limit = 462090 
CCDLc_limit = 90273 
rwq = 0 
CCDLc_limit_alone = 50083 
WTRc_limit_alone = 75284 
RTWc_limit_alone = 429089 

Commands details: 
total_CMD = 576618 
n_nop = 368266 
Read = 105596 
Write = 0 
L2_Alloc = 0 
L2_WB = 56094 
n_act = 47440 
n_pre = 47424 
n_ref = 0 
n_req = 131648 
total_req = 161690 

Dual Bus Interface Util: 
issued_total_row = 94864 
issued_total_col = 161690 
Row_Bus_Util =  0.164518 
CoL_Bus_Util = 0.280411 
Either_Row_CoL_Bus_Util = 0.361335 
Issued_on_Two_Bus_Simul_Util = 0.083594 
issued_two_Eff = 0.231349 
queue_avg = 19.996353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9964
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=370089 n_act=47065 n_pre=47049 n_ref_event=0 n_req=130215 n_rd=104420 n_rd_L2_A=0 n_write=0 n_wr_bk=55590 bw_util=0.2775
n_activity=353025 dram_eff=0.4533
bk0: 6659a 394283i bk1: 6653a 395933i bk2: 6638a 402387i bk3: 6521a 403740i bk4: 6568a 417321i bk5: 6488a 416393i bk6: 6380a 407391i bk7: 6374a 406227i bk8: 6286a 403058i bk9: 6406a 402036i bk10: 6583a 396960i bk11: 6552a 399942i bk12: 6568a 398609i bk13: 6596a 393697i bk14: 6687a 397501i bk15: 6461a 394767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638559
Row_Buffer_Locality_read = 0.735463
Row_Buffer_Locality_write = 0.246288
Bank_Level_Parallism = 8.916710
Bank_Level_Parallism_Col = 5.997312
Bank_Level_Parallism_Ready = 2.276651
write_to_read_ratio_blp_rw_average = 0.530083
GrpLevelPara = 3.043209 

BW Util details:
bwutil = 0.277497 
total_CMD = 576618 
util_bw = 160010 
Wasted_Col = 149395 
Wasted_Row = 18727 
Idle = 248486 

BW Util Bottlenecks: 
RCDc_limit = 167207 
RCDWRc_limit = 81397 
WTRc_limit = 82152 
RTWc_limit = 451148 
CCDLc_limit = 87845 
rwq = 0 
CCDLc_limit_alone = 49340 
WTRc_limit_alone = 75261 
RTWc_limit_alone = 419534 

Commands details: 
total_CMD = 576618 
n_nop = 370089 
Read = 104420 
Write = 0 
L2_Alloc = 0 
L2_WB = 55590 
n_act = 47065 
n_pre = 47049 
n_ref = 0 
n_req = 130215 
total_req = 160010 

Dual Bus Interface Util: 
issued_total_row = 94114 
issued_total_col = 160010 
Row_Bus_Util =  0.163217 
CoL_Bus_Util = 0.277497 
Either_Row_CoL_Bus_Util = 0.358173 
Issued_on_Two_Bus_Simul_Util = 0.082542 
issued_two_Eff = 0.230452 
queue_avg = 19.535355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5354
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=370707 n_act=46676 n_pre=46660 n_ref_event=0 n_req=129926 n_rd=104266 n_rd_L2_A=0 n_write=0 n_wr_bk=55262 bw_util=0.2767
n_activity=354435 dram_eff=0.4501
bk0: 6660a 400062i bk1: 6605a 399640i bk2: 6605a 401780i bk3: 6575a 406294i bk4: 6616a 418086i bk5: 6366a 419263i bk6: 6241a 413771i bk7: 6429a 408607i bk8: 6337a 396561i bk9: 6514a 402605i bk10: 6644a 394834i bk11: 6605a 397584i bk12: 6431a 396962i bk13: 6538a 400745i bk14: 6672a 399999i bk15: 6428a 395440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640749
Row_Buffer_Locality_read = 0.738112
Row_Buffer_Locality_write = 0.245129
Bank_Level_Parallism = 8.823972
Bank_Level_Parallism_Col = 5.958706
Bank_Level_Parallism_Ready = 2.260788
write_to_read_ratio_blp_rw_average = 0.531933
GrpLevelPara = 3.031234 

BW Util details:
bwutil = 0.276661 
total_CMD = 576618 
util_bw = 159528 
Wasted_Col = 150349 
Wasted_Row = 19179 
Idle = 247562 

BW Util Bottlenecks: 
RCDc_limit = 165975 
RCDWRc_limit = 81302 
WTRc_limit = 84055 
RTWc_limit = 449765 
CCDLc_limit = 89458 
rwq = 0 
CCDLc_limit_alone = 49707 
WTRc_limit_alone = 76703 
RTWc_limit_alone = 417366 

Commands details: 
total_CMD = 576618 
n_nop = 370707 
Read = 104266 
Write = 0 
L2_Alloc = 0 
L2_WB = 55262 
n_act = 46676 
n_pre = 46660 
n_ref = 0 
n_req = 129926 
total_req = 159528 

Dual Bus Interface Util: 
issued_total_row = 93336 
issued_total_col = 159528 
Row_Bus_Util =  0.161868 
CoL_Bus_Util = 0.276661 
Either_Row_CoL_Bus_Util = 0.357101 
Issued_on_Two_Bus_Simul_Util = 0.081428 
issued_two_Eff = 0.228026 
queue_avg = 19.193470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1935
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=369721 n_act=46865 n_pre=46849 n_ref_event=0 n_req=130719 n_rd=104977 n_rd_L2_A=0 n_write=0 n_wr_bk=55472 bw_util=0.2783
n_activity=355290 dram_eff=0.4516
bk0: 6808a 395118i bk1: 6703a 396663i bk2: 6514a 403536i bk3: 6614a 406761i bk4: 6617a 414570i bk5: 6469a 417927i bk6: 6527a 403547i bk7: 6278a 411628i bk8: 6487a 398665i bk9: 6609a 398820i bk10: 6590a 397971i bk11: 6735a 397686i bk12: 6431a 398613i bk13: 6437a 396773i bk14: 6657a 393113i bk15: 6501a 394528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641483
Row_Buffer_Locality_read = 0.737819
Row_Buffer_Locality_write = 0.248621
Bank_Level_Parallism = 8.905863
Bank_Level_Parallism_Col = 5.994575
Bank_Level_Parallism_Ready = 2.267537
write_to_read_ratio_blp_rw_average = 0.532711
GrpLevelPara = 3.045452 

BW Util details:
bwutil = 0.278259 
total_CMD = 576618 
util_bw = 160449 
Wasted_Col = 149833 
Wasted_Row = 18792 
Idle = 247544 

BW Util Bottlenecks: 
RCDc_limit = 166704 
RCDWRc_limit = 81867 
WTRc_limit = 83120 
RTWc_limit = 458351 
CCDLc_limit = 90292 
rwq = 0 
CCDLc_limit_alone = 50713 
WTRc_limit_alone = 76048 
RTWc_limit_alone = 425844 

Commands details: 
total_CMD = 576618 
n_nop = 369721 
Read = 104977 
Write = 0 
L2_Alloc = 0 
L2_WB = 55472 
n_act = 46865 
n_pre = 46849 
n_ref = 0 
n_req = 130719 
total_req = 160449 

Dual Bus Interface Util: 
issued_total_row = 93714 
issued_total_col = 160449 
Row_Bus_Util =  0.162524 
CoL_Bus_Util = 0.278259 
Either_Row_CoL_Bus_Util = 0.358811 
Issued_on_Two_Bus_Simul_Util = 0.081971 
issued_two_Eff = 0.228452 
queue_avg = 19.978672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9787
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=370575 n_act=46736 n_pre=46720 n_ref_event=0 n_req=129812 n_rd=104160 n_rd_L2_A=0 n_write=0 n_wr_bk=55388 bw_util=0.2767
n_activity=355758 dram_eff=0.4485
bk0: 6735a 397557i bk1: 6574a 396168i bk2: 6509a 402668i bk3: 6375a 409465i bk4: 6422a 419951i bk5: 6466a 417948i bk6: 6446a 408342i bk7: 6392a 406958i bk8: 6421a 402299i bk9: 6599a 395678i bk10: 6494a 403757i bk11: 6786a 399606i bk12: 6438a 400318i bk13: 6457a 395543i bk14: 6680a 396254i bk15: 6366a 402168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639972
Row_Buffer_Locality_read = 0.736626
Row_Buffer_Locality_write = 0.247505
Bank_Level_Parallism = 8.805244
Bank_Level_Parallism_Col = 5.958913
Bank_Level_Parallism_Ready = 2.277860
write_to_read_ratio_blp_rw_average = 0.525883
GrpLevelPara = 3.022431 

BW Util details:
bwutil = 0.276696 
total_CMD = 576618 
util_bw = 159548 
Wasted_Col = 150097 
Wasted_Row = 19820 
Idle = 247153 

BW Util Bottlenecks: 
RCDc_limit = 166411 
RCDWRc_limit = 80778 
WTRc_limit = 83227 
RTWc_limit = 444332 
CCDLc_limit = 88131 
rwq = 0 
CCDLc_limit_alone = 49055 
WTRc_limit_alone = 76073 
RTWc_limit_alone = 412410 

Commands details: 
total_CMD = 576618 
n_nop = 370575 
Read = 104160 
Write = 0 
L2_Alloc = 0 
L2_WB = 55388 
n_act = 46736 
n_pre = 46720 
n_ref = 0 
n_req = 129812 
total_req = 159548 

Dual Bus Interface Util: 
issued_total_row = 93456 
issued_total_col = 159548 
Row_Bus_Util =  0.162076 
CoL_Bus_Util = 0.276696 
Either_Row_CoL_Bus_Util = 0.357330 
Issued_on_Two_Bus_Simul_Util = 0.081442 
issued_two_Eff = 0.227918 
queue_avg = 19.220198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2202
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=370534 n_act=46908 n_pre=46892 n_ref_event=0 n_req=129957 n_rd=104066 n_rd_L2_A=0 n_write=0 n_wr_bk=55499 bw_util=0.2767
n_activity=355525 dram_eff=0.4488
bk0: 6600a 396401i bk1: 6718a 400502i bk2: 6527a 402405i bk3: 6555a 404667i bk4: 6409a 416694i bk5: 6387a 418776i bk6: 6422a 406109i bk7: 6435a 404977i bk8: 6344a 400536i bk9: 6531a 403370i bk10: 6683a 398071i bk11: 6658a 398890i bk12: 6493a 401314i bk13: 6381a 396796i bk14: 6506a 398534i bk15: 6417a 398488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639050
Row_Buffer_Locality_read = 0.736302
Row_Buffer_Locality_write = 0.248156
Bank_Level_Parallism = 8.836993
Bank_Level_Parallism_Col = 5.964170
Bank_Level_Parallism_Ready = 2.269589
write_to_read_ratio_blp_rw_average = 0.528209
GrpLevelPara = 3.033874 

BW Util details:
bwutil = 0.276726 
total_CMD = 576618 
util_bw = 159565 
Wasted_Col = 149843 
Wasted_Row = 19812 
Idle = 247398 

BW Util Bottlenecks: 
RCDc_limit = 165949 
RCDWRc_limit = 81951 
WTRc_limit = 84227 
RTWc_limit = 448233 
CCDLc_limit = 87187 
rwq = 0 
CCDLc_limit_alone = 48227 
WTRc_limit_alone = 77009 
RTWc_limit_alone = 416491 

Commands details: 
total_CMD = 576618 
n_nop = 370534 
Read = 104066 
Write = 0 
L2_Alloc = 0 
L2_WB = 55499 
n_act = 46908 
n_pre = 46892 
n_ref = 0 
n_req = 129957 
total_req = 159565 

Dual Bus Interface Util: 
issued_total_row = 93800 
issued_total_col = 159565 
Row_Bus_Util =  0.162673 
CoL_Bus_Util = 0.276726 
Either_Row_CoL_Bus_Util = 0.357401 
Issued_on_Two_Bus_Simul_Util = 0.081997 
issued_two_Eff = 0.229426 
queue_avg = 19.375092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3751
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=371979 n_act=46307 n_pre=46291 n_ref_event=0 n_req=129019 n_rd=103380 n_rd_L2_A=0 n_write=0 n_wr_bk=55356 bw_util=0.2753
n_activity=352043 dram_eff=0.4509
bk0: 6622a 399237i bk1: 6631a 397635i bk2: 6470a 407679i bk3: 6551a 412951i bk4: 6352a 421953i bk5: 6386a 415502i bk6: 6425a 403971i bk7: 6389a 408124i bk8: 6386a 406977i bk9: 6520a 398778i bk10: 6451a 400177i bk11: 6554a 401843i bk12: 6323a 403817i bk13: 6452a 399949i bk14: 6484a 398611i bk15: 6384a 399311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641084
Row_Buffer_Locality_read = 0.738276
Row_Buffer_Locality_write = 0.249191
Bank_Level_Parallism = 8.797956
Bank_Level_Parallism_Col = 5.940310
Bank_Level_Parallism_Ready = 2.260004
write_to_read_ratio_blp_rw_average = 0.529388
GrpLevelPara = 3.027713 

BW Util details:
bwutil = 0.275288 
total_CMD = 576618 
util_bw = 158736 
Wasted_Col = 149163 
Wasted_Row = 19267 
Idle = 249452 

BW Util Bottlenecks: 
RCDc_limit = 163627 
RCDWRc_limit = 81146 
WTRc_limit = 81101 
RTWc_limit = 445620 
CCDLc_limit = 87737 
rwq = 0 
CCDLc_limit_alone = 49359 
WTRc_limit_alone = 74195 
RTWc_limit_alone = 414148 

Commands details: 
total_CMD = 576618 
n_nop = 371979 
Read = 103380 
Write = 0 
L2_Alloc = 0 
L2_WB = 55356 
n_act = 46307 
n_pre = 46291 
n_ref = 0 
n_req = 129019 
total_req = 158736 

Dual Bus Interface Util: 
issued_total_row = 92598 
issued_total_col = 158736 
Row_Bus_Util =  0.160588 
CoL_Bus_Util = 0.275288 
Either_Row_CoL_Bus_Util = 0.354895 
Issued_on_Two_Bus_Simul_Util = 0.080981 
issued_two_Eff = 0.228182 
queue_avg = 18.958290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9583
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=371279 n_act=46570 n_pre=46554 n_ref_event=0 n_req=129355 n_rd=103626 n_rd_L2_A=0 n_write=0 n_wr_bk=55644 bw_util=0.2762
n_activity=353909 dram_eff=0.45
bk0: 6695a 397794i bk1: 6677a 398206i bk2: 6483a 404624i bk3: 6495a 404807i bk4: 6422a 419492i bk5: 6260a 417583i bk6: 6189a 407351i bk7: 6447a 404589i bk8: 6394a 403932i bk9: 6534a 401496i bk10: 6538a 395533i bk11: 6568a 403698i bk12: 6458a 397964i bk13: 6536a 397823i bk14: 6482a 397118i bk15: 6448a 397219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639983
Row_Buffer_Locality_read = 0.738087
Row_Buffer_Locality_write = 0.244860
Bank_Level_Parallism = 8.848900
Bank_Level_Parallism_Col = 5.990844
Bank_Level_Parallism_Ready = 2.291568
write_to_read_ratio_blp_rw_average = 0.529270
GrpLevelPara = 3.029523 

BW Util details:
bwutil = 0.276214 
total_CMD = 576618 
util_bw = 159270 
Wasted_Col = 149722 
Wasted_Row = 19412 
Idle = 248214 

BW Util Bottlenecks: 
RCDc_limit = 164459 
RCDWRc_limit = 81579 
WTRc_limit = 83107 
RTWc_limit = 451269 
CCDLc_limit = 88322 
rwq = 0 
CCDLc_limit_alone = 49018 
WTRc_limit_alone = 75746 
RTWc_limit_alone = 419326 

Commands details: 
total_CMD = 576618 
n_nop = 371279 
Read = 103626 
Write = 0 
L2_Alloc = 0 
L2_WB = 55644 
n_act = 46570 
n_pre = 46554 
n_ref = 0 
n_req = 129355 
total_req = 159270 

Dual Bus Interface Util: 
issued_total_row = 93124 
issued_total_col = 159270 
Row_Bus_Util =  0.161500 
CoL_Bus_Util = 0.276214 
Either_Row_CoL_Bus_Util = 0.356109 
Issued_on_Two_Bus_Simul_Util = 0.081605 
issued_two_Eff = 0.229158 
queue_avg = 19.388426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3884
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=369729 n_act=46890 n_pre=46874 n_ref_event=0 n_req=130527 n_rd=104750 n_rd_L2_A=0 n_write=0 n_wr_bk=55798 bw_util=0.2784
n_activity=354369 dram_eff=0.4531
bk0: 6742a 400346i bk1: 6697a 399055i bk2: 6545a 407557i bk3: 6542a 408902i bk4: 6471a 418710i bk5: 6427a 411145i bk6: 6175a 410208i bk7: 6486a 405079i bk8: 6517a 401308i bk9: 6548a 405222i bk10: 6582a 396325i bk11: 6601a 400462i bk12: 6581a 397572i bk13: 6704a 393970i bk14: 6584a 397982i bk15: 6548a 395609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640764
Row_Buffer_Locality_read = 0.737823
Row_Buffer_Locality_write = 0.246344
Bank_Level_Parallism = 8.855160
Bank_Level_Parallism_Col = 5.960978
Bank_Level_Parallism_Ready = 2.269901
write_to_read_ratio_blp_rw_average = 0.526943
GrpLevelPara = 3.034707 

BW Util details:
bwutil = 0.278430 
total_CMD = 576618 
util_bw = 160548 
Wasted_Col = 148617 
Wasted_Row = 19114 
Idle = 248339 

BW Util Bottlenecks: 
RCDc_limit = 164854 
RCDWRc_limit = 80442 
WTRc_limit = 83586 
RTWc_limit = 440193 
CCDLc_limit = 86567 
rwq = 0 
CCDLc_limit_alone = 48790 
WTRc_limit_alone = 76439 
RTWc_limit_alone = 409563 

Commands details: 
total_CMD = 576618 
n_nop = 369729 
Read = 104750 
Write = 0 
L2_Alloc = 0 
L2_WB = 55798 
n_act = 46890 
n_pre = 46874 
n_ref = 0 
n_req = 130527 
total_req = 160548 

Dual Bus Interface Util: 
issued_total_row = 93764 
issued_total_col = 160548 
Row_Bus_Util =  0.162610 
CoL_Bus_Util = 0.278430 
Either_Row_CoL_Bus_Util = 0.358797 
Issued_on_Two_Bus_Simul_Util = 0.082243 
issued_two_Eff = 0.229220 
queue_avg = 19.275873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2759
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=368793 n_act=47316 n_pre=47300 n_ref_event=0 n_req=131485 n_rd=105571 n_rd_L2_A=0 n_write=0 n_wr_bk=55883 bw_util=0.28
n_activity=352152 dram_eff=0.4585
bk0: 6765a 391307i bk1: 6638a 398712i bk2: 6556a 398773i bk3: 6610a 404510i bk4: 6633a 409819i bk5: 6635a 411857i bk6: 6621a 406856i bk7: 6469a 406738i bk8: 6408a 397284i bk9: 6594a 398893i bk10: 6649a 396740i bk11: 6573a 394445i bk12: 6525a 396290i bk13: 6489a 398317i bk14: 6651a 393676i bk15: 6755a 389835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640141
Row_Buffer_Locality_read = 0.736736
Row_Buffer_Locality_write = 0.246623
Bank_Level_Parallism = 9.046071
Bank_Level_Parallism_Col = 6.076744
Bank_Level_Parallism_Ready = 2.279058
write_to_read_ratio_blp_rw_average = 0.528212
GrpLevelPara = 3.056289 

BW Util details:
bwutil = 0.280002 
total_CMD = 576618 
util_bw = 161454 
Wasted_Col = 147938 
Wasted_Row = 18189 
Idle = 249037 

BW Util Bottlenecks: 
RCDc_limit = 166242 
RCDWRc_limit = 80812 
WTRc_limit = 84317 
RTWc_limit = 454378 
CCDLc_limit = 90141 
rwq = 0 
CCDLc_limit_alone = 50540 
WTRc_limit_alone = 76896 
RTWc_limit_alone = 422198 

Commands details: 
total_CMD = 576618 
n_nop = 368793 
Read = 105571 
Write = 0 
L2_Alloc = 0 
L2_WB = 55883 
n_act = 47316 
n_pre = 47300 
n_ref = 0 
n_req = 131485 
total_req = 161454 

Dual Bus Interface Util: 
issued_total_row = 94616 
issued_total_col = 161454 
Row_Bus_Util =  0.164088 
CoL_Bus_Util = 0.280002 
Either_Row_CoL_Bus_Util = 0.360421 
Issued_on_Two_Bus_Simul_Util = 0.083669 
issued_two_Eff = 0.232142 
queue_avg = 19.973589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9736
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=368084 n_act=47667 n_pre=47651 n_ref_event=0 n_req=131825 n_rd=105411 n_rd_L2_A=0 n_write=0 n_wr_bk=56441 bw_util=0.2807
n_activity=354965 dram_eff=0.456
bk0: 6815a 391122i bk1: 6608a 393550i bk2: 6718a 402186i bk3: 6528a 406203i bk4: 6573a 415622i bk5: 6600a 416568i bk6: 6434a 400152i bk7: 6377a 404670i bk8: 6599a 396883i bk9: 6539a 395640i bk10: 6765a 392399i bk11: 6644a 394040i bk12: 6511a 394905i bk13: 6539a 397940i bk14: 6518a 397965i bk15: 6643a 390920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638407
Row_Buffer_Locality_read = 0.735862
Row_Buffer_Locality_write = 0.249489
Bank_Level_Parallism = 9.006663
Bank_Level_Parallism_Col = 6.040420
Bank_Level_Parallism_Ready = 2.267948
write_to_read_ratio_blp_rw_average = 0.526935
GrpLevelPara = 3.051744 

BW Util details:
bwutil = 0.280692 
total_CMD = 576618 
util_bw = 161852 
Wasted_Col = 148372 
Wasted_Row = 19193 
Idle = 247201 

BW Util Bottlenecks: 
RCDc_limit = 165794 
RCDWRc_limit = 81725 
WTRc_limit = 84528 
RTWc_limit = 450229 
CCDLc_limit = 89269 
rwq = 0 
CCDLc_limit_alone = 49991 
WTRc_limit_alone = 77158 
RTWc_limit_alone = 418321 

Commands details: 
total_CMD = 576618 
n_nop = 368084 
Read = 105411 
Write = 0 
L2_Alloc = 0 
L2_WB = 56441 
n_act = 47667 
n_pre = 47651 
n_ref = 0 
n_req = 131825 
total_req = 161852 

Dual Bus Interface Util: 
issued_total_row = 95318 
issued_total_col = 161852 
Row_Bus_Util =  0.165305 
CoL_Bus_Util = 0.280692 
Either_Row_CoL_Bus_Util = 0.361650 
Issued_on_Two_Bus_Simul_Util = 0.084347 
issued_two_Eff = 0.233228 
queue_avg = 20.107405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1074
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=368917 n_act=47326 n_pre=47310 n_ref_event=0 n_req=130863 n_rd=104878 n_rd_L2_A=0 n_write=0 n_wr_bk=56022 bw_util=0.279
n_activity=355238 dram_eff=0.4529
bk0: 6751a 396699i bk1: 6547a 392336i bk2: 6526a 401132i bk3: 6704a 403017i bk4: 6535a 413375i bk5: 6583a 411724i bk6: 6390a 409152i bk7: 6273a 407753i bk8: 6432a 399164i bk9: 6623a 398428i bk10: 6770a 396077i bk11: 6634a 395350i bk12: 6577a 396496i bk13: 6422a 398680i bk14: 6562a 396395i bk15: 6549a 395794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638355
Row_Buffer_Locality_read = 0.735025
Row_Buffer_Locality_write = 0.248182
Bank_Level_Parallism = 8.928979
Bank_Level_Parallism_Col = 6.010188
Bank_Level_Parallism_Ready = 2.280186
write_to_read_ratio_blp_rw_average = 0.528165
GrpLevelPara = 3.044326 

BW Util details:
bwutil = 0.279041 
total_CMD = 576618 
util_bw = 160900 
Wasted_Col = 150012 
Wasted_Row = 18933 
Idle = 246773 

BW Util Bottlenecks: 
RCDc_limit = 167629 
RCDWRc_limit = 81370 
WTRc_limit = 84817 
RTWc_limit = 450925 
CCDLc_limit = 88503 
rwq = 0 
CCDLc_limit_alone = 49486 
WTRc_limit_alone = 77712 
RTWc_limit_alone = 419013 

Commands details: 
total_CMD = 576618 
n_nop = 368917 
Read = 104878 
Write = 0 
L2_Alloc = 0 
L2_WB = 56022 
n_act = 47326 
n_pre = 47310 
n_ref = 0 
n_req = 130863 
total_req = 160900 

Dual Bus Interface Util: 
issued_total_row = 94636 
issued_total_col = 160900 
Row_Bus_Util =  0.164123 
CoL_Bus_Util = 0.279041 
Either_Row_CoL_Bus_Util = 0.360206 
Issued_on_Two_Bus_Simul_Util = 0.082958 
issued_two_Eff = 0.230307 
queue_avg = 19.619276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6193
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=369589 n_act=46996 n_pre=46980 n_ref_event=0 n_req=130761 n_rd=104889 n_rd_L2_A=0 n_write=0 n_wr_bk=55670 bw_util=0.2784
n_activity=353271 dram_eff=0.4545
bk0: 6676a 399909i bk1: 6583a 393091i bk2: 6490a 404285i bk3: 6693a 405364i bk4: 6594a 416157i bk5: 6308a 416514i bk6: 6603a 406351i bk7: 6307a 405012i bk8: 6537a 400973i bk9: 6584a 397906i bk10: 6675a 399581i bk11: 6559a 397819i bk12: 6593a 394676i bk13: 6605a 395896i bk14: 6526a 397654i bk15: 6556a 397135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640596
Row_Buffer_Locality_read = 0.737847
Row_Buffer_Locality_write = 0.246328
Bank_Level_Parallism = 8.923280
Bank_Level_Parallism_Col = 6.008389
Bank_Level_Parallism_Ready = 2.269259
write_to_read_ratio_blp_rw_average = 0.532021
GrpLevelPara = 3.044550 

BW Util details:
bwutil = 0.278450 
total_CMD = 576618 
util_bw = 160559 
Wasted_Col = 148954 
Wasted_Row = 18654 
Idle = 248451 

BW Util Bottlenecks: 
RCDc_limit = 165582 
RCDWRc_limit = 81383 
WTRc_limit = 83604 
RTWc_limit = 453315 
CCDLc_limit = 89857 
rwq = 0 
CCDLc_limit_alone = 50034 
WTRc_limit_alone = 76346 
RTWc_limit_alone = 420750 

Commands details: 
total_CMD = 576618 
n_nop = 369589 
Read = 104889 
Write = 0 
L2_Alloc = 0 
L2_WB = 55670 
n_act = 46996 
n_pre = 46980 
n_ref = 0 
n_req = 130761 
total_req = 160559 

Dual Bus Interface Util: 
issued_total_row = 93976 
issued_total_col = 160559 
Row_Bus_Util =  0.162978 
CoL_Bus_Util = 0.278450 
Either_Row_CoL_Bus_Util = 0.359040 
Issued_on_Two_Bus_Simul_Util = 0.082387 
issued_two_Eff = 0.229465 
queue_avg = 19.759624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7596
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=368699 n_act=47342 n_pre=47326 n_ref_event=0 n_req=131253 n_rd=105310 n_rd_L2_A=0 n_write=0 n_wr_bk=55994 bw_util=0.2797
n_activity=354095 dram_eff=0.4555
bk0: 6861a 399159i bk1: 6579a 393967i bk2: 6495a 395178i bk3: 6665a 406775i bk4: 6567a 410444i bk5: 6500a 415582i bk6: 6423a 403971i bk7: 6568a 401505i bk8: 6544a 398740i bk9: 6477a 403355i bk10: 6730a 393831i bk11: 6743a 395559i bk12: 6583a 395803i bk13: 6474a 399149i bk14: 6534a 389430i bk15: 6567a 395621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639307
Row_Buffer_Locality_read = 0.736559
Row_Buffer_Locality_write = 0.244536
Bank_Level_Parallism = 9.006541
Bank_Level_Parallism_Col = 6.050598
Bank_Level_Parallism_Ready = 2.282262
write_to_read_ratio_blp_rw_average = 0.531275
GrpLevelPara = 3.051734 

BW Util details:
bwutil = 0.279742 
total_CMD = 576618 
util_bw = 161304 
Wasted_Col = 148806 
Wasted_Row = 18437 
Idle = 248071 

BW Util Bottlenecks: 
RCDc_limit = 166088 
RCDWRc_limit = 81265 
WTRc_limit = 81828 
RTWc_limit = 455244 
CCDLc_limit = 88727 
rwq = 0 
CCDLc_limit_alone = 49543 
WTRc_limit_alone = 74694 
RTWc_limit_alone = 423194 

Commands details: 
total_CMD = 576618 
n_nop = 368699 
Read = 105310 
Write = 0 
L2_Alloc = 0 
L2_WB = 55994 
n_act = 47342 
n_pre = 47326 
n_ref = 0 
n_req = 131253 
total_req = 161304 

Dual Bus Interface Util: 
issued_total_row = 94668 
issued_total_col = 161304 
Row_Bus_Util =  0.164178 
CoL_Bus_Util = 0.279742 
Either_Row_CoL_Bus_Util = 0.360584 
Issued_on_Two_Bus_Simul_Util = 0.083336 
issued_two_Eff = 0.231114 
queue_avg = 19.832228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8322
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=368467 n_act=47485 n_pre=47469 n_ref_event=0 n_req=131590 n_rd=105422 n_rd_L2_A=0 n_write=0 n_wr_bk=56137 bw_util=0.2802
n_activity=353725 dram_eff=0.4567
bk0: 6766a 394408i bk1: 6615a 394716i bk2: 6618a 397643i bk3: 6740a 404875i bk4: 6457a 416299i bk5: 6464a 419153i bk6: 6522a 404519i bk7: 6426a 405744i bk8: 6537a 394701i bk9: 6508a 397497i bk10: 6755a 399174i bk11: 6725a 393361i bk12: 6482a 396715i bk13: 6499a 393182i bk14: 6710a 393147i bk15: 6598a 395138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639144
Row_Buffer_Locality_read = 0.735596
Row_Buffer_Locality_write = 0.250573
Bank_Level_Parallism = 9.007579
Bank_Level_Parallism_Col = 6.030614
Bank_Level_Parallism_Ready = 2.272421
write_to_read_ratio_blp_rw_average = 0.528835
GrpLevelPara = 3.053356 

BW Util details:
bwutil = 0.280184 
total_CMD = 576618 
util_bw = 161559 
Wasted_Col = 148284 
Wasted_Row = 18459 
Idle = 248316 

BW Util Bottlenecks: 
RCDc_limit = 166654 
RCDWRc_limit = 81775 
WTRc_limit = 82648 
RTWc_limit = 453604 
CCDLc_limit = 88018 
rwq = 0 
CCDLc_limit_alone = 49483 
WTRc_limit_alone = 75710 
RTWc_limit_alone = 422007 

Commands details: 
total_CMD = 576618 
n_nop = 368467 
Read = 105422 
Write = 0 
L2_Alloc = 0 
L2_WB = 56137 
n_act = 47485 
n_pre = 47469 
n_ref = 0 
n_req = 131590 
total_req = 161559 

Dual Bus Interface Util: 
issued_total_row = 94954 
issued_total_col = 161559 
Row_Bus_Util =  0.164674 
CoL_Bus_Util = 0.280184 
Either_Row_CoL_Bus_Util = 0.360986 
Issued_on_Two_Bus_Simul_Util = 0.083872 
issued_two_Eff = 0.232341 
queue_avg = 20.023088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.0231
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=369208 n_act=47239 n_pre=47223 n_ref_event=0 n_req=130998 n_rd=105057 n_rd_L2_A=0 n_write=0 n_wr_bk=55764 bw_util=0.2789
n_activity=353876 dram_eff=0.4545
bk0: 6809a 396871i bk1: 6577a 398093i bk2: 6538a 401991i bk3: 6612a 403672i bk4: 6554a 411615i bk5: 6424a 417166i bk6: 6355a 403864i bk7: 6429a 406717i bk8: 6575a 401258i bk9: 6575a 398924i bk10: 6604a 398290i bk11: 6654a 397963i bk12: 6652a 399209i bk13: 6677a 400995i bk14: 6595a 387860i bk15: 6427a 398681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639391
Row_Buffer_Locality_read = 0.735924
Row_Buffer_Locality_write = 0.248448
Bank_Level_Parallism = 8.920463
Bank_Level_Parallism_Col = 5.992313
Bank_Level_Parallism_Ready = 2.263541
write_to_read_ratio_blp_rw_average = 0.526542
GrpLevelPara = 3.044610 

BW Util details:
bwutil = 0.278904 
total_CMD = 576618 
util_bw = 160821 
Wasted_Col = 149333 
Wasted_Row = 18721 
Idle = 247743 

BW Util Bottlenecks: 
RCDc_limit = 166640 
RCDWRc_limit = 81070 
WTRc_limit = 83504 
RTWc_limit = 448469 
CCDLc_limit = 88597 
rwq = 0 
CCDLc_limit_alone = 49592 
WTRc_limit_alone = 76170 
RTWc_limit_alone = 416798 

Commands details: 
total_CMD = 576618 
n_nop = 369208 
Read = 105057 
Write = 0 
L2_Alloc = 0 
L2_WB = 55764 
n_act = 47239 
n_pre = 47223 
n_ref = 0 
n_req = 130998 
total_req = 160821 

Dual Bus Interface Util: 
issued_total_row = 94462 
issued_total_col = 160821 
Row_Bus_Util =  0.163821 
CoL_Bus_Util = 0.278904 
Either_Row_CoL_Bus_Util = 0.359701 
Issued_on_Two_Bus_Simul_Util = 0.083024 
issued_two_Eff = 0.230813 
queue_avg = 19.483833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4838
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=368211 n_act=47264 n_pre=47248 n_ref_event=0 n_req=131909 n_rd=105761 n_rd_L2_A=0 n_write=0 n_wr_bk=56137 bw_util=0.2808
n_activity=355386 dram_eff=0.4556
bk0: 6775a 394996i bk1: 6676a 395752i bk2: 6619a 402286i bk3: 6628a 400661i bk4: 6588a 411695i bk5: 6552a 413960i bk6: 6636a 403113i bk7: 6532a 399032i bk8: 6528a 393036i bk9: 6560a 396870i bk10: 6691a 398454i bk11: 6665a 395896i bk12: 6607a 397445i bk13: 6506a 396726i bk14: 6598a 395007i bk15: 6600a 392641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641692
Row_Buffer_Locality_read = 0.738117
Row_Buffer_Locality_write = 0.251683
Bank_Level_Parallism = 9.017329
Bank_Level_Parallism_Col = 6.092242
Bank_Level_Parallism_Ready = 2.276637
write_to_read_ratio_blp_rw_average = 0.530806
GrpLevelPara = 3.059047 

BW Util details:
bwutil = 0.280772 
total_CMD = 576618 
util_bw = 161898 
Wasted_Col = 148227 
Wasted_Row = 19266 
Idle = 247227 

BW Util Bottlenecks: 
RCDc_limit = 165541 
RCDWRc_limit = 81516 
WTRc_limit = 83291 
RTWc_limit = 459642 
CCDLc_limit = 89417 
rwq = 0 
CCDLc_limit_alone = 49553 
WTRc_limit_alone = 75993 
RTWc_limit_alone = 427076 

Commands details: 
total_CMD = 576618 
n_nop = 368211 
Read = 105761 
Write = 0 
L2_Alloc = 0 
L2_WB = 56137 
n_act = 47264 
n_pre = 47248 
n_ref = 0 
n_req = 131909 
total_req = 161898 

Dual Bus Interface Util: 
issued_total_row = 94512 
issued_total_col = 161898 
Row_Bus_Util =  0.163907 
CoL_Bus_Util = 0.280772 
Either_Row_CoL_Bus_Util = 0.361430 
Issued_on_Two_Bus_Simul_Util = 0.083249 
issued_two_Eff = 0.230333 
queue_avg = 20.074055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.0741
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=367994 n_act=47502 n_pre=47486 n_ref_event=0 n_req=132461 n_rd=106350 n_rd_L2_A=0 n_write=0 n_wr_bk=55828 bw_util=0.2813
n_activity=354102 dram_eff=0.458
bk0: 6839a 394695i bk1: 6732a 392595i bk2: 6701a 398044i bk3: 6805a 399105i bk4: 6544a 415010i bk5: 6588a 414317i bk6: 6557a 400995i bk7: 6642a 401242i bk8: 6552a 396114i bk9: 6500a 398508i bk10: 6847a 389589i bk11: 6667a 398504i bk12: 6462a 393044i bk13: 6662a 393723i bk14: 6578a 396571i bk15: 6674a 394041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641389
Row_Buffer_Locality_read = 0.737414
Row_Buffer_Locality_write = 0.250278
Bank_Level_Parallism = 9.067159
Bank_Level_Parallism_Col = 6.097490
Bank_Level_Parallism_Ready = 2.270049
write_to_read_ratio_blp_rw_average = 0.529121
GrpLevelPara = 3.061008 

BW Util details:
bwutil = 0.281257 
total_CMD = 576618 
util_bw = 162178 
Wasted_Col = 148075 
Wasted_Row = 18654 
Idle = 247711 

BW Util Bottlenecks: 
RCDc_limit = 166212 
RCDWRc_limit = 80597 
WTRc_limit = 83792 
RTWc_limit = 458813 
CCDLc_limit = 90905 
rwq = 0 
CCDLc_limit_alone = 50567 
WTRc_limit_alone = 76484 
RTWc_limit_alone = 425783 

Commands details: 
total_CMD = 576618 
n_nop = 367994 
Read = 106350 
Write = 0 
L2_Alloc = 0 
L2_WB = 55828 
n_act = 47502 
n_pre = 47486 
n_ref = 0 
n_req = 132461 
total_req = 162178 

Dual Bus Interface Util: 
issued_total_row = 94988 
issued_total_col = 162178 
Row_Bus_Util =  0.164733 
CoL_Bus_Util = 0.281257 
Either_Row_CoL_Bus_Util = 0.361806 
Issued_on_Two_Bus_Simul_Util = 0.084184 
issued_two_Eff = 0.232677 
queue_avg = 20.487612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.4876
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=368960 n_act=47136 n_pre=47120 n_ref_event=0 n_req=131772 n_rd=105833 n_rd_L2_A=0 n_write=0 n_wr_bk=55875 bw_util=0.2804
n_activity=353816 dram_eff=0.457
bk0: 6773a 395651i bk1: 6701a 395873i bk2: 6611a 399613i bk3: 6694a 401754i bk4: 6571a 418904i bk5: 6545a 413509i bk6: 6570a 405662i bk7: 6459a 403574i bk8: 6557a 402632i bk9: 6459a 400203i bk10: 6813a 397242i bk11: 6714a 393482i bk12: 6632a 394341i bk13: 6555a 399298i bk14: 6691a 392369i bk15: 6488a 393838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642291
Row_Buffer_Locality_read = 0.739117
Row_Buffer_Locality_write = 0.247234
Bank_Level_Parallism = 8.986841
Bank_Level_Parallism_Col = 6.063490
Bank_Level_Parallism_Ready = 2.279287
write_to_read_ratio_blp_rw_average = 0.529407
GrpLevelPara = 3.056259 

BW Util details:
bwutil = 0.280442 
total_CMD = 576618 
util_bw = 161708 
Wasted_Col = 147133 
Wasted_Row = 19385 
Idle = 248392 

BW Util Bottlenecks: 
RCDc_limit = 165027 
RCDWRc_limit = 81045 
WTRc_limit = 83522 
RTWc_limit = 453893 
CCDLc_limit = 89199 
rwq = 0 
CCDLc_limit_alone = 49034 
WTRc_limit_alone = 76163 
RTWc_limit_alone = 421087 

Commands details: 
total_CMD = 576618 
n_nop = 368960 
Read = 105833 
Write = 0 
L2_Alloc = 0 
L2_WB = 55875 
n_act = 47136 
n_pre = 47120 
n_ref = 0 
n_req = 131772 
total_req = 161708 

Dual Bus Interface Util: 
issued_total_row = 94256 
issued_total_col = 161708 
Row_Bus_Util =  0.163464 
CoL_Bus_Util = 0.280442 
Either_Row_CoL_Bus_Util = 0.360131 
Issued_on_Two_Bus_Simul_Util = 0.083775 
issued_two_Eff = 0.232623 
queue_avg = 20.105577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1056
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=365686 n_act=48179 n_pre=48163 n_ref_event=0 n_req=133958 n_rd=107574 n_rd_L2_A=0 n_write=0 n_wr_bk=56395 bw_util=0.2844
n_activity=355655 dram_eff=0.461
bk0: 6882a 388263i bk1: 6858a 391366i bk2: 6824a 400574i bk3: 6893a 393947i bk4: 6605a 412279i bk5: 6458a 413304i bk6: 6619a 402255i bk7: 6663a 397921i bk8: 6750a 391265i bk9: 6708a 392759i bk10: 6735a 391041i bk11: 6821a 388991i bk12: 6519a 394383i bk13: 6645a 386880i bk14: 6800a 389276i bk15: 6794a 387009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640342
Row_Buffer_Locality_read = 0.736516
Row_Buffer_Locality_write = 0.248219
Bank_Level_Parallism = 9.224092
Bank_Level_Parallism_Col = 6.189286
Bank_Level_Parallism_Ready = 2.285280
write_to_read_ratio_blp_rw_average = 0.533714
GrpLevelPara = 3.091223 

BW Util details:
bwutil = 0.284363 
total_CMD = 576618 
util_bw = 163969 
Wasted_Col = 147514 
Wasted_Row = 17908 
Idle = 247227 

BW Util Bottlenecks: 
RCDc_limit = 168205 
RCDWRc_limit = 81693 
WTRc_limit = 85033 
RTWc_limit = 475259 
CCDLc_limit = 92367 
rwq = 0 
CCDLc_limit_alone = 50670 
WTRc_limit_alone = 77476 
RTWc_limit_alone = 441119 

Commands details: 
total_CMD = 576618 
n_nop = 365686 
Read = 107574 
Write = 0 
L2_Alloc = 0 
L2_WB = 56395 
n_act = 48179 
n_pre = 48163 
n_ref = 0 
n_req = 133958 
total_req = 163969 

Dual Bus Interface Util: 
issued_total_row = 96342 
issued_total_col = 163969 
Row_Bus_Util =  0.167081 
CoL_Bus_Util = 0.284363 
Either_Row_CoL_Bus_Util = 0.365809 
Issued_on_Two_Bus_Simul_Util = 0.085636 
issued_two_Eff = 0.234099 
queue_avg = 20.800711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.8007
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=367480 n_act=47754 n_pre=47738 n_ref_event=0 n_req=132554 n_rd=106260 n_rd_L2_A=0 n_write=0 n_wr_bk=56337 bw_util=0.282
n_activity=355359 dram_eff=0.4576
bk0: 6785a 393277i bk1: 6907a 391764i bk2: 6604a 400166i bk3: 6721a 399093i bk4: 6450a 414155i bk5: 6588a 411314i bk6: 6667a 404940i bk7: 6586a 401190i bk8: 6480a 395183i bk9: 6562a 398148i bk10: 6808a 393469i bk11: 6820a 393041i bk12: 6604a 390685i bk13: 6562a 391787i bk14: 6594a 390765i bk15: 6522a 391772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639739
Row_Buffer_Locality_read = 0.736957
Row_Buffer_Locality_write = 0.246862
Bank_Level_Parallism = 9.097896
Bank_Level_Parallism_Col = 6.129417
Bank_Level_Parallism_Ready = 2.286119
write_to_read_ratio_blp_rw_average = 0.529468
GrpLevelPara = 3.066420 

BW Util details:
bwutil = 0.281984 
total_CMD = 576618 
util_bw = 162597 
Wasted_Col = 147785 
Wasted_Row = 19111 
Idle = 247125 

BW Util Bottlenecks: 
RCDc_limit = 165593 
RCDWRc_limit = 81858 
WTRc_limit = 85182 
RTWc_limit = 462888 
CCDLc_limit = 90038 
rwq = 0 
CCDLc_limit_alone = 50110 
WTRc_limit_alone = 77904 
RTWc_limit_alone = 430238 

Commands details: 
total_CMD = 576618 
n_nop = 367480 
Read = 106260 
Write = 0 
L2_Alloc = 0 
L2_WB = 56337 
n_act = 47754 
n_pre = 47738 
n_ref = 0 
n_req = 132554 
total_req = 162597 

Dual Bus Interface Util: 
issued_total_row = 95492 
issued_total_col = 162597 
Row_Bus_Util =  0.165607 
CoL_Bus_Util = 0.281984 
Either_Row_CoL_Bus_Util = 0.362698 
Issued_on_Two_Bus_Simul_Util = 0.084893 
issued_two_Eff = 0.234061 
queue_avg = 20.368137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.3681
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=363406 n_act=48767 n_pre=48751 n_ref_event=0 n_req=136821 n_rd=110188 n_rd_L2_A=0 n_write=0 n_wr_bk=56763 bw_util=0.2895
n_activity=357335 dram_eff=0.4672
bk0: 6929a 388310i bk1: 7029a 389189i bk2: 7033a 391027i bk3: 6973a 396479i bk4: 6804a 407472i bk5: 6735a 407376i bk6: 6787a 395840i bk7: 6809a 397303i bk8: 6883a 389717i bk9: 6769a 388499i bk10: 7034a 387003i bk11: 6898a 385942i bk12: 6785a 387477i bk13: 6955a 383636i bk14: 6792a 389083i bk15: 6973a 383799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643571
Row_Buffer_Locality_read = 0.738819
Row_Buffer_Locality_write = 0.249502
Bank_Level_Parallism = 9.331129
Bank_Level_Parallism_Col = 6.266243
Bank_Level_Parallism_Ready = 2.300579
write_to_read_ratio_blp_rw_average = 0.530441
GrpLevelPara = 3.117224 

BW Util details:
bwutil = 0.289535 
total_CMD = 576618 
util_bw = 166951 
Wasted_Col = 145777 
Wasted_Row = 18910 
Idle = 244980 

BW Util Bottlenecks: 
RCDc_limit = 167008 
RCDWRc_limit = 80189 
WTRc_limit = 84518 
RTWc_limit = 474196 
CCDLc_limit = 92598 
rwq = 0 
CCDLc_limit_alone = 50951 
WTRc_limit_alone = 77095 
RTWc_limit_alone = 439972 

Commands details: 
total_CMD = 576618 
n_nop = 363406 
Read = 110188 
Write = 0 
L2_Alloc = 0 
L2_WB = 56763 
n_act = 48767 
n_pre = 48751 
n_ref = 0 
n_req = 136821 
total_req = 166951 

Dual Bus Interface Util: 
issued_total_row = 97518 
issued_total_col = 166951 
Row_Bus_Util =  0.169121 
CoL_Bus_Util = 0.289535 
Either_Row_CoL_Bus_Util = 0.369763 
Issued_on_Two_Bus_Simul_Util = 0.088892 
issued_two_Eff = 0.240404 
queue_avg = 22.079533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0795
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=361592 n_act=49553 n_pre=49537 n_ref_event=0 n_req=138692 n_rd=111653 n_rd_L2_A=0 n_write=0 n_wr_bk=57251 bw_util=0.2929
n_activity=355320 dram_eff=0.4754
bk0: 6990a 383796i bk1: 7074a 383699i bk2: 6875a 385048i bk3: 7120a 387515i bk4: 6907a 405458i bk5: 6923a 400448i bk6: 6883a 388321i bk7: 6915a 389882i bk8: 6911a 382274i bk9: 6986a 384011i bk10: 7178a 379071i bk11: 7026a 379608i bk12: 6910a 379865i bk13: 6898a 380531i bk14: 6998a 380813i bk15: 7059a 379735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642712
Row_Buffer_Locality_read = 0.735314
Row_Buffer_Locality_write = 0.260328
Bank_Level_Parallism = 9.670881
Bank_Level_Parallism_Col = 6.477153
Bank_Level_Parallism_Ready = 2.335226
write_to_read_ratio_blp_rw_average = 0.532428
GrpLevelPara = 3.154340 

BW Util details:
bwutil = 0.292922 
total_CMD = 576618 
util_bw = 168904 
Wasted_Col = 144309 
Wasted_Row = 17109 
Idle = 246296 

BW Util Bottlenecks: 
RCDc_limit = 168983 
RCDWRc_limit = 79490 
WTRc_limit = 85376 
RTWc_limit = 497821 
CCDLc_limit = 95295 
rwq = 0 
CCDLc_limit_alone = 51405 
WTRc_limit_alone = 78105 
RTWc_limit_alone = 461202 

Commands details: 
total_CMD = 576618 
n_nop = 361592 
Read = 111653 
Write = 0 
L2_Alloc = 0 
L2_WB = 57251 
n_act = 49553 
n_pre = 49537 
n_ref = 0 
n_req = 138692 
total_req = 168904 

Dual Bus Interface Util: 
issued_total_row = 99090 
issued_total_col = 168904 
Row_Bus_Util =  0.171847 
CoL_Bus_Util = 0.292922 
Either_Row_CoL_Bus_Util = 0.372909 
Issued_on_Two_Bus_Simul_Util = 0.091860 
issued_two_Eff = 0.246333 
queue_avg = 23.536217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5362
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=364626 n_act=48517 n_pre=48501 n_ref_event=0 n_req=135106 n_rd=108492 n_rd_L2_A=0 n_write=0 n_wr_bk=56652 bw_util=0.2864
n_activity=355355 dram_eff=0.4647
bk0: 6984a 383360i bk1: 6832a 388027i bk2: 6829a 392480i bk3: 6721a 395109i bk4: 6851a 407939i bk5: 6676a 408289i bk6: 6698a 392767i bk7: 6644a 398516i bk8: 6723a 387228i bk9: 6695a 391848i bk10: 6954a 387857i bk11: 6832a 390317i bk12: 6687a 388335i bk13: 6777a 390015i bk14: 6655a 386907i bk15: 6934a 387861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640897
Row_Buffer_Locality_read = 0.736082
Row_Buffer_Locality_write = 0.252874
Bank_Level_Parallism = 9.341121
Bank_Level_Parallism_Col = 6.284240
Bank_Level_Parallism_Ready = 2.297044
write_to_read_ratio_blp_rw_average = 0.533953
GrpLevelPara = 3.110466 

BW Util details:
bwutil = 0.286401 
total_CMD = 576618 
util_bw = 165144 
Wasted_Col = 146715 
Wasted_Row = 18309 
Idle = 246450 

BW Util Bottlenecks: 
RCDc_limit = 167602 
RCDWRc_limit = 81580 
WTRc_limit = 83260 
RTWc_limit = 483987 
CCDLc_limit = 92571 
rwq = 0 
CCDLc_limit_alone = 50944 
WTRc_limit_alone = 76038 
RTWc_limit_alone = 449582 

Commands details: 
total_CMD = 576618 
n_nop = 364626 
Read = 108492 
Write = 0 
L2_Alloc = 0 
L2_WB = 56652 
n_act = 48517 
n_pre = 48501 
n_ref = 0 
n_req = 135106 
total_req = 165144 

Dual Bus Interface Util: 
issued_total_row = 97018 
issued_total_col = 165144 
Row_Bus_Util =  0.168254 
CoL_Bus_Util = 0.286401 
Either_Row_CoL_Bus_Util = 0.367647 
Issued_on_Two_Bus_Simul_Util = 0.087007 
issued_two_Eff = 0.236660 
queue_avg = 21.487839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.4878
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576618 n_nop=364625 n_act=48339 n_pre=48323 n_ref_event=0 n_req=135397 n_rd=108737 n_rd_L2_A=0 n_write=0 n_wr_bk=56746 bw_util=0.287
n_activity=356291 dram_eff=0.4645
bk0: 6949a 390795i bk1: 6849a 391611i bk2: 6946a 395991i bk3: 6884a 398403i bk4: 6665a 410482i bk5: 6626a 408188i bk6: 6768a 396779i bk7: 6631a 397401i bk8: 6658a 389680i bk9: 6745a 390632i bk10: 6925a 387446i bk11: 6977a 390410i bk12: 6801a 388171i bk13: 6731a 387640i bk14: 6713a 389301i bk15: 6869a 390298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642983
Row_Buffer_Locality_read = 0.737946
Row_Buffer_Locality_write = 0.255664
Bank_Level_Parallism = 9.260189
Bank_Level_Parallism_Col = 6.230124
Bank_Level_Parallism_Ready = 2.290465
write_to_read_ratio_blp_rw_average = 0.530264
GrpLevelPara = 3.093716 

BW Util details:
bwutil = 0.286989 
total_CMD = 576618 
util_bw = 165483 
Wasted_Col = 146427 
Wasted_Row = 18327 
Idle = 246381 

BW Util Bottlenecks: 
RCDc_limit = 166238 
RCDWRc_limit = 81486 
WTRc_limit = 86770 
RTWc_limit = 467915 
CCDLc_limit = 91911 
rwq = 0 
CCDLc_limit_alone = 50840 
WTRc_limit_alone = 79366 
RTWc_limit_alone = 434248 

Commands details: 
total_CMD = 576618 
n_nop = 364625 
Read = 108737 
Write = 0 
L2_Alloc = 0 
L2_WB = 56746 
n_act = 48339 
n_pre = 48323 
n_ref = 0 
n_req = 135397 
total_req = 165483 

Dual Bus Interface Util: 
issued_total_row = 96662 
issued_total_col = 165483 
Row_Bus_Util =  0.167636 
CoL_Bus_Util = 0.286989 
Either_Row_CoL_Bus_Util = 0.367649 
Issued_on_Two_Bus_Simul_Util = 0.086976 
issued_two_Eff = 0.236574 
queue_avg = 21.340240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.3402

========= L2 cache stats =========
L2_cache_bank[0]: Access = 186294, Miss = 92667, Miss_rate = 0.497, Pending_hits = 498, Reservation_fails = 387
L2_cache_bank[1]: Access = 187043, Miss = 92863, Miss_rate = 0.496, Pending_hits = 546, Reservation_fails = 129
L2_cache_bank[2]: Access = 186596, Miss = 92984, Miss_rate = 0.498, Pending_hits = 478, Reservation_fails = 0
L2_cache_bank[3]: Access = 186549, Miss = 92713, Miss_rate = 0.497, Pending_hits = 563, Reservation_fails = 202
L2_cache_bank[4]: Access = 185982, Miss = 92497, Miss_rate = 0.497, Pending_hits = 513, Reservation_fails = 25
L2_cache_bank[5]: Access = 186383, Miss = 92245, Miss_rate = 0.495, Pending_hits = 524, Reservation_fails = 0
L2_cache_bank[6]: Access = 185566, Miss = 92435, Miss_rate = 0.498, Pending_hits = 477, Reservation_fails = 0
L2_cache_bank[7]: Access = 185841, Miss = 92299, Miss_rate = 0.497, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[8]: Access = 185762, Miss = 91007, Miss_rate = 0.490, Pending_hits = 537, Reservation_fails = 882
L2_cache_bank[9]: Access = 186700, Miss = 91792, Miss_rate = 0.492, Pending_hits = 551, Reservation_fails = 157
L2_cache_bank[10]: Access = 185412, Miss = 91726, Miss_rate = 0.495, Pending_hits = 545, Reservation_fails = 404
L2_cache_bank[11]: Access = 312916, Miss = 197558, Miss_rate = 0.631, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[12]: Access = 186024, Miss = 92141, Miss_rate = 0.495, Pending_hits = 503, Reservation_fails = 0
L2_cache_bank[13]: Access = 186320, Miss = 93163, Miss_rate = 0.500, Pending_hits = 494, Reservation_fails = 0
L2_cache_bank[14]: Access = 186240, Miss = 92157, Miss_rate = 0.495, Pending_hits = 557, Reservation_fails = 773
L2_cache_bank[15]: Access = 187345, Miss = 93763, Miss_rate = 0.500, Pending_hits = 547, Reservation_fails = 742
L2_cache_bank[16]: Access = 186370, Miss = 92252, Miss_rate = 0.495, Pending_hits = 586, Reservation_fails = 318
L2_cache_bank[17]: Access = 186580, Miss = 92147, Miss_rate = 0.494, Pending_hits = 561, Reservation_fails = 1144
L2_cache_bank[18]: Access = 185553, Miss = 90800, Miss_rate = 0.489, Pending_hits = 514, Reservation_fails = 88
L2_cache_bank[19]: Access = 186073, Miss = 92296, Miss_rate = 0.496, Pending_hits = 502, Reservation_fails = 356
L2_cache_bank[20]: Access = 186198, Miss = 92778, Miss_rate = 0.498, Pending_hits = 650, Reservation_fails = 467
L2_cache_bank[21]: Access = 185985, Miss = 92560, Miss_rate = 0.498, Pending_hits = 615, Reservation_fails = 630
L2_cache_bank[22]: Access = 185775, Miss = 91512, Miss_rate = 0.493, Pending_hits = 494, Reservation_fails = 535
L2_cache_bank[23]: Access = 185980, Miss = 92640, Miss_rate = 0.498, Pending_hits = 536, Reservation_fails = 21
L2_cache_bank[24]: Access = 185451, Miss = 91831, Miss_rate = 0.495, Pending_hits = 529, Reservation_fails = 0
L2_cache_bank[25]: Access = 186241, Miss = 92307, Miss_rate = 0.496, Pending_hits = 569, Reservation_fails = 279
L2_cache_bank[26]: Access = 185157, Miss = 90564, Miss_rate = 0.489, Pending_hits = 485, Reservation_fails = 258
L2_cache_bank[27]: Access = 185730, Miss = 92587, Miss_rate = 0.499, Pending_hits = 565, Reservation_fails = 208
L2_cache_bank[28]: Access = 186000, Miss = 91654, Miss_rate = 0.493, Pending_hits = 587, Reservation_fails = 355
L2_cache_bank[29]: Access = 185971, Miss = 92772, Miss_rate = 0.499, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[30]: Access = 186040, Miss = 92199, Miss_rate = 0.496, Pending_hits = 559, Reservation_fails = 40
L2_cache_bank[31]: Access = 185941, Miss = 92788, Miss_rate = 0.499, Pending_hits = 508, Reservation_fails = 202
L2_cache_bank[32]: Access = 186832, Miss = 93747, Miss_rate = 0.502, Pending_hits = 625, Reservation_fails = 207
L2_cache_bank[33]: Access = 186199, Miss = 92067, Miss_rate = 0.494, Pending_hits = 565, Reservation_fails = 172
L2_cache_bank[34]: Access = 187490, Miss = 94614, Miss_rate = 0.505, Pending_hits = 564, Reservation_fails = 131
L2_cache_bank[35]: Access = 186429, Miss = 92354, Miss_rate = 0.495, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[36]: Access = 186199, Miss = 92749, Miss_rate = 0.498, Pending_hits = 542, Reservation_fails = 1031
L2_cache_bank[37]: Access = 187032, Miss = 93592, Miss_rate = 0.500, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[38]: Access = 186165, Miss = 92557, Miss_rate = 0.497, Pending_hits = 569, Reservation_fails = 9
L2_cache_bank[39]: Access = 187065, Miss = 92791, Miss_rate = 0.496, Pending_hits = 564, Reservation_fails = 58
L2_cache_bank[40]: Access = 187118, Miss = 92881, Miss_rate = 0.496, Pending_hits = 650, Reservation_fails = 328
L2_cache_bank[41]: Access = 186293, Miss = 93650, Miss_rate = 0.503, Pending_hits = 626, Reservation_fails = 36
L2_cache_bank[42]: Access = 186955, Miss = 93127, Miss_rate = 0.498, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[43]: Access = 186424, Miss = 93778, Miss_rate = 0.503, Pending_hits = 628, Reservation_fails = 0
L2_cache_bank[44]: Access = 186118, Miss = 92868, Miss_rate = 0.499, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[45]: Access = 186416, Miss = 93017, Miss_rate = 0.499, Pending_hits = 494, Reservation_fails = 709
L2_cache_bank[46]: Access = 186482, Miss = 92911, Miss_rate = 0.498, Pending_hits = 481, Reservation_fails = 517
L2_cache_bank[47]: Access = 186791, Miss = 93222, Miss_rate = 0.499, Pending_hits = 616, Reservation_fails = 127
L2_cache_bank[48]: Access = 187029, Miss = 93003, Miss_rate = 0.497, Pending_hits = 561, Reservation_fails = 254
L2_cache_bank[49]: Access = 186958, Miss = 93621, Miss_rate = 0.501, Pending_hits = 619, Reservation_fails = 343
L2_cache_bank[50]: Access = 186664, Miss = 93403, Miss_rate = 0.500, Pending_hits = 546, Reservation_fails = 404
L2_cache_bank[51]: Access = 186650, Miss = 93115, Miss_rate = 0.499, Pending_hits = 575, Reservation_fails = 77
L2_cache_bank[52]: Access = 187508, Miss = 94052, Miss_rate = 0.502, Pending_hits = 606, Reservation_fails = 319
L2_cache_bank[53]: Access = 187683, Miss = 94104, Miss_rate = 0.501, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[54]: Access = 187050, Miss = 93080, Miss_rate = 0.498, Pending_hits = 561, Reservation_fails = 124
L2_cache_bank[55]: Access = 187674, Miss = 93298, Miss_rate = 0.497, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[56]: Access = 187470, Miss = 94039, Miss_rate = 0.502, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[57]: Access = 189647, Miss = 96581, Miss_rate = 0.509, Pending_hits = 564, Reservation_fails = 828
L2_cache_bank[58]: Access = 188067, Miss = 94509, Miss_rate = 0.503, Pending_hits = 623, Reservation_fails = 305
L2_cache_bank[59]: Access = 190704, Miss = 97453, Miss_rate = 0.511, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[60]: Access = 188131, Miss = 94351, Miss_rate = 0.502, Pending_hits = 644, Reservation_fails = 0
L2_cache_bank[61]: Access = 188224, Miss = 94736, Miss_rate = 0.503, Pending_hits = 595, Reservation_fails = 108
L2_cache_bank[62]: Access = 187275, Miss = 94120, Miss_rate = 0.503, Pending_hits = 587, Reservation_fails = 187
L2_cache_bank[63]: Access = 188468, Miss = 95098, Miss_rate = 0.505, Pending_hits = 627, Reservation_fails = 16
L2_total_cache_accesses = 12073228
L2_total_cache_misses = 6056185
L2_total_cache_miss_rate = 0.5016
L2_total_cache_pending_hits = 35937
L2_total_cache_reservation_fails = 14892
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4805521
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1316891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2059309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32076
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1175585
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3861
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 703223
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1976762
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8245873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3859431
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14892
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.069

icnt_total_pkts_mem_to_simt=12073228
icnt_total_pkts_simt_to_mem=12073228
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12073228
Req_Network_cycles = 767926
Req_Network_injected_packets_per_cycle =      15.7219 
Req_Network_conflicts_per_cycle =      25.1087
Req_Network_conflicts_per_cycle_util =      31.5042
Req_Bank_Level_Parallism =      19.7264
Req_Network_in_buffer_full_per_cycle =       0.0849
Req_Network_in_buffer_avg_util =      48.3239
Req_Network_out_buffer_full_per_cycle =       0.0906
Req_Network_out_buffer_avg_util =      23.0823

Reply_Network_injected_packets_num = 12073228
Reply_Network_cycles = 767926
Reply_Network_injected_packets_per_cycle =       15.7219
Reply_Network_conflicts_per_cycle =        9.0073
Reply_Network_conflicts_per_cycle_util =      11.2574
Reply_Bank_Level_Parallism =      19.6493
Reply_Network_in_buffer_full_per_cycle =       0.0008
Reply_Network_in_buffer_avg_util =       3.6935
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1965
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 55 sec (5275 sec)
gpgpu_simulation_rate = 88822 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
gpgpu_silicon_slowdown = 7806896x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 25213
gpu_sim_insn = 19957884
gpu_ipc =     791.5712
gpu_tot_sim_cycle = 793139
gpu_tot_sim_insn = 488497347
gpu_tot_ipc =     615.9038
gpu_tot_issued_cta = 41034
gpu_occupancy = 42.5017% 
gpu_tot_occupancy = 72.7584% 
max_total_param_size = 0
gpu_stall_dramfull = 4405986
gpu_stall_icnt2sh    = 630
partiton_level_parallism =       4.7894
partiton_level_parallism_total  =      15.3743
partiton_level_parallism_util =       6.7113
partiton_level_parallism_util_total  =      19.2817
L2_BW  =     173.4925 GB/Sec
L2_BW_total  =     556.9199 GB/Sec
gpu_total_sim_rate=90078

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 250767, Miss = 142706, Miss_rate = 0.569, Pending_hits = 4491, Reservation_fails = 49163
	L1D_cache_core[1]: Access = 262783, Miss = 145736, Miss_rate = 0.555, Pending_hits = 3795, Reservation_fails = 48892
	L1D_cache_core[2]: Access = 248269, Miss = 139237, Miss_rate = 0.561, Pending_hits = 3908, Reservation_fails = 42912
	L1D_cache_core[3]: Access = 250562, Miss = 142466, Miss_rate = 0.569, Pending_hits = 4468, Reservation_fails = 37293
	L1D_cache_core[4]: Access = 259317, Miss = 140615, Miss_rate = 0.542, Pending_hits = 2926, Reservation_fails = 35989
	L1D_cache_core[5]: Access = 248958, Miss = 139896, Miss_rate = 0.562, Pending_hits = 4098, Reservation_fails = 36223
	L1D_cache_core[6]: Access = 250329, Miss = 141085, Miss_rate = 0.564, Pending_hits = 4287, Reservation_fails = 37232
	L1D_cache_core[7]: Access = 251221, Miss = 145110, Miss_rate = 0.578, Pending_hits = 4998, Reservation_fails = 43611
	L1D_cache_core[8]: Access = 257066, Miss = 144929, Miss_rate = 0.564, Pending_hits = 4358, Reservation_fails = 44111
	L1D_cache_core[9]: Access = 272388, Miss = 151361, Miss_rate = 0.556, Pending_hits = 4114, Reservation_fails = 53127
	L1D_cache_core[10]: Access = 256004, Miss = 146858, Miss_rate = 0.574, Pending_hits = 5121, Reservation_fails = 41633
	L1D_cache_core[11]: Access = 253653, Miss = 142467, Miss_rate = 0.562, Pending_hits = 4022, Reservation_fails = 35794
	L1D_cache_core[12]: Access = 260470, Miss = 144236, Miss_rate = 0.554, Pending_hits = 3754, Reservation_fails = 41621
	L1D_cache_core[13]: Access = 258096, Miss = 142766, Miss_rate = 0.553, Pending_hits = 3557, Reservation_fails = 36914
	L1D_cache_core[14]: Access = 251712, Miss = 142843, Miss_rate = 0.567, Pending_hits = 4601, Reservation_fails = 39897
	L1D_cache_core[15]: Access = 259319, Miss = 143921, Miss_rate = 0.555, Pending_hits = 3840, Reservation_fails = 38913
	L1D_cache_core[16]: Access = 250794, Miss = 142723, Miss_rate = 0.569, Pending_hits = 4530, Reservation_fails = 38314
	L1D_cache_core[17]: Access = 253426, Miss = 142324, Miss_rate = 0.562, Pending_hits = 4231, Reservation_fails = 37286
	L1D_cache_core[18]: Access = 252839, Miss = 146406, Miss_rate = 0.579, Pending_hits = 5340, Reservation_fails = 50628
	L1D_cache_core[19]: Access = 252377, Miss = 142786, Miss_rate = 0.566, Pending_hits = 4353, Reservation_fails = 40435
	L1D_cache_core[20]: Access = 257080, Miss = 145132, Miss_rate = 0.565, Pending_hits = 4384, Reservation_fails = 43045
	L1D_cache_core[21]: Access = 268267, Miss = 147758, Miss_rate = 0.551, Pending_hits = 3811, Reservation_fails = 43275
	L1D_cache_core[22]: Access = 255373, Miss = 143945, Miss_rate = 0.564, Pending_hits = 4252, Reservation_fails = 35591
	L1D_cache_core[23]: Access = 252040, Miss = 144227, Miss_rate = 0.572, Pending_hits = 4865, Reservation_fails = 44338
	L1D_cache_core[24]: Access = 245734, Miss = 139728, Miss_rate = 0.569, Pending_hits = 4414, Reservation_fails = 38414
	L1D_cache_core[25]: Access = 258887, Miss = 144355, Miss_rate = 0.558, Pending_hits = 3948, Reservation_fails = 37003
	L1D_cache_core[26]: Access = 258579, Miss = 144355, Miss_rate = 0.558, Pending_hits = 4089, Reservation_fails = 39796
	L1D_cache_core[27]: Access = 250874, Miss = 142501, Miss_rate = 0.568, Pending_hits = 4508, Reservation_fails = 40777
	L1D_cache_core[28]: Access = 254202, Miss = 145094, Miss_rate = 0.571, Pending_hits = 4742, Reservation_fails = 43238
	L1D_cache_core[29]: Access = 250063, Miss = 141415, Miss_rate = 0.566, Pending_hits = 4276, Reservation_fails = 37367
	L1D_cache_core[30]: Access = 250871, Miss = 143034, Miss_rate = 0.570, Pending_hits = 4877, Reservation_fails = 41440
	L1D_cache_core[31]: Access = 260802, Miss = 145634, Miss_rate = 0.558, Pending_hits = 4075, Reservation_fails = 49526
	L1D_cache_core[32]: Access = 257949, Miss = 143554, Miss_rate = 0.557, Pending_hits = 3917, Reservation_fails = 38309
	L1D_cache_core[33]: Access = 270903, Miss = 147945, Miss_rate = 0.546, Pending_hits = 3414, Reservation_fails = 37449
	L1D_cache_core[34]: Access = 251861, Miss = 140374, Miss_rate = 0.557, Pending_hits = 3833, Reservation_fails = 32317
	L1D_cache_core[35]: Access = 262616, Miss = 146518, Miss_rate = 0.558, Pending_hits = 4124, Reservation_fails = 43846
	L1D_cache_core[36]: Access = 249847, Miss = 142839, Miss_rate = 0.572, Pending_hits = 4718, Reservation_fails = 49876
	L1D_cache_core[37]: Access = 258057, Miss = 146863, Miss_rate = 0.569, Pending_hits = 4834, Reservation_fails = 43990
	L1D_cache_core[38]: Access = 254209, Miss = 143861, Miss_rate = 0.566, Pending_hits = 4534, Reservation_fails = 47613
	L1D_cache_core[39]: Access = 256162, Miss = 146473, Miss_rate = 0.572, Pending_hits = 4756, Reservation_fails = 52785
	L1D_cache_core[40]: Access = 251273, Miss = 143971, Miss_rate = 0.573, Pending_hits = 4871, Reservation_fails = 47361
	L1D_cache_core[41]: Access = 255693, Miss = 145381, Miss_rate = 0.569, Pending_hits = 4654, Reservation_fails = 42151
	L1D_cache_core[42]: Access = 252031, Miss = 142352, Miss_rate = 0.565, Pending_hits = 4464, Reservation_fails = 41922
	L1D_cache_core[43]: Access = 259176, Miss = 148591, Miss_rate = 0.573, Pending_hits = 5061, Reservation_fails = 43236
	L1D_cache_core[44]: Access = 249673, Miss = 140538, Miss_rate = 0.563, Pending_hits = 4152, Reservation_fails = 34043
	L1D_cache_core[45]: Access = 254298, Miss = 144305, Miss_rate = 0.567, Pending_hits = 4564, Reservation_fails = 36749
	L1D_cache_core[46]: Access = 246253, Miss = 137649, Miss_rate = 0.559, Pending_hits = 3911, Reservation_fails = 36760
	L1D_cache_core[47]: Access = 249036, Miss = 140830, Miss_rate = 0.566, Pending_hits = 4296, Reservation_fails = 39359
	L1D_cache_core[48]: Access = 255084, Miss = 145606, Miss_rate = 0.571, Pending_hits = 4695, Reservation_fails = 41836
	L1D_cache_core[49]: Access = 262479, Miss = 146408, Miss_rate = 0.558, Pending_hits = 4016, Reservation_fails = 47852
	L1D_cache_core[50]: Access = 252333, Miss = 144400, Miss_rate = 0.572, Pending_hits = 4760, Reservation_fails = 42326
	L1D_cache_core[51]: Access = 253191, Miss = 145691, Miss_rate = 0.575, Pending_hits = 5067, Reservation_fails = 40186
	L1D_cache_core[52]: Access = 258188, Miss = 146227, Miss_rate = 0.566, Pending_hits = 4586, Reservation_fails = 36660
	L1D_cache_core[53]: Access = 252527, Miss = 141968, Miss_rate = 0.562, Pending_hits = 4095, Reservation_fails = 37854
	L1D_cache_core[54]: Access = 253202, Miss = 143233, Miss_rate = 0.566, Pending_hits = 4351, Reservation_fails = 41228
	L1D_cache_core[55]: Access = 250050, Miss = 142564, Miss_rate = 0.570, Pending_hits = 4451, Reservation_fails = 45063
	L1D_cache_core[56]: Access = 255793, Miss = 145503, Miss_rate = 0.569, Pending_hits = 4783, Reservation_fails = 44551
	L1D_cache_core[57]: Access = 246446, Miss = 141610, Miss_rate = 0.575, Pending_hits = 4735, Reservation_fails = 45765
	L1D_cache_core[58]: Access = 262199, Miss = 147382, Miss_rate = 0.562, Pending_hits = 4350, Reservation_fails = 48026
	L1D_cache_core[59]: Access = 262038, Miss = 143645, Miss_rate = 0.548, Pending_hits = 3314, Reservation_fails = 37326
	L1D_cache_core[60]: Access = 253163, Miss = 141439, Miss_rate = 0.559, Pending_hits = 3899, Reservation_fails = 37127
	L1D_cache_core[61]: Access = 248939, Miss = 140436, Miss_rate = 0.564, Pending_hits = 4222, Reservation_fails = 42377
	L1D_cache_core[62]: Access = 249723, Miss = 142657, Miss_rate = 0.571, Pending_hits = 4635, Reservation_fails = 48400
	L1D_cache_core[63]: Access = 259913, Miss = 144583, Miss_rate = 0.556, Pending_hits = 3871, Reservation_fails = 36765
	L1D_cache_core[64]: Access = 251789, Miss = 143327, Miss_rate = 0.569, Pending_hits = 4563, Reservation_fails = 44889
	L1D_cache_core[65]: Access = 253817, Miss = 143435, Miss_rate = 0.565, Pending_hits = 4344, Reservation_fails = 46245
	L1D_cache_core[66]: Access = 252785, Miss = 142298, Miss_rate = 0.563, Pending_hits = 4243, Reservation_fails = 37030
	L1D_cache_core[67]: Access = 250690, Miss = 143997, Miss_rate = 0.574, Pending_hits = 4985, Reservation_fails = 46873
	L1D_cache_core[68]: Access = 252577, Miss = 142971, Miss_rate = 0.566, Pending_hits = 4508, Reservation_fails = 41990
	L1D_cache_core[69]: Access = 252592, Miss = 145730, Miss_rate = 0.577, Pending_hits = 5065, Reservation_fails = 42646
	L1D_cache_core[70]: Access = 257965, Miss = 145302, Miss_rate = 0.563, Pending_hits = 4403, Reservation_fails = 42636
	L1D_cache_core[71]: Access = 254810, Miss = 142615, Miss_rate = 0.560, Pending_hits = 4106, Reservation_fails = 40245
	L1D_cache_core[72]: Access = 256285, Miss = 143548, Miss_rate = 0.560, Pending_hits = 4292, Reservation_fails = 37682
	L1D_cache_core[73]: Access = 251301, Miss = 142751, Miss_rate = 0.568, Pending_hits = 4642, Reservation_fails = 43014
	L1D_cache_core[74]: Access = 266600, Miss = 148687, Miss_rate = 0.558, Pending_hits = 4186, Reservation_fails = 44028
	L1D_cache_core[75]: Access = 253790, Miss = 145415, Miss_rate = 0.573, Pending_hits = 4932, Reservation_fails = 40581
	L1D_cache_core[76]: Access = 249241, Miss = 142045, Miss_rate = 0.570, Pending_hits = 4500, Reservation_fails = 41888
	L1D_cache_core[77]: Access = 257832, Miss = 148438, Miss_rate = 0.576, Pending_hits = 5255, Reservation_fails = 62803
	L1D_cache_core[78]: Access = 256846, Miss = 144763, Miss_rate = 0.564, Pending_hits = 4488, Reservation_fails = 39902
	L1D_cache_core[79]: Access = 252589, Miss = 141827, Miss_rate = 0.561, Pending_hits = 4095, Reservation_fails = 39961
	L1D_total_cache_accesses = 20388936
	L1D_total_cache_misses = 11510194
	L1D_total_cache_miss_rate = 0.5645
	L1D_total_cache_pending_hits = 349573
	L1D_total_cache_reservation_fails = 3357319
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.160
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7848920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 346032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5435127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3299764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2886871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 346032
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 680249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3165035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16862982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3871986

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1785858
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1513906
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 57555
ctas_completed 41034, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7250, 6790, 6177, 7281, 6567, 6497, 7093, 6284, 7019, 6578, 6348, 6873, 7012, 6228, 7150, 6678, 6659, 6337, 6796, 7213, 6519, 6963, 6814, 6861, 6532, 7135, 6463, 6933, 6666, 7098, 6783, 6786, 7060, 7110, 6270, 6544, 6706, 6679, 6182, 6268, 6546, 6997, 6774, 6230, 7371, 6578, 6426, 6517, 6852, 6915, 6532, 7206, 7294, 7132, 7171, 6856, 6596, 7269, 6884, 7346, 6726, 6364, 7221, 6639, 
gpgpu_n_tot_thrd_icount = 1112190368
gpgpu_n_tot_w_icount = 34755949
gpgpu_n_stall_shd_mem = 4676640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8321998
gpgpu_n_mem_write_global = 3871986
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 40791875
gpgpu_n_store_insn = 8861257
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 127056896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4160321
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 516319
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12238264	W0_Idle:11006313	W0_Scoreboard:150226590	W1:6437140	W2:3187121	W3:2161972	W4:1713755	W5:1344296	W6:1024271	W7:768223	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12503836
single_issue_nums: WS0:8692025	WS1:8684498	WS2:8695236	WS3:8684190	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66575984 {8:8321998,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154879440 {40:3871986,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 332879920 {40:8321998,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30975888 {8:3871986,}
maxmflatency = 7393 
max_icnt2mem_latency = 6342 
maxmrqlatency = 3093 
max_icnt2sh_latency = 1547 
averagemflatency = 717 
avg_icnt2mem_latency = 365 
avg_mrq_latency = 116 
avg_icnt2sh_latency = 16 
mrq_lat_table:558060 	279504 	148661 	177740 	336073 	635687 	692795 	829899 	544884 	79170 	1453 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3543093 	3062142 	2838554 	2171448 	493781 	84966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3689475 	1357589 	1065180 	1442612 	1669012 	1883696 	792010 	274920 	19490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6070496 	2028964 	1418120 	1074729 	770127 	525259 	256549 	47454 	1699 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	345 	315 	313 	267 	105 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65        66        65        64        65        65        64        64        64        64        64        64        64        64        65        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[2]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        66        64 
dram[3]:        65        64        65        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        65        64        65        64 
dram[5]:        64        64        65        64        66        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        65        64        64        64        65        64        64        65        64        64        64 
dram[7]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        65        65 
dram[8]:        65        64        64        65        64        65        64        64        65        64        64        64        64        64        64        64 
dram[9]:        64        64        65        64        68        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        65        65        65        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        65        64        65        64        64        64        64        64        64        64        64        64        65        64 
dram[12]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64 
dram[13]:        64        64        64        64        67        66        64        64        65        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        66        64        64        64        64        64        64        64        64        65        64 
dram[15]:        64        64        64        65        65        65        64        64        64        64        64        65        64        64        64        64 
dram[16]:        64        64        65        65        65        64        64        64        64        64        64        65        64        64        64        65 
dram[17]:        64        64        64        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[18]:        65        64        64        64        64        64        64        64        64        64        64        64        65        65        65        65 
dram[19]:        64        64        64        65        67        64        64        64        64        64        64        64        64        65        64        64 
dram[20]:        64        65        64        64        65        65        64        64        64        64        65        64        64        64        65        64 
dram[21]:        64        64        65        65        66        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        67        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        68        65        64        64        64        64        64        64        64        65        65        64 
dram[24]:        64        64        66        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        65        64        64        64        64        64        64        64        65        64        64        65 
dram[26]:        64        64        64        65        65        65        64        64        64        64        64        64        64        64        64        65 
dram[27]:        64        65        64        64        66        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        65        64        65        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        65        65        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        66        64        64        64        64        65        64        64        64        64        65 
maximum service time to same row:
dram[0]:     14907      8637     10105      8510      9364     16959     12220     19815     28999      9693     19054     15618      9869      6710      7757     15348 
dram[1]:     11819     10613     19446      8775      9376     12568     16667     11734     13140     14013     13025     21561     12083     11356     15171      8896 
dram[2]:     15276     15143     19459     16124     12114     19689     18420     14555     13430     22948      9510      8201      9998     12302     13580     11746 
dram[3]:     13721     10079     15088     12742     16052     12517     17580     18334      9923     13263     11027     13411     11023     10265     10096     12934 
dram[4]:     11136     11810     19489      8556      9364     11886     11671     10451     15151     14892     14792     13017      9875     12192     14463      9650 
dram[5]:     11101     15688     10802      9819      9344     17394     20786     15181     17450     16515     13422     17779     11509     10523      9036     11592 
dram[6]:     15238     10522     11815     14362     12536      9887     15198     19378     23649     10099     12067     12834     10565      7663     11581     10789 
dram[7]:      9838     12379     10085     14963     18839      9952     17767     25602     10618     16136     16741     16579     15899     14159     11333      9701 
dram[8]:      8537     11911     14459     11653     15440     13135     15339     16060      8154     11609     21992     14845     11553     11897     13205     10674 
dram[9]:      8100     10316     13495     15991      9376     15200     11832     20154     11811     12778     12432     17245      9975     12888     11910      8606 
dram[10]:      8232     12726     16274     11178     15631     10305     15523     12300     16565     20486     10837     14569      7503     10996     14133     11015 
dram[11]:      8107     11206     15531     18252     16744     11874     19689     12230     10971     14276     15764     13853     11233      7867      9377     15582 
dram[12]:     10945     13818     13922      8552     12264     11262     15258     21402     13218     12027      9201     15344      8401     12351      8952     10413 
dram[13]:      8147      8300     11248     10523     10441     18265     16255     15852     15048     11978     13238     17787     13222     14607     19259     17638 
dram[14]:     11224     12380      9934     14224     11154     19965     10211     14592     12448     12010     15239     12827     11841      7693     11308      9566 
dram[15]:     11629      8399     15213      8918     11442     18337     15185     12187     15433     11954     15770     14422      6702      9005     11388     10453 
dram[16]:      9958     11973     12511     14121     16483      9923     12062     12777     11200     19224     15145     18113     10721     11143      9989     12054 
dram[17]:      9236      9960      8869     16835     13186     15406     17316     11247     18463     13809     16434     20653      8435      8345     11704      9711 
dram[18]:      8756      9591     12014      9419     16380     14113     11537     11886     24212      9887     13560     11011     11138     10416     11000      9365 
dram[19]:     14162     11750      8992     10871     12050     13859     17859     15103     14094     25648     14468     13825      9025     11646     16663     12689 
dram[20]:     10191     12385     10257      8626     19027     18214     12564     14812     13794     14422     14566     13680      8825     12275     18016     10802 
dram[21]:     10776     11794     14275      9694     16096     11097     23918     15322      9538     16780     12833      8294     13962      9429      9630     14876 
dram[22]:      9895     13389     11154     15400     17965     12589     12848     15678     11214     15478     12965     10607      7599     11642     15636     11510 
dram[23]:     14451     10944     11243      9772     15222     11682     11782     16950     14654     15704     12507     15037     13278      9280     10573      8926 
dram[24]:     14139      8288      9635     13010     16819      9371     29040     11533     11327     11927     17717     10022      7683     17547     12081     10867 
dram[25]:     11585     12035     15856     11288     13154     17734     12822     15147     14085     16899      7945     15259      7354      8787     11601     18304 
dram[26]:     10847     13022      8542     11272     18788     11986     12101     12292     15893     15196     16499     18749      9476      9336     13238     10637 
dram[27]:     11144     10884     14897     12934      9372     17332     17024     18883     16261     13368     18226     10714     13492      6777      9789     12465 
dram[28]:      8123      8884     20717     11977      9371     10541     11273     15988     13533     13946     13561     16294     10145     13151      9257      8779 
dram[29]:     11158      9824     12087     10457     13755     13526     20929     24462     15070     10015     13456     12590      8197      8743      8896      8567 
dram[30]:      8502      9623     18268     19620      9299      9348     11545     17811     15148     11152     18975      8942      9455      8939      9952     10522 
dram[31]:      9790     10619     12778     11946     11843     16290     14076     17687     11845     10671     10642     19506     10144      7065     10301     14063 
average row accesses per activate:
dram[0]:  2.692186  2.768173  2.749747  2.752787  2.872998  2.853101  2.735254  2.777475  2.851020  2.751403  2.798272  2.763798  2.784091  2.680370  2.674976  2.729783 
dram[1]:  2.784724  2.729625  2.791399  2.771603  2.825499  2.805259  2.738529  2.744825  2.761857  2.755810  2.787678  2.817883  2.785691  2.795912  2.754828  2.746141 
dram[2]:  2.713207  2.815965  2.842772  2.795801  2.901270  2.931441  2.780243  2.750675  2.780020  2.843226  2.777156  2.834768  2.791090  2.796097  2.716331  2.714473 
dram[3]:  2.738012  2.758932  2.785421  2.828502  2.875997  2.831429  2.719835  2.733630  2.744348  2.780293  2.806069  2.776683  2.751077  2.771076  2.743195  2.710914 
dram[4]:  2.731472  2.787184  2.756376  2.733630  2.742808  2.802487  2.711223  2.784017  2.782924  2.794057  2.701468  2.803218  2.773427  2.699224  2.724728  2.739655 
dram[5]:  2.748711  2.772578  2.797284  2.735384  2.889735  2.792093  2.696194  2.765271  2.758350  2.770503  2.750000  2.809763  2.767010  2.689932  2.790705  2.782224 
dram[6]:  2.782248  2.804056  2.721061  2.811801  2.802568  2.810321  2.725000  2.766441  2.829028  2.806441  2.774629  2.737313  2.769180  2.744535  2.740000  2.793126 
dram[7]:  2.755620  2.773725  2.799403  2.841372  2.846700  2.844374  2.744980  2.715382  2.787155  2.870968  2.734508  2.783274  2.731889  2.688519  2.727126  2.742568 
dram[8]:  2.728118  2.721564  2.839116  2.726821  2.818627  2.869971  2.727949  2.776088  2.767937  2.774368  2.739695  2.730870  2.765497  2.787164  2.779474  2.684551 
dram[9]:  2.792490  2.756305  2.825236  2.754153  2.840885  2.847488  2.742668  2.830288  2.750588  2.792351  2.720781  2.839423  2.722991  2.804690  2.783022  2.713630 
dram[10]:  2.805601  2.857810  2.785714  2.854073  2.848421  2.842105  2.744132  2.786839  2.785522  2.830429  2.767258  2.740478  2.784465  2.737274  2.723785  2.738945 
dram[11]:  2.797059  2.746662  2.707950  2.809072  2.818311  2.836480  2.802550  2.712941  2.835225  2.737508  2.775764  2.778463  2.811757  2.733027  2.790644  2.747820 
dram[12]:  2.778723  2.847130  2.724547  2.768714  2.797388  2.792786  2.717888  2.792466  2.763814  2.774441  2.803566  2.804492  2.766845  2.708060  2.754779  2.713346 
dram[13]:  2.764590  2.803754  2.808153  2.799519  2.814948  2.842011  2.759228  2.731450  2.787402  2.820634  2.781019  2.794402  2.746374  2.804061  2.763227  2.736860 
dram[14]:  2.740836  2.789990  2.787147  2.785034  2.883763  2.854619  2.723390  2.766815  2.771302  2.800605  2.745829  2.804479  2.742574  2.780731  2.723279  2.735507 
dram[15]:  2.781901  2.792878  2.835841  2.823469  2.860791  2.858369  2.701923  2.753462  2.795355  2.827633  2.744888  2.758973  2.752117  2.777778  2.746662  2.713088 
dram[16]:  2.752387  2.779387  2.800336  2.823869  2.824653  2.859600  2.792613  2.800345  2.757677  2.820281  2.704167  2.744452  2.774034  2.742095  2.757507  2.714780 
dram[17]:  2.695450  2.721154  2.808779  2.817314  2.851996  2.855485  2.644545  2.752728  2.782194  2.754265  2.792337  2.755972  2.796216  2.769155  2.729377  2.696035 
dram[18]:  2.764060  2.709460  2.736111  2.786379  2.826573  2.809144  2.760751  2.739386  2.770393  2.809413  2.778208  2.775901  2.719638  2.730096  2.758249  2.734807 
dram[19]:  2.785456  2.733140  2.803195  2.850812  2.874956  2.811091  2.846180  2.784028  2.754299  2.761401  2.772860  2.750574  2.724572  2.757143  2.688789  2.802271 
dram[20]:  2.762604  2.747736  2.717271  2.803378  2.848719  2.828037  2.709365  2.758172  2.749344  2.821708  2.753047  2.807453  2.784702  2.733903  2.675633  2.798141 
dram[21]:  2.752863  2.725703  2.798864  2.816812  2.857655  2.832386  2.737384  2.810363  2.726684  2.751479  2.790417  2.759408  2.774055  2.704538  2.752643  2.700418 
dram[22]:  2.779596  2.751956  2.775202  2.768410  2.843827  2.872701  2.695769  2.721510  2.830914  2.771889  2.765895  2.771084  2.777705  2.784852  2.694926  2.725801 
dram[23]:  2.754554  2.771401  2.776298  2.777188  2.882457  2.836555  2.775469  2.770243  2.752368  2.772398  2.846901  2.772284  2.801915  2.801003  2.779135  2.781373 
dram[24]:  2.777031  2.807867  2.776797  2.806398  2.885908  2.825573  2.725464  2.783938  2.795229  2.825644  2.741265  2.796638  2.710981  2.777489  2.774545  2.769831 
dram[25]:  2.813411  2.777128  2.791890  2.853261  2.847464  2.792628  2.733333  2.818276  2.818304  2.822806  2.821873  2.788512  2.744859  2.768777  2.785342  2.722962 
dram[26]:  2.787417  2.778308  2.887243  2.779459  2.821984  2.821908  2.749087  2.719441  2.802789  2.789080  2.771907  2.755141  2.750654  2.731606  2.775575  2.746988 
dram[27]:  2.785347  2.776904  2.823450  2.764572  2.769258  2.819854  2.824071  2.790306  2.748349  2.807100  2.756292  2.733733  2.770006  2.776316  2.724888  2.722043 
dram[28]:  2.729830  2.816430  2.800508  2.855030  2.834123  2.846233  2.784752  2.884629  2.789256  2.825163  2.813961  2.807141  2.737669  2.790961  2.785207  2.772727 
dram[29]:  2.825618  2.812422  2.779623  2.823735  2.901408  2.801191  2.717268  2.813290  2.807987  2.769231  2.835364  2.752552  2.792649  2.739764  2.792447  2.827467 
dram[30]:  2.791667  2.714020  2.776090  2.791079  2.885627  2.825103  2.709781  2.809812  2.803455  2.794328  2.747748  2.733417  2.743631  2.817886  2.736337  2.829814 
dram[31]:  2.817574  2.802505  2.810601  2.853731  2.928775  2.808036  2.743125  2.765795  2.760245  2.848957  2.801582  2.827685  2.795665  2.729943  2.750718  2.770060 
average row locality = 4283995/1542196 = 2.777854
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6829      6722      6624      6795      6536      6487      6510      6608      6719      6599      6733      6723      6675      6607      6625      6569 
dram[1]:      6935      6733      6717      6633      6589      6545      6587      6509      6699      6698      6764      6853      6801      6742      6692      6614 
dram[2]:      6880      6756      6573      6740      6632      6633      6465      6618      6625      6512      6744      6859      6621      6611      6636      6559 
dram[3]:      6883      6608      6582      6660      6584      6520      6374      6382      6576      6702      6866      6762      6610      6561      6634      6569 
dram[4]:      6831      6725      6633      6428      6544      6504      6565      6586      6424      6400      6603      6692      6606      6629      6582      6727 
dram[5]:      6813      6769      6682      6542      6585      6566      6555      6476      6437      6551      6522      6686      6622      6620      6680      6757 
dram[6]:      6981      6851      6601      6715      6690      6653      6564      6574      6617      6708      6710      6900      6644      6685      6736      6768 
dram[7]:      6862      6855      6808      6825      6641      6698      6658      6554      6591      6752      6688      6880      6675      6812      6731      6660 
dram[8]:      6791      6790      6775      6656      6705      6632      6518      6468      6414      6537      6739      6697      6694      6732      6812      6602 
dram[9]:      6789      6739      6757      6713      6736      6503      6358      6544      6475      6648      6777      6749      6567      6672      6806      6562 
dram[10]:      6932      6843      6637      6751      6746      6619      6631      6400      6603      6748      6738      6846      6563      6566      6782      6635 
dram[11]:      6862      6713      6656      6526      6564      6605      6562      6497      6528      6716      6625      6918      6565      6583      6815      6511 
dram[12]:      6740      6827      6658      6687      6557      6521      6549      6569      6470      6652      6820      6783      6613      6516      6632      6549 
dram[13]:      6774      6786      6614      6689      6500      6542      6546      6488      6497      6644      6593      6691      6455      6555      6618      6535 
dram[14]:      6824      6827      6621      6613      6570      6388      6308      6552      6506      6661      6664      6686      6593      6666      6621      6576 
dram[15]:      6888      6847      6674      6665      6614      6564      6302      6611      6638      6675      6730      6730      6712      6845      6709      6687 
dram[16]:      6897      6767      6690      6735      6763      6766      6723      6583      6546      6709      6789      6701      6668      6626      6802      6880 
dram[17]:      6957      6738      6852      6681      6695      6740      6542      6492      6724      6672      6901      6764      6643      6670      6657      6768 
dram[18]:      6874      6685      6659      6847      6693      6714      6530      6399      6561      6741      6902      6770      6697      6557      6702      6696 
dram[19]:      6810      6717      6644      6838      6747      6434      6732      6436      6655      6704      6822      6706      6719      6742      6652      6680 
dram[20]:      6995      6755      6638      6797      6699      6633      6532      6663      6703      6609      6865      6885      6731      6617      6684      6712 
dram[21]:      6910      6765      6739      6871      6583      6608      6635      6528      6661      6645      6882      6870      6631      6626      6843      6738 
dram[22]:      6938      6714      6662      6752      6702      6582      6468      6537      6701      6713      6742      6794      6798      6824      6739      6550 
dram[23]:      6922      6833      6745      6751      6738      6683      6734      6627      6662      6687      6810      6804      6753      6641      6726      6734 
dram[24]:      6984      6881      6858      6939      6680      6709      6650      6725      6687      6618      6979      6797      6581      6790      6709      6801 
dram[25]:      6920      6842      6745      6839      6695      6701      6683      6564      6705      6576      6932      6840      6772      6691      6821      6636 
dram[26]:      7039      7006      6972      7020      6752      6612      6731      6769      6886      6833      6865      6960      6653      6771      6935      6914 
dram[27]:      6925      7068      6744      6862      6580      6727      6765      6692      6604      6698      6935      6944      6742      6681      6739      6647 
dram[28]:      7077      7182      7156      7091      6950      6885      6894      6903      7011      6877      7165      7033      6932      7088      6919      7108 
dram[29]:      7132      7215      6993      7265      7051      7069      6977      7007      7028      7105      7301      7141      7042      7038      7106      7189 
dram[30]:      7130      6980      6963      6893      7001      6828      6802      6765      6858      6841      7092      6972      6821      6927      6791      7058 
dram[31]:      7085      6972      7070      7015      6802      6767      6883      6734      6797      6868      7063      7120      6935      6867      6847      7007 
total dram reads = 3443948
bank skew: 7301/6302 = 1.16
chip skew: 113659/105479 = 1.08
number of total write accesses:
dram[0]:      3662      3738      3396      3458      3016      3133      3243      3217      3516      3698      3601      3662      3623      3849      3765      3747 
dram[1]:      3753      3639      3393      3395      3025      3010      3247      3271      3450      3664      3574      3668      3786      3806      3744      3785 
dram[2]:      3774      3569      3280      3363      3067      2919      3217      3142      3417      3522      3642      3641      3644      3730      3757      3768 
dram[3]:      3739      3566      3367      3314      3031      3097      3188      3251      3592      3525      3493      3677      3693      3753      3777      3657 
dram[4]:      3648      3649      3445      3403      3044      3023      3203      3134      3436      3578      3588      3628      3661      3767      3679      3621 
dram[5]:      3681      3698      3402      3411      3072      2978      3021      3242      3512      3503      3501      3639      3664      3782      3661      3779 
dram[6]:      3708      3712      3471      3428      3068      3077      3080      3227      3615      3667      3659      3605      3633      3758      3774      3773 
dram[7]:      3710      3776      3540      3404      3056      3131      3174      3272      3576      3581      3609      3628      3837      3741      3784      3713 
dram[8]:      3707      3669      3472      3372      3007      3039      3206      3229      3473      3565      3682      3578      3781      3762      3759      3686 
dram[9]:      3614      3644      3472      3399      3022      3061      3109      3112      3606      3541      3674      3647      3736      3693      3660      3670 
dram[10]:      3686      3700      3438      3299      3100      3061      3180      3186      3529      3573      3601      3538      3686      3825      3719      3722 
dram[11]:      3661      3723      3421      3274      3002      3042      3234      3210      3556      3570      3523      3547      3677      3832      3811      3661 
dram[12]:      3700      3705      3520      3370      3033      3078      3150      3263      3602      3504      3644      3649      3650      3757      3629      3618 
dram[13]:      3600      3747      3463      3216      2992      3041      3262      3160      3498      3625      3684      3627      3683      3781      3764      3628 
dram[14]:      3703      3673      3442      3495      3008      3048      3263      3232      3436      3561      3675      3615      3707      3731      3732      3727 
dram[15]:      3589      3711      3525      3357      3005      3141      3227      3174      3529      3558      3800      3572      3708      3821      3763      3756 
dram[16]:      3792      3636      3515      3415      2982      3013      3217      3199      3604      3618      3548      3648      3754      3720      3794      3764 
dram[17]:      3735      3719      3547      3430      3013      3045      3295      3162      3665      3586      3758      3766      3815      3782      3679      3837 
dram[18]:      3653      3726      3481      3390      3108      3136      3257      3219      3588      3620      3690      3724      3714      3709      3735      3710 
dram[19]:      3538      3760      3484      3431      3089      3140      3228      3224      3541      3529      3663      3620      3703      3776      3640      3736 
dram[20]:      3632      3751      3544      3333      3119      3074      3261      3309      3580      3529      3720      3681      3694      3681      3794      3766 
dram[21]:      3715      3805      3510      3392      3077      3120      3283      3287      3662      3608      3603      3661      3753      3761      3748      3573 
dram[22]:      3702      3662      3463      3366      3028      3055      3215      3185      3552      3591      3733      3695      3667      3747      3821      3742 
dram[23]:      3639      3677      3445      3530      3126      3085      3213      3210      3683      3630      3614      3706      3742      3764      3660      3823 
dram[24]:      3642      3729      3485      3438      3093      3087      3211      3193      3644      3580      3699      3618      3716      3782      3600      3690 
dram[25]:      3796      3708      3432      3411      2985      3097      3143      3236      3536      3536      3615      3658      3825      3805      3727      3763 
dram[26]:      3742      3719      3460      3461      3118      3038      3138      3280      3598      3667      3722      3716      3844      3808      3757      3726 
dram[27]:      3761      3722      3580      3496      3029      3141      3103      3223      3593      3568      3696      3660      3786      3811      3765      3799 
dram[28]:      3751      3726      3513      3423      3119      3064      3240      3295      3664      3691      3672      3765      3759      3916      3640      3871 
dram[29]:      3829      3775      3595      3443      3087      3073      3253      3357      3671      3601      3760      3751      3850      3797      3904      3844 
dram[30]:      3717      3738      3493      3516      3171      3157      3325      3317      3642      3575      3676      3622      3803      3771      3776      3809 
dram[31]:      3734      3776      3497      3443      3091      3091      3260      3289      3671      3659      3789      3676      3938      3744      3713      3739 
total dram writes = 1801043
bank skew: 3938/2919 = 1.35
chip skew: 57590/55452 = 1.04
average mf latency per bank:
dram[0]:       1590      1577      1570      1589      1615      1600      1407      1414      1584      1576      1623      1553      1609      1586      1582      1570
dram[1]:       1578      1604      1594      1608      1608      1608      1406      1418      1586      1589      1643      1592      1584      1610      1584      1573
dram[2]:       1597      1629      1639      1617      1626      1644      1436      1431      1618      1611      1647      1617      1636      1621      1602      1584
dram[3]:       1570      1584      1570      1595      1573      1569      1399      1394      1529      1546      1583      1558      1581      1571      1535      1557
dram[4]:       1575      1554      1574      1588      1578      1592      1409      1394      1554      1574      1608      1580      1595      1581      1579      1582
dram[5]:       1597      1598     25301      1622      1640      1646      1447      1414      1593      1599      1642      1616      1597      1591      1603      1601
dram[6]:       1658      1645      1683      1679      1695      1667      1465      1464      1652      1631      1686      1660      1699      1690      1654      1643
dram[7]:       1765      1718      1759      1776      1805      1732      1523      1523      1705      1720      1771      1736      1746      1712      1712      1726
dram[8]:       1588      1602      1616      1628      1590      1625      1392      1401      1598      1566      1616      1625      1606      1603      1593      1595
dram[9]:       1593      1583      1590      1575      1578      1599      1404      1382      1539      1534      1562      1597      1594      1581      1567      1582
dram[10]:       1655      1661      1684      1698      1684      1682      1481      1473      1622      1625      1692      1686      1704      1679      1651      1650
dram[11]:       1593      1569      1590      1617      1634      1628      1400      1389      1610      1563      1616      1605      1632      1609      1566      1579
dram[12]:       1612      1594      1600      1627      1626      1625      1438      1410      1564      1561      1616      1627      1632      1609      1600      1622
dram[13]:       1611      1581      1618      1639      1647      1649      1411      1426      1596      1564      1626      1628      1631      1612      1565      1596
dram[14]:       1601      1589      1629      1615      1631      1652      1426      1410      1586      1569      1605      1636      1609      1618      1580      1588
dram[15]:       1582      1586      1579      1610      1601      1588      1399      1399      1548      1557      1563      1613      1584      1595      1569      1569
dram[16]:       1637      1669      1629      1668      1668      1647      1456      1464      1619      1623      1677      1662      1676      1654      1600      1635
dram[17]:       1651      1666      1627      1662      1707      1679      1427      1468      1632      1639      1664      1671      1671      1666      1643      1620
dram[18]:       1586      1575      1567      1600      1594      1593      1383      1394      1582      1559      1601      1604      1592      1630      1591      1583
dram[19]:       1664      1635      1644      1663      1642      1635      1416      1440      1595      1625      1654      1651      1674      1634      1619      1630
dram[20]:       1619      1622      1639      1648      1652      1665      1419      1442      1601      1646      1636      1647      1671      1638      1611      1609
dram[21]:       1636      1630      1647      1684      1689      1658      1429      1471      1624      1655      1691      1677      1685      1682      1641      1667
dram[22]:       1563      1575      1612      1597      1591      1600      1372      1410      1544      1550      1579      1579      1569      1575      1556      1579
dram[23]:       1642      1646      1654      1636      1648      1659      1435      1458      1632      1605      1675      1661      1678      1674      1634      1631
dram[24]:       1679      1654      1680      1693      1676      1697      1485      1476      1643      1654      1667      1709      1716      1689      1688      1661
dram[25]:       1626      1634      1652      1663      1647      1636      1456      1468      1629      1643      1648      1645      1637      1650      1637      1621
dram[26]:       1626      1638      1649      1660      1671      1657      1441      1462      1644      1639      1643      1671      1673      1662      1646      1632
dram[27]:       1615      1613      1645      1627      1666      1656      1470      1437      1614      1629      1628      1642      1642      1665      1602      1632
dram[28]:       1664      1677      1666      1684      1694      1708      1502      1498      1640      1697      1677      1688      1712      1672      1711      1659
dram[29]:       2008      2014      2029      2055      2071      2055      1795      1773      1975      1981      1987      1992      2024      2032      2037      2003
dram[30]:       1700      1670      1683      1728      1696      1719      1493      1509      1687      1683      1696      1705      1711      1718      1698      1694
dram[31]:       1713      1687      1723      1693      1738      1748      1512      1543      1697      1719      1709      1734      1709      1756      1724      1718
maximum mf latency per bank:
dram[0]:       6740      6619      6036      6486      6020      6072      6415      5836      5902      6064      6214      5987      6163      6640      6414      6244
dram[1]:       6007      6288      5581      6315      5824      5818      5424      5670      5627      6123      5855      5709      6099      5804      6213      5945
dram[2]:       6217      6482      5795      5993      6441      6030      5751      5991      6120      6021      6123      6389      6534      6111      6808      6366
dram[3]:       6315      6298      6013      6157      5781      5757      5482      5751      5867      5781      5641      5855      5907      6150      6220      6219
dram[4]:       6485      6443      5988      6632      6093      6044      6256      6259      6513      6176      6787      6077      6171      6003      6084      6840
dram[5]:       5941      6396      6449      6391      6283      6138      6030      6348      6524      6062      6381      6372      6285      6099      6107      6742
dram[6]:       6420      6349      5932      6208      6420      5823      5944      5834      6078      6189      6166      5847      6054      6172      6085      5992
dram[7]:       6341      6433      6378      6424      6480      5955      6072      6257      6293      6155      6229      6034      6507      6035      6422      6176
dram[8]:       6290      6232      6032      6136      5945      6151      6467      6176      5882      5780      6240      5991      6267      6467      6556      6649
dram[9]:       6279      6432      6247      6310      6029      6427      6576      6177      6218      5997      6182      6164      6335      6741      6635      6375
dram[10]:       6888      6964      6614      6364      5697      6636      6518      6106      6269      6273      6231      6323      6338      6423      6515      6489
dram[11]:       6229      6543      6816      6383      5981      6308      5907      6007      6370      5981      6069      6208      6426      6384      6451      6575
dram[12]:       6279      6470      6287      6476      6529      6530      6175      5917      6133      5741      6065      6141      5977      6451      6727      6130
dram[13]:       6183      6617      6064      6077      6446      5900      6055      5818      5970      5892      6016      5979      6243      6247      6453      6127
dram[14]:       6137      6870      6013      6404      6721      6116      6217      6262      6108      5986      6157      6256      5980      6447      6871      6750
dram[15]:       6233      7172      6153      6700      6170      6213      6273      6406      6560      6202      5985      6440      6544      6821      6688      6405
dram[16]:       6621      6574      6325      6092      6024      5866      6330      6164      5993      6083      5785      6541      6001      5890      6447      6301
dram[17]:       6383      6926      6867      5979      6795      6073      6525      6529      6186      6377      6352      6492      6498      6245      6565      6311
dram[18]:       6440      7064      6717      6686      6705      6672      6449      6329      6264      6274      6477      6104      6859      6235      6663      6855
dram[19]:       6645      7393      6422      6429      6023      6303      6102      6291      5686      6344      6212      6260      6487      6240      6786      6446
dram[20]:       6347      6721      6268      5948      5941      6361      5907      6034      6227      6315      6309      6199      6615      6374      6881      6613
dram[21]:       6179      6949      6373      6189      6330      5952      6018      6062      6108      6428      6282      6122      6524      6522      6747      6127
dram[22]:       6304      6301      6678      6237      6168      6136      5759      5772      5796      6080      6123      6071      6305      6284      6667      6864
dram[23]:       6585      6460      6039      5771      6114      5869      6101      5624      5970      5897      6021      6030      6203      6431      6000      6554
dram[24]:       6446      6580      6421      6180      6130      6117      6533      6246      5890      6458      6595      6280      6239      6539      5855      6778
dram[25]:       6461      6477      6446      6295      6318      6550      6506      6571      6017      6343      5860      6095      6464      6276      6099      6435
dram[26]:       6416      5919      6133      5988      5904      6044      6259      5722      6291      6189      6107      5850      6380      5949      6428      6178
dram[27]:       6017      6190      6006      6233      5962      6340      5926      6221      6342      6110      6274      6078      6099      6364      6294      6179
dram[28]:       6602      6542      6489      6741      6325      6085      6337      6246      6345      6314      6066      6258      6594      6303      6720      6520
dram[29]:       6535      6343      5956      6159      6011      6171      5984      6386      6485      6242      6236      6239      6328      6158      6724      6458
dram[30]:       6643      5951      5872      6121      6279      6118      6424      5892      5828      6127      5776      5985      6231      6163      6325      6502
dram[31]:       6968      6879      6805      6399      6990      6223      6880      6405      6925      6320      6404      6416      6507      6714      6854      6931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=384953 n_act=47951 n_pre=47935 n_ref_event=0 n_req=132481 n_rd=106361 n_rd_L2_A=0 n_write=0 n_wr_bk=56324 bw_util=0.2732
n_activity=365875 dram_eff=0.4446
bk0: 6829a 414014i bk1: 6722a 410957i bk2: 6624a 422763i bk3: 6795a 417294i bk4: 6536a 436207i bk5: 6487a 435140i bk6: 6510a 423598i bk7: 6608a 424360i bk8: 6719a 419576i bk9: 6599a 414305i bk10: 6733a 417845i bk11: 6723a 418086i bk12: 6675a 417658i bk13: 6607a 406512i bk14: 6625a 409984i bk15: 6569a 413447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638054
Row_Buffer_Locality_read = 0.733417
Row_Buffer_Locality_write = 0.249732
Bank_Level_Parallism = 8.733489
Bank_Level_Parallism_Col = 5.890280
Bank_Level_Parallism_Ready = 2.261893
write_to_read_ratio_blp_rw_average = 0.521702
GrpLevelPara = 3.008475 

BW Util details:
bwutil = 0.273168 
total_CMD = 595550 
util_bw = 162685 
Wasted_Col = 155492 
Wasted_Row = 20695 
Idle = 256678 

BW Util Bottlenecks: 
RCDc_limit = 173384 
RCDWRc_limit = 81973 
WTRc_limit = 84438 
RTWc_limit = 450614 
CCDLc_limit = 88591 
rwq = 0 
CCDLc_limit_alone = 50439 
WTRc_limit_alone = 77230 
RTWc_limit_alone = 419670 

Commands details: 
total_CMD = 595550 
n_nop = 384953 
Read = 106361 
Write = 0 
L2_Alloc = 0 
L2_WB = 56324 
n_act = 47951 
n_pre = 47935 
n_ref = 0 
n_req = 132481 
total_req = 162685 

Dual Bus Interface Util: 
issued_total_row = 95886 
issued_total_col = 162685 
Row_Bus_Util =  0.161004 
CoL_Bus_Util = 0.273168 
Either_Row_CoL_Bus_Util = 0.353618 
Issued_on_Two_Bus_Simul_Util = 0.080554 
issued_two_Eff = 0.227800 
queue_avg = 18.987997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.988
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=384244 n_act=47957 n_pre=47941 n_ref_event=0 n_req=133056 n_rd=107111 n_rd_L2_A=0 n_write=0 n_wr_bk=56210 bw_util=0.2742
n_activity=367503 dram_eff=0.4444
bk0: 6935a 413423i bk1: 6733a 413932i bk2: 6717a 422812i bk3: 6633a 420453i bk4: 6589a 433301i bk5: 6545a 434998i bk6: 6587a 419893i bk7: 6509a 420976i bk8: 6699a 419880i bk9: 6698a 408890i bk10: 6764a 414128i bk11: 6853a 412581i bk12: 6801a 413191i bk13: 6742a 410026i bk14: 6692a 412467i bk15: 6614a 412406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639573
Row_Buffer_Locality_read = 0.735443
Row_Buffer_Locality_write = 0.243785
Bank_Level_Parallism = 8.744859
Bank_Level_Parallism_Col = 5.931125
Bank_Level_Parallism_Ready = 2.274668
write_to_read_ratio_blp_rw_average = 0.524920
GrpLevelPara = 3.008456 

BW Util details:
bwutil = 0.274236 
total_CMD = 595550 
util_bw = 163321 
Wasted_Col = 156172 
Wasted_Row = 21107 
Idle = 254950 

BW Util Bottlenecks: 
RCDc_limit = 173385 
RCDWRc_limit = 82622 
WTRc_limit = 82817 
RTWc_limit = 462677 
CCDLc_limit = 90005 
rwq = 0 
CCDLc_limit_alone = 50669 
WTRc_limit_alone = 75756 
RTWc_limit_alone = 430402 

Commands details: 
total_CMD = 595550 
n_nop = 384244 
Read = 107111 
Write = 0 
L2_Alloc = 0 
L2_WB = 56210 
n_act = 47957 
n_pre = 47941 
n_ref = 0 
n_req = 133056 
total_req = 163321 

Dual Bus Interface Util: 
issued_total_row = 95898 
issued_total_col = 163321 
Row_Bus_Util =  0.161024 
CoL_Bus_Util = 0.274236 
Either_Row_CoL_Bus_Util = 0.354808 
Issued_on_Two_Bus_Simul_Util = 0.080452 
issued_two_Eff = 0.226747 
queue_avg = 19.162985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=386067 n_act=47245 n_pre=47229 n_ref_event=0 n_req=132143 n_rd=106464 n_rd_L2_A=0 n_write=0 n_wr_bk=55452 bw_util=0.2719
n_activity=367167 dram_eff=0.441
bk0: 6880a 410409i bk1: 6756a 417233i bk2: 6573a 426181i bk3: 6740a 423018i bk4: 6632a 435296i bk5: 6633a 439538i bk6: 6465a 425090i bk7: 6618a 424465i bk8: 6625a 419164i bk9: 6512a 423138i bk10: 6744a 412987i bk11: 6859a 418501i bk12: 6621a 420131i bk13: 6611a 417200i bk14: 6636a 414271i bk15: 6559a 413638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642471
Row_Buffer_Locality_read = 0.737958
Row_Buffer_Locality_write = 0.246583
Bank_Level_Parallism = 8.607916
Bank_Level_Parallism_Col = 5.857183
Bank_Level_Parallism_Ready = 2.248913
write_to_read_ratio_blp_rw_average = 0.520746
GrpLevelPara = 2.988452 

BW Util details:
bwutil = 0.271876 
total_CMD = 595550 
util_bw = 161916 
Wasted_Col = 155913 
Wasted_Row = 21473 
Idle = 256248 

BW Util Bottlenecks: 
RCDc_limit = 171040 
RCDWRc_limit = 81675 
WTRc_limit = 85345 
RTWc_limit = 449169 
CCDLc_limit = 90090 
rwq = 0 
CCDLc_limit_alone = 50707 
WTRc_limit_alone = 77996 
RTWc_limit_alone = 417135 

Commands details: 
total_CMD = 595550 
n_nop = 386067 
Read = 106464 
Write = 0 
L2_Alloc = 0 
L2_WB = 55452 
n_act = 47245 
n_pre = 47229 
n_ref = 0 
n_req = 132143 
total_req = 161916 

Dual Bus Interface Util: 
issued_total_row = 94474 
issued_total_col = 161916 
Row_Bus_Util =  0.158633 
CoL_Bus_Util = 0.271876 
Either_Row_CoL_Bus_Util = 0.351747 
Issued_on_Two_Bus_Simul_Util = 0.078762 
issued_two_Eff = 0.223918 
queue_avg = 18.619707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6197
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=385955 n_act=47555 n_pre=47539 n_ref_event=0 n_req=131788 n_rd=105873 n_rd_L2_A=0 n_write=0 n_wr_bk=55720 bw_util=0.2713
n_activity=368541 dram_eff=0.4385
bk0: 6883a 411237i bk1: 6608a 418431i bk2: 6582a 423218i bk3: 6660a 425497i bk4: 6584a 438652i bk5: 6520a 433435i bk6: 6374a 423822i bk7: 6382a 423551i bk8: 6576a 418296i bk9: 6702a 421584i bk10: 6866a 417540i bk11: 6762a 417953i bk12: 6610a 417066i bk13: 6561a 416099i bk14: 6634a 413684i bk15: 6569a 412927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639155
Row_Buffer_Locality_read = 0.735646
Row_Buffer_Locality_write = 0.244955
Bank_Level_Parallism = 8.600737
Bank_Level_Parallism_Col = 5.824077
Bank_Level_Parallism_Ready = 2.260426
write_to_read_ratio_blp_rw_average = 0.522943
GrpLevelPara = 2.975092 

BW Util details:
bwutil = 0.271334 
total_CMD = 595550 
util_bw = 161593 
Wasted_Col = 156965 
Wasted_Row = 21831 
Idle = 255161 

BW Util Bottlenecks: 
RCDc_limit = 172216 
RCDWRc_limit = 82923 
WTRc_limit = 82944 
RTWc_limit = 448007 
CCDLc_limit = 87991 
rwq = 0 
CCDLc_limit_alone = 49941 
WTRc_limit_alone = 76171 
RTWc_limit_alone = 416730 

Commands details: 
total_CMD = 595550 
n_nop = 385955 
Read = 105873 
Write = 0 
L2_Alloc = 0 
L2_WB = 55720 
n_act = 47555 
n_pre = 47539 
n_ref = 0 
n_req = 131788 
total_req = 161593 

Dual Bus Interface Util: 
issued_total_row = 95094 
issued_total_col = 161593 
Row_Bus_Util =  0.159674 
CoL_Bus_Util = 0.271334 
Either_Row_CoL_Bus_Util = 0.351935 
Issued_on_Two_Bus_Simul_Util = 0.079073 
issued_two_Eff = 0.224681 
queue_avg = 18.540907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5409
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=386069 n_act=47635 n_pre=47619 n_ref_event=0 n_req=131169 n_rd=105479 n_rd_L2_A=0 n_write=0 n_wr_bk=55507 bw_util=0.2703
n_activity=367397 dram_eff=0.4382
bk0: 6831a 415414i bk1: 6725a 418846i bk2: 6633a 422629i bk3: 6428a 424955i bk4: 6544a 432617i bk5: 6504a 433284i bk6: 6565a 425095i bk7: 6586a 427342i bk8: 6424a 425537i bk9: 6400a 421310i bk10: 6603a 418833i bk11: 6692a 421523i bk12: 6606a 418893i bk13: 6629a 414827i bk14: 6582a 418004i bk15: 6727a 416869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636843
Row_Buffer_Locality_read = 0.733369
Row_Buffer_Locality_write = 0.240522
Bank_Level_Parallism = 8.528082
Bank_Level_Parallism_Col = 5.753245
Bank_Level_Parallism_Ready = 2.225237
write_to_read_ratio_blp_rw_average = 0.518731
GrpLevelPara = 2.967766 

BW Util details:
bwutil = 0.270315 
total_CMD = 595550 
util_bw = 160986 
Wasted_Col = 158162 
Wasted_Row = 21373 
Idle = 255029 

BW Util Bottlenecks: 
RCDc_limit = 174462 
RCDWRc_limit = 83157 
WTRc_limit = 86377 
RTWc_limit = 440606 
CCDLc_limit = 88042 
rwq = 0 
CCDLc_limit_alone = 50141 
WTRc_limit_alone = 78843 
RTWc_limit_alone = 410239 

Commands details: 
total_CMD = 595550 
n_nop = 386069 
Read = 105479 
Write = 0 
L2_Alloc = 0 
L2_WB = 55507 
n_act = 47635 
n_pre = 47619 
n_ref = 0 
n_req = 131169 
total_req = 160986 

Dual Bus Interface Util: 
issued_total_row = 95254 
issued_total_col = 160986 
Row_Bus_Util =  0.159943 
CoL_Bus_Util = 0.270315 
Either_Row_CoL_Bus_Util = 0.351744 
Issued_on_Two_Bus_Simul_Util = 0.078514 
issued_two_Eff = 0.223214 
queue_avg = 18.120501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1205
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=386477 n_act=47551 n_pre=47535 n_ref_event=0 n_req=131664 n_rd=105863 n_rd_L2_A=0 n_write=0 n_wr_bk=55546 bw_util=0.271
n_activity=373643 dram_eff=0.432
bk0: 6813a 413868i bk1: 6769a 412538i bk2: 6682a 422943i bk3: 6542a 425025i bk4: 6585a 433076i bk5: 6566a 435884i bk6: 6555a 427190i bk7: 6476a 424134i bk8: 6437a 422421i bk9: 6551a 420898i bk10: 6522a 421665i bk11: 6686a 416314i bk12: 6622a 417075i bk13: 6620a 411025i bk14: 6680a 419129i bk15: 6757a 413499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638846
Row_Buffer_Locality_read = 0.734789
Row_Buffer_Locality_write = 0.245184
Bank_Level_Parallism = 8.609051
Bank_Level_Parallism_Col = 5.834358
Bank_Level_Parallism_Ready = 2.254341
write_to_read_ratio_blp_rw_average = 0.522377
GrpLevelPara = 2.985323 

BW Util details:
bwutil = 0.271025 
total_CMD = 595550 
util_bw = 161409 
Wasted_Col = 156488 
Wasted_Row = 21720 
Idle = 255933 

BW Util Bottlenecks: 
RCDc_limit = 172791 
RCDWRc_limit = 82210 
WTRc_limit = 83284 
RTWc_limit = 450362 
CCDLc_limit = 88187 
rwq = 0 
CCDLc_limit_alone = 49431 
WTRc_limit_alone = 76387 
RTWc_limit_alone = 418503 

Commands details: 
total_CMD = 595550 
n_nop = 386477 
Read = 105863 
Write = 0 
L2_Alloc = 0 
L2_WB = 55546 
n_act = 47551 
n_pre = 47535 
n_ref = 0 
n_req = 131664 
total_req = 161409 

Dual Bus Interface Util: 
issued_total_row = 95086 
issued_total_col = 161409 
Row_Bus_Util =  0.159661 
CoL_Bus_Util = 0.271025 
Either_Row_CoL_Bus_Util = 0.351059 
Issued_on_Two_Bus_Simul_Util = 0.079627 
issued_two_Eff = 0.226820 
queue_avg = 18.400024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=383998 n_act=48166 n_pre=48150 n_ref_event=0 n_req=133696 n_rd=107397 n_rd_L2_A=0 n_write=0 n_wr_bk=56255 bw_util=0.2748
n_activity=368855 dram_eff=0.4437
bk0: 6981a 412169i bk1: 6851a 411175i bk2: 6601a 415389i bk3: 6715a 420282i bk4: 6690a 430310i bk5: 6653a 430613i bk6: 6564a 423652i bk7: 6574a 420581i bk8: 6617a 418395i bk9: 6708a 412923i bk10: 6710a 415071i bk11: 6900a 413565i bk12: 6644a 414047i bk13: 6685a 414015i bk14: 6736a 412278i bk15: 6768a 412648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639735
Row_Buffer_Locality_read = 0.736278
Row_Buffer_Locality_write = 0.245485
Bank_Level_Parallism = 8.769422
Bank_Level_Parallism_Col = 5.926058
Bank_Level_Parallism_Ready = 2.260009
write_to_read_ratio_blp_rw_average = 0.524393
GrpLevelPara = 3.011798 

BW Util details:
bwutil = 0.274791 
total_CMD = 595550 
util_bw = 163652 
Wasted_Col = 155570 
Wasted_Row = 21209 
Idle = 255119 

BW Util Bottlenecks: 
RCDc_limit = 172137 
RCDWRc_limit = 82782 
WTRc_limit = 84504 
RTWc_limit = 457812 
CCDLc_limit = 91695 
rwq = 0 
CCDLc_limit_alone = 51158 
WTRc_limit_alone = 77017 
RTWc_limit_alone = 424762 

Commands details: 
total_CMD = 595550 
n_nop = 383998 
Read = 107397 
Write = 0 
L2_Alloc = 0 
L2_WB = 56255 
n_act = 48166 
n_pre = 48150 
n_ref = 0 
n_req = 133696 
total_req = 163652 

Dual Bus Interface Util: 
issued_total_row = 96316 
issued_total_col = 163652 
Row_Bus_Util =  0.161726 
CoL_Bus_Util = 0.274791 
Either_Row_CoL_Bus_Util = 0.355221 
Issued_on_Two_Bus_Simul_Util = 0.081296 
issued_two_Eff = 0.228861 
queue_avg = 19.190329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1903
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=383210 n_act=48331 n_pre=48315 n_ref_event=0 n_req=134018 n_rd=107690 n_rd_L2_A=0 n_write=0 n_wr_bk=56532 bw_util=0.2757
n_activity=366397 dram_eff=0.4482
bk0: 6862a 412093i bk1: 6855a 408452i bk2: 6808a 417334i bk3: 6825a 419703i bk4: 6641a 431810i bk5: 6698a 427297i bk6: 6658a 420878i bk7: 6554a 420092i bk8: 6591a 416018i bk9: 6752a 416741i bk10: 6688a 413942i bk11: 6880a 415636i bk12: 6675a 410845i bk13: 6812a 409205i bk14: 6731a 411168i bk15: 6660a 413476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639369
Row_Buffer_Locality_read = 0.735751
Row_Buffer_Locality_write = 0.245138
Bank_Level_Parallism = 8.817142
Bank_Level_Parallism_Col = 5.952220
Bank_Level_Parallism_Ready = 2.261871
write_to_read_ratio_blp_rw_average = 0.525421
GrpLevelPara = 3.019475 

BW Util details:
bwutil = 0.275748 
total_CMD = 595550 
util_bw = 164222 
Wasted_Col = 155297 
Wasted_Row = 20515 
Idle = 255516 

BW Util Bottlenecks: 
RCDc_limit = 173063 
RCDWRc_limit = 83029 
WTRc_limit = 83549 
RTWc_limit = 466863 
CCDLc_limit = 91608 
rwq = 0 
CCDLc_limit_alone = 51137 
WTRc_limit_alone = 76310 
RTWc_limit_alone = 433631 

Commands details: 
total_CMD = 595550 
n_nop = 383210 
Read = 107690 
Write = 0 
L2_Alloc = 0 
L2_WB = 56532 
n_act = 48331 
n_pre = 48315 
n_ref = 0 
n_req = 134018 
total_req = 164222 

Dual Bus Interface Util: 
issued_total_row = 96646 
issued_total_col = 164222 
Row_Bus_Util =  0.162280 
CoL_Bus_Util = 0.275748 
Either_Row_CoL_Bus_Util = 0.356544 
Issued_on_Two_Bus_Simul_Util = 0.081484 
issued_two_Eff = 0.228539 
queue_avg = 19.413366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4134
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=384950 n_act=47986 n_pre=47970 n_ref_event=0 n_req=132620 n_rd=106562 n_rd_L2_A=0 n_write=0 n_wr_bk=55987 bw_util=0.2729
n_activity=365861 dram_eff=0.4443
bk0: 6791a 411386i bk1: 6790a 412922i bk2: 6775a 419218i bk3: 6656a 420291i bk4: 6705a 434405i bk5: 6632a 433578i bk6: 6518a 424421i bk7: 6468a 423585i bk8: 6414a 420254i bk9: 6537a 418789i bk10: 6739a 413476i bk11: 6697a 416930i bk12: 6694a 415441i bk13: 6732a 410413i bk14: 6812a 414207i bk15: 6602a 411409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638169
Row_Buffer_Locality_read = 0.734371
Row_Buffer_Locality_write = 0.244762
Bank_Level_Parallism = 8.719672
Bank_Level_Parallism_Col = 5.883407
Bank_Level_Parallism_Ready = 2.259085
write_to_read_ratio_blp_rw_average = 0.524297
GrpLevelPara = 3.005437 

BW Util details:
bwutil = 0.272939 
total_CMD = 595550 
util_bw = 162549 
Wasted_Col = 156292 
Wasted_Row = 20701 
Idle = 256008 

BW Util Bottlenecks: 
RCDc_limit = 173865 
RCDWRc_limit = 83097 
WTRc_limit = 83272 
RTWc_limit = 456109 
CCDLc_limit = 89261 
rwq = 0 
CCDLc_limit_alone = 50484 
WTRc_limit_alone = 76317 
RTWc_limit_alone = 424287 

Commands details: 
total_CMD = 595550 
n_nop = 384950 
Read = 106562 
Write = 0 
L2_Alloc = 0 
L2_WB = 55987 
n_act = 47986 
n_pre = 47970 
n_ref = 0 
n_req = 132620 
total_req = 162549 

Dual Bus Interface Util: 
issued_total_row = 95956 
issued_total_col = 162549 
Row_Bus_Util =  0.161122 
CoL_Bus_Util = 0.272939 
Either_Row_CoL_Bus_Util = 0.353623 
Issued_on_Two_Bus_Simul_Util = 0.080438 
issued_two_Eff = 0.227469 
queue_avg = 18.978926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9789
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=385644 n_act=47573 n_pre=47557 n_ref_event=0 n_req=132320 n_rd=106395 n_rd_L2_A=0 n_write=0 n_wr_bk=55660 bw_util=0.2721
n_activity=366616 dram_eff=0.442
bk0: 6789a 417010i bk1: 6739a 416715i bk2: 6757a 418567i bk3: 6713a 423139i bk4: 6736a 435416i bk5: 6503a 436012i bk6: 6358a 430602i bk7: 6544a 425643i bk8: 6475a 413991i bk9: 6648a 419506i bk10: 6777a 411779i bk11: 6749a 414349i bk12: 6567a 413977i bk13: 6672a 417752i bk14: 6806a 416741i bk15: 6562a 411786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640470
Row_Buffer_Locality_read = 0.736999
Row_Buffer_Locality_write = 0.244320
Bank_Level_Parallism = 8.639414
Bank_Level_Parallism_Col = 5.848327
Bank_Level_Parallism_Ready = 2.243658
write_to_read_ratio_blp_rw_average = 0.526689
GrpLevelPara = 2.994712 

BW Util details:
bwutil = 0.272110 
total_CMD = 595550 
util_bw = 162055 
Wasted_Col = 157032 
Wasted_Row = 20998 
Idle = 255465 

BW Util Bottlenecks: 
RCDc_limit = 172442 
RCDWRc_limit = 82827 
WTRc_limit = 85287 
RTWc_limit = 454659 
CCDLc_limit = 90816 
rwq = 0 
CCDLc_limit_alone = 50756 
WTRc_limit_alone = 77860 
RTWc_limit_alone = 422026 

Commands details: 
total_CMD = 595550 
n_nop = 385644 
Read = 106395 
Write = 0 
L2_Alloc = 0 
L2_WB = 55660 
n_act = 47573 
n_pre = 47557 
n_ref = 0 
n_req = 132320 
total_req = 162055 

Dual Bus Interface Util: 
issued_total_row = 95130 
issued_total_col = 162055 
Row_Bus_Util =  0.159735 
CoL_Bus_Util = 0.272110 
Either_Row_CoL_Bus_Util = 0.352457 
Issued_on_Two_Bus_Simul_Util = 0.079387 
issued_two_Eff = 0.225239 
queue_avg = 18.642530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6425
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=384855 n_act=47701 n_pre=47685 n_ref_event=0 n_req=133021 n_rd=107040 n_rd_L2_A=0 n_write=0 n_wr_bk=55843 bw_util=0.2735
n_activity=367413 dram_eff=0.4433
bk0: 6932a 412113i bk1: 6843a 413682i bk2: 6637a 420713i bk3: 6751a 424139i bk4: 6746a 431656i bk5: 6619a 435195i bk6: 6631a 420562i bk7: 6400a 428611i bk8: 6603a 415832i bk9: 6748a 415471i bk10: 6738a 415080i bk11: 6846a 414956i bk12: 6563a 415749i bk13: 6566a 413856i bk14: 6782a 410249i bk15: 6635a 411776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641402
Row_Buffer_Locality_read = 0.736977
Row_Buffer_Locality_write = 0.247643
Bank_Level_Parallism = 8.717527
Bank_Level_Parallism_Col = 5.884101
Bank_Level_Parallism_Ready = 2.250757
write_to_read_ratio_blp_rw_average = 0.527199
GrpLevelPara = 3.008576 

BW Util details:
bwutil = 0.273500 
total_CMD = 595550 
util_bw = 162883 
Wasted_Col = 156347 
Wasted_Row = 20566 
Idle = 255754 

BW Util Bottlenecks: 
RCDc_limit = 172818 
RCDWRc_limit = 83326 
WTRc_limit = 84225 
RTWc_limit = 462773 
CCDLc_limit = 91559 
rwq = 0 
CCDLc_limit_alone = 51705 
WTRc_limit_alone = 77094 
RTWc_limit_alone = 430050 

Commands details: 
total_CMD = 595550 
n_nop = 384855 
Read = 107040 
Write = 0 
L2_Alloc = 0 
L2_WB = 55843 
n_act = 47701 
n_pre = 47685 
n_ref = 0 
n_req = 133021 
total_req = 162883 

Dual Bus Interface Util: 
issued_total_row = 95386 
issued_total_col = 162883 
Row_Bus_Util =  0.160165 
CoL_Bus_Util = 0.273500 
Either_Row_CoL_Bus_Util = 0.353782 
Issued_on_Two_Bus_Simul_Util = 0.079882 
issued_two_Eff = 0.225796 
queue_avg = 19.393892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3939
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=385686 n_act=47592 n_pre=47576 n_ref_event=0 n_req=132150 n_rd=106246 n_rd_L2_A=0 n_write=0 n_wr_bk=55744 bw_util=0.272
n_activity=368033 dram_eff=0.4402
bk0: 6862a 414624i bk1: 6713a 412924i bk2: 6656a 419275i bk3: 6526a 426626i bk4: 6564a 437234i bk5: 6605a 434840i bk6: 6562a 425245i bk7: 6497a 424326i bk8: 6528a 419610i bk9: 6716a 412575i bk10: 6625a 420861i bk11: 6918a 416449i bk12: 6565a 417754i bk13: 6583a 412780i bk14: 6815a 413427i bk15: 6511a 419112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639864
Row_Buffer_Locality_read = 0.735774
Row_Buffer_Locality_write = 0.246487
Bank_Level_Parallism = 8.619966
Bank_Level_Parallism_Col = 5.849057
Bank_Level_Parallism_Ready = 2.261115
write_to_read_ratio_blp_rw_average = 0.521281
GrpLevelPara = 2.986325 

BW Util details:
bwutil = 0.272001 
total_CMD = 595550 
util_bw = 161990 
Wasted_Col = 156659 
Wasted_Row = 21641 
Idle = 255260 

BW Util Bottlenecks: 
RCDc_limit = 172482 
RCDWRc_limit = 82299 
WTRc_limit = 84160 
RTWc_limit = 448717 
CCDLc_limit = 89396 
rwq = 0 
CCDLc_limit_alone = 50085 
WTRc_limit_alone = 76963 
RTWc_limit_alone = 416603 

Commands details: 
total_CMD = 595550 
n_nop = 385686 
Read = 106246 
Write = 0 
L2_Alloc = 0 
L2_WB = 55744 
n_act = 47592 
n_pre = 47576 
n_ref = 0 
n_req = 132150 
total_req = 161990 

Dual Bus Interface Util: 
issued_total_row = 95168 
issued_total_col = 161990 
Row_Bus_Util =  0.159799 
CoL_Bus_Util = 0.272001 
Either_Row_CoL_Bus_Util = 0.352387 
Issued_on_Two_Bus_Simul_Util = 0.079412 
issued_two_Eff = 0.225355 
queue_avg = 18.660889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6609
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=385556 n_act=47768 n_pre=47752 n_ref_event=0 n_req=132270 n_rd=106143 n_rd_L2_A=0 n_write=0 n_wr_bk=55872 bw_util=0.272
n_activity=367811 dram_eff=0.4405
bk0: 6740a 413265i bk1: 6827a 417856i bk2: 6658a 419424i bk3: 6687a 422189i bk4: 6557a 433912i bk5: 6521a 435892i bk6: 6549a 422939i bk7: 6569a 421747i bk8: 6470a 417490i bk9: 6652a 420320i bk10: 6820a 415134i bk11: 6783a 416262i bk12: 6613a 418665i bk13: 6516a 413636i bk14: 6632a 415670i bk15: 6549a 415312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638860
Row_Buffer_Locality_read = 0.735319
Row_Buffer_Locality_write = 0.246986
Bank_Level_Parallism = 8.647820
Bank_Level_Parallism_Col = 5.853064
Bank_Level_Parallism_Ready = 2.252538
write_to_read_ratio_blp_rw_average = 0.523210
GrpLevelPara = 2.996925 

BW Util details:
bwutil = 0.272043 
total_CMD = 595550 
util_bw = 162015 
Wasted_Col = 156441 
Wasted_Row = 21671 
Idle = 255423 

BW Util Bottlenecks: 
RCDc_limit = 172225 
RCDWRc_limit = 83415 
WTRc_limit = 85100 
RTWc_limit = 452633 
CCDLc_limit = 88470 
rwq = 0 
CCDLc_limit_alone = 49256 
WTRc_limit_alone = 77838 
RTWc_limit_alone = 420681 

Commands details: 
total_CMD = 595550 
n_nop = 385556 
Read = 106143 
Write = 0 
L2_Alloc = 0 
L2_WB = 55872 
n_act = 47768 
n_pre = 47752 
n_ref = 0 
n_req = 132270 
total_req = 162015 

Dual Bus Interface Util: 
issued_total_row = 95520 
issued_total_col = 162015 
Row_Bus_Util =  0.160390 
CoL_Bus_Util = 0.272043 
Either_Row_CoL_Bus_Util = 0.352605 
Issued_on_Two_Bus_Simul_Util = 0.079827 
issued_two_Eff = 0.226392 
queue_avg = 18.809877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8099
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=386882 n_act=47198 n_pre=47182 n_ref_event=0 n_req=131420 n_rd=105527 n_rd_L2_A=0 n_write=0 n_wr_bk=55771 bw_util=0.2708
n_activity=364431 dram_eff=0.4426
bk0: 6774a 415745i bk1: 6786a 414601i bk2: 6614a 424357i bk3: 6689a 430050i bk4: 6500a 438842i bk5: 6542a 432337i bk6: 6546a 421216i bk7: 6488a 425476i bk8: 6497a 424113i bk9: 6644a 415909i bk10: 6593a 417173i bk11: 6691a 418767i bk12: 6455a 421039i bk13: 6555a 417044i bk14: 6618a 415515i bk15: 6535a 415369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640861
Row_Buffer_Locality_read = 0.737252
Row_Buffer_Locality_write = 0.248021
Bank_Level_Parallism = 8.611957
Bank_Level_Parallism_Col = 5.832253
Bank_Level_Parallism_Ready = 2.242675
write_to_read_ratio_blp_rw_average = 0.523788
GrpLevelPara = 2.991699 

BW Util details:
bwutil = 0.270839 
total_CMD = 595550 
util_bw = 161298 
Wasted_Col = 155679 
Wasted_Row = 21235 
Idle = 257338 

BW Util Bottlenecks: 
RCDc_limit = 169905 
RCDWRc_limit = 82701 
WTRc_limit = 82064 
RTWc_limit = 450430 
CCDLc_limit = 89086 
rwq = 0 
CCDLc_limit_alone = 50406 
WTRc_limit_alone = 75103 
RTWc_limit_alone = 418711 

Commands details: 
total_CMD = 595550 
n_nop = 386882 
Read = 105527 
Write = 0 
L2_Alloc = 0 
L2_WB = 55771 
n_act = 47198 
n_pre = 47182 
n_ref = 0 
n_req = 131420 
total_req = 161298 

Dual Bus Interface Util: 
issued_total_row = 94380 
issued_total_col = 161298 
Row_Bus_Util =  0.158475 
CoL_Bus_Util = 0.270839 
Either_Row_CoL_Bus_Util = 0.350379 
Issued_on_Two_Bus_Simul_Util = 0.078935 
issued_two_Eff = 0.225286 
queue_avg = 18.404488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4045
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=386317 n_act=47433 n_pre=47417 n_ref_event=0 n_req=131679 n_rd=105676 n_rd_L2_A=0 n_write=0 n_wr_bk=56048 bw_util=0.2716
n_activity=366606 dram_eff=0.4411
bk0: 6824a 414895i bk1: 6827a 415238i bk2: 6621a 421926i bk3: 6613a 421865i bk4: 6570a 436046i bk5: 6388a 434936i bk6: 6308a 424082i bk7: 6552a 422117i bk8: 6506a 421125i bk9: 6661a 418695i bk10: 6664a 412443i bk11: 6686a 420623i bk12: 6593a 415212i bk13: 6666a 414672i bk14: 6621a 414078i bk15: 6576a 414047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639783
Row_Buffer_Locality_read = 0.737178
Row_Buffer_Locality_write = 0.243972
Bank_Level_Parallism = 8.652433
Bank_Level_Parallism_Col = 5.878688
Bank_Level_Parallism_Ready = 2.274393
write_to_read_ratio_blp_rw_average = 0.524076
GrpLevelPara = 2.991920 

BW Util details:
bwutil = 0.271554 
total_CMD = 595550 
util_bw = 161724 
Wasted_Col = 156317 
Wasted_Row = 21572 
Idle = 255937 

BW Util Bottlenecks: 
RCDc_limit = 170534 
RCDWRc_limit = 83189 
WTRc_limit = 84172 
RTWc_limit = 455580 
CCDLc_limit = 89661 
rwq = 0 
CCDLc_limit_alone = 50135 
WTRc_limit_alone = 76751 
RTWc_limit_alone = 423475 

Commands details: 
total_CMD = 595550 
n_nop = 386317 
Read = 105676 
Write = 0 
L2_Alloc = 0 
L2_WB = 56048 
n_act = 47433 
n_pre = 47417 
n_ref = 0 
n_req = 131679 
total_req = 161724 

Dual Bus Interface Util: 
issued_total_row = 94850 
issued_total_col = 161724 
Row_Bus_Util =  0.159265 
CoL_Bus_Util = 0.271554 
Either_Row_CoL_Bus_Util = 0.351327 
Issued_on_Two_Bus_Simul_Util = 0.079491 
issued_two_Eff = 0.226260 
queue_avg = 18.824728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8247
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=384615 n_act=47793 n_pre=47777 n_ref_event=0 n_req=132949 n_rd=106891 n_rd_L2_A=0 n_write=0 n_wr_bk=56236 bw_util=0.2739
n_activity=366898 dram_eff=0.4446
bk0: 6888a 417035i bk1: 6847a 415600i bk2: 6674a 424283i bk3: 6665a 426438i bk4: 6614a 435747i bk5: 6564a 427956i bk6: 6302a 426457i bk7: 6611a 421973i bk8: 6638a 418160i bk9: 6675a 421886i bk10: 6730a 413025i bk11: 6730a 417511i bk12: 6712a 414300i bk13: 6845a 411246i bk14: 6709a 414520i bk15: 6687a 412567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640516
Row_Buffer_Locality_read = 0.736947
Row_Buffer_Locality_write = 0.244954
Bank_Level_Parallism = 8.668456
Bank_Level_Parallism_Col = 5.852374
Bank_Level_Parallism_Ready = 2.253030
write_to_read_ratio_blp_rw_average = 0.522402
GrpLevelPara = 2.997964 

BW Util details:
bwutil = 0.273910 
total_CMD = 595550 
util_bw = 163127 
Wasted_Col = 155429 
Wasted_Row = 20956 
Idle = 256038 

BW Util Bottlenecks: 
RCDc_limit = 171172 
RCDWRc_limit = 82123 
WTRc_limit = 84569 
RTWc_limit = 445908 
CCDLc_limit = 88135 
rwq = 0 
CCDLc_limit_alone = 50038 
WTRc_limit_alone = 77364 
RTWc_limit_alone = 415016 

Commands details: 
total_CMD = 595550 
n_nop = 384615 
Read = 106891 
Write = 0 
L2_Alloc = 0 
L2_WB = 56236 
n_act = 47793 
n_pre = 47777 
n_ref = 0 
n_req = 132949 
total_req = 163127 

Dual Bus Interface Util: 
issued_total_row = 95570 
issued_total_col = 163127 
Row_Bus_Util =  0.160474 
CoL_Bus_Util = 0.273910 
Either_Row_CoL_Bus_Util = 0.354185 
Issued_on_Two_Bus_Simul_Util = 0.080198 
issued_two_Eff = 0.226430 
queue_avg = 18.727457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7275
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=383888 n_act=48183 n_pre=48167 n_ref_event=0 n_req=133799 n_rd=107645 n_rd_L2_A=0 n_write=0 n_wr_bk=56219 bw_util=0.2751
n_activity=364700 dram_eff=0.4493
bk0: 6897a 408177i bk1: 6767a 415947i bk2: 6690a 416287i bk3: 6735a 421746i bk4: 6763a 427162i bk5: 6766a 429203i bk6: 6723a 424299i bk7: 6583a 423660i bk8: 6546a 413852i bk9: 6709a 416152i bk10: 6789a 414025i bk11: 6701a 411111i bk12: 6668a 413064i bk13: 6626a 415545i bk14: 6802a 410297i bk15: 6880a 406582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639885
Row_Buffer_Locality_read = 0.735696
Row_Buffer_Locality_write = 0.245546
Bank_Level_Parallism = 8.840322
Bank_Level_Parallism_Col = 5.959415
Bank_Level_Parallism_Ready = 2.262596
write_to_read_ratio_blp_rw_average = 0.522542
GrpLevelPara = 3.016693 

BW Util details:
bwutil = 0.275147 
total_CMD = 595550 
util_bw = 163864 
Wasted_Col = 154740 
Wasted_Row = 20240 
Idle = 256706 

BW Util Bottlenecks: 
RCDc_limit = 172684 
RCDWRc_limit = 82344 
WTRc_limit = 85490 
RTWc_limit = 458452 
CCDLc_limit = 91418 
rwq = 0 
CCDLc_limit_alone = 51561 
WTRc_limit_alone = 78009 
RTWc_limit_alone = 426076 

Commands details: 
total_CMD = 595550 
n_nop = 383888 
Read = 107645 
Write = 0 
L2_Alloc = 0 
L2_WB = 56219 
n_act = 48183 
n_pre = 48167 
n_ref = 0 
n_req = 133799 
total_req = 163864 

Dual Bus Interface Util: 
issued_total_row = 96350 
issued_total_col = 163864 
Row_Bus_Util =  0.161783 
CoL_Bus_Util = 0.275147 
Either_Row_CoL_Bus_Util = 0.355406 
Issued_on_Two_Bus_Simul_Util = 0.081525 
issued_two_Eff = 0.229385 
queue_avg = 19.391706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3917
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=383076 n_act=48570 n_pre=48554 n_ref_event=0 n_req=134170 n_rd=107496 n_rd_L2_A=0 n_write=0 n_wr_bk=56834 bw_util=0.2759
n_activity=367628 dram_eff=0.447
bk0: 6957a 407912i bk1: 6738a 409848i bk2: 6852a 419163i bk3: 6681a 423134i bk4: 6695a 433036i bk5: 6740a 433673i bk6: 6542a 417221i bk7: 6492a 421998i bk8: 6724a 413822i bk9: 6672a 412314i bk10: 6901a 409314i bk11: 6764a 410507i bk12: 6643a 411693i bk13: 6670a 415064i bk14: 6657a 414592i bk15: 6768a 407977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637997
Row_Buffer_Locality_read = 0.734744
Row_Buffer_Locality_write = 0.248107
Bank_Level_Parallism = 8.808043
Bank_Level_Parallism_Col = 5.927054
Bank_Level_Parallism_Ready = 2.251439
write_to_read_ratio_blp_rw_average = 0.522139
GrpLevelPara = 3.014336 

BW Util details:
bwutil = 0.275930 
total_CMD = 595550 
util_bw = 164330 
Wasted_Col = 155248 
Wasted_Row = 21213 
Idle = 254759 

BW Util Bottlenecks: 
RCDc_limit = 172262 
RCDWRc_limit = 83291 
WTRc_limit = 85493 
RTWc_limit = 455506 
CCDLc_limit = 90668 
rwq = 0 
CCDLc_limit_alone = 51054 
WTRc_limit_alone = 78063 
RTWc_limit_alone = 423322 

Commands details: 
total_CMD = 595550 
n_nop = 383076 
Read = 107496 
Write = 0 
L2_Alloc = 0 
L2_WB = 56834 
n_act = 48570 
n_pre = 48554 
n_ref = 0 
n_req = 134170 
total_req = 164330 

Dual Bus Interface Util: 
issued_total_row = 97124 
issued_total_col = 164330 
Row_Bus_Util =  0.163083 
CoL_Bus_Util = 0.275930 
Either_Row_CoL_Bus_Util = 0.356769 
Issued_on_Two_Bus_Simul_Util = 0.082243 
issued_two_Eff = 0.230522 
queue_avg = 19.520741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5207
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=383792 n_act=48248 n_pre=48232 n_ref_event=0 n_req=133289 n_rd=107027 n_rd_L2_A=0 n_write=0 n_wr_bk=56460 bw_util=0.2745
n_activity=367636 dram_eff=0.4447
bk0: 6874a 413939i bk1: 6685a 409025i bk2: 6659a 417768i bk3: 6847a 419996i bk4: 6693a 430164i bk5: 6714a 428698i bk6: 6530a 425748i bk7: 6399a 424551i bk8: 6561a 416418i bk9: 6741a 415091i bk10: 6902a 412796i bk11: 6770a 412121i bk12: 6697a 413803i bk13: 6557a 415166i bk14: 6702a 413684i bk15: 6696a 412460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638020
Row_Buffer_Locality_read = 0.733927
Row_Buffer_Locality_write = 0.247163
Bank_Level_Parallism = 8.740993
Bank_Level_Parallism_Col = 5.896292
Bank_Level_Parallism_Ready = 2.262828
write_to_read_ratio_blp_rw_average = 0.522988
GrpLevelPara = 3.006056 

BW Util details:
bwutil = 0.274514 
total_CMD = 595550 
util_bw = 163487 
Wasted_Col = 156862 
Wasted_Row = 20649 
Idle = 254552 

BW Util Bottlenecks: 
RCDc_limit = 174162 
RCDWRc_limit = 82954 
WTRc_limit = 85914 
RTWc_limit = 455968 
CCDLc_limit = 89874 
rwq = 0 
CCDLc_limit_alone = 50556 
WTRc_limit_alone = 78717 
RTWc_limit_alone = 423847 

Commands details: 
total_CMD = 595550 
n_nop = 383792 
Read = 107027 
Write = 0 
L2_Alloc = 0 
L2_WB = 56460 
n_act = 48248 
n_pre = 48232 
n_ref = 0 
n_req = 133289 
total_req = 163487 

Dual Bus Interface Util: 
issued_total_row = 96480 
issued_total_col = 163487 
Row_Bus_Util =  0.162002 
CoL_Bus_Util = 0.274514 
Either_Row_CoL_Bus_Util = 0.355567 
Issued_on_Two_Bus_Simul_Util = 0.080949 
issued_two_Eff = 0.227661 
queue_avg = 19.055241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0552
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=384459 n_act=47910 n_pre=47894 n_ref_event=0 n_req=133195 n_rd=107038 n_rd_L2_A=0 n_write=0 n_wr_bk=56102 bw_util=0.2739
n_activity=365894 dram_eff=0.4459
bk0: 6810a 416734i bk1: 6717a 410342i bk2: 6644a 421077i bk3: 6838a 422326i bk4: 6747a 432736i bk5: 6434a 433384i bk6: 6732a 423115i bk7: 6436a 421910i bk8: 6655a 418137i bk9: 6704a 414989i bk10: 6822a 416675i bk11: 6706a 414241i bk12: 6719a 411507i bk13: 6742a 412769i bk14: 6652a 414868i bk15: 6680a 414128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640302
Row_Buffer_Locality_read = 0.736869
Row_Buffer_Locality_write = 0.245135
Bank_Level_Parallism = 8.730306
Bank_Level_Parallism_Col = 5.892416
Bank_Level_Parallism_Ready = 2.251961
write_to_read_ratio_blp_rw_average = 0.526895
GrpLevelPara = 3.005179 

BW Util details:
bwutil = 0.273932 
total_CMD = 595550 
util_bw = 163140 
Wasted_Col = 155846 
Wasted_Row = 20413 
Idle = 256151 

BW Util Bottlenecks: 
RCDc_limit = 171960 
RCDWRc_limit = 83086 
WTRc_limit = 84919 
RTWc_limit = 458110 
CCDLc_limit = 91305 
rwq = 0 
CCDLc_limit_alone = 51200 
WTRc_limit_alone = 77587 
RTWc_limit_alone = 425337 

Commands details: 
total_CMD = 595550 
n_nop = 384459 
Read = 107038 
Write = 0 
L2_Alloc = 0 
L2_WB = 56102 
n_act = 47910 
n_pre = 47894 
n_ref = 0 
n_req = 133195 
total_req = 163140 

Dual Bus Interface Util: 
issued_total_row = 95804 
issued_total_col = 163140 
Row_Bus_Util =  0.160866 
CoL_Bus_Util = 0.273932 
Either_Row_CoL_Bus_Util = 0.354447 
Issued_on_Two_Bus_Simul_Util = 0.080351 
issued_two_Eff = 0.226694 
queue_avg = 19.191509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1915
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=383352 n_act=48331 n_pre=48315 n_ref_event=0 n_req=133766 n_rd=107518 n_rd_L2_A=0 n_write=0 n_wr_bk=56468 bw_util=0.2754
n_activity=366765 dram_eff=0.4471
bk0: 6995a 415858i bk1: 6755a 409983i bk2: 6638a 411759i bk3: 6797a 424018i bk4: 6699a 427256i bk5: 6633a 432664i bk6: 6532a 421242i bk7: 6663a 418871i bk8: 6703a 414909i bk9: 6609a 420105i bk10: 6865a 410472i bk11: 6885a 412071i bk12: 6731a 412148i bk13: 6617a 415759i bk14: 6684a 405808i bk15: 6712a 412274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638690
Row_Buffer_Locality_read = 0.735244
Row_Buffer_Locality_write = 0.243180
Bank_Level_Parallism = 8.813665
Bank_Level_Parallism_Col = 5.934006
Bank_Level_Parallism_Ready = 2.264175
write_to_read_ratio_blp_rw_average = 0.526703
GrpLevelPara = 3.015313 

BW Util details:
bwutil = 0.275352 
total_CMD = 595550 
util_bw = 163986 
Wasted_Col = 155925 
Wasted_Row = 20171 
Idle = 255468 

BW Util Bottlenecks: 
RCDc_limit = 172920 
RCDWRc_limit = 83084 
WTRc_limit = 83015 
RTWc_limit = 461115 
CCDLc_limit = 90222 
rwq = 0 
CCDLc_limit_alone = 50727 
WTRc_limit_alone = 75835 
RTWc_limit_alone = 428800 

Commands details: 
total_CMD = 595550 
n_nop = 383352 
Read = 107518 
Write = 0 
L2_Alloc = 0 
L2_WB = 56468 
n_act = 48331 
n_pre = 48315 
n_ref = 0 
n_req = 133766 
total_req = 163986 

Dual Bus Interface Util: 
issued_total_row = 96646 
issued_total_col = 163986 
Row_Bus_Util =  0.162280 
CoL_Bus_Util = 0.275352 
Either_Row_CoL_Bus_Util = 0.356306 
Issued_on_Two_Bus_Simul_Util = 0.081327 
issued_two_Eff = 0.228249 
queue_avg = 19.268312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2683
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=383339 n_act=48423 n_pre=48407 n_ref_event=0 n_req=133982 n_rd=107535 n_rd_L2_A=0 n_write=0 n_wr_bk=56558 bw_util=0.2755
n_activity=366038 dram_eff=0.4483
bk0: 6910a 410687i bk1: 6765a 411491i bk2: 6739a 414748i bk3: 6871a 421666i bk4: 6583a 433768i bk5: 6608a 436467i bk6: 6635a 421457i bk7: 6528a 423001i bk8: 6661a 411740i bk9: 6645a 414279i bk10: 6882a 416123i bk11: 6870a 410084i bk12: 6631a 413658i bk13: 6626a 409823i bk14: 6843a 409741i bk15: 6738a 411594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638586
Row_Buffer_Locality_read = 0.734263
Row_Buffer_Locality_write = 0.249556
Bank_Level_Parallism = 8.813937
Bank_Level_Parallism_Col = 5.915250
Bank_Level_Parallism_Ready = 2.255380
write_to_read_ratio_blp_rw_average = 0.523384
GrpLevelPara = 3.014662 

BW Util details:
bwutil = 0.275532 
total_CMD = 595550 
util_bw = 164093 
Wasted_Col = 155163 
Wasted_Row = 20258 
Idle = 256036 

BW Util Bottlenecks: 
RCDc_limit = 173331 
RCDWRc_limit = 83434 
WTRc_limit = 83843 
RTWc_limit = 458361 
CCDLc_limit = 89370 
rwq = 0 
CCDLc_limit_alone = 50567 
WTRc_limit_alone = 76832 
RTWc_limit_alone = 426569 

Commands details: 
total_CMD = 595550 
n_nop = 383339 
Read = 107535 
Write = 0 
L2_Alloc = 0 
L2_WB = 56558 
n_act = 48423 
n_pre = 48407 
n_ref = 0 
n_req = 133982 
total_req = 164093 

Dual Bus Interface Util: 
issued_total_row = 96830 
issued_total_col = 164093 
Row_Bus_Util =  0.162589 
CoL_Bus_Util = 0.275532 
Either_Row_CoL_Bus_Util = 0.356328 
Issued_on_Two_Bus_Simul_Util = 0.081793 
issued_two_Eff = 0.229545 
queue_avg = 19.445148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4451
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=384002 n_act=48183 n_pre=48167 n_ref_event=0 n_req=133456 n_rd=107216 n_rd_L2_A=0 n_write=0 n_wr_bk=56224 bw_util=0.2744
n_activity=366333 dram_eff=0.4462
bk0: 6938a 413679i bk1: 6714a 414579i bk2: 6662a 419147i bk3: 6752a 420651i bk4: 6702a 428552i bk5: 6582a 433945i bk6: 6468a 420846i bk7: 6537a 423724i bk8: 6701a 418392i bk9: 6713a 415752i bk10: 6742a 414979i bk11: 6794a 414710i bk12: 6798a 415526i bk13: 6824a 417765i bk14: 6739a 404126i bk15: 6550a 415382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638960
Row_Buffer_Locality_read = 0.734890
Row_Buffer_Locality_write = 0.246989
Bank_Level_Parallism = 8.731631
Bank_Level_Parallism_Col = 5.879972
Bank_Level_Parallism_Ready = 2.246231
write_to_read_ratio_blp_rw_average = 0.522231
GrpLevelPara = 3.008390 

BW Util details:
bwutil = 0.274435 
total_CMD = 595550 
util_bw = 163440 
Wasted_Col = 156271 
Wasted_Row = 20489 
Idle = 255350 

BW Util Bottlenecks: 
RCDc_limit = 173123 
RCDWRc_limit = 82855 
WTRc_limit = 84705 
RTWc_limit = 454255 
CCDLc_limit = 90007 
rwq = 0 
CCDLc_limit_alone = 50648 
WTRc_limit_alone = 77305 
RTWc_limit_alone = 422296 

Commands details: 
total_CMD = 595550 
n_nop = 384002 
Read = 107216 
Write = 0 
L2_Alloc = 0 
L2_WB = 56224 
n_act = 48183 
n_pre = 48167 
n_ref = 0 
n_req = 133456 
total_req = 163440 

Dual Bus Interface Util: 
issued_total_row = 96350 
issued_total_col = 163440 
Row_Bus_Util =  0.161783 
CoL_Bus_Util = 0.274435 
Either_Row_CoL_Bus_Util = 0.355215 
Issued_on_Two_Bus_Simul_Util = 0.081004 
issued_two_Eff = 0.228043 
queue_avg = 18.919449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9194
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=383233 n_act=48123 n_pre=48107 n_ref_event=0 n_req=134264 n_rd=107850 n_rd_L2_A=0 n_write=0 n_wr_bk=56547 bw_util=0.276
n_activity=367788 dram_eff=0.447
bk0: 6922a 411659i bk1: 6833a 412747i bk2: 6745a 419918i bk3: 6751a 417870i bk4: 6738a 428796i bk5: 6683a 431250i bk6: 6734a 420391i bk7: 6627a 416386i bk8: 6662a 409664i bk9: 6687a 413700i bk10: 6810a 416000i bk11: 6804a 412549i bk12: 6753a 414285i bk13: 6641a 413768i bk14: 6726a 412290i bk15: 6734a 409139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641579
Row_Buffer_Locality_read = 0.737218
Row_Buffer_Locality_write = 0.251079
Bank_Level_Parallism = 8.826034
Bank_Level_Parallism_Col = 5.979514
Bank_Level_Parallism_Ready = 2.259853
write_to_read_ratio_blp_rw_average = 0.525100
GrpLevelPara = 3.021525 

BW Util details:
bwutil = 0.276042 
total_CMD = 595550 
util_bw = 164397 
Wasted_Col = 154727 
Wasted_Row = 21080 
Idle = 255346 

BW Util Bottlenecks: 
RCDc_limit = 171800 
RCDWRc_limit = 82993 
WTRc_limit = 84442 
RTWc_limit = 463972 
CCDLc_limit = 90706 
rwq = 0 
CCDLc_limit_alone = 50606 
WTRc_limit_alone = 77083 
RTWc_limit_alone = 431231 

Commands details: 
total_CMD = 595550 
n_nop = 383233 
Read = 107850 
Write = 0 
L2_Alloc = 0 
L2_WB = 56547 
n_act = 48123 
n_pre = 48107 
n_ref = 0 
n_req = 134264 
total_req = 164397 

Dual Bus Interface Util: 
issued_total_row = 96230 
issued_total_col = 164397 
Row_Bus_Util =  0.161582 
CoL_Bus_Util = 0.276042 
Either_Row_CoL_Bus_Util = 0.356506 
Issued_on_Two_Bus_Simul_Util = 0.081118 
issued_two_Eff = 0.227537 
queue_avg = 19.489452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4895
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=383078 n_act=48381 n_pre=48365 n_ref_event=0 n_req=134761 n_rd=108388 n_rd_L2_A=0 n_write=0 n_wr_bk=56207 bw_util=0.2764
n_activity=366235 dram_eff=0.4494
bk0: 6984a 411261i bk1: 6881a 409046i bk2: 6858a 414860i bk3: 6939a 416243i bk4: 6680a 432388i bk5: 6709a 431238i bk6: 6650a 418523i bk7: 6725a 418608i bk8: 6687a 412962i bk9: 6618a 415656i bk10: 6979a 406592i bk11: 6797a 415010i bk12: 6581a 409925i bk13: 6790a 410380i bk14: 6709a 413417i bk15: 6801a 411018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640987
Row_Buffer_Locality_read = 0.736364
Row_Buffer_Locality_write = 0.249005
Bank_Level_Parallism = 8.880380
Bank_Level_Parallism_Col = 5.990005
Bank_Level_Parallism_Ready = 2.253762
write_to_read_ratio_blp_rw_average = 0.524584
GrpLevelPara = 3.026361 

BW Util details:
bwutil = 0.276375 
total_CMD = 595550 
util_bw = 164595 
Wasted_Col = 154511 
Wasted_Row = 20568 
Idle = 255876 

BW Util Bottlenecks: 
RCDc_limit = 172403 
RCDWRc_limit = 82244 
WTRc_limit = 84706 
RTWc_limit = 464111 
CCDLc_limit = 92193 
rwq = 0 
CCDLc_limit_alone = 51582 
WTRc_limit_alone = 77351 
RTWc_limit_alone = 430855 

Commands details: 
total_CMD = 595550 
n_nop = 383078 
Read = 108388 
Write = 0 
L2_Alloc = 0 
L2_WB = 56207 
n_act = 48381 
n_pre = 48365 
n_ref = 0 
n_req = 134761 
total_req = 164595 

Dual Bus Interface Util: 
issued_total_row = 96746 
issued_total_col = 164595 
Row_Bus_Util =  0.162448 
CoL_Bus_Util = 0.276375 
Either_Row_CoL_Bus_Util = 0.356766 
Issued_on_Two_Bus_Simul_Util = 0.082057 
issued_two_Eff = 0.230002 
queue_avg = 19.890078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.8901
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=383876 n_act=48033 n_pre=48017 n_ref_event=0 n_req=134165 n_rd=107962 n_rd_L2_A=0 n_write=0 n_wr_bk=56273 bw_util=0.2758
n_activity=366514 dram_eff=0.4481
bk0: 6920a 412394i bk1: 6842a 412611i bk2: 6745a 416661i bk3: 6839a 419138i bk4: 6695a 436444i bk5: 6701a 430422i bk6: 6683a 422472i bk7: 6564a 420868i bk8: 6705a 419509i bk9: 6576a 417362i bk10: 6932a 413637i bk11: 6840a 410389i bk12: 6772a 411162i bk13: 6691a 415947i bk14: 6821a 409026i bk15: 6636a 410813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641986
Row_Buffer_Locality_read = 0.738102
Row_Buffer_Locality_write = 0.245964
Bank_Level_Parallism = 8.787753
Bank_Level_Parallism_Col = 5.948608
Bank_Level_Parallism_Ready = 2.262252
write_to_read_ratio_blp_rw_average = 0.524156
GrpLevelPara = 3.017818 

BW Util details:
bwutil = 0.275770 
total_CMD = 595550 
util_bw = 164235 
Wasted_Col = 153956 
Wasted_Row = 21385 
Idle = 255974 

BW Util Bottlenecks: 
RCDc_limit = 171500 
RCDWRc_limit = 82657 
WTRc_limit = 84543 
RTWc_limit = 459067 
CCDLc_limit = 90533 
rwq = 0 
CCDLc_limit_alone = 50077 
WTRc_limit_alone = 77133 
RTWc_limit_alone = 426021 

Commands details: 
total_CMD = 595550 
n_nop = 383876 
Read = 107962 
Write = 0 
L2_Alloc = 0 
L2_WB = 56273 
n_act = 48033 
n_pre = 48017 
n_ref = 0 
n_req = 134165 
total_req = 164235 

Dual Bus Interface Util: 
issued_total_row = 96050 
issued_total_col = 164235 
Row_Bus_Util =  0.161279 
CoL_Bus_Util = 0.275770 
Either_Row_CoL_Bus_Util = 0.355426 
Issued_on_Two_Bus_Simul_Util = 0.081624 
issued_two_Eff = 0.229650 
queue_avg = 19.523689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5237
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=380624 n_act=49073 n_pre=49057 n_ref_event=0 n_req=136354 n_rd=109718 n_rd_L2_A=0 n_write=0 n_wr_bk=56794 bw_util=0.2796
n_activity=368106 dram_eff=0.4523
bk0: 7039a 405213i bk1: 7006a 408008i bk2: 6972a 417617i bk3: 7020a 411038i bk4: 6752a 429417i bk5: 6612a 430526i bk6: 6731a 419014i bk7: 6769a 414953i bk8: 6886a 408367i bk9: 6833a 409723i bk10: 6865a 408162i bk11: 6960a 405696i bk12: 6653a 410916i bk13: 6771a 403690i bk14: 6935a 406350i bk15: 6914a 404166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640106
Row_Buffer_Locality_read = 0.735485
Row_Buffer_Locality_write = 0.247222
Bank_Level_Parallism = 9.029292
Bank_Level_Parallism_Col = 6.077903
Bank_Level_Parallism_Ready = 2.268215
write_to_read_ratio_blp_rw_average = 0.528128
GrpLevelPara = 3.055547 

BW Util details:
bwutil = 0.279594 
total_CMD = 595550 
util_bw = 166512 
Wasted_Col = 153901 
Wasted_Row = 19846 
Idle = 255291 

BW Util Bottlenecks: 
RCDc_limit = 174615 
RCDWRc_limit = 83208 
WTRc_limit = 86108 
RTWc_limit = 479920 
CCDLc_limit = 93670 
rwq = 0 
CCDLc_limit_alone = 51693 
WTRc_limit_alone = 78490 
RTWc_limit_alone = 445561 

Commands details: 
total_CMD = 595550 
n_nop = 380624 
Read = 109718 
Write = 0 
L2_Alloc = 0 
L2_WB = 56794 
n_act = 49073 
n_pre = 49057 
n_ref = 0 
n_req = 136354 
total_req = 166512 

Dual Bus Interface Util: 
issued_total_row = 98130 
issued_total_col = 166512 
Row_Bus_Util =  0.164772 
CoL_Bus_Util = 0.279594 
Either_Row_CoL_Bus_Util = 0.360887 
Issued_on_Two_Bus_Simul_Util = 0.083479 
issued_two_Eff = 0.231317 
queue_avg = 20.195208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1952
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=382480 n_act=48636 n_pre=48620 n_ref_event=0 n_req=134911 n_rd=108353 n_rd_L2_A=0 n_write=0 n_wr_bk=56733 bw_util=0.2772
n_activity=367821 dram_eff=0.4488
bk0: 6925a 410276i bk1: 7068a 408215i bk2: 6744a 417283i bk3: 6862a 416372i bk4: 6580a 431272i bk5: 6727a 428149i bk6: 6765a 422507i bk7: 6692a 418176i bk8: 6604a 412320i bk9: 6698a 415174i bk10: 6935a 410307i bk11: 6944a 410099i bk12: 6742a 407356i bk13: 6681a 408489i bk14: 6739a 407469i bk15: 6647a 408952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639496
Row_Buffer_Locality_read = 0.736020
Row_Buffer_Locality_write = 0.245689
Bank_Level_Parallism = 8.897099
Bank_Level_Parallism_Col = 6.015147
Bank_Level_Parallism_Ready = 2.269272
write_to_read_ratio_blp_rw_average = 0.524146
GrpLevelPara = 3.029070 

BW Util details:
bwutil = 0.277199 
total_CMD = 595550 
util_bw = 165086 
Wasted_Col = 154388 
Wasted_Row = 21232 
Idle = 254844 

BW Util Bottlenecks: 
RCDc_limit = 171880 
RCDWRc_limit = 83430 
WTRc_limit = 86240 
RTWc_limit = 467473 
CCDLc_limit = 91276 
rwq = 0 
CCDLc_limit_alone = 51076 
WTRc_limit_alone = 78893 
RTWc_limit_alone = 434620 

Commands details: 
total_CMD = 595550 
n_nop = 382480 
Read = 108353 
Write = 0 
L2_Alloc = 0 
L2_WB = 56733 
n_act = 48636 
n_pre = 48620 
n_ref = 0 
n_req = 134911 
total_req = 165086 

Dual Bus Interface Util: 
issued_total_row = 97256 
issued_total_col = 165086 
Row_Bus_Util =  0.163305 
CoL_Bus_Util = 0.277199 
Either_Row_CoL_Bus_Util = 0.357770 
Issued_on_Two_Bus_Simul_Util = 0.082734 
issued_two_Eff = 0.231248 
queue_avg = 19.776199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7762
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=378490 n_act=49627 n_pre=49611 n_ref_event=0 n_req=139137 n_rd=112271 n_rd_L2_A=0 n_write=0 n_wr_bk=57109 bw_util=0.2844
n_activity=369754 dram_eff=0.4581
bk0: 7077a 404726i bk1: 7182a 406142i bk2: 7156a 408215i bk3: 7091a 413849i bk4: 6950a 424472i bk5: 6885a 424503i bk6: 6894a 412885i bk7: 6903a 415009i bk8: 7011a 406911i bk9: 6877a 405671i bk10: 7165a 404433i bk11: 7033a 402734i bk12: 6932a 404316i bk13: 7088a 400463i bk14: 6919a 405916i bk15: 7108a 400632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643323
Row_Buffer_Locality_read = 0.737858
Row_Buffer_Locality_write = 0.248269
Bank_Level_Parallism = 9.126132
Bank_Level_Parallism_Col = 6.150578
Bank_Level_Parallism_Ready = 2.284024
write_to_read_ratio_blp_rw_average = 0.525067
GrpLevelPara = 3.078619 

BW Util details:
bwutil = 0.284409 
total_CMD = 595550 
util_bw = 169380 
Wasted_Col = 152238 
Wasted_Row = 21031 
Idle = 252901 

BW Util Bottlenecks: 
RCDc_limit = 173303 
RCDWRc_limit = 81634 
WTRc_limit = 85313 
RTWc_limit = 478501 
CCDLc_limit = 93932 
rwq = 0 
CCDLc_limit_alone = 52040 
WTRc_limit_alone = 77844 
RTWc_limit_alone = 444078 

Commands details: 
total_CMD = 595550 
n_nop = 378490 
Read = 112271 
Write = 0 
L2_Alloc = 0 
L2_WB = 57109 
n_act = 49627 
n_pre = 49611 
n_ref = 0 
n_req = 139137 
total_req = 169380 

Dual Bus Interface Util: 
issued_total_row = 99238 
issued_total_col = 169380 
Row_Bus_Util =  0.166633 
CoL_Bus_Util = 0.284409 
Either_Row_CoL_Bus_Util = 0.364470 
Issued_on_Two_Bus_Simul_Util = 0.086572 
issued_two_Eff = 0.237529 
queue_avg = 21.429142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.4291
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=376836 n_act=50352 n_pre=50336 n_ref_event=0 n_req=140927 n_rd=113659 n_rd_L2_A=0 n_write=0 n_wr_bk=57590 bw_util=0.2875
n_activity=367658 dram_eff=0.4658
bk0: 7132a 401105i bk1: 7215a 401069i bk2: 6993a 402711i bk3: 7265a 404746i bk4: 7051a 422803i bk5: 7069a 417954i bk6: 6977a 405667i bk7: 7007a 407293i bk8: 7028a 399240i bk9: 7105a 400801i bk10: 7301a 396076i bk11: 7141a 396925i bk12: 7042a 396843i bk13: 7038a 397359i bk14: 7106a 398168i bk15: 7189a 396567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642709
Row_Buffer_Locality_read = 0.734671
Row_Buffer_Locality_write = 0.259388
Bank_Level_Parallism = 9.454638
Bank_Level_Parallism_Col = 6.354967
Bank_Level_Parallism_Ready = 2.319021
write_to_read_ratio_blp_rw_average = 0.527002
GrpLevelPara = 3.114061 

BW Util details:
bwutil = 0.287548 
total_CMD = 595550 
util_bw = 171249 
Wasted_Col = 150760 
Wasted_Row = 19030 
Idle = 254511 

BW Util Bottlenecks: 
RCDc_limit = 174923 
RCDWRc_limit = 80903 
WTRc_limit = 86316 
RTWc_limit = 501895 
CCDLc_limit = 96554 
rwq = 0 
CCDLc_limit_alone = 52423 
WTRc_limit_alone = 79000 
RTWc_limit_alone = 465080 

Commands details: 
total_CMD = 595550 
n_nop = 376836 
Read = 113659 
Write = 0 
L2_Alloc = 0 
L2_WB = 57590 
n_act = 50352 
n_pre = 50336 
n_ref = 0 
n_req = 140927 
total_req = 171249 

Dual Bus Interface Util: 
issued_total_row = 100688 
issued_total_col = 171249 
Row_Bus_Util =  0.169067 
CoL_Bus_Util = 0.287548 
Either_Row_CoL_Bus_Util = 0.367247 
Issued_on_Two_Bus_Simul_Util = 0.089368 
issued_two_Eff = 0.243345 
queue_avg = 22.835770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.8358
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=379323 n_act=49495 n_pre=49479 n_ref_event=0 n_req=137639 n_rd=110722 n_rd_L2_A=0 n_write=0 n_wr_bk=57108 bw_util=0.2818
n_activity=367829 dram_eff=0.4563
bk0: 7130a 399646i bk1: 6980a 404572i bk2: 6963a 409259i bk3: 6893a 411541i bk4: 7001a 424612i bk5: 6828a 425187i bk6: 6802a 409898i bk7: 6765a 414939i bk8: 6858a 403996i bk9: 6841a 408179i bk10: 7092a 404207i bk11: 6972a 406628i bk12: 6821a 405268i bk13: 6927a 406603i bk14: 6791a 403777i bk15: 7058a 404957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640400
Row_Buffer_Locality_read = 0.734967
Row_Buffer_Locality_write = 0.251402
Bank_Level_Parallism = 9.142823
Bank_Level_Parallism_Col = 6.165295
Bank_Level_Parallism_Ready = 2.279569
write_to_read_ratio_blp_rw_average = 0.529180
GrpLevelPara = 3.072928 

BW Util details:
bwutil = 0.281807 
total_CMD = 595550 
util_bw = 167830 
Wasted_Col = 153667 
Wasted_Row = 20101 
Idle = 253952 

BW Util Bottlenecks: 
RCDc_limit = 174305 
RCDWRc_limit = 83344 
WTRc_limit = 84445 
RTWc_limit = 489977 
CCDLc_limit = 94017 
rwq = 0 
CCDLc_limit_alone = 52042 
WTRc_limit_alone = 77176 
RTWc_limit_alone = 455271 

Commands details: 
total_CMD = 595550 
n_nop = 379323 
Read = 110722 
Write = 0 
L2_Alloc = 0 
L2_WB = 57108 
n_act = 49495 
n_pre = 49479 
n_ref = 0 
n_req = 137639 
total_req = 167830 

Dual Bus Interface Util: 
issued_total_row = 98974 
issued_total_col = 167830 
Row_Bus_Util =  0.166189 
CoL_Bus_Util = 0.281807 
Either_Row_CoL_Bus_Util = 0.363071 
Issued_on_Two_Bus_Simul_Util = 0.084925 
issued_two_Eff = 0.233907 
queue_avg = 20.871321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.8713
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595550 n_nop=379720 n_act=49193 n_pre=49177 n_ref_event=0 n_req=137736 n_rd=110832 n_rd_L2_A=0 n_write=0 n_wr_bk=57110 bw_util=0.282
n_activity=368587 dram_eff=0.4556
bk0: 7085a 407618i bk1: 6972a 408897i bk2: 7070a 413279i bk3: 7015a 415533i bk4: 6802a 428235i bk5: 6767a 425322i bk6: 6883a 413658i bk7: 6734a 414768i bk8: 6797a 406533i bk9: 6868a 407611i bk10: 7063a 403560i bk11: 7120a 407566i bk12: 6935a 405312i bk13: 6867a 404302i bk14: 6847a 406496i bk15: 7007a 407173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642846
Row_Buffer_Locality_read = 0.737098
Row_Buffer_Locality_write = 0.254572
Bank_Level_Parallism = 9.059625
Bank_Level_Parallism_Col = 6.114351
Bank_Level_Parallism_Ready = 2.273726
write_to_read_ratio_blp_rw_average = 0.524913
GrpLevelPara = 3.055785 

BW Util details:
bwutil = 0.281995 
total_CMD = 595550 
util_bw = 167942 
Wasted_Col = 152993 
Wasted_Row = 20213 
Idle = 254402 

BW Util Bottlenecks: 
RCDc_limit = 172469 
RCDWRc_limit = 82934 
WTRc_limit = 87790 
RTWc_limit = 472551 
CCDLc_limit = 93274 
rwq = 0 
CCDLc_limit_alone = 51984 
WTRc_limit_alone = 80342 
RTWc_limit_alone = 438709 

Commands details: 
total_CMD = 595550 
n_nop = 379720 
Read = 110832 
Write = 0 
L2_Alloc = 0 
L2_WB = 57110 
n_act = 49193 
n_pre = 49177 
n_ref = 0 
n_req = 137736 
total_req = 167942 

Dual Bus Interface Util: 
issued_total_row = 98370 
issued_total_col = 167942 
Row_Bus_Util =  0.165175 
CoL_Bus_Util = 0.281995 
Either_Row_CoL_Bus_Util = 0.362404 
Issued_on_Two_Bus_Simul_Util = 0.084765 
issued_two_Eff = 0.233897 
queue_avg = 20.714367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.7144

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188186, Miss = 93728, Miss_rate = 0.498, Pending_hits = 498, Reservation_fails = 387
L2_cache_bank[1]: Access = 188931, Miss = 93935, Miss_rate = 0.497, Pending_hits = 546, Reservation_fails = 129
L2_cache_bank[2]: Access = 188503, Miss = 94067, Miss_rate = 0.499, Pending_hits = 478, Reservation_fails = 0
L2_cache_bank[3]: Access = 188459, Miss = 93786, Miss_rate = 0.498, Pending_hits = 563, Reservation_fails = 202
L2_cache_bank[4]: Access = 187873, Miss = 93552, Miss_rate = 0.498, Pending_hits = 513, Reservation_fails = 25
L2_cache_bank[5]: Access = 188264, Miss = 93282, Miss_rate = 0.495, Pending_hits = 524, Reservation_fails = 0
L2_cache_bank[6]: Access = 187453, Miss = 93498, Miss_rate = 0.499, Pending_hits = 477, Reservation_fails = 0
L2_cache_bank[7]: Access = 187716, Miss = 93324, Miss_rate = 0.497, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[8]: Access = 187668, Miss = 92086, Miss_rate = 0.491, Pending_hits = 537, Reservation_fails = 882
L2_cache_bank[9]: Access = 188654, Miss = 92889, Miss_rate = 0.492, Pending_hits = 551, Reservation_fails = 157
L2_cache_bank[10]: Access = 187284, Miss = 92808, Miss_rate = 0.496, Pending_hits = 546, Reservation_fails = 404
L2_cache_bank[11]: Access = 314804, Miss = 198628, Miss_rate = 0.631, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[12]: Access = 188005, Miss = 93252, Miss_rate = 0.496, Pending_hits = 503, Reservation_fails = 0
L2_cache_bank[13]: Access = 188180, Miss = 94231, Miss_rate = 0.501, Pending_hits = 495, Reservation_fails = 0
L2_cache_bank[14]: Access = 188101, Miss = 93188, Miss_rate = 0.495, Pending_hits = 557, Reservation_fails = 773
L2_cache_bank[15]: Access = 189192, Miss = 94826, Miss_rate = 0.501, Pending_hits = 548, Reservation_fails = 742
L2_cache_bank[16]: Access = 188264, Miss = 93340, Miss_rate = 0.496, Pending_hits = 586, Reservation_fails = 318
L2_cache_bank[17]: Access = 188459, Miss = 93201, Miss_rate = 0.495, Pending_hits = 561, Reservation_fails = 1144
L2_cache_bank[18]: Access = 187502, Miss = 91896, Miss_rate = 0.490, Pending_hits = 514, Reservation_fails = 88
L2_cache_bank[19]: Access = 187935, Miss = 93329, Miss_rate = 0.497, Pending_hits = 502, Reservation_fails = 356
L2_cache_bank[20]: Access = 188123, Miss = 93825, Miss_rate = 0.499, Pending_hits = 650, Reservation_fails = 467
L2_cache_bank[21]: Access = 187885, Miss = 93576, Miss_rate = 0.498, Pending_hits = 616, Reservation_fails = 630
L2_cache_bank[22]: Access = 187657, Miss = 92560, Miss_rate = 0.493, Pending_hits = 494, Reservation_fails = 535
L2_cache_bank[23]: Access = 187827, Miss = 93680, Miss_rate = 0.499, Pending_hits = 536, Reservation_fails = 21
L2_cache_bank[24]: Access = 187322, Miss = 92881, Miss_rate = 0.496, Pending_hits = 529, Reservation_fails = 0
L2_cache_bank[25]: Access = 188096, Miss = 93334, Miss_rate = 0.496, Pending_hits = 569, Reservation_fails = 279
L2_cache_bank[26]: Access = 187088, Miss = 91679, Miss_rate = 0.490, Pending_hits = 485, Reservation_fails = 258
L2_cache_bank[27]: Access = 187560, Miss = 93619, Miss_rate = 0.499, Pending_hits = 565, Reservation_fails = 208
L2_cache_bank[28]: Access = 187798, Miss = 92684, Miss_rate = 0.494, Pending_hits = 587, Reservation_fails = 355
L2_cache_bank[29]: Access = 187808, Miss = 93792, Miss_rate = 0.499, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[30]: Access = 187926, Miss = 93296, Miss_rate = 0.496, Pending_hits = 559, Reservation_fails = 40
L2_cache_bank[31]: Access = 187822, Miss = 93832, Miss_rate = 0.500, Pending_hits = 508, Reservation_fails = 202
L2_cache_bank[32]: Access = 188685, Miss = 94764, Miss_rate = 0.502, Pending_hits = 625, Reservation_fails = 207
L2_cache_bank[33]: Access = 188109, Miss = 93124, Miss_rate = 0.495, Pending_hits = 565, Reservation_fails = 172
L2_cache_bank[34]: Access = 189338, Miss = 95633, Miss_rate = 0.505, Pending_hits = 564, Reservation_fails = 131
L2_cache_bank[35]: Access = 188318, Miss = 93420, Miss_rate = 0.496, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[36]: Access = 188053, Miss = 93806, Miss_rate = 0.499, Pending_hits = 542, Reservation_fails = 1031
L2_cache_bank[37]: Access = 188971, Miss = 94684, Miss_rate = 0.501, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[38]: Access = 188021, Miss = 93619, Miss_rate = 0.498, Pending_hits = 569, Reservation_fails = 9
L2_cache_bank[39]: Access = 189005, Miss = 93879, Miss_rate = 0.497, Pending_hits = 564, Reservation_fails = 58
L2_cache_bank[40]: Access = 189047, Miss = 94025, Miss_rate = 0.497, Pending_hits = 650, Reservation_fails = 328
L2_cache_bank[41]: Access = 188173, Miss = 94715, Miss_rate = 0.503, Pending_hits = 628, Reservation_fails = 36
L2_cache_bank[42]: Access = 188855, Miss = 94176, Miss_rate = 0.499, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[43]: Access = 188294, Miss = 94842, Miss_rate = 0.504, Pending_hits = 628, Reservation_fails = 0
L2_cache_bank[44]: Access = 188030, Miss = 93942, Miss_rate = 0.500, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[45]: Access = 188332, Miss = 94102, Miss_rate = 0.500, Pending_hits = 494, Reservation_fails = 709
L2_cache_bank[46]: Access = 188395, Miss = 93990, Miss_rate = 0.499, Pending_hits = 481, Reservation_fails = 517
L2_cache_bank[47]: Access = 188683, Miss = 94232, Miss_rate = 0.499, Pending_hits = 616, Reservation_fails = 127
L2_cache_bank[48]: Access = 188899, Miss = 94052, Miss_rate = 0.498, Pending_hits = 561, Reservation_fails = 254
L2_cache_bank[49]: Access = 188830, Miss = 94610, Miss_rate = 0.501, Pending_hits = 619, Reservation_fails = 343
L2_cache_bank[50]: Access = 188556, Miss = 94462, Miss_rate = 0.501, Pending_hits = 546, Reservation_fails = 404
L2_cache_bank[51]: Access = 188550, Miss = 94185, Miss_rate = 0.500, Pending_hits = 575, Reservation_fails = 77
L2_cache_bank[52]: Access = 189428, Miss = 95134, Miss_rate = 0.502, Pending_hits = 607, Reservation_fails = 319
L2_cache_bank[53]: Access = 189594, Miss = 95166, Miss_rate = 0.502, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[54]: Access = 188939, Miss = 94170, Miss_rate = 0.498, Pending_hits = 561, Reservation_fails = 124
L2_cache_bank[55]: Access = 189532, Miss = 94301, Miss_rate = 0.498, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[56]: Access = 189317, Miss = 95068, Miss_rate = 0.502, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[57]: Access = 191539, Miss = 97635, Miss_rate = 0.510, Pending_hits = 564, Reservation_fails = 828
L2_cache_bank[58]: Access = 189874, Miss = 95506, Miss_rate = 0.503, Pending_hits = 623, Reservation_fails = 305
L2_cache_bank[59]: Access = 192515, Miss = 98462, Miss_rate = 0.511, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[60]: Access = 190099, Miss = 95494, Miss_rate = 0.502, Pending_hits = 644, Reservation_fails = 0
L2_cache_bank[61]: Access = 190145, Miss = 95823, Miss_rate = 0.504, Pending_hits = 595, Reservation_fails = 108
L2_cache_bank[62]: Access = 189136, Miss = 95144, Miss_rate = 0.503, Pending_hits = 587, Reservation_fails = 187
L2_cache_bank[63]: Access = 190377, Miss = 96169, Miss_rate = 0.505, Pending_hits = 627, Reservation_fails = 16
L2_total_cache_accesses = 12193984
L2_total_cache_misses = 6123938
L2_total_cache_miss_rate = 0.5022
L2_total_cache_pending_hits = 35944
L2_total_cache_reservation_fails = 14892
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4845967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1348697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2095251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32083
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1188135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3861
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 703224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1976766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8354081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3871986
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14892
L2_cache_data_port_util = 0.130
L2_cache_fill_port_util = 0.068

icnt_total_pkts_mem_to_simt=12193984
icnt_total_pkts_simt_to_mem=12193984
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12193984
Req_Network_cycles = 793139
Req_Network_injected_packets_per_cycle =      15.3743 
Req_Network_conflicts_per_cycle =      24.3223
Req_Network_conflicts_per_cycle_util =      30.6192
Req_Bank_Level_Parallism =      19.3547
Req_Network_in_buffer_full_per_cycle =       0.0822
Req_Network_in_buffer_avg_util =      46.7880
Req_Network_out_buffer_full_per_cycle =       0.0877
Req_Network_out_buffer_avg_util =      22.3509

Reply_Network_injected_packets_num = 12193984
Reply_Network_cycles = 793139
Reply_Network_injected_packets_per_cycle =       15.3743
Reply_Network_conflicts_per_cycle =        8.7336
Reply_Network_conflicts_per_cycle_util =      10.9532
Reply_Bank_Level_Parallism =      19.2817
Reply_Network_in_buffer_full_per_cycle =       0.0008
Reply_Network_in_buffer_avg_util =       3.5763
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1922
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 30 min, 23 sec (5423 sec)
gpgpu_simulation_rate = 90078 (inst/sec)
gpgpu_simulation_rate = 146 (cycle/sec)
gpgpu_silicon_slowdown = 7753424x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 52 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 53 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 9455
gpu_sim_insn = 17005666
gpu_ipc =    1798.5897
gpu_tot_sim_cycle = 802594
gpu_tot_sim_insn = 505503013
gpu_tot_ipc =     629.8365
gpu_tot_issued_cta = 42988
gpu_occupancy = 85.3676% 
gpu_tot_occupancy = 72.8404% 
max_total_param_size = 0
gpu_stall_dramfull = 4405986
gpu_stall_icnt2sh    = 630
partiton_level_parallism =       3.3170
partiton_level_parallism_total  =      15.2323
partiton_level_parallism_util =       9.1621
partiton_level_parallism_util_total  =      19.2272
L2_BW  =     120.1541 GB/Sec
L2_BW_total  =     551.7745 GB/Sec
gpu_total_sim_rate=92093

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 251167, Miss = 143106, Miss_rate = 0.570, Pending_hits = 4491, Reservation_fails = 49163
	L1D_cache_core[1]: Access = 263155, Miss = 146107, Miss_rate = 0.555, Pending_hits = 3795, Reservation_fails = 48892
	L1D_cache_core[2]: Access = 248669, Miss = 139637, Miss_rate = 0.562, Pending_hits = 3908, Reservation_fails = 42912
	L1D_cache_core[3]: Access = 250978, Miss = 142882, Miss_rate = 0.569, Pending_hits = 4468, Reservation_fails = 37293
	L1D_cache_core[4]: Access = 259657, Miss = 140954, Miss_rate = 0.543, Pending_hits = 2926, Reservation_fails = 35989
	L1D_cache_core[5]: Access = 249326, Miss = 140264, Miss_rate = 0.563, Pending_hits = 4098, Reservation_fails = 36223
	L1D_cache_core[6]: Access = 250713, Miss = 141469, Miss_rate = 0.564, Pending_hits = 4287, Reservation_fails = 37232
	L1D_cache_core[7]: Access = 251669, Miss = 145558, Miss_rate = 0.578, Pending_hits = 4998, Reservation_fails = 43611
	L1D_cache_core[8]: Access = 257434, Miss = 145297, Miss_rate = 0.564, Pending_hits = 4358, Reservation_fails = 44111
	L1D_cache_core[9]: Access = 272808, Miss = 151780, Miss_rate = 0.556, Pending_hits = 4114, Reservation_fails = 53127
	L1D_cache_core[10]: Access = 256408, Miss = 147261, Miss_rate = 0.574, Pending_hits = 5121, Reservation_fails = 41633
	L1D_cache_core[11]: Access = 254053, Miss = 142867, Miss_rate = 0.562, Pending_hits = 4022, Reservation_fails = 35794
	L1D_cache_core[12]: Access = 260870, Miss = 144636, Miss_rate = 0.554, Pending_hits = 3754, Reservation_fails = 41621
	L1D_cache_core[13]: Access = 258480, Miss = 143150, Miss_rate = 0.554, Pending_hits = 3557, Reservation_fails = 36914
	L1D_cache_core[14]: Access = 252112, Miss = 143243, Miss_rate = 0.568, Pending_hits = 4601, Reservation_fails = 39897
	L1D_cache_core[15]: Access = 259735, Miss = 144337, Miss_rate = 0.556, Pending_hits = 3840, Reservation_fails = 38913
	L1D_cache_core[16]: Access = 251166, Miss = 143094, Miss_rate = 0.570, Pending_hits = 4530, Reservation_fails = 38314
	L1D_cache_core[17]: Access = 253846, Miss = 142743, Miss_rate = 0.562, Pending_hits = 4231, Reservation_fails = 37286
	L1D_cache_core[18]: Access = 253239, Miss = 146806, Miss_rate = 0.580, Pending_hits = 5340, Reservation_fails = 50628
	L1D_cache_core[19]: Access = 252761, Miss = 143170, Miss_rate = 0.566, Pending_hits = 4353, Reservation_fails = 40435
	L1D_cache_core[20]: Access = 257416, Miss = 145468, Miss_rate = 0.565, Pending_hits = 4384, Reservation_fails = 43045
	L1D_cache_core[21]: Access = 268667, Miss = 148158, Miss_rate = 0.551, Pending_hits = 3811, Reservation_fails = 43275
	L1D_cache_core[22]: Access = 255773, Miss = 144345, Miss_rate = 0.564, Pending_hits = 4252, Reservation_fails = 35591
	L1D_cache_core[23]: Access = 252424, Miss = 144611, Miss_rate = 0.573, Pending_hits = 4865, Reservation_fails = 44338
	L1D_cache_core[24]: Access = 246138, Miss = 140131, Miss_rate = 0.569, Pending_hits = 4414, Reservation_fails = 38414
	L1D_cache_core[25]: Access = 259287, Miss = 144755, Miss_rate = 0.558, Pending_hits = 3948, Reservation_fails = 37003
	L1D_cache_core[26]: Access = 258979, Miss = 144755, Miss_rate = 0.559, Pending_hits = 4089, Reservation_fails = 39796
	L1D_cache_core[27]: Access = 251278, Miss = 142904, Miss_rate = 0.569, Pending_hits = 4508, Reservation_fails = 40777
	L1D_cache_core[28]: Access = 254618, Miss = 145510, Miss_rate = 0.571, Pending_hits = 4742, Reservation_fails = 43238
	L1D_cache_core[29]: Access = 250463, Miss = 141815, Miss_rate = 0.566, Pending_hits = 4276, Reservation_fails = 37367
	L1D_cache_core[30]: Access = 251275, Miss = 143437, Miss_rate = 0.571, Pending_hits = 4877, Reservation_fails = 41440
	L1D_cache_core[31]: Access = 261202, Miss = 146034, Miss_rate = 0.559, Pending_hits = 4075, Reservation_fails = 49526
	L1D_cache_core[32]: Access = 258333, Miss = 143938, Miss_rate = 0.557, Pending_hits = 3917, Reservation_fails = 38309
	L1D_cache_core[33]: Access = 271287, Miss = 148329, Miss_rate = 0.547, Pending_hits = 3414, Reservation_fails = 37449
	L1D_cache_core[34]: Access = 252249, Miss = 140761, Miss_rate = 0.558, Pending_hits = 3833, Reservation_fails = 32317
	L1D_cache_core[35]: Access = 263000, Miss = 146902, Miss_rate = 0.559, Pending_hits = 4124, Reservation_fails = 43846
	L1D_cache_core[36]: Access = 250263, Miss = 143255, Miss_rate = 0.572, Pending_hits = 4718, Reservation_fails = 49876
	L1D_cache_core[37]: Access = 258393, Miss = 147199, Miss_rate = 0.570, Pending_hits = 4834, Reservation_fails = 43990
	L1D_cache_core[38]: Access = 254625, Miss = 144277, Miss_rate = 0.567, Pending_hits = 4534, Reservation_fails = 47613
	L1D_cache_core[39]: Access = 256530, Miss = 146841, Miss_rate = 0.572, Pending_hits = 4756, Reservation_fails = 52785
	L1D_cache_core[40]: Access = 251657, Miss = 144355, Miss_rate = 0.574, Pending_hits = 4871, Reservation_fails = 47361
	L1D_cache_core[41]: Access = 256093, Miss = 145781, Miss_rate = 0.569, Pending_hits = 4654, Reservation_fails = 42151
	L1D_cache_core[42]: Access = 252415, Miss = 142736, Miss_rate = 0.565, Pending_hits = 4464, Reservation_fails = 41922
	L1D_cache_core[43]: Access = 259560, Miss = 148975, Miss_rate = 0.574, Pending_hits = 5061, Reservation_fails = 43236
	L1D_cache_core[44]: Access = 250061, Miss = 140925, Miss_rate = 0.564, Pending_hits = 4152, Reservation_fails = 34043
	L1D_cache_core[45]: Access = 254690, Miss = 144695, Miss_rate = 0.568, Pending_hits = 4564, Reservation_fails = 36749
	L1D_cache_core[46]: Access = 246621, Miss = 138017, Miss_rate = 0.560, Pending_hits = 3911, Reservation_fails = 36760
	L1D_cache_core[47]: Access = 249420, Miss = 141214, Miss_rate = 0.566, Pending_hits = 4296, Reservation_fails = 39359
	L1D_cache_core[48]: Access = 255468, Miss = 145990, Miss_rate = 0.571, Pending_hits = 4695, Reservation_fails = 41836
	L1D_cache_core[49]: Access = 262867, Miss = 146795, Miss_rate = 0.558, Pending_hits = 4016, Reservation_fails = 47852
	L1D_cache_core[50]: Access = 252749, Miss = 144816, Miss_rate = 0.573, Pending_hits = 4760, Reservation_fails = 42326
	L1D_cache_core[51]: Access = 253595, Miss = 146094, Miss_rate = 0.576, Pending_hits = 5067, Reservation_fails = 40186
	L1D_cache_core[52]: Access = 258604, Miss = 146643, Miss_rate = 0.567, Pending_hits = 4586, Reservation_fails = 36660
	L1D_cache_core[53]: Access = 252879, Miss = 142320, Miss_rate = 0.563, Pending_hits = 4095, Reservation_fails = 37854
	L1D_cache_core[54]: Access = 253602, Miss = 143633, Miss_rate = 0.566, Pending_hits = 4351, Reservation_fails = 41228
	L1D_cache_core[55]: Access = 250436, Miss = 142950, Miss_rate = 0.571, Pending_hits = 4451, Reservation_fails = 45063
	L1D_cache_core[56]: Access = 256153, Miss = 145861, Miss_rate = 0.569, Pending_hits = 4783, Reservation_fails = 44551
	L1D_cache_core[57]: Access = 246850, Miss = 142013, Miss_rate = 0.575, Pending_hits = 4735, Reservation_fails = 45765
	L1D_cache_core[58]: Access = 262615, Miss = 147798, Miss_rate = 0.563, Pending_hits = 4350, Reservation_fails = 48026
	L1D_cache_core[59]: Access = 262438, Miss = 144045, Miss_rate = 0.549, Pending_hits = 3314, Reservation_fails = 37326
	L1D_cache_core[60]: Access = 253547, Miss = 141823, Miss_rate = 0.559, Pending_hits = 3899, Reservation_fails = 37127
	L1D_cache_core[61]: Access = 249335, Miss = 140829, Miss_rate = 0.565, Pending_hits = 4222, Reservation_fails = 42377
	L1D_cache_core[62]: Access = 250139, Miss = 143073, Miss_rate = 0.572, Pending_hits = 4635, Reservation_fails = 48400
	L1D_cache_core[63]: Access = 260313, Miss = 144983, Miss_rate = 0.557, Pending_hits = 3871, Reservation_fails = 36765
	L1D_cache_core[64]: Access = 252157, Miss = 143695, Miss_rate = 0.570, Pending_hits = 4563, Reservation_fails = 44889
	L1D_cache_core[65]: Access = 254205, Miss = 143822, Miss_rate = 0.566, Pending_hits = 4344, Reservation_fails = 46245
	L1D_cache_core[66]: Access = 253169, Miss = 142682, Miss_rate = 0.564, Pending_hits = 4243, Reservation_fails = 37030
	L1D_cache_core[67]: Access = 251078, Miss = 144384, Miss_rate = 0.575, Pending_hits = 4985, Reservation_fails = 46873
	L1D_cache_core[68]: Access = 252977, Miss = 143371, Miss_rate = 0.567, Pending_hits = 4508, Reservation_fails = 41990
	L1D_cache_core[69]: Access = 252960, Miss = 146098, Miss_rate = 0.578, Pending_hits = 5065, Reservation_fails = 42646
	L1D_cache_core[70]: Access = 258349, Miss = 145686, Miss_rate = 0.564, Pending_hits = 4403, Reservation_fails = 42636
	L1D_cache_core[71]: Access = 255198, Miss = 143002, Miss_rate = 0.560, Pending_hits = 4106, Reservation_fails = 40245
	L1D_cache_core[72]: Access = 256669, Miss = 143932, Miss_rate = 0.561, Pending_hits = 4292, Reservation_fails = 37682
	L1D_cache_core[73]: Access = 251717, Miss = 143167, Miss_rate = 0.569, Pending_hits = 4642, Reservation_fails = 43014
	L1D_cache_core[74]: Access = 267000, Miss = 149087, Miss_rate = 0.558, Pending_hits = 4186, Reservation_fails = 44028
	L1D_cache_core[75]: Access = 254198, Miss = 145821, Miss_rate = 0.574, Pending_hits = 4932, Reservation_fails = 40581
	L1D_cache_core[76]: Access = 249613, Miss = 142416, Miss_rate = 0.571, Pending_hits = 4500, Reservation_fails = 41888
	L1D_cache_core[77]: Access = 258232, Miss = 148838, Miss_rate = 0.576, Pending_hits = 5255, Reservation_fails = 62803
	L1D_cache_core[78]: Access = 257250, Miss = 145166, Miss_rate = 0.564, Pending_hits = 4488, Reservation_fails = 39902
	L1D_cache_core[79]: Access = 252973, Miss = 142211, Miss_rate = 0.562, Pending_hits = 4095, Reservation_fails = 39961
	L1D_total_cache_accesses = 20420298
	L1D_total_cache_misses = 11541528
	L1D_total_cache_miss_rate = 0.5652
	L1D_total_cache_pending_hits = 349573
	L1D_total_cache_reservation_fails = 3357319
	L1D_cache_data_port_util = 0.163
	L1D_cache_fill_port_util = 0.159
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7848920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 346032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5442940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3299764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2910308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 346032
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 680277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3165119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16894232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872098

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1785858
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1513906
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 57555
ctas_completed 42988, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7376, 6916, 6303, 7407, 6693, 6623, 7219, 6410, 7145, 6704, 6474, 6999, 7138, 6354, 7276, 6804, 6767, 6445, 6904, 7321, 6627, 7071, 6922, 6969, 6640, 7243, 6571, 7041, 6774, 7206, 6891, 6894, 7168, 7218, 6378, 6652, 6814, 6787, 6290, 6376, 6654, 7105, 6882, 6338, 7479, 6686, 6534, 6625, 6960, 7023, 6640, 7314, 7402, 7240, 7279, 6964, 6704, 7377, 6992, 7454, 6834, 6472, 7329, 6747, 
gpgpu_n_tot_thrd_icount = 1130205600
gpgpu_n_tot_w_icount = 35318925
gpgpu_n_stall_shd_mem = 4676640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8353248
gpgpu_n_mem_write_global = 3872098
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41791875
gpgpu_n_store_insn = 8861373
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 132059136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4160321
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 516319
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12667201	W0_Idle:11011014	W0_Scoreboard:150593376	W1:6437437	W2:3187132	W3:2161972	W4:1713755	W5:1344296	W6:1024271	W7:768223	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13066504
single_issue_nums: WS0:8832717	WS1:8825267	WS2:8835999	WS3:8824942	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66825984 {8:8353248,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154883920 {40:3872098,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 334129920 {40:8353248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30976784 {8:3872098,}
maxmflatency = 7393 
max_icnt2mem_latency = 6342 
maxmrqlatency = 3093 
max_icnt2sh_latency = 1547 
averagemflatency = 716 
avg_icnt2mem_latency = 364 
avg_mrq_latency = 115 
avg_icnt2sh_latency = 16 
mrq_lat_table:567445 	284132 	151346 	179538 	338124 	637015 	693346 	830258 	544892 	79170 	1453 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3553413 	3083035 	2838703 	2171448 	493781 	84966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3720742 	1357684 	1065180 	1442612 	1669012 	1883696 	792010 	274920 	19490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6101735 	2029087 	1418120 	1074729 	770127 	525259 	256549 	47454 	1699 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	347 	321 	313 	267 	105 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65        66        65        64        65        65        64        64        64        64        64        64        64        64        65        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[2]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        66        64 
dram[3]:        65        64        65        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        65        64        65        64 
dram[5]:        64        64        65        64        66        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        65        64        64        64        65        64        64        65        64        64        64 
dram[7]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        65        65 
dram[8]:        65        64        64        65        64        65        64        64        65        64        64        64        64        64        64        64 
dram[9]:        64        64        65        64        68        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        65        65        65        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        65        64        65        64        64        64        64        64        64        64        64        64        65        64 
dram[12]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64 
dram[13]:        64        64        64        64        67        66        64        64        65        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        66        64        64        64        64        64        64        64        64        65        64 
dram[15]:        64        64        64        65        65        65        64        64        64        64        64        65        64        64        64        64 
dram[16]:        64        64        65        65        65        64        64        64        64        64        64        65        64        64        64        65 
dram[17]:        64        64        64        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[18]:        65        64        64        64        64        64        64        64        64        64        64        64        65        65        65        65 
dram[19]:        64        64        64        65        67        64        64        64        64        64        64        64        64        65        64        64 
dram[20]:        64        65        64        64        65        65        64        64        64        64        65        64        64        64        65        64 
dram[21]:        64        64        65        65        66        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        67        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        68        65        64        64        64        64        64        64        64        65        65        64 
dram[24]:        64        64        66        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        65        64        64        64        64        64        64        64        65        64        64        65 
dram[26]:        64        64        64        65        65        65        64        64        64        64        64        64        64        64        64        65 
dram[27]:        64        65        64        64        66        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        65        64        65        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        65        65        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        66        64        64        64        64        65        64        64        64        64        65 
maximum service time to same row:
dram[0]:     14907      8637     10105      8510      9364     16959     12220     19815     28999      9693     19054     15618      9869      6710      7757     15348 
dram[1]:     11819     10613     19446      8775      9376     12568     16667     11734     13140     14013     13025     21561     12083     11356     15171      8896 
dram[2]:     15276     15143     19459     16124     12114     19689     18420     14555     13430     22948      9510      8201      9998     12302     13580     11746 
dram[3]:     13721     10079     15088     12742     16052     12517     17580     18334      9923     13263     11027     13411     11023     10265     10096     12934 
dram[4]:     11136     11810     19489      8556      9364     11886     11671     10451     15151     14892     14792     13017      9875     12192     14463      9650 
dram[5]:     11101     15688     10802      9819      9344     17394     20786     15181     17450     16515     13422     17779     11509     10523      9036     11592 
dram[6]:     15238     10522     11815     14362     12536      9887     15198     19378     23649     10099     12067     12834     10565      7663     11581     10789 
dram[7]:      9838     12379     10085     14963     18839      9952     17767     25602     10618     16136     16741     16579     15899     14159     11333      9701 
dram[8]:      8537     11911     14459     11653     15440     13135     15339     16060      8154     11609     21992     14845     11553     11897     13205     10674 
dram[9]:      8100     10316     13495     15991      9376     15200     11832     20154     11811     12778     12432     17245      9975     12888     11910      8606 
dram[10]:      8232     12726     16274     11178     15631     10305     15523     12300     16565     20486     10837     14569      7503     10996     14133     11015 
dram[11]:      8107     11206     15531     18252     16744     11874     19689     12230     10971     14276     15764     13853     11233      7867      9377     15582 
dram[12]:     10945     13818     13922      8552     12264     11262     15258     21402     13218     12027      9201     15344      8401     12351      8952     10413 
dram[13]:      8147      8300     11248     10523     10441     18265     16255     15852     15048     11978     13238     17787     13222     14607     19259     17638 
dram[14]:     11224     12380      9934     14224     11154     19965     10211     14592     12448     12010     15239     12827     11841      7693     11308      9566 
dram[15]:     11629      8399     15213      8918     11442     18337     15185     12187     15433     11954     15770     14422      6702      9005     11388     10453 
dram[16]:      9958     11973     12511     14121     16483      9923     12062     12777     11200     19224     15145     18113     10721     11143      9989     12054 
dram[17]:      9236      9960      8869     16835     13186     15406     17316     11247     18463     13809     16434     20653      8435      8345     11704      9711 
dram[18]:      8756      9591     12014      9419     16380     14113     11537     11886     24212      9887     13560     11011     11138     10416     11000      9365 
dram[19]:     14162     11750      8992     10871     12050     13859     17859     15103     14094     25648     14468     13825      9025     11646     16663     12689 
dram[20]:     10191     12385     10257      8626     19027     18214     12564     14812     13794     14422     14566     13680      8825     12275     18016     10802 
dram[21]:     10776     11794     14275      9694     16096     11097     23918     15322      9538     16780     12833      8294     13962      9429      9630     14876 
dram[22]:      9895     13389     11154     15400     17965     12589     12848     15678     11214     15478     12965     10607      7599     11642     15636     11510 
dram[23]:     14451     10944     11243      9772     15222     11682     11782     16950     14654     15704     12507     15037     13278      9280     10573      8926 
dram[24]:     14139      8288      9635     13010     16819      9371     29040     11533     11327     11927     17717     10022      7683     17547     12081     10867 
dram[25]:     11585     12035     15856     11288     13154     17734     12822     15147     14085     16899      7945     15259      7354      8787     11601     18304 
dram[26]:     10847     13022      8542     11272     18788     11986     12101     12292     15893     15196     16499     18749      9476      9336     13238     10637 
dram[27]:     11144     10884     14897     12934      9372     17332     17024     18883     16261     13368     18226     10714     13492      6777      9789     12465 
dram[28]:      8123      8884     20717     11977      9371     10541     11273     15988     13533     13946     13561     16294     10145     13151      9257      8779 
dram[29]:     11158      9824     12087     10457     13755     13526     20929     24462     15070     10015     13456     12590      8197      8743      8896      8567 
dram[30]:      8502      9623     18268     19620      9299      9348     11545     17811     15148     11152     18975      8942      9455      8939      9952     10522 
dram[31]:      9790     10619     12778     11946     11843     16290     14076     17687     11845     10671     10642     19506     10144      7065     10301     14063 
average row accesses per activate:
dram[0]:  2.705566  2.781741  2.765656  2.769180  2.887959  2.867295  2.747290  2.785787  2.868797  2.767733  2.811691  2.775517  2.801871  2.694268  2.687101  2.741544 
dram[1]:  2.796070  2.737148  2.808669  2.789973  2.840157  2.813499  2.746797  2.755510  2.778072  2.770111  2.793845  2.827756  2.803070  2.809351  2.761531  2.759356 
dram[2]:  2.727759  2.835003  2.859705  2.812458  2.920871  2.952083  2.790440  2.760957  2.797647  2.857790  2.793750  2.848495  2.808640  2.812374  2.733984  2.730190 
dram[3]:  2.749841  2.769693  2.799863  2.845464  2.889815  2.843627  2.730333  2.742720  2.758632  2.793482  2.815547  2.788903  2.766148  2.784549  2.753771  2.722477 
dram[4]:  2.747834  2.800133  2.774908  2.754284  2.761178  2.815341  2.722464  2.795181  2.802073  2.811809  2.713401  2.818090  2.791973  2.716548  2.736582  2.755049 
dram[5]:  2.765862  2.789009  2.809508  2.753633  2.909717  2.809457  2.705724  2.772104  2.774336  2.785160  2.763397  2.825042  2.783085  2.701929  2.804275  2.798099 
dram[6]:  2.794700  2.821779  2.736650  2.831807  2.815817  2.829557  2.729912  2.776762  2.847826  2.820504  2.791968  2.744349  2.786923  2.757497  2.757498  2.801702 
dram[7]:  2.769749  2.788964  2.811733  2.854669  2.862008  2.861247  2.753512  2.721574  2.800067  2.882253  2.750000  2.795122  2.744585  2.699373  2.741707  2.755142 
dram[8]:  2.735577  2.734785  2.856851  2.744456  2.827091  2.885099  2.736575  2.784185  2.784563  2.791442  2.750729  2.737667  2.782295  2.803338  2.791626  2.691761 
dram[9]:  2.807376  2.768828  2.842159  2.770176  2.858096  2.861633  2.754361  2.838834  2.766208  2.810530  2.732885  2.853266  2.737743  2.819338  2.794628  2.727809 
dram[10]:  2.816406  2.870828  2.803384  2.870755  2.860049  2.854248  2.754357  2.793634  2.800135  2.847622  2.778909  2.747663  2.798791  2.754432  2.735059  2.746566 
dram[11]:  2.808886  2.756836  2.724138  2.826010  2.831909  2.847578  2.809229  2.721196  2.851495  2.752270  2.784708  2.789303  2.827504  2.748607  2.800850  2.759973 
dram[12]:  2.790180  2.862817  2.740119  2.778785  2.809104  2.807420  2.726906  2.799110  2.772391  2.789597  2.817552  2.813923  2.775000  2.722095  2.768698  2.723628 
dram[13]:  2.776467  2.820606  2.823912  2.820865  2.827945  2.860373  2.767332  2.739116  2.807048  2.835243  2.796315  2.805389  2.767026  2.818336  2.778586  2.748587 
dram[14]:  2.754019  2.804447  2.799796  2.798028  2.898330  2.870493  2.732530  2.773456  2.784060  2.810611  2.759725  2.817028  2.755277  2.790906  2.737463  2.747531 
dram[15]:  2.794989  2.809602  2.852650  2.843481  2.875944  2.877726  2.711050  2.764428  2.813993  2.843655  2.760700  2.770977  2.768705  2.792769  2.763021  2.725105 
dram[16]:  2.771238  2.790981  2.811156  2.837810  2.845193  2.871228  2.795124  2.811165  2.773182  2.831104  2.712228  2.759857  2.787058  2.751729  2.768238  2.733333 
dram[17]:  2.708140  2.735021  2.822141  2.829302  2.866172  2.871353  2.651246  2.759714  2.793828  2.767541  2.805082  2.767742  2.807565  2.781776  2.743481  2.708084 
dram[18]:  2.776664  2.722419  2.755372  2.804384  2.839916  2.823061  2.766371  2.747844  2.785116  2.827426  2.789948  2.787731  2.736842  2.746451  2.769909  2.746264 
dram[19]:  2.799342  2.744194  2.815834  2.864051  2.890537  2.824392  2.853817  2.791537  2.766105  2.773778  2.782580  2.763666  2.736367  2.768657  2.699292  2.815754 
dram[20]:  2.779904  2.763337  2.735313  2.823311  2.869779  2.845747  2.720922  2.767333  2.764417  2.837920  2.767382  2.823645  2.802901  2.751067  2.690288  2.814532 
dram[21]:  2.767568  2.737936  2.812959  2.836291  2.875269  2.846645  2.745853  2.820504  2.745307  2.763702  2.802345  2.771676  2.791777  2.717594  2.764009  2.714745 
dram[22]:  2.793778  2.768003  2.788378  2.784477  2.859705  2.890771  2.704027  2.729447  2.846258  2.784539  2.780782  2.784575  2.791898  2.798563  2.708123  2.739188 
dram[23]:  2.765815  2.778930  2.794274  2.796487  2.893437  2.845046  2.783657  2.781187  2.770636  2.787031  2.854418  2.781423  2.820521  2.816449  2.786139  2.792552 
dram[24]:  2.788296  2.821904  2.783731  2.818122  2.899178  2.840570  2.728960  2.791135  2.806751  2.833559  2.753459  2.807312  2.724104  2.783810  2.787178  2.781281 
dram[25]:  2.820596  2.792398  2.805695  2.870289  2.855674  2.808540  2.742505  2.825320  2.833221  2.837598  2.834805  2.794003  2.759473  2.781127  2.799154  2.729633 
dram[26]:  2.799238  2.792687  2.905787  2.797554  2.834140  2.838573  2.761194  2.724082  2.820421  2.806431  2.786289  2.764055  2.767799  2.747523  2.791307  2.758479 
dram[27]:  2.798522  2.792073  2.835298  2.777669  2.783897  2.836919  2.831005  2.795156  2.758575  2.819277  2.768448  2.745581  2.780702  2.787640  2.739686  2.733850 
dram[28]:  2.744359  2.826911  2.814862  2.868879  2.849746  2.857978  2.788506  2.890132  2.801398  2.838668  2.823288  2.820006  2.749764  2.803263  2.795543  2.787360 
dram[29]:  2.843423  2.824083  2.793423  2.834288  2.922047  2.814484  2.724083  2.822157  2.818965  2.782813  2.843994  2.764742  2.802702  2.753488  2.803432  2.845695 
dram[30]:  2.811404  2.730232  2.794251  2.804918  2.905802  2.844993  2.721865  2.819006  2.817915  2.811788  2.762570  2.750000  2.756843  2.835501  2.751837  2.848097 
dram[31]:  2.830363  2.810915  2.825469  2.864058  2.944464  2.816684  2.749434  2.774876  2.771935  2.861350  2.808410  2.839029  2.804715  2.743290  2.759094  2.782181 
average row locality = 4306788/1543058 = 2.791073
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6869      6766      6672      6843      6576      6527      6546      6636      6771      6647      6777      6763      6727      6655      6669      6609 
dram[1]:      6971      6757      6765      6689      6629      6569      6615      6545      6755      6746      6788      6893      6857      6790      6716      6654 
dram[2]:      6924      6808      6621      6788      6676      6685      6497      6650      6673      6560      6796      6903      6669      6659      6688      6603 
dram[3]:      6919      6640      6626      6708      6620      6552      6410      6410      6624      6746      6898      6798      6658      6605      6666      6605 
dram[4]:      6879      6761      6685      6484      6592      6540      6601      6622      6480      6452      6639      6740      6662      6681      6618      6775 
dram[5]:      6865      6813      6718      6594      6637      6610      6583      6504      6489      6591      6566      6738      6674      6660      6724      6809 
dram[6]:      7017      6907      6645      6771      6726      6709      6582      6606      6673      6752      6766      6936      6700      6729      6792      6796 
dram[7]:      6902      6903      6844      6865      6681      6746      6686      6578      6631      6788      6736      6920      6715      6848      6779      6700 
dram[8]:      6815      6830      6827      6708      6729      6672      6546      6496      6466      6589      6779      6721      6746      6784      6852      6626 
dram[9]:      6833      6779      6809      6761      6780      6543      6394      6572      6523      6700      6817      6793      6615      6724      6846      6606 
dram[10]:      6964      6879      6689      6799      6778      6651      6663      6424      6651      6800      6774      6878      6611      6618      6818      6667 
dram[11]:      6898      6745      6704      6574      6600      6637      6586      6525      6576      6764      6657      6954      6613      6631      6847      6547 
dram[12]:      6772      6871      6706      6715      6589      6565      6581      6593      6498      6700      6860      6815      6641      6564      6676      6581 
dram[13]:      6810      6834      6658      6749      6536      6590      6578      6512      6557      6688      6641      6727      6515      6599      6666      6571 
dram[14]:      6864      6871      6657      6653      6610      6432      6336      6576      6546      6697      6708      6726      6633      6702      6665      6616 
dram[15]:      6928      6899      6722      6721      6654      6616      6334      6647      6694      6723      6782      6766      6768      6893      6761      6727 
dram[16]:      6953      6799      6722      6775      6819      6798      6735      6619      6590      6741      6821      6757      6712      6658      6834      6936 
dram[17]:      6997      6782      6892      6717      6735      6784      6566      6516      6760      6712      6945      6804      6679      6710      6701      6808 
dram[18]:      6910      6725      6715      6899      6729      6754      6550      6427      6609      6797      6942      6806      6749      6609      6742      6732 
dram[19]:      6854      6753      6684      6878      6791      6470      6760      6464      6695      6744      6858      6750      6759      6782      6688      6724 
dram[20]:      7047      6803      6690      6853      6751      6681      6568      6695      6755      6661      6913      6937      6787      6669      6732      6764 
dram[21]:      6954      6805      6783      6927      6627      6648      6663      6560      6717      6689      6922      6914      6687      6670      6883      6782 
dram[22]:      6982      6762      6702      6800      6746      6630      6496      6565      6749      6753      6790      6838      6846      6864      6787      6594 
dram[23]:      6958      6857      6793      6811      6770      6707      6762      6663      6722      6735      6834      6840      6813      6689      6750      6770 
dram[24]:      7020      6925      6882      6979      6716      6753      6666      6749      6727      6642      7023      6833      6621      6814      6749      6837 
dram[25]:      6944      6886      6789      6887      6719      6745      6715      6588      6753      6620      6976      6864      6820      6735      6865      6660 
dram[26]:      7075      7050      7024      7076      6788      6656      6771      6785      6942      6885      6913      6996      6709      6823      6983      6950 
dram[27]:      6965      7116      6780      6902      6620      6775      6789      6712      6640      6734      6983      6984      6782      6717      6787      6687 
dram[28]:      7121      7214      7200      7131      6994      6917      6910      6923      7051      6921      7197      7077      6972      7128      6951      7152 
dram[29]:      7184      7251      7037      7297      7103      7105      7001      7039      7060      7149      7337      7193      7074      7082      7142      7241 
dram[30]:      7186      7032      7019      6937      7057      6880      6842      6797      6902      6897      7144      7028      6865      6983      6843      7114 
dram[31]:      7125      7000      7114      7047      6842      6795      6907      6766      6829      6912      7091      7160      6967      6911      6875      7047 
total dram reads = 3464990
bank skew: 7337/6334 = 1.16
chip skew: 114295/106211 = 1.08
number of total write accesses:
dram[0]:      3672      3746      3399      3463      3021      3138      3254      3220      3525      3710      3604      3670      3630      3852      3772      3754 
dram[1]:      3756      3642      3396      3396      3030      3013      3251      3273      3461      3671      3580      3681      3786      3812      3748      3791 
dram[2]:      3782      3580      3288      3370      3086      2924      3222      3146      3433      3539      3647      3652      3652      3744      3766      3777 
dram[3]:      3745      3570      3368      3321      3039      3107      3188      3260      3603      3534      3507      3682      3697      3757      3781      3659 
dram[4]:      3653      3654      3460      3413      3055      3030      3208      3138      3445      3587      3599      3631      3672      3777      3679      3624 
dram[5]:      3685      3714      3402      3413      3082      2991      3025      3248      3524      3516      3509      3650      3666      3782      3673      3782 
dram[6]:      3713      3713      3476      3432      3077      3081      3084      3233      3623      3672      3667      3617      3638      3766      3776      3774 
dram[7]:      3717      3778      3548      3406      3068      3138      3181      3272      3584      3587      3619      3631      3840      3750      3784      3720 
dram[8]:      3712      3675      3479      3378      3015      3047      3211      3231      3479      3580      3693      3587      3787      3767      3767      3687 
dram[9]:      3621      3645      3474      3404      3031      3063      3114      3115      3613      3553      3684      3650      3742      3699      3662      3673 
dram[10]:      3696      3705      3446      3305      3108      3068      3188      3189      3531      3583      3614      3544      3692      3829      3721      3735 
dram[11]:      3665      3726      3428      3279      3010      3046      3236      3213      3564      3577      3527      3553      3683      3842      3815      3664 
dram[12]:      3705      3710      3524      3372      3037      3086      3156      3266      3607      3512      3659      3658      3654      3763      3631      3620 
dram[13]:      3607      3756      3468      3228      2997      3055      3269      3168      3502      3635      3694      3652      3689      3785      3769      3631 
dram[14]:      3704      3677      3447      3498      3014      3053      3273      3234      3441      3569      3685      3626      3714      3735      3736      3730 
dram[15]:      3594      3716      3531      3369      3014      3151      3227      3178      3539      3565      3808      3586      3719      3828      3765      3756 
dram[16]:      3802      3646      3520      3418      2993      3021      3218      3200      3615      3630      3555      3657      3756      3720      3802      3768 
dram[17]:      3736      3721      3553      3434      3021      3053      3298      3165      3674      3596      3765      3770      3816      3783      3682      3838 
dram[18]:      3657      3730      3488      3396      3118      3144      3261      3222      3602      3628      3695      3735      3724      3713      3744      3712 
dram[19]:      3540      3761      3484      3433      3092      3146      3228      3228      3548      3535      3669      3631      3706      3778      3643      3739 
dram[20]:      3642      3757      3556      3338      3134      3085      3269      3310      3590      3543      3727      3695      3698      3687      3796      3770 
dram[21]:      3723      3806      3512      3400      3093      3123      3291      3291      3677      3618      3614      3674      3761      3764      3751      3582 
dram[22]:      3706      3672      3468      3371      3035      3066      3217      3187      3563      3598      3744      3701      3668      3752      3827      3747 
dram[23]:      3641      3681      3458      3531      3128      3090      3217      3214      3695      3634      3624      3715      3746      3767      3660      3825 
dram[24]:      3646      3733      3485      3447      3098      3089      3211      3200      3657      3593      3704      3623      3720      3784      3601      3692 
dram[25]:      3798      3715      3432      3422      2990      3106      3146      3238      3541      3544      3627      3666      3830      3808      3733      3769 
dram[26]:      3753      3729      3468      3466      3121      3053      3140      3281      3604      3680      3731      3727      3847      3820      3766      3731 
dram[27]:      3762      3727      3582      3502      3031      3148      3107      3223      3603      3579      3705      3665      3792      3818      3767      3803 
dram[28]:      3756      3732      3520      3431      3130      3077      3243      3299      3667      3694      3685      3767      3767      3919      3640      3876 
dram[29]:      3839      3782      3599      3451      3106      3091      3259      3359      3686      3610      3765      3759      3850      3802      3908      3851 
dram[30]:      3728      3745      3500      3518      3182      3169      3332      3318      3651      3584      3684      3633      3808      3772      3781      3817 
dram[31]:      3739      3777      3501      3447      3102      3091      3261      3292      3687      3664      3791      3684      3943      3746      3715      3741 
total dram writes = 1804245
bank skew: 3943/2924 = 1.35
chip skew: 57717/55608 = 1.04
average mf latency per bank:
dram[0]:       1584      1571      1563      1582      1609      1595      1401      1411      1577      1569      1617      1548      1602      1581      1576      1565
dram[1]:       1574      1602      1588      1601      1602      1605      1403      1413      1578      1582      1640      1586      1577      1604      1581      1568
dram[2]:       1591      1621      1631      1610      1617      1637      1432      1427      1610      1603      1640      1610      1629      1613      1594      1577
dram[3]:       1565      1580      1565      1588      1568      1563      1395      1390      1522      1540      1577      1553      1575      1565      1532      1553
dram[4]:       1569      1549      1565      1580      1571      1587      1405      1390      1546      1566      1602      1574      1587      1574      1575      1576
dram[5]:       1591      1590     25213      1615      1632      1639      1443      1410      1585      1593      1635      1608      1590      1586      1596      1594
dram[6]:       1654      1638      1677      1671      1689      1659      1462      1459      1643      1625      1678      1654      1691      1683      1647      1640
dram[7]:       1758      1711      1753      1771      1797      1724      1519      1521      1698      1714      1762      1730      1741      1707      1705      1720
dram[8]:       1585      1597      1609      1621      1587      1619      1389      1398      1591      1558      1609      1621      1599      1597      1588      1593
dram[9]:       1587      1578      1583      1569      1571      1594      1399      1379      1532      1527      1556      1591      1587      1574      1562      1577
dram[10]:       1650      1656      1676      1691      1679      1677      1477      1470      1616      1617      1686      1681      1697      1672      1647      1644
dram[11]:       1588      1565      1583      1611      1628      1624      1398      1385      1603      1557      1612      1600      1626      1601      1562      1575
dram[12]:       1608      1588      1594      1624      1621      1618      1434      1407      1561      1554      1610      1622      1629      1602      1595      1618
dram[13]:       1606      1574      1612      1629      1642      1640      1407      1423      1588      1558      1619      1621      1622      1606      1558      1592
dram[14]:       1597      1584      1624      1609      1625      1645      1421      1407      1581      1565      1598      1630      1603      1614      1574      1583
dram[15]:       1576      1580      1573      1601      1595      1579      1396      1394      1540      1550      1555      1607      1575      1588      1562      1564
dram[16]:       1629      1664      1625      1662      1658      1641      1455      1460      1613      1618      1672      1654      1671      1650      1595      1627
dram[17]:       1646      1661      1622      1657      1700      1671      1424      1465      1627      1633      1658      1665      1667      1661      1638      1615
dram[18]:       1582      1570      1559      1592      1588      1587      1381      1391      1576      1551      1596      1598      1584      1623      1585      1579
dram[19]:       1658      1631      1639      1658      1636      1629      1413      1436      1590      1619      1649      1644      1669      1629      1615      1624
dram[20]:       1611      1615      1631      1640      1643      1657      1414      1438      1593      1637      1629      1639      1664      1630      1605      1603
dram[21]:       1629      1625      1641      1676      1681      1652      1425      1467      1615      1649      1685      1670      1677      1676      1637      1660
dram[22]:       1557      1568      1607      1590      1585      1592      1369      1406      1537      1544      1572      1573      1564      1570      1550      1573
dram[23]:       1638      1643      1646      1628      1644      1656      1431      1453      1623      1599      1671      1656      1670      1668      1632      1627
dram[24]:       1674      1648      1677      1686      1670      1691      1483      1472      1637      1650      1661      1704      1711      1686      1683      1656
dram[25]:       1623      1628      1647      1656      1644      1629      1452      1466      1622      1637      1641      1641      1631      1644      1631      1618
dram[26]:       1621      1631      1641      1652      1666      1648      1436      1460      1636      1631      1636      1665      1666      1654      1639      1628
dram[27]:       1610      1606      1640      1622      1660      1649      1467      1435      1609      1623      1621      1637      1636      1659      1596      1627
dram[28]:       1658      1673      1659      1678      1686      1702      1500      1496      1635      1691      1672      1682      1705      1668      1707      1654
dram[29]:       1999      2007      2022      2049      2058      2045      1790      1768      1968      1973      1981      1983      2019      2024      2031      1994
dram[30]:       1691      1663      1675      1722      1687      1710      1487      1506      1680      1675      1688      1696      1705      1711      1690      1686
dram[31]:       1707      1684      1717      1689      1731      1745      1510      1539      1691      1714      1706      1728      1704      1750      1721      1713
maximum mf latency per bank:
dram[0]:       6740      6619      6036      6486      6020      6072      6415      5836      5902      6064      6214      5987      6163      6640      6414      6244
dram[1]:       6007      6288      5581      6315      5824      5818      5424      5670      5627      6123      5855      5709      6099      5804      6213      5945
dram[2]:       6217      6482      5795      5993      6441      6030      5751      5991      6120      6021      6123      6389      6534      6111      6808      6366
dram[3]:       6315      6298      6013      6157      5781      5757      5482      5751      5867      5781      5641      5855      5907      6150      6220      6219
dram[4]:       6485      6443      5988      6632      6093      6044      6256      6259      6513      6176      6787      6077      6171      6003      6084      6840
dram[5]:       5941      6396      6449      6391      6283      6138      6030      6348      6524      6062      6381      6372      6285      6099      6107      6742
dram[6]:       6420      6349      5932      6208      6420      5823      5944      5834      6078      6189      6166      5847      6054      6172      6085      5992
dram[7]:       6341      6433      6378      6424      6480      5955      6072      6257      6293      6155      6229      6034      6507      6035      6422      6176
dram[8]:       6290      6232      6032      6136      5945      6151      6467      6176      5882      5780      6240      5991      6267      6467      6556      6649
dram[9]:       6279      6432      6247      6310      6029      6427      6576      6177      6218      5997      6182      6164      6335      6741      6635      6375
dram[10]:       6888      6964      6614      6364      5697      6636      6518      6106      6269      6273      6231      6323      6338      6423      6515      6489
dram[11]:       6229      6543      6816      6383      5981      6308      5907      6007      6370      5981      6069      6208      6426      6384      6451      6575
dram[12]:       6279      6470      6287      6476      6529      6530      6175      5917      6133      5741      6065      6141      5977      6451      6727      6130
dram[13]:       6183      6617      6064      6077      6446      5900      6055      5818      5970      5892      6016      5979      6243      6247      6453      6127
dram[14]:       6137      6870      6013      6404      6721      6116      6217      6262      6108      5986      6157      6256      5980      6447      6871      6750
dram[15]:       6233      7172      6153      6700      6170      6213      6273      6406      6560      6202      5985      6440      6544      6821      6688      6405
dram[16]:       6621      6574      6325      6092      6024      5866      6330      6164      5993      6083      5785      6541      6001      5890      6447      6301
dram[17]:       6383      6926      6867      5979      6795      6073      6525      6529      6186      6377      6352      6492      6498      6245      6565      6311
dram[18]:       6440      7064      6717      6686      6705      6672      6449      6329      6264      6274      6477      6104      6859      6235      6663      6855
dram[19]:       6645      7393      6422      6429      6023      6303      6102      6291      5686      6344      6212      6260      6487      6240      6786      6446
dram[20]:       6347      6721      6268      5948      5941      6361      5907      6034      6227      6315      6309      6199      6615      6374      6881      6613
dram[21]:       6179      6949      6373      6189      6330      5952      6018      6062      6108      6428      6282      6122      6524      6522      6747      6127
dram[22]:       6304      6301      6678      6237      6168      6136      5759      5772      5796      6080      6123      6071      6305      6284      6667      6864
dram[23]:       6585      6460      6039      5771      6114      5869      6101      5624      5970      5897      6021      6030      6203      6431      6000      6554
dram[24]:       6446      6580      6421      6180      6130      6117      6533      6246      5890      6458      6595      6280      6239      6539      5855      6778
dram[25]:       6461      6477      6446      6295      6318      6550      6506      6571      6017      6343      5860      6095      6464      6276      6099      6435
dram[26]:       6416      5919      6133      5988      5904      6044      6259      5722      6291      6189      6107      5850      6380      5949      6428      6178
dram[27]:       6017      6190      6006      6233      5962      6340      5926      6221      6342      6110      6274      6078      6099      6364      6294      6179
dram[28]:       6602      6542      6489      6741      6325      6085      6337      6246      6345      6314      6066      6258      6594      6303      6720      6520
dram[29]:       6535      6343      5956      6159      6011      6171      5984      6386      6485      6242      6236      6239      6328      6158      6724      6458
dram[30]:       6643      5951      5872      6121      6279      6118      6424      5892      5828      6127      5776      5985      6231      6163      6325      6502
dram[31]:       6968      6879      6805      6399      6990      6223      6880      6405      6925      6320      6404      6416      6507      6714      6854      6931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=391225 n_act=47979 n_pre=47963 n_ref_event=0 n_req=133228 n_rd=107053 n_rd_L2_A=0 n_write=0 n_wr_bk=56430 bw_util=0.2713
n_activity=367997 dram_eff=0.4443
bk0: 6869a 420799i bk1: 6766a 417758i bk2: 6672a 429688i bk3: 6843a 424319i bk4: 6576a 443099i bk5: 6527a 442015i bk6: 6546a 430348i bk7: 6636a 431359i bk8: 6771a 426369i bk9: 6647a 421047i bk10: 6777a 424807i bk11: 6763a 424920i bk12: 6727a 424471i bk13: 6655a 413492i bk14: 6669a 416859i bk15: 6609a 420142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639873
Row_Buffer_Locality_read = 0.735056
Row_Buffer_Locality_write = 0.250583
Bank_Level_Parallism = 8.704406
Bank_Level_Parallism_Col = 5.873740
Bank_Level_Parallism_Ready = 2.256663
write_to_read_ratio_blp_rw_average = 0.522119
GrpLevelPara = 3.002961 

BW Util details:
bwutil = 0.271274 
total_CMD = 602649 
util_bw = 163483 
Wasted_Col = 156295 
Wasted_Row = 20753 
Idle = 262118 

BW Util Bottlenecks: 
RCDc_limit = 173450 
RCDWRc_limit = 82049 
WTRc_limit = 84470 
RTWc_limit = 451893 
CCDLc_limit = 88954 
rwq = 0 
CCDLc_limit_alone = 50690 
WTRc_limit_alone = 77261 
RTWc_limit_alone = 420838 

Commands details: 
total_CMD = 602649 
n_nop = 391225 
Read = 107053 
Write = 0 
L2_Alloc = 0 
L2_WB = 56430 
n_act = 47979 
n_pre = 47963 
n_ref = 0 
n_req = 133228 
total_req = 163483 

Dual Bus Interface Util: 
issued_total_row = 95942 
issued_total_col = 163483 
Row_Bus_Util =  0.159200 
CoL_Bus_Util = 0.271274 
Either_Row_CoL_Bus_Util = 0.350824 
Issued_on_Two_Bus_Simul_Util = 0.079650 
issued_two_Eff = 0.227037 
queue_avg = 18.772749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7727
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=390590 n_act=47990 n_pre=47974 n_ref_event=0 n_req=133728 n_rd=107739 n_rd_L2_A=0 n_write=0 n_wr_bk=56287 bw_util=0.2722
n_activity=369587 dram_eff=0.4438
bk0: 6971a 420369i bk1: 6757a 420902i bk2: 6765a 429748i bk3: 6689a 427460i bk4: 6629a 440203i bk5: 6569a 442017i bk6: 6615a 426891i bk7: 6545a 427931i bk8: 6755a 426668i bk9: 6746a 415807i bk10: 6788a 420976i bk11: 6893a 419245i bk12: 6857a 420235i bk13: 6790a 416685i bk14: 6716a 419429i bk15: 6654a 419322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641137
Row_Buffer_Locality_read = 0.736892
Row_Buffer_Locality_write = 0.244180
Bank_Level_Parallism = 8.718194
Bank_Level_Parallism_Col = 5.916085
Bank_Level_Parallism_Ready = 2.269829
write_to_read_ratio_blp_rw_average = 0.524921
GrpLevelPara = 3.003303 

BW Util details:
bwutil = 0.272175 
total_CMD = 602649 
util_bw = 164026 
Wasted_Col = 156818 
Wasted_Row = 21225 
Idle = 260580 

BW Util Bottlenecks: 
RCDc_limit = 173476 
RCDWRc_limit = 82760 
WTRc_limit = 82855 
RTWc_limit = 463592 
CCDLc_limit = 90317 
rwq = 0 
CCDLc_limit_alone = 50886 
WTRc_limit_alone = 75788 
RTWc_limit_alone = 431228 

Commands details: 
total_CMD = 602649 
n_nop = 390590 
Read = 107739 
Write = 0 
L2_Alloc = 0 
L2_WB = 56287 
n_act = 47990 
n_pre = 47974 
n_ref = 0 
n_req = 133728 
total_req = 164026 

Dual Bus Interface Util: 
issued_total_row = 95964 
issued_total_col = 164026 
Row_Bus_Util =  0.159237 
CoL_Bus_Util = 0.272175 
Either_Row_CoL_Bus_Util = 0.351878 
Issued_on_Two_Bus_Simul_Util = 0.079534 
issued_two_Eff = 0.226027 
queue_avg = 18.946215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9462
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=392249 n_act=47267 n_pre=47251 n_ref_event=0 n_req=132964 n_rd=107200 n_rd_L2_A=0 n_write=0 n_wr_bk=55608 bw_util=0.2702
n_activity=369317 dram_eff=0.4408
bk0: 6924a 417230i bk1: 6808a 424141i bk2: 6621a 432998i bk3: 6788a 429784i bk4: 6676a 441828i bk5: 6685a 446220i bk6: 6497a 432005i bk7: 6650a 431111i bk8: 6673a 425470i bk9: 6560a 429630i bk10: 6796a 419908i bk11: 6903a 425273i bk12: 6669a 427059i bk13: 6659a 423831i bk14: 6688a 421112i bk15: 6603a 420510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644513
Row_Buffer_Locality_read = 0.739711
Row_Buffer_Locality_write = 0.248409
Bank_Level_Parallism = 8.582866
Bank_Level_Parallism_Col = 5.845169
Bank_Level_Parallism_Ready = 2.243882
write_to_read_ratio_blp_rw_average = 0.521475
GrpLevelPara = 2.983690 

BW Util details:
bwutil = 0.270154 
total_CMD = 602649 
util_bw = 162808 
Wasted_Col = 156729 
Wasted_Row = 21519 
Idle = 261593 

BW Util Bottlenecks: 
RCDc_limit = 171082 
RCDWRc_limit = 81744 
WTRc_limit = 85484 
RTWc_limit = 451198 
CCDLc_limit = 90644 
rwq = 0 
CCDLc_limit_alone = 50981 
WTRc_limit_alone = 78120 
RTWc_limit_alone = 418899 

Commands details: 
total_CMD = 602649 
n_nop = 392249 
Read = 107200 
Write = 0 
L2_Alloc = 0 
L2_WB = 55608 
n_act = 47267 
n_pre = 47251 
n_ref = 0 
n_req = 132964 
total_req = 162808 

Dual Bus Interface Util: 
issued_total_row = 94518 
issued_total_col = 162808 
Row_Bus_Util =  0.156838 
CoL_Bus_Util = 0.270154 
Either_Row_CoL_Bus_Util = 0.349125 
Issued_on_Two_Bus_Simul_Util = 0.077866 
issued_two_Eff = 0.223032 
queue_avg = 18.415026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.415
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=392306 n_act=47583 n_pre=47567 n_ref_event=0 n_req=132458 n_rd=106485 n_rd_L2_A=0 n_write=0 n_wr_bk=55818 bw_util=0.2693
n_activity=370511 dram_eff=0.4381
bk0: 6919a 418172i bk1: 6640a 425282i bk2: 6626a 430222i bk3: 6708a 432412i bk4: 6620a 445551i bk5: 6552a 440251i bk6: 6410a 430844i bk7: 6410a 430471i bk8: 6624a 424995i bk9: 6746a 428266i bk10: 6898a 424107i bk11: 6798a 424821i bk12: 6658a 423983i bk13: 6605a 423093i bk14: 6666a 420707i bk15: 6605a 419780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640769
Row_Buffer_Locality_read = 0.737109
Row_Buffer_Locality_write = 0.245794
Bank_Level_Parallism = 8.573164
Bank_Level_Parallism_Col = 5.808140
Bank_Level_Parallism_Ready = 2.255713
write_to_read_ratio_blp_rw_average = 0.523432
GrpLevelPara = 2.970054 

BW Util details:
bwutil = 0.269316 
total_CMD = 602649 
util_bw = 162303 
Wasted_Col = 157773 
Wasted_Row = 21908 
Idle = 260665 

BW Util Bottlenecks: 
RCDc_limit = 172268 
RCDWRc_limit = 83016 
WTRc_limit = 82965 
RTWc_limit = 449403 
CCDLc_limit = 88452 
rwq = 0 
CCDLc_limit_alone = 50244 
WTRc_limit_alone = 76191 
RTWc_limit_alone = 417969 

Commands details: 
total_CMD = 602649 
n_nop = 392306 
Read = 106485 
Write = 0 
L2_Alloc = 0 
L2_WB = 55818 
n_act = 47583 
n_pre = 47567 
n_ref = 0 
n_req = 132458 
total_req = 162303 

Dual Bus Interface Util: 
issued_total_row = 95150 
issued_total_col = 162303 
Row_Bus_Util =  0.157886 
CoL_Bus_Util = 0.269316 
Either_Row_CoL_Bus_Util = 0.349031 
Issued_on_Two_Bus_Simul_Util = 0.078172 
issued_two_Eff = 0.223968 
queue_avg = 18.338247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3382
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=392298 n_act=47655 n_pre=47639 n_ref_event=0 n_req=131965 n_rd=106211 n_rd_L2_A=0 n_write=0 n_wr_bk=55625 bw_util=0.2685
n_activity=369497 dram_eff=0.438
bk0: 6879a 422275i bk1: 6761a 425660i bk2: 6685a 429512i bk3: 6484a 431707i bk4: 6592a 439460i bk5: 6540a 440122i bk6: 6601a 431956i bk7: 6622a 434320i bk8: 6480a 432207i bk9: 6452a 428064i bk10: 6639a 425699i bk11: 6740a 428422i bk12: 6662a 425735i bk13: 6681a 421623i bk14: 6618a 425075i bk15: 6775a 423724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638882
Row_Buffer_Locality_read = 0.735150
Row_Buffer_Locality_write = 0.241865
Bank_Level_Parallism = 8.500754
Bank_Level_Parallism_Col = 5.737825
Bank_Level_Parallism_Ready = 2.220093
write_to_read_ratio_blp_rw_average = 0.519158
GrpLevelPara = 2.962362 

BW Util details:
bwutil = 0.268541 
total_CMD = 602649 
util_bw = 161836 
Wasted_Col = 158939 
Wasted_Row = 21405 
Idle = 260469 

BW Util Bottlenecks: 
RCDc_limit = 174500 
RCDWRc_limit = 83205 
WTRc_limit = 86421 
RTWc_limit = 441850 
CCDLc_limit = 88437 
rwq = 0 
CCDLc_limit_alone = 50415 
WTRc_limit_alone = 78882 
RTWc_limit_alone = 411367 

Commands details: 
total_CMD = 602649 
n_nop = 392298 
Read = 106211 
Write = 0 
L2_Alloc = 0 
L2_WB = 55625 
n_act = 47655 
n_pre = 47639 
n_ref = 0 
n_req = 131965 
total_req = 161836 

Dual Bus Interface Util: 
issued_total_row = 95294 
issued_total_col = 161836 
Row_Bus_Util =  0.158125 
CoL_Bus_Util = 0.268541 
Either_Row_CoL_Bus_Util = 0.349044 
Issued_on_Two_Bus_Simul_Util = 0.077622 
issued_two_Eff = 0.222385 
queue_avg = 17.914961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.915
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=392713 n_act=47581 n_pre=47565 n_ref_event=0 n_req=132444 n_rd=106575 n_rd_L2_A=0 n_write=0 n_wr_bk=55662 bw_util=0.2692
n_activity=375779 dram_eff=0.4317
bk0: 6865a 420613i bk1: 6813a 419016i bk2: 6718a 430024i bk3: 6594a 431834i bk4: 6637a 439862i bk5: 6610a 442669i bk6: 6583a 434073i bk7: 6504a 430959i bk8: 6489a 429144i bk9: 6591a 427579i bk10: 6566a 428467i bk11: 6738a 422872i bk12: 6674a 423987i bk13: 6660a 418070i bk14: 6724a 425908i bk15: 6809a 420487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640746
Row_Buffer_Locality_read = 0.736486
Row_Buffer_Locality_write = 0.246318
Bank_Level_Parallism = 8.581963
Bank_Level_Parallism_Col = 5.819107
Bank_Level_Parallism_Ready = 2.249074
write_to_read_ratio_blp_rw_average = 0.522778
GrpLevelPara = 2.980315 

BW Util details:
bwutil = 0.269206 
total_CMD = 602649 
util_bw = 162237 
Wasted_Col = 157340 
Wasted_Row = 21751 
Idle = 261321 

BW Util Bottlenecks: 
RCDc_limit = 172858 
RCDWRc_limit = 82326 
WTRc_limit = 83375 
RTWc_limit = 452137 
CCDLc_limit = 88694 
rwq = 0 
CCDLc_limit_alone = 49731 
WTRc_limit_alone = 76467 
RTWc_limit_alone = 420082 

Commands details: 
total_CMD = 602649 
n_nop = 392713 
Read = 106575 
Write = 0 
L2_Alloc = 0 
L2_WB = 55662 
n_act = 47581 
n_pre = 47565 
n_ref = 0 
n_req = 132444 
total_req = 162237 

Dual Bus Interface Util: 
issued_total_row = 95146 
issued_total_col = 162237 
Row_Bus_Util =  0.157880 
CoL_Bus_Util = 0.269206 
Either_Row_CoL_Bus_Util = 0.348355 
Issued_on_Two_Bus_Simul_Util = 0.078731 
issued_two_Eff = 0.226007 
queue_avg = 18.200342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2003
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=390270 n_act=48195 n_pre=48179 n_ref_event=0 n_req=134460 n_rd=108107 n_rd_L2_A=0 n_write=0 n_wr_bk=56342 bw_util=0.2729
n_activity=370845 dram_eff=0.4434
bk0: 7017a 419102i bk1: 6907a 418158i bk2: 6645a 422320i bk3: 6771a 427152i bk4: 6726a 437009i bk5: 6709a 437600i bk6: 6582a 430619i bk7: 6606a 427434i bk8: 6673a 425183i bk9: 6752a 419786i bk10: 6766a 421871i bk11: 6936a 419973i bk12: 6700a 420866i bk13: 6729a 420901i bk14: 6792a 419308i bk15: 6796a 419654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641566
Row_Buffer_Locality_read = 0.737936
Row_Buffer_Locality_write = 0.246234
Bank_Level_Parallism = 8.742651
Bank_Level_Parallism_Col = 5.910980
Bank_Level_Parallism_Ready = 2.254778
write_to_read_ratio_blp_rw_average = 0.524635
GrpLevelPara = 3.006573 

BW Util details:
bwutil = 0.272877 
total_CMD = 602649 
util_bw = 164449 
Wasted_Col = 156262 
Wasted_Row = 21280 
Idle = 260658 

BW Util Bottlenecks: 
RCDc_limit = 172203 
RCDWRc_limit = 82883 
WTRc_limit = 84546 
RTWc_limit = 458937 
CCDLc_limit = 92080 
rwq = 0 
CCDLc_limit_alone = 51408 
WTRc_limit_alone = 77048 
RTWc_limit_alone = 425763 

Commands details: 
total_CMD = 602649 
n_nop = 390270 
Read = 108107 
Write = 0 
L2_Alloc = 0 
L2_WB = 56342 
n_act = 48195 
n_pre = 48179 
n_ref = 0 
n_req = 134460 
total_req = 164449 

Dual Bus Interface Util: 
issued_total_row = 96374 
issued_total_col = 164449 
Row_Bus_Util =  0.159917 
CoL_Bus_Util = 0.272877 
Either_Row_CoL_Bus_Util = 0.352409 
Issued_on_Two_Bus_Simul_Util = 0.080385 
issued_two_Eff = 0.228102 
queue_avg = 18.973585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9736
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=389552 n_act=48354 n_pre=48338 n_ref_event=0 n_req=134698 n_rd=108322 n_rd_L2_A=0 n_write=0 n_wr_bk=56623 bw_util=0.2737
n_activity=368414 dram_eff=0.4477
bk0: 6902a 419009i bk1: 6903a 415451i bk2: 6844a 424271i bk3: 6865a 426565i bk4: 6681a 438409i bk5: 6746a 434135i bk6: 6686a 427742i bk7: 6578a 427119i bk8: 6631a 422950i bk9: 6788a 423708i bk10: 6736a 420608i bk11: 6920a 422624i bk12: 6715a 417806i bk13: 6848a 416025i bk14: 6779a 418217i bk15: 6700a 420341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641019
Row_Buffer_Locality_read = 0.737209
Row_Buffer_Locality_write = 0.245981
Bank_Level_Parallism = 8.788406
Bank_Level_Parallism_Col = 5.935806
Bank_Level_Parallism_Ready = 2.257019
write_to_read_ratio_blp_rw_average = 0.525855
GrpLevelPara = 3.013807 

BW Util details:
bwutil = 0.273700 
total_CMD = 602649 
util_bw = 164945 
Wasted_Col = 156062 
Wasted_Row = 20591 
Idle = 261051 

BW Util Bottlenecks: 
RCDc_limit = 173130 
RCDWRc_limit = 83105 
WTRc_limit = 83605 
RTWc_limit = 467954 
CCDLc_limit = 92029 
rwq = 0 
CCDLc_limit_alone = 51401 
WTRc_limit_alone = 76362 
RTWc_limit_alone = 434569 

Commands details: 
total_CMD = 602649 
n_nop = 389552 
Read = 108322 
Write = 0 
L2_Alloc = 0 
L2_WB = 56623 
n_act = 48354 
n_pre = 48338 
n_ref = 0 
n_req = 134698 
total_req = 164945 

Dual Bus Interface Util: 
issued_total_row = 96692 
issued_total_col = 164945 
Row_Bus_Util =  0.160445 
CoL_Bus_Util = 0.273700 
Either_Row_CoL_Bus_Util = 0.353601 
Issued_on_Two_Bus_Simul_Util = 0.080544 
issued_two_Eff = 0.227784 
queue_avg = 19.191053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1911
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=391286 n_act=48014 n_pre=47998 n_ref_event=0 n_req=133297 n_rd=107186 n_rd_L2_A=0 n_write=0 n_wr_bk=56095 bw_util=0.2709
n_activity=367948 dram_eff=0.4438
bk0: 6815a 418249i bk1: 6830a 419799i bk2: 6827a 426032i bk3: 6708a 427101i bk4: 6729a 441195i bk5: 6672a 440367i bk6: 6546a 431333i bk7: 6496a 430603i bk8: 6466a 427232i bk9: 6589a 425567i bk10: 6779a 420199i bk11: 6721a 423710i bk12: 6746a 422345i bk13: 6784a 417325i bk14: 6852a 421070i bk15: 6626a 418392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639797
Row_Buffer_Locality_read = 0.735870
Row_Buffer_Locality_write = 0.245414
Bank_Level_Parallism = 8.694674
Bank_Level_Parallism_Col = 5.869752
Bank_Level_Parallism_Ready = 2.254451
write_to_read_ratio_blp_rw_average = 0.524684
GrpLevelPara = 3.000780 

BW Util details:
bwutil = 0.270939 
total_CMD = 602649 
util_bw = 163281 
Wasted_Col = 156987 
Wasted_Row = 20764 
Idle = 261617 

BW Util Bottlenecks: 
RCDc_limit = 173907 
RCDWRc_limit = 83196 
WTRc_limit = 83319 
RTWc_limit = 457386 
CCDLc_limit = 89664 
rwq = 0 
CCDLc_limit_alone = 50706 
WTRc_limit_alone = 76354 
RTWc_limit_alone = 425393 

Commands details: 
total_CMD = 602649 
n_nop = 391286 
Read = 107186 
Write = 0 
L2_Alloc = 0 
L2_WB = 56095 
n_act = 48014 
n_pre = 47998 
n_ref = 0 
n_req = 133297 
total_req = 163281 

Dual Bus Interface Util: 
issued_total_row = 96012 
issued_total_col = 163281 
Row_Bus_Util =  0.159317 
CoL_Bus_Util = 0.270939 
Either_Row_CoL_Bus_Util = 0.350723 
Issued_on_Two_Bus_Simul_Util = 0.079532 
issued_two_Eff = 0.226766 
queue_avg = 18.759108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7591
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=391925 n_act=47600 n_pre=47584 n_ref_event=0 n_req=133070 n_rd=107095 n_rd_L2_A=0 n_write=0 n_wr_bk=55743 bw_util=0.2702
n_activity=368703 dram_eff=0.4417
bk0: 6833a 423730i bk1: 6779a 423622i bk2: 6809a 425590i bk3: 6761a 430038i bk4: 6780a 442225i bk5: 6543a 442936i bk6: 6394a 437483i bk7: 6572a 432591i bk8: 6523a 420683i bk9: 6700a 426185i bk10: 6817a 418470i bk11: 6793a 421134i bk12: 6615a 420667i bk13: 6724a 424436i bk14: 6846a 423762i bk15: 6606a 418809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642294
Row_Buffer_Locality_read = 0.738662
Row_Buffer_Locality_write = 0.244966
Bank_Level_Parallism = 8.613721
Bank_Level_Parallism_Col = 5.834489
Bank_Level_Parallism_Ready = 2.238783
write_to_read_ratio_blp_rw_average = 0.527082
GrpLevelPara = 2.989312 

BW Util details:
bwutil = 0.270204 
total_CMD = 602649 
util_bw = 162838 
Wasted_Col = 157779 
Wasted_Row = 21058 
Idle = 260974 

BW Util Bottlenecks: 
RCDc_limit = 172492 
RCDWRc_limit = 82917 
WTRc_limit = 85301 
RTWc_limit = 456183 
CCDLc_limit = 91301 
rwq = 0 
CCDLc_limit_alone = 51016 
WTRc_limit_alone = 77872 
RTWc_limit_alone = 423327 

Commands details: 
total_CMD = 602649 
n_nop = 391925 
Read = 107095 
Write = 0 
L2_Alloc = 0 
L2_WB = 55743 
n_act = 47600 
n_pre = 47584 
n_ref = 0 
n_req = 133070 
total_req = 162838 

Dual Bus Interface Util: 
issued_total_row = 95184 
issued_total_col = 162838 
Row_Bus_Util =  0.157943 
CoL_Bus_Util = 0.270204 
Either_Row_CoL_Bus_Util = 0.349663 
Issued_on_Two_Bus_Simul_Util = 0.078483 
issued_two_Eff = 0.224455 
queue_avg = 18.429003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.429
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=391189 n_act=47731 n_pre=47715 n_ref_event=0 n_req=133700 n_rd=107664 n_rd_L2_A=0 n_write=0 n_wr_bk=55954 bw_util=0.2715
n_activity=369450 dram_eff=0.4429
bk0: 6964a 419038i bk1: 6879a 420624i bk2: 6689a 427584i bk3: 6799a 431061i bk4: 6778a 438509i bk5: 6651a 442079i bk6: 6663a 427411i bk7: 6424a 435573i bk8: 6651a 422804i bk9: 6800a 422290i bk10: 6774a 421728i bk11: 6878a 421736i bk12: 6611a 422536i bk13: 6618a 420709i bk14: 6818a 417168i bk15: 6667a 418615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642999
Row_Buffer_Locality_read = 0.738418
Row_Buffer_Locality_write = 0.248425
Bank_Level_Parallism = 8.689086
Bank_Level_Parallism_Col = 5.868572
Bank_Level_Parallism_Ready = 2.246495
write_to_read_ratio_blp_rw_average = 0.527532
GrpLevelPara = 3.003125 

BW Util details:
bwutil = 0.271498 
total_CMD = 602649 
util_bw = 163618 
Wasted_Col = 157129 
Wasted_Row = 20672 
Idle = 261230 

BW Util Bottlenecks: 
RCDc_limit = 172892 
RCDWRc_limit = 83414 
WTRc_limit = 84276 
RTWc_limit = 463938 
CCDLc_limit = 91933 
rwq = 0 
CCDLc_limit_alone = 51950 
WTRc_limit_alone = 77140 
RTWc_limit_alone = 431091 

Commands details: 
total_CMD = 602649 
n_nop = 391189 
Read = 107664 
Write = 0 
L2_Alloc = 0 
L2_WB = 55954 
n_act = 47731 
n_pre = 47715 
n_ref = 0 
n_req = 133700 
total_req = 163618 

Dual Bus Interface Util: 
issued_total_row = 95446 
issued_total_col = 163618 
Row_Bus_Util =  0.158377 
CoL_Bus_Util = 0.271498 
Either_Row_CoL_Bus_Util = 0.350884 
Issued_on_Two_Bus_Simul_Util = 0.078991 
issued_two_Eff = 0.225121 
queue_avg = 19.173248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1732
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=392059 n_act=47617 n_pre=47601 n_ref_event=0 n_req=132812 n_rd=106858 n_rd_L2_A=0 n_write=0 n_wr_bk=55828 bw_util=0.27
n_activity=370053 dram_eff=0.4396
bk0: 6898a 421605i bk1: 6745a 419932i bk2: 6704a 426113i bk3: 6574a 433556i bk4: 6600a 444149i bk5: 6637a 441747i bk6: 6586a 432236i bk7: 6525a 431206i bk8: 6576a 426439i bk9: 6764a 419460i bk10: 6657a 427720i bk11: 6954a 423431i bk12: 6613a 424564i bk13: 6631a 419690i bk14: 6847a 420411i bk15: 6547a 426055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641471
Row_Buffer_Locality_read = 0.737231
Row_Buffer_Locality_write = 0.247207
Bank_Level_Parallism = 8.590590
Bank_Level_Parallism_Col = 5.831898
Bank_Level_Parallism_Ready = 2.256469
write_to_read_ratio_blp_rw_average = 0.521572
GrpLevelPara = 2.980261 

BW Util details:
bwutil = 0.269951 
total_CMD = 602649 
util_bw = 162686 
Wasted_Col = 157449 
Wasted_Row = 21737 
Idle = 260777 

BW Util Bottlenecks: 
RCDc_limit = 172544 
RCDWRc_limit = 82375 
WTRc_limit = 84258 
RTWc_limit = 449683 
CCDLc_limit = 89729 
rwq = 0 
CCDLc_limit_alone = 50296 
WTRc_limit_alone = 77050 
RTWc_limit_alone = 417458 

Commands details: 
total_CMD = 602649 
n_nop = 392059 
Read = 106858 
Write = 0 
L2_Alloc = 0 
L2_WB = 55828 
n_act = 47617 
n_pre = 47601 
n_ref = 0 
n_req = 132812 
total_req = 162686 

Dual Bus Interface Util: 
issued_total_row = 95218 
issued_total_col = 162686 
Row_Bus_Util =  0.157999 
CoL_Bus_Util = 0.269951 
Either_Row_CoL_Bus_Util = 0.349441 
Issued_on_Two_Bus_Simul_Util = 0.078510 
issued_two_Eff = 0.224674 
queue_avg = 18.450617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4506
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=391946 n_act=47793 n_pre=47777 n_ref_event=0 n_req=132902 n_rd=106727 n_rd_L2_A=0 n_write=0 n_wr_bk=55960 bw_util=0.27
n_activity=369790 dram_eff=0.4399
bk0: 6772a 420272i bk1: 6871a 424859i bk2: 6706a 426386i bk3: 6715a 429187i bk4: 6589a 440760i bk5: 6565a 442853i bk6: 6581a 429727i bk7: 6593a 428691i bk8: 6498a 424433i bk9: 6700a 427211i bk10: 6860a 421913i bk11: 6815a 422949i bk12: 6641a 425581i bk13: 6564a 420507i bk14: 6676a 422602i bk15: 6581a 422314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640389
Row_Buffer_Locality_read = 0.736702
Row_Buffer_Locality_write = 0.247679
Bank_Level_Parallism = 8.620532
Bank_Level_Parallism_Col = 5.837389
Bank_Level_Parallism_Ready = 2.248151
write_to_read_ratio_blp_rw_average = 0.523431
GrpLevelPara = 2.991428 

BW Util details:
bwutil = 0.269953 
total_CMD = 602649 
util_bw = 162687 
Wasted_Col = 157183 
Wasted_Row = 21761 
Idle = 261018 

BW Util Bottlenecks: 
RCDc_limit = 172291 
RCDWRc_limit = 83517 
WTRc_limit = 85152 
RTWc_limit = 453720 
CCDLc_limit = 88883 
rwq = 0 
CCDLc_limit_alone = 49522 
WTRc_limit_alone = 77888 
RTWc_limit_alone = 421623 

Commands details: 
total_CMD = 602649 
n_nop = 391946 
Read = 106727 
Write = 0 
L2_Alloc = 0 
L2_WB = 55960 
n_act = 47793 
n_pre = 47777 
n_ref = 0 
n_req = 132902 
total_req = 162687 

Dual Bus Interface Util: 
issued_total_row = 95570 
issued_total_col = 162687 
Row_Bus_Util =  0.158583 
CoL_Bus_Util = 0.269953 
Either_Row_CoL_Bus_Util = 0.349628 
Issued_on_Two_Bus_Simul_Util = 0.078908 
issued_two_Eff = 0.225692 
queue_avg = 18.595356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5954
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=393113 n_act=47226 n_pre=47210 n_ref_event=0 n_req=132192 n_rd=106231 n_rd_L2_A=0 n_write=0 n_wr_bk=55905 bw_util=0.269
n_activity=366517 dram_eff=0.4424
bk0: 6810a 422598i bk1: 6834a 421405i bk2: 6658a 431367i bk3: 6749a 436793i bk4: 6536a 445587i bk5: 6590a 439158i bk6: 6578a 428060i bk7: 6512a 432253i bk8: 6557a 430999i bk9: 6688a 422714i bk10: 6641a 423837i bk11: 6727a 425248i bk12: 6515a 427849i bk13: 6599a 424074i bk14: 6666a 422476i bk15: 6571a 422303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642747
Row_Buffer_Locality_read = 0.738918
Row_Buffer_Locality_write = 0.249220
Bank_Level_Parallism = 8.582179
Bank_Level_Parallism_Col = 5.815575
Bank_Level_Parallism_Ready = 2.237535
write_to_read_ratio_blp_rw_average = 0.524396
GrpLevelPara = 2.985678 

BW Util details:
bwutil = 0.269039 
total_CMD = 602649 
util_bw = 162136 
Wasted_Col = 156560 
Wasted_Row = 21294 
Idle = 262659 

BW Util Bottlenecks: 
RCDc_limit = 169973 
RCDWRc_limit = 82771 
WTRc_limit = 82160 
RTWc_limit = 451816 
CCDLc_limit = 89640 
rwq = 0 
CCDLc_limit_alone = 50739 
WTRc_limit_alone = 75181 
RTWc_limit_alone = 419894 

Commands details: 
total_CMD = 602649 
n_nop = 393113 
Read = 106231 
Write = 0 
L2_Alloc = 0 
L2_WB = 55905 
n_act = 47226 
n_pre = 47210 
n_ref = 0 
n_req = 132192 
total_req = 162136 

Dual Bus Interface Util: 
issued_total_row = 94436 
issued_total_col = 162136 
Row_Bus_Util =  0.156701 
CoL_Bus_Util = 0.269039 
Either_Row_CoL_Bus_Util = 0.347692 
Issued_on_Two_Bus_Simul_Util = 0.078049 
issued_two_Eff = 0.224477 
queue_avg = 18.198626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1986
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=392673 n_act=47461 n_pre=47445 n_ref_event=0 n_req=132343 n_rd=106292 n_rd_L2_A=0 n_write=0 n_wr_bk=56136 bw_util=0.2695
n_activity=368710 dram_eff=0.4405
bk0: 6864a 421870i bk1: 6871a 422161i bk2: 6657a 428862i bk3: 6653a 428887i bk4: 6610a 443023i bk5: 6432a 441907i bk6: 6336a 430957i bk7: 6576a 429090i bk8: 6546a 428064i bk9: 6697a 425333i bk10: 6708a 419297i bk11: 6726a 427227i bk12: 6633a 421918i bk13: 6702a 421463i bk14: 6665a 421075i bk15: 6616a 420841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641379
Row_Buffer_Locality_read = 0.738626
Row_Buffer_Locality_write = 0.244597
Bank_Level_Parallism = 8.621630
Bank_Level_Parallism_Col = 5.860338
Bank_Level_Parallism_Ready = 2.269670
write_to_read_ratio_blp_rw_average = 0.524540
GrpLevelPara = 2.985765 

BW Util details:
bwutil = 0.269523 
total_CMD = 602649 
util_bw = 162428 
Wasted_Col = 157247 
Wasted_Row = 21647 
Idle = 261327 

BW Util Bottlenecks: 
RCDc_limit = 170606 
RCDWRc_limit = 83285 
WTRc_limit = 84209 
RTWc_limit = 457005 
CCDLc_limit = 90074 
rwq = 0 
CCDLc_limit_alone = 50433 
WTRc_limit_alone = 76788 
RTWc_limit_alone = 424785 

Commands details: 
total_CMD = 602649 
n_nop = 392673 
Read = 106292 
Write = 0 
L2_Alloc = 0 
L2_WB = 56136 
n_act = 47461 
n_pre = 47445 
n_ref = 0 
n_req = 132343 
total_req = 162428 

Dual Bus Interface Util: 
issued_total_row = 94906 
issued_total_col = 162428 
Row_Bus_Util =  0.157481 
CoL_Bus_Util = 0.269523 
Either_Row_CoL_Bus_Util = 0.348422 
Issued_on_Two_Bus_Simul_Util = 0.078583 
issued_two_Eff = 0.225540 
queue_avg = 18.614853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6149
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=390823 n_act=47820 n_pre=47804 n_ref_event=0 n_req=133751 n_rd=107635 n_rd_L2_A=0 n_write=0 n_wr_bk=56346 bw_util=0.2721
n_activity=369119 dram_eff=0.4442
bk0: 6928a 423910i bk1: 6899a 422595i bk2: 6722a 431115i bk3: 6721a 433170i bk4: 6654a 442634i bk5: 6616a 434747i bk6: 6334a 433479i bk7: 6647a 428956i bk8: 6694a 424913i bk9: 6723a 428622i bk10: 6782a 419804i bk11: 6766a 424206i bk12: 6768a 421109i bk13: 6893a 418114i bk14: 6761a 421460i bk15: 6727a 419610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642470
Row_Buffer_Locality_read = 0.738672
Row_Buffer_Locality_write = 0.245979
Bank_Level_Parallism = 8.637694
Bank_Level_Parallism_Col = 5.834739
Bank_Level_Parallism_Ready = 2.247456
write_to_read_ratio_blp_rw_average = 0.522588
GrpLevelPara = 2.991734 

BW Util details:
bwutil = 0.272100 
total_CMD = 602649 
util_bw = 163981 
Wasted_Col = 156252 
Wasted_Row = 21026 
Idle = 261390 

BW Util Bottlenecks: 
RCDc_limit = 171251 
RCDWRc_limit = 82208 
WTRc_limit = 84639 
RTWc_limit = 447103 
CCDLc_limit = 88538 
rwq = 0 
CCDLc_limit_alone = 50305 
WTRc_limit_alone = 77427 
RTWc_limit_alone = 416082 

Commands details: 
total_CMD = 602649 
n_nop = 390823 
Read = 107635 
Write = 0 
L2_Alloc = 0 
L2_WB = 56346 
n_act = 47820 
n_pre = 47804 
n_ref = 0 
n_req = 133751 
total_req = 163981 

Dual Bus Interface Util: 
issued_total_row = 95624 
issued_total_col = 163981 
Row_Bus_Util =  0.158673 
CoL_Bus_Util = 0.272100 
Either_Row_CoL_Bus_Util = 0.351492 
Issued_on_Two_Bus_Simul_Util = 0.079282 
issued_two_Eff = 0.225558 
queue_avg = 18.515007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.515
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=390233 n_act=48209 n_pre=48193 n_ref_event=0 n_req=134482 n_rd=108269 n_rd_L2_A=0 n_write=0 n_wr_bk=56321 bw_util=0.2731
n_activity=366620 dram_eff=0.4489
bk0: 6953a 415057i bk1: 6799a 422726i bk2: 6722a 423259i bk3: 6775a 428786i bk4: 6819a 433825i bk5: 6798a 435900i bk6: 6735a 431280i bk7: 6619a 430622i bk8: 6590a 420455i bk9: 6741a 422842i bk10: 6821a 420690i bk11: 6757a 417705i bk12: 6712a 420010i bk13: 6658a 422604i bk14: 6834a 417270i bk15: 6936a 413636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641521
Row_Buffer_Locality_read = 0.737145
Row_Buffer_Locality_write = 0.246557
Bank_Level_Parallism = 8.815326
Bank_Level_Parallism_Col = 5.946054
Bank_Level_Parallism_Ready = 2.257725
write_to_read_ratio_blp_rw_average = 0.523038
GrpLevelPara = 3.011983 

BW Util details:
bwutil = 0.273111 
total_CMD = 602649 
util_bw = 164590 
Wasted_Col = 155447 
Wasted_Row = 20302 
Idle = 262310 

BW Util Bottlenecks: 
RCDc_limit = 172738 
RCDWRc_limit = 82423 
WTRc_limit = 85541 
RTWc_limit = 459861 
CCDLc_limit = 91937 
rwq = 0 
CCDLc_limit_alone = 51841 
WTRc_limit_alone = 78054 
RTWc_limit_alone = 427252 

Commands details: 
total_CMD = 602649 
n_nop = 390233 
Read = 108269 
Write = 0 
L2_Alloc = 0 
L2_WB = 56321 
n_act = 48209 
n_pre = 48193 
n_ref = 0 
n_req = 134482 
total_req = 164590 

Dual Bus Interface Util: 
issued_total_row = 96402 
issued_total_col = 164590 
Row_Bus_Util =  0.159964 
CoL_Bus_Util = 0.273111 
Either_Row_CoL_Bus_Util = 0.352471 
Issued_on_Two_Bus_Simul_Util = 0.080604 
issued_two_Eff = 0.228683 
queue_avg = 19.172157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1722
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=389466 n_act=48592 n_pre=48576 n_ref_event=0 n_req=134823 n_rd=108108 n_rd_L2_A=0 n_write=0 n_wr_bk=56905 bw_util=0.2738
n_activity=369488 dram_eff=0.4466
bk0: 6997a 414821i bk1: 6782a 416872i bk2: 6892a 426106i bk3: 6717a 430136i bk4: 6735a 440029i bk5: 6784a 440554i bk6: 6566a 424181i bk7: 6516a 428891i bk8: 6760a 420435i bk9: 6712a 418827i bk10: 6945a 416084i bk11: 6804a 417454i bk12: 6679a 418603i bk13: 6710a 422093i bk14: 6701a 421528i bk15: 6808a 415005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639587
Row_Buffer_Locality_read = 0.736190
Row_Buffer_Locality_write = 0.248662
Bank_Level_Parallism = 8.784160
Bank_Level_Parallism_Col = 5.913505
Bank_Level_Parallism_Ready = 2.246884
write_to_read_ratio_blp_rw_average = 0.522487
GrpLevelPara = 3.009794 

BW Util details:
bwutil = 0.273813 
total_CMD = 602649 
util_bw = 165013 
Wasted_Col = 155895 
Wasted_Row = 21252 
Idle = 260489 

BW Util Bottlenecks: 
RCDc_limit = 172316 
RCDWRc_limit = 83363 
WTRc_limit = 85533 
RTWc_limit = 456581 
CCDLc_limit = 91089 
rwq = 0 
CCDLc_limit_alone = 51323 
WTRc_limit_alone = 78099 
RTWc_limit_alone = 424249 

Commands details: 
total_CMD = 602649 
n_nop = 389466 
Read = 108108 
Write = 0 
L2_Alloc = 0 
L2_WB = 56905 
n_act = 48592 
n_pre = 48576 
n_ref = 0 
n_req = 134823 
total_req = 165013 

Dual Bus Interface Util: 
issued_total_row = 97168 
issued_total_col = 165013 
Row_Bus_Util =  0.161235 
CoL_Bus_Util = 0.273813 
Either_Row_CoL_Bus_Util = 0.353743 
Issued_on_Two_Bus_Simul_Util = 0.081304 
issued_two_Eff = 0.229840 
queue_avg = 19.296009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.296
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=390077 n_act=48274 n_pre=48258 n_ref_event=0 n_req=134017 n_rd=107695 n_rd_L2_A=0 n_write=0 n_wr_bk=56569 bw_util=0.2726
n_activity=369704 dram_eff=0.4443
bk0: 6910a 420734i bk1: 6725a 415943i bk2: 6715a 424659i bk3: 6899a 426702i bk4: 6729a 436988i bk5: 6754a 435657i bk6: 6550a 432623i bk7: 6427a 431511i bk8: 6609a 422941i bk9: 6797a 421917i bk10: 6942a 419759i bk11: 6806a 418791i bk12: 6749a 420553i bk13: 6609a 422014i bk14: 6742a 420568i bk15: 6732a 419431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639792
Row_Buffer_Locality_read = 0.735522
Row_Buffer_Locality_write = 0.248119
Bank_Level_Parallism = 8.709252
Bank_Level_Parallism_Col = 5.879558
Bank_Level_Parallism_Ready = 2.257878
write_to_read_ratio_blp_rw_average = 0.523588
GrpLevelPara = 3.000638 

BW Util details:
bwutil = 0.272570 
total_CMD = 602649 
util_bw = 164264 
Wasted_Col = 157769 
Wasted_Row = 20776 
Idle = 259840 

BW Util Bottlenecks: 
RCDc_limit = 174216 
RCDWRc_limit = 83055 
WTRc_limit = 85946 
RTWc_limit = 457696 
CCDLc_limit = 90382 
rwq = 0 
CCDLc_limit_alone = 50897 
WTRc_limit_alone = 78746 
RTWc_limit_alone = 425411 

Commands details: 
total_CMD = 602649 
n_nop = 390077 
Read = 107695 
Write = 0 
L2_Alloc = 0 
L2_WB = 56569 
n_act = 48274 
n_pre = 48258 
n_ref = 0 
n_req = 134017 
total_req = 164264 

Dual Bus Interface Util: 
issued_total_row = 96532 
issued_total_col = 164264 
Row_Bus_Util =  0.160179 
CoL_Bus_Util = 0.272570 
Either_Row_CoL_Bus_Util = 0.352729 
Issued_on_Two_Bus_Simul_Util = 0.080020 
issued_two_Eff = 0.226860 
queue_avg = 18.848030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.848
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=390836 n_act=47942 n_pre=47926 n_ref_event=0 n_req=133850 n_rd=107654 n_rd_L2_A=0 n_write=0 n_wr_bk=56161 bw_util=0.2718
n_activity=368002 dram_eff=0.4451
bk0: 6854a 423717i bk1: 6753a 417275i bk2: 6684a 428132i bk3: 6878a 429245i bk4: 6791a 439341i bk5: 6470a 440063i bk6: 6760a 430140i bk7: 6464a 428763i bk8: 6695a 424872i bk9: 6744a 421915i bk10: 6858a 423501i bk11: 6750a 421014i bk12: 6759a 418402i bk13: 6782a 419783i bk14: 6688a 421752i bk15: 6724a 420988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641823
Row_Buffer_Locality_read = 0.738291
Row_Buffer_Locality_write = 0.245381
Bank_Level_Parallism = 8.703637
Bank_Level_Parallism_Col = 5.878955
Bank_Level_Parallism_Ready = 2.247383
write_to_read_ratio_blp_rw_average = 0.527164
GrpLevelPara = 3.000226 

BW Util details:
bwutil = 0.271825 
total_CMD = 602649 
util_bw = 163815 
Wasted_Col = 156541 
Wasted_Row = 20574 
Idle = 261719 

BW Util Bottlenecks: 
RCDc_limit = 172040 
RCDWRc_limit = 83210 
WTRc_limit = 84932 
RTWc_limit = 459309 
CCDLc_limit = 91687 
rwq = 0 
CCDLc_limit_alone = 51431 
WTRc_limit_alone = 77600 
RTWc_limit_alone = 426385 

Commands details: 
total_CMD = 602649 
n_nop = 390836 
Read = 107654 
Write = 0 
L2_Alloc = 0 
L2_WB = 56161 
n_act = 47942 
n_pre = 47926 
n_ref = 0 
n_req = 133850 
total_req = 163815 

Dual Bus Interface Util: 
issued_total_row = 95868 
issued_total_col = 163815 
Row_Bus_Util =  0.159078 
CoL_Bus_Util = 0.271825 
Either_Row_CoL_Bus_Util = 0.351470 
Issued_on_Two_Bus_Simul_Util = 0.079433 
issued_two_Eff = 0.226001 
queue_avg = 18.972084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9721
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=389503 n_act=48358 n_pre=48342 n_ref_event=0 n_req=134621 n_rd=108306 n_rd_L2_A=0 n_write=0 n_wr_bk=56597 bw_util=0.2736
n_activity=368849 dram_eff=0.4471
bk0: 7047a 422728i bk1: 6803a 417006i bk2: 6690a 418479i bk3: 6853a 430699i bk4: 6751a 434008i bk5: 6681a 439408i bk6: 6568a 428035i bk7: 6695a 425893i bk8: 6755a 421495i bk9: 6661a 426724i bk10: 6913a 416999i bk11: 6937a 418650i bk12: 6787a 419075i bk13: 6669a 422623i bk14: 6732a 412781i bk15: 6764a 418863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640784
Row_Buffer_Locality_read = 0.737115
Row_Buffer_Locality_write = 0.244309
Bank_Level_Parallism = 8.786620
Bank_Level_Parallism_Col = 5.920453
Bank_Level_Parallism_Ready = 2.258685
write_to_read_ratio_blp_rw_average = 0.527416
GrpLevelPara = 3.011493 

BW Util details:
bwutil = 0.273630 
total_CMD = 602649 
util_bw = 164903 
Wasted_Col = 156694 
Wasted_Row = 20234 
Idle = 260818 

BW Util Bottlenecks: 
RCDc_limit = 172973 
RCDWRc_limit = 83178 
WTRc_limit = 83071 
RTWc_limit = 462804 
CCDLc_limit = 90744 
rwq = 0 
CCDLc_limit_alone = 51036 
WTRc_limit_alone = 75891 
RTWc_limit_alone = 430276 

Commands details: 
total_CMD = 602649 
n_nop = 389503 
Read = 108306 
Write = 0 
L2_Alloc = 0 
L2_WB = 56597 
n_act = 48358 
n_pre = 48342 
n_ref = 0 
n_req = 134621 
total_req = 164903 

Dual Bus Interface Util: 
issued_total_row = 96700 
issued_total_col = 164903 
Row_Bus_Util =  0.160458 
CoL_Bus_Util = 0.273630 
Either_Row_CoL_Bus_Util = 0.353682 
Issued_on_Two_Bus_Simul_Util = 0.080407 
issued_two_Eff = 0.227342 
queue_avg = 19.050768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0508
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=389583 n_act=48456 n_pre=48440 n_ref_event=0 n_req=134746 n_rd=108231 n_rd_L2_A=0 n_write=0 n_wr_bk=56680 bw_util=0.2736
n_activity=368221 dram_eff=0.4479
bk0: 6954a 417567i bk1: 6805a 418427i bk2: 6783a 421688i bk3: 6927a 428492i bk4: 6627a 440443i bk5: 6648a 443444i bk6: 6663a 428347i bk7: 6560a 429898i bk8: 6717a 418296i bk9: 6689a 420883i bk10: 6922a 422843i bk11: 6914a 416602i bk12: 6687a 420490i bk13: 6670a 416765i bk14: 6883a 416694i bk15: 6782a 418466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640390
Row_Buffer_Locality_read = 0.735898
Row_Buffer_Locality_write = 0.250537
Bank_Level_Parallism = 8.781476
Bank_Level_Parallism_Col = 5.897987
Bank_Level_Parallism_Ready = 2.250487
write_to_read_ratio_blp_rw_average = 0.523882
GrpLevelPara = 3.008822 

BW Util details:
bwutil = 0.273644 
total_CMD = 602649 
util_bw = 164911 
Wasted_Col = 156093 
Wasted_Row = 20372 
Idle = 261273 

BW Util Bottlenecks: 
RCDc_limit = 173410 
RCDWRc_limit = 83527 
WTRc_limit = 83927 
RTWc_limit = 460117 
CCDLc_limit = 89950 
rwq = 0 
CCDLc_limit_alone = 50927 
WTRc_limit_alone = 76900 
RTWc_limit_alone = 428121 

Commands details: 
total_CMD = 602649 
n_nop = 389583 
Read = 108231 
Write = 0 
L2_Alloc = 0 
L2_WB = 56680 
n_act = 48456 
n_pre = 48440 
n_ref = 0 
n_req = 134746 
total_req = 164911 

Dual Bus Interface Util: 
issued_total_row = 96896 
issued_total_col = 164911 
Row_Bus_Util =  0.160783 
CoL_Bus_Util = 0.273644 
Either_Row_CoL_Bus_Util = 0.353549 
Issued_on_Two_Bus_Simul_Util = 0.080878 
issued_two_Eff = 0.228760 
queue_avg = 19.236992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.237
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=390288 n_act=48210 n_pre=48194 n_ref_event=0 n_req=134194 n_rd=107904 n_rd_L2_A=0 n_write=0 n_wr_bk=56322 bw_util=0.2725
n_activity=368375 dram_eff=0.4458
bk0: 6982a 420576i bk1: 6762a 421453i bk2: 6702a 426107i bk3: 6800a 427561i bk4: 6746a 435442i bk5: 6630a 440736i bk6: 6496a 427778i bk7: 6565a 430702i bk8: 6749a 425162i bk9: 6753a 422632i bk10: 6790a 421719i bk11: 6838a 421665i bk12: 6846a 422524i bk13: 6864a 424753i bk14: 6787a 411064i bk15: 6594a 422231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640744
Row_Buffer_Locality_read = 0.736507
Row_Buffer_Locality_write = 0.247699
Bank_Level_Parallism = 8.704467
Bank_Level_Parallism_Col = 5.864454
Bank_Level_Parallism_Ready = 2.241265
write_to_read_ratio_blp_rw_average = 0.522175
GrpLevelPara = 3.002923 

BW Util details:
bwutil = 0.272507 
total_CMD = 602649 
util_bw = 164226 
Wasted_Col = 156927 
Wasted_Row = 20565 
Idle = 260931 

BW Util Bottlenecks: 
RCDc_limit = 173185 
RCDWRc_limit = 82923 
WTRc_limit = 84771 
RTWc_limit = 455114 
CCDLc_limit = 90403 
rwq = 0 
CCDLc_limit_alone = 50931 
WTRc_limit_alone = 77367 
RTWc_limit_alone = 423046 

Commands details: 
total_CMD = 602649 
n_nop = 390288 
Read = 107904 
Write = 0 
L2_Alloc = 0 
L2_WB = 56322 
n_act = 48210 
n_pre = 48194 
n_ref = 0 
n_req = 134194 
total_req = 164226 

Dual Bus Interface Util: 
issued_total_row = 96404 
issued_total_col = 164226 
Row_Bus_Util =  0.159967 
CoL_Bus_Util = 0.272507 
Either_Row_CoL_Bus_Util = 0.352379 
Issued_on_Two_Bus_Simul_Util = 0.080095 
issued_two_Eff = 0.227297 
queue_avg = 18.703535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7035
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=389591 n_act=48151 n_pre=48135 n_ref_event=0 n_req=134934 n_rd=108474 n_rd_L2_A=0 n_write=0 n_wr_bk=56626 bw_util=0.274
n_activity=369805 dram_eff=0.4465
bk0: 6958a 418642i bk1: 6857a 419633i bk2: 6793a 426832i bk3: 6811a 424805i bk4: 6770a 435844i bk5: 6707a 438094i bk6: 6762a 427313i bk7: 6663a 423284i bk8: 6722a 416344i bk9: 6735a 420633i bk10: 6834a 422649i bk11: 6840a 419258i bk12: 6813a 421169i bk13: 6689a 420791i bk14: 6750a 419347i bk15: 6770a 416109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643151
Row_Buffer_Locality_read = 0.738647
Row_Buffer_Locality_write = 0.251663
Bank_Level_Parallism = 8.799634
Bank_Level_Parallism_Col = 5.965092
Bank_Level_Parallism_Ready = 2.255154
write_to_read_ratio_blp_rw_average = 0.525206
GrpLevelPara = 3.016643 

BW Util details:
bwutil = 0.273957 
total_CMD = 602649 
util_bw = 165100 
Wasted_Col = 155383 
Wasted_Row = 21187 
Idle = 260979 

BW Util Bottlenecks: 
RCDc_limit = 171882 
RCDWRc_limit = 83076 
WTRc_limit = 84485 
RTWc_limit = 464870 
CCDLc_limit = 91039 
rwq = 0 
CCDLc_limit_alone = 50860 
WTRc_limit_alone = 77122 
RTWc_limit_alone = 432054 

Commands details: 
total_CMD = 602649 
n_nop = 389591 
Read = 108474 
Write = 0 
L2_Alloc = 0 
L2_WB = 56626 
n_act = 48151 
n_pre = 48135 
n_ref = 0 
n_req = 134934 
total_req = 165100 

Dual Bus Interface Util: 
issued_total_row = 96286 
issued_total_col = 165100 
Row_Bus_Util =  0.159771 
CoL_Bus_Util = 0.273957 
Either_Row_CoL_Bus_Util = 0.353536 
Issued_on_Two_Bus_Simul_Util = 0.080193 
issued_two_Eff = 0.226830 
queue_avg = 19.269382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2694
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=389512 n_act=48409 n_pre=48393 n_ref_event=0 n_req=135349 n_rd=108936 n_rd_L2_A=0 n_write=0 n_wr_bk=56283 bw_util=0.2742
n_activity=368128 dram_eff=0.4488
bk0: 7020a 418198i bk1: 6925a 416008i bk2: 6882a 421923i bk3: 6979a 423149i bk4: 6716a 439287i bk5: 6753a 438165i bk6: 6666a 425560i bk7: 6749a 425551i bk8: 6727a 419635i bk9: 6642a 422447i bk10: 7023a 413374i bk11: 6833a 422002i bk12: 6621a 416839i bk13: 6814a 417401i bk14: 6749a 420450i bk15: 6837a 417914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642339
Row_Buffer_Locality_read = 0.737598
Row_Buffer_Locality_write = 0.249460
Bank_Level_Parallism = 8.854794
Bank_Level_Parallism_Col = 5.975557
Bank_Level_Parallism_Ready = 2.249578
write_to_read_ratio_blp_rw_average = 0.524767
GrpLevelPara = 3.021852 

BW Util details:
bwutil = 0.274155 
total_CMD = 602649 
util_bw = 165219 
Wasted_Col = 155158 
Wasted_Row = 20662 
Idle = 261610 

BW Util Bottlenecks: 
RCDc_limit = 172485 
RCDWRc_limit = 82346 
WTRc_limit = 84741 
RTWc_limit = 465162 
CCDLc_limit = 92529 
rwq = 0 
CCDLc_limit_alone = 51808 
WTRc_limit_alone = 77384 
RTWc_limit_alone = 431798 

Commands details: 
total_CMD = 602649 
n_nop = 389512 
Read = 108936 
Write = 0 
L2_Alloc = 0 
L2_WB = 56283 
n_act = 48409 
n_pre = 48393 
n_ref = 0 
n_req = 135349 
total_req = 165219 

Dual Bus Interface Util: 
issued_total_row = 96802 
issued_total_col = 165219 
Row_Bus_Util =  0.160627 
CoL_Bus_Util = 0.274155 
Either_Row_CoL_Bus_Util = 0.353667 
Issued_on_Two_Bus_Simul_Util = 0.081115 
issued_two_Eff = 0.229355 
queue_avg = 19.660887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6609
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=390240 n_act=48062 n_pre=48046 n_ref_event=0 n_req=134814 n_rd=108566 n_rd_L2_A=0 n_write=0 n_wr_bk=56365 bw_util=0.2737
n_activity=368548 dram_eff=0.4475
bk0: 6944a 419369i bk1: 6886a 419561i bk2: 6789a 423715i bk3: 6887a 425921i bk4: 6719a 443373i bk5: 6745a 437285i bk6: 6715a 429485i bk7: 6588a 427819i bk8: 6753a 426466i bk9: 6620a 424197i bk10: 6976a 420494i bk11: 6864a 417175i bk12: 6820a 418066i bk13: 6735a 422886i bk14: 6865a 415839i bk15: 6660a 417807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643494
Row_Buffer_Locality_read = 0.739486
Row_Buffer_Locality_write = 0.246457
Bank_Level_Parallism = 8.758208
Bank_Level_Parallism_Col = 5.931463
Bank_Level_Parallism_Ready = 2.257562
write_to_read_ratio_blp_rw_average = 0.524440
GrpLevelPara = 3.012332 

BW Util details:
bwutil = 0.273677 
total_CMD = 602649 
util_bw = 164931 
Wasted_Col = 154703 
Wasted_Row = 21502 
Idle = 261513 

BW Util Bottlenecks: 
RCDc_limit = 171561 
RCDWRc_limit = 82768 
WTRc_limit = 84595 
RTWc_limit = 460017 
CCDLc_limit = 90893 
rwq = 0 
CCDLc_limit_alone = 50313 
WTRc_limit_alone = 77179 
RTWc_limit_alone = 426853 

Commands details: 
total_CMD = 602649 
n_nop = 390240 
Read = 108566 
Write = 0 
L2_Alloc = 0 
L2_WB = 56365 
n_act = 48062 
n_pre = 48046 
n_ref = 0 
n_req = 134814 
total_req = 164931 

Dual Bus Interface Util: 
issued_total_row = 96108 
issued_total_col = 164931 
Row_Bus_Util =  0.159476 
CoL_Bus_Util = 0.273677 
Either_Row_CoL_Bus_Util = 0.352459 
Issued_on_Two_Bus_Simul_Util = 0.080694 
issued_two_Eff = 0.228945 
queue_avg = 19.301023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.301
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=386861 n_act=49101 n_pre=49085 n_ref_event=0 n_req=137127 n_rd=110426 n_rd_L2_A=0 n_write=0 n_wr_bk=56917 bw_util=0.2777
n_activity=370226 dram_eff=0.452
bk0: 7075a 412093i bk1: 7050a 414685i bk2: 7024a 424428i bk3: 7076a 417965i bk4: 6788a 436449i bk5: 6656a 437218i bk6: 6771a 426024i bk7: 6785a 421899i bk8: 6942a 415124i bk9: 6885a 416518i bk10: 6913a 414922i bk11: 6996a 412382i bk12: 6709a 417786i bk13: 6823a 410377i bk14: 6983a 413258i bk15: 6950a 411066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641930
Row_Buffer_Locality_read = 0.737109
Row_Buffer_Locality_write = 0.248305
Bank_Level_Parallism = 8.999713
Bank_Level_Parallism_Col = 6.061627
Bank_Level_Parallism_Ready = 2.263309
write_to_read_ratio_blp_rw_average = 0.528415
GrpLevelPara = 3.049515 

BW Util details:
bwutil = 0.277679 
total_CMD = 602649 
util_bw = 167343 
Wasted_Col = 154684 
Wasted_Row = 19908 
Idle = 260714 

BW Util Bottlenecks: 
RCDc_limit = 174688 
RCDWRc_limit = 83293 
WTRc_limit = 86146 
RTWc_limit = 481254 
CCDLc_limit = 94079 
rwq = 0 
CCDLc_limit_alone = 51974 
WTRc_limit_alone = 78524 
RTWc_limit_alone = 446771 

Commands details: 
total_CMD = 602649 
n_nop = 386861 
Read = 110426 
Write = 0 
L2_Alloc = 0 
L2_WB = 56917 
n_act = 49101 
n_pre = 49085 
n_ref = 0 
n_req = 137127 
total_req = 167343 

Dual Bus Interface Util: 
issued_total_row = 98186 
issued_total_col = 167343 
Row_Bus_Util =  0.162924 
CoL_Bus_Util = 0.277679 
Either_Row_CoL_Bus_Util = 0.358066 
Issued_on_Two_Bus_Simul_Util = 0.082537 
issued_two_Eff = 0.230509 
queue_avg = 19.969702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9697
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=388834 n_act=48666 n_pre=48650 n_ref_event=0 n_req=135578 n_rd=108973 n_rd_L2_A=0 n_write=0 n_wr_bk=56814 bw_util=0.2751
n_activity=369795 dram_eff=0.4483
bk0: 6965a 417335i bk1: 7116a 415240i bk2: 6780a 424272i bk3: 6902a 423276i bk4: 6620a 438207i bk5: 6775a 434996i bk6: 6789a 429499i bk7: 6712a 425209i bk8: 6640a 419102i bk9: 6734a 421856i bk10: 6983a 417053i bk11: 6984a 416986i bk12: 6782a 414130i bk13: 6717a 415265i bk14: 6787a 414465i bk15: 6687a 415963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641048
Row_Buffer_Locality_read = 0.737440
Row_Buffer_Locality_write = 0.246232
Bank_Level_Parallism = 8.870486
Bank_Level_Parallism_Col = 6.000110
Bank_Level_Parallism_Ready = 2.264586
write_to_read_ratio_blp_rw_average = 0.524303
GrpLevelPara = 3.024083 

BW Util details:
bwutil = 0.275097 
total_CMD = 602649 
util_bw = 165787 
Wasted_Col = 155048 
Wasted_Row = 21323 
Idle = 260491 

BW Util Bottlenecks: 
RCDc_limit = 171952 
RCDWRc_limit = 83523 
WTRc_limit = 86262 
RTWc_limit = 468671 
CCDLc_limit = 91638 
rwq = 0 
CCDLc_limit_alone = 51295 
WTRc_limit_alone = 78914 
RTWc_limit_alone = 435676 

Commands details: 
total_CMD = 602649 
n_nop = 388834 
Read = 108973 
Write = 0 
L2_Alloc = 0 
L2_WB = 56814 
n_act = 48666 
n_pre = 48650 
n_ref = 0 
n_req = 135578 
total_req = 165787 

Dual Bus Interface Util: 
issued_total_row = 97316 
issued_total_col = 165787 
Row_Bus_Util =  0.161480 
CoL_Bus_Util = 0.275097 
Either_Row_CoL_Bus_Util = 0.354792 
Issued_on_Two_Bus_Simul_Util = 0.081786 
issued_two_Eff = 0.230517 
queue_avg = 19.549473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5495
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=384879 n_act=49647 n_pre=49631 n_ref_event=0 n_req=139775 n_rd=112859 n_rd_L2_A=0 n_write=0 n_wr_bk=57203 bw_util=0.2822
n_activity=371663 dram_eff=0.4576
bk0: 7121a 411653i bk1: 7214a 413056i bk2: 7200a 415031i bk3: 7131a 420565i bk4: 6994a 431302i bk5: 6917a 431395i bk6: 6910a 419903i bk7: 6923a 421890i bk8: 7051a 413943i bk9: 6921a 412432i bk10: 7197a 411179i bk11: 7077a 409661i bk12: 6972a 411227i bk13: 7128a 407411i bk14: 6951a 413001i bk15: 7152a 407528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644808
Row_Buffer_Locality_read = 0.739179
Row_Buffer_Locality_write = 0.249108
Bank_Level_Parallism = 9.099285
Bank_Level_Parallism_Col = 6.135638
Bank_Level_Parallism_Ready = 2.279727
write_to_read_ratio_blp_rw_average = 0.525324
GrpLevelPara = 3.073979 

BW Util details:
bwutil = 0.282191 
total_CMD = 602649 
util_bw = 170062 
Wasted_Col = 152927 
Wasted_Row = 21102 
Idle = 258558 

BW Util Bottlenecks: 
RCDc_limit = 173350 
RCDWRc_limit = 81702 
WTRc_limit = 85354 
RTWc_limit = 479690 
CCDLc_limit = 94347 
rwq = 0 
CCDLc_limit_alone = 52301 
WTRc_limit_alone = 77885 
RTWc_limit_alone = 445113 

Commands details: 
total_CMD = 602649 
n_nop = 384879 
Read = 112859 
Write = 0 
L2_Alloc = 0 
L2_WB = 57203 
n_act = 49647 
n_pre = 49631 
n_ref = 0 
n_req = 139775 
total_req = 170062 

Dual Bus Interface Util: 
issued_total_row = 99278 
issued_total_col = 170062 
Row_Bus_Util =  0.164736 
CoL_Bus_Util = 0.282191 
Either_Row_CoL_Bus_Util = 0.361355 
Issued_on_Two_Bus_Simul_Util = 0.085572 
issued_two_Eff = 0.236809 
queue_avg = 21.182096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.1821
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=383139 n_act=50378 n_pre=50362 n_ref_event=0 n_req=141633 n_rd=114295 n_rd_L2_A=0 n_write=0 n_wr_bk=57717 bw_util=0.2854
n_activity=369698 dram_eff=0.4653
bk0: 7184a 407774i bk1: 7251a 407679i bk2: 7037a 409540i bk3: 7297a 411678i bk4: 7103a 429365i bk5: 7105a 424551i bk6: 7001a 412481i bk7: 7039a 414301i bk8: 7060a 405947i bk9: 7149a 407506i bk10: 7337a 402900i bk11: 7193a 403646i bk12: 7074a 403931i bk13: 7082a 404318i bk14: 7142a 405109i bk15: 7241a 403522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644306
Row_Buffer_Locality_read = 0.736078
Row_Buffer_Locality_write = 0.260626
Bank_Level_Parallism = 9.425799
Bank_Level_Parallism_Col = 6.339686
Bank_Level_Parallism_Ready = 2.314618
write_to_read_ratio_blp_rw_average = 0.527550
GrpLevelPara = 3.109248 

BW Util details:
bwutil = 0.285426 
total_CMD = 602649 
util_bw = 172012 
Wasted_Col = 151547 
Wasted_Row = 19093 
Idle = 259997 

BW Util Bottlenecks: 
RCDc_limit = 174988 
RCDWRc_limit = 80991 
WTRc_limit = 86393 
RTWc_limit = 503635 
CCDLc_limit = 96994 
rwq = 0 
CCDLc_limit_alone = 52668 
WTRc_limit_alone = 79071 
RTWc_limit_alone = 466631 

Commands details: 
total_CMD = 602649 
n_nop = 383139 
Read = 114295 
Write = 0 
L2_Alloc = 0 
L2_WB = 57717 
n_act = 50378 
n_pre = 50362 
n_ref = 0 
n_req = 141633 
total_req = 172012 

Dual Bus Interface Util: 
issued_total_row = 100740 
issued_total_col = 172012 
Row_Bus_Util =  0.167162 
CoL_Bus_Util = 0.285426 
Either_Row_CoL_Bus_Util = 0.364242 
Issued_on_Two_Bus_Simul_Util = 0.088347 
issued_two_Eff = 0.242549 
queue_avg = 22.577543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.5775
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=385474 n_act=49520 n_pre=49504 n_ref_event=0 n_req=138504 n_rd=111526 n_rd_L2_A=0 n_write=0 n_wr_bk=57222 bw_util=0.28
n_activity=370096 dram_eff=0.456
bk0: 7186a 406337i bk1: 7032a 411262i bk2: 7019a 416096i bk3: 6937a 418590i bk4: 7057a 431393i bk5: 6880a 431814i bk6: 6842a 416745i bk7: 6797a 421901i bk8: 6902a 410770i bk9: 6897a 414975i bk10: 7144a 410986i bk11: 7028a 413371i bk12: 6865a 412116i bk13: 6983a 413526i bk14: 6843a 410739i bk15: 7114a 411680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642465
Row_Buffer_Locality_read = 0.736815
Row_Buffer_Locality_write = 0.252428
Bank_Level_Parallism = 9.110780
Bank_Level_Parallism_Col = 6.147575
Bank_Level_Parallism_Ready = 2.273704
write_to_read_ratio_blp_rw_average = 0.529413
GrpLevelPara = 3.066600 

BW Util details:
bwutil = 0.280010 
total_CMD = 602649 
util_bw = 168748 
Wasted_Col = 154488 
Wasted_Row = 20158 
Idle = 259255 

BW Util Bottlenecks: 
RCDc_limit = 174366 
RCDWRc_limit = 83411 
WTRc_limit = 84522 
RTWc_limit = 491385 
CCDLc_limit = 94592 
rwq = 0 
CCDLc_limit_alone = 52368 
WTRc_limit_alone = 77247 
RTWc_limit_alone = 456436 

Commands details: 
total_CMD = 602649 
n_nop = 385474 
Read = 111526 
Write = 0 
L2_Alloc = 0 
L2_WB = 57222 
n_act = 49520 
n_pre = 49504 
n_ref = 0 
n_req = 138504 
total_req = 168748 

Dual Bus Interface Util: 
issued_total_row = 99024 
issued_total_col = 168748 
Row_Bus_Util =  0.164315 
CoL_Bus_Util = 0.280010 
Either_Row_CoL_Bus_Util = 0.360367 
Issued_on_Two_Bus_Simul_Util = 0.083958 
issued_two_Eff = 0.232978 
queue_avg = 20.635637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.6356
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=602649 n_nop=386162 n_act=49217 n_pre=49201 n_ref_event=0 n_req=138329 n_rd=111388 n_rd_L2_A=0 n_write=0 n_wr_bk=57181 bw_util=0.2797
n_activity=370427 dram_eff=0.4551
bk0: 7125a 414594i bk1: 7000a 415955i bk2: 7114a 420202i bk3: 7047a 422439i bk4: 6842a 435136i bk5: 6795a 432373i bk6: 6907a 420693i bk7: 6766a 421747i bk8: 6829a 413345i bk9: 6912a 414461i bk10: 7091a 410426i bk11: 7160a 414211i bk12: 6967a 412194i bk13: 6911a 411229i bk14: 6875a 413515i bk15: 7047a 414202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644203
Row_Buffer_Locality_read = 0.738356
Row_Buffer_Locality_write = 0.254927
Bank_Level_Parallism = 9.035238
Bank_Level_Parallism_Col = 6.099999
Bank_Level_Parallism_Ready = 2.269676
write_to_read_ratio_blp_rw_average = 0.524958
GrpLevelPara = 3.051105 

BW Util details:
bwutil = 0.279713 
total_CMD = 602649 
util_bw = 168569 
Wasted_Col = 153591 
Wasted_Row = 20276 
Idle = 260213 

BW Util Bottlenecks: 
RCDc_limit = 172526 
RCDWRc_limit = 83003 
WTRc_limit = 87836 
RTWc_limit = 473428 
CCDLc_limit = 93572 
rwq = 0 
CCDLc_limit_alone = 52200 
WTRc_limit_alone = 80387 
RTWc_limit_alone = 439505 

Commands details: 
total_CMD = 602649 
n_nop = 386162 
Read = 111388 
Write = 0 
L2_Alloc = 0 
L2_WB = 57181 
n_act = 49217 
n_pre = 49201 
n_ref = 0 
n_req = 138329 
total_req = 168569 

Dual Bus Interface Util: 
issued_total_row = 98418 
issued_total_col = 168569 
Row_Bus_Util =  0.163309 
CoL_Bus_Util = 0.279713 
Either_Row_CoL_Bus_Util = 0.359226 
Issued_on_Two_Bus_Simul_Util = 0.083797 
issued_two_Eff = 0.233270 
queue_avg = 20.479340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.4793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188677, Miss = 94084, Miss_rate = 0.499, Pending_hits = 498, Reservation_fails = 387
L2_cache_bank[1]: Access = 189428, Miss = 94271, Miss_rate = 0.498, Pending_hits = 546, Reservation_fails = 129
L2_cache_bank[2]: Access = 188991, Miss = 94379, Miss_rate = 0.499, Pending_hits = 478, Reservation_fails = 0
L2_cache_bank[3]: Access = 188958, Miss = 94102, Miss_rate = 0.498, Pending_hits = 563, Reservation_fails = 202
L2_cache_bank[4]: Access = 188362, Miss = 93928, Miss_rate = 0.499, Pending_hits = 513, Reservation_fails = 25
L2_cache_bank[5]: Access = 188761, Miss = 93642, Miss_rate = 0.496, Pending_hits = 524, Reservation_fails = 0
L2_cache_bank[6]: Access = 187942, Miss = 93818, Miss_rate = 0.499, Pending_hits = 477, Reservation_fails = 0
L2_cache_bank[7]: Access = 188212, Miss = 93616, Miss_rate = 0.497, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[8]: Access = 188156, Miss = 92406, Miss_rate = 0.491, Pending_hits = 537, Reservation_fails = 882
L2_cache_bank[9]: Access = 189142, Miss = 93301, Miss_rate = 0.493, Pending_hits = 551, Reservation_fails = 157
L2_cache_bank[10]: Access = 187766, Miss = 93168, Miss_rate = 0.496, Pending_hits = 546, Reservation_fails = 404
L2_cache_bank[11]: Access = 315321, Miss = 199008, Miss_rate = 0.631, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[12]: Access = 188486, Miss = 93600, Miss_rate = 0.497, Pending_hits = 503, Reservation_fails = 0
L2_cache_bank[13]: Access = 188671, Miss = 94593, Miss_rate = 0.501, Pending_hits = 495, Reservation_fails = 0
L2_cache_bank[14]: Access = 188581, Miss = 93492, Miss_rate = 0.496, Pending_hits = 557, Reservation_fails = 773
L2_cache_bank[15]: Access = 189688, Miss = 95154, Miss_rate = 0.502, Pending_hits = 548, Reservation_fails = 742
L2_cache_bank[16]: Access = 188744, Miss = 93652, Miss_rate = 0.496, Pending_hits = 586, Reservation_fails = 318
L2_cache_bank[17]: Access = 188955, Miss = 93513, Miss_rate = 0.495, Pending_hits = 561, Reservation_fails = 1144
L2_cache_bank[18]: Access = 187983, Miss = 92332, Miss_rate = 0.491, Pending_hits = 514, Reservation_fails = 88
L2_cache_bank[19]: Access = 188432, Miss = 93593, Miss_rate = 0.497, Pending_hits = 502, Reservation_fails = 356
L2_cache_bank[20]: Access = 188605, Miss = 94145, Miss_rate = 0.499, Pending_hits = 650, Reservation_fails = 467
L2_cache_bank[21]: Access = 188384, Miss = 93880, Miss_rate = 0.498, Pending_hits = 616, Reservation_fails = 630
L2_cache_bank[22]: Access = 188138, Miss = 92824, Miss_rate = 0.493, Pending_hits = 494, Reservation_fails = 535
L2_cache_bank[23]: Access = 188324, Miss = 94028, Miss_rate = 0.499, Pending_hits = 536, Reservation_fails = 21
L2_cache_bank[24]: Access = 187804, Miss = 93149, Miss_rate = 0.496, Pending_hits = 529, Reservation_fails = 0
L2_cache_bank[25]: Access = 188594, Miss = 93650, Miss_rate = 0.497, Pending_hits = 569, Reservation_fails = 279
L2_cache_bank[26]: Access = 187570, Miss = 92091, Miss_rate = 0.491, Pending_hits = 485, Reservation_fails = 258
L2_cache_bank[27]: Access = 188056, Miss = 93911, Miss_rate = 0.499, Pending_hits = 565, Reservation_fails = 208
L2_cache_bank[28]: Access = 188281, Miss = 92993, Miss_rate = 0.494, Pending_hits = 587, Reservation_fails = 355
L2_cache_bank[29]: Access = 188305, Miss = 94100, Miss_rate = 0.500, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[30]: Access = 188408, Miss = 93684, Miss_rate = 0.497, Pending_hits = 559, Reservation_fails = 40
L2_cache_bank[31]: Access = 188321, Miss = 94188, Miss_rate = 0.500, Pending_hits = 508, Reservation_fails = 202
L2_cache_bank[32]: Access = 189174, Miss = 95060, Miss_rate = 0.503, Pending_hits = 625, Reservation_fails = 207
L2_cache_bank[33]: Access = 188599, Miss = 93452, Miss_rate = 0.496, Pending_hits = 565, Reservation_fails = 172
L2_cache_bank[34]: Access = 189826, Miss = 95909, Miss_rate = 0.505, Pending_hits = 564, Reservation_fails = 131
L2_cache_bank[35]: Access = 188806, Miss = 93756, Miss_rate = 0.497, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[36]: Access = 188542, Miss = 94146, Miss_rate = 0.499, Pending_hits = 542, Reservation_fails = 1031
L2_cache_bank[37]: Access = 189460, Miss = 95012, Miss_rate = 0.501, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[38]: Access = 188510, Miss = 93899, Miss_rate = 0.498, Pending_hits = 569, Reservation_fails = 9
L2_cache_bank[39]: Access = 189493, Miss = 94215, Miss_rate = 0.497, Pending_hits = 564, Reservation_fails = 58
L2_cache_bank[40]: Access = 189537, Miss = 94434, Miss_rate = 0.498, Pending_hits = 650, Reservation_fails = 328
L2_cache_bank[41]: Access = 188664, Miss = 95095, Miss_rate = 0.504, Pending_hits = 628, Reservation_fails = 36
L2_cache_bank[42]: Access = 189345, Miss = 94524, Miss_rate = 0.499, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[43]: Access = 188785, Miss = 95190, Miss_rate = 0.504, Pending_hits = 628, Reservation_fails = 0
L2_cache_bank[44]: Access = 188518, Miss = 94286, Miss_rate = 0.500, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[45]: Access = 188822, Miss = 94446, Miss_rate = 0.500, Pending_hits = 494, Reservation_fails = 709
L2_cache_bank[46]: Access = 188884, Miss = 94318, Miss_rate = 0.499, Pending_hits = 481, Reservation_fails = 517
L2_cache_bank[47]: Access = 189172, Miss = 94528, Miss_rate = 0.500, Pending_hits = 616, Reservation_fails = 127
L2_cache_bank[48]: Access = 189389, Miss = 94356, Miss_rate = 0.498, Pending_hits = 561, Reservation_fails = 254
L2_cache_bank[49]: Access = 189319, Miss = 94854, Miss_rate = 0.501, Pending_hits = 619, Reservation_fails = 343
L2_cache_bank[50]: Access = 189045, Miss = 94770, Miss_rate = 0.501, Pending_hits = 546, Reservation_fails = 404
L2_cache_bank[51]: Access = 189041, Miss = 94481, Miss_rate = 0.500, Pending_hits = 575, Reservation_fails = 77
L2_cache_bank[52]: Access = 189918, Miss = 95530, Miss_rate = 0.503, Pending_hits = 607, Reservation_fails = 319
L2_cache_bank[53]: Access = 190082, Miss = 95478, Miss_rate = 0.502, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[54]: Access = 189429, Miss = 94530, Miss_rate = 0.499, Pending_hits = 561, Reservation_fails = 124
L2_cache_bank[55]: Access = 190020, Miss = 94561, Miss_rate = 0.498, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[56]: Access = 189810, Miss = 95344, Miss_rate = 0.502, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[57]: Access = 192030, Miss = 97947, Miss_rate = 0.510, Pending_hits = 564, Reservation_fails = 828
L2_cache_bank[58]: Access = 190362, Miss = 95838, Miss_rate = 0.503, Pending_hits = 623, Reservation_fails = 305
L2_cache_bank[59]: Access = 193005, Miss = 98766, Miss_rate = 0.512, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[60]: Access = 190587, Miss = 95934, Miss_rate = 0.503, Pending_hits = 644, Reservation_fails = 0
L2_cache_bank[61]: Access = 190635, Miss = 96187, Miss_rate = 0.505, Pending_hits = 595, Reservation_fails = 108
L2_cache_bank[62]: Access = 189626, Miss = 95408, Miss_rate = 0.503, Pending_hits = 587, Reservation_fails = 187
L2_cache_bank[63]: Access = 190865, Miss = 96461, Miss_rate = 0.505, Pending_hits = 627, Reservation_fails = 16
L2_total_cache_accesses = 12225346
L2_total_cache_misses = 6145010
L2_total_cache_miss_rate = 0.5026
L2_total_cache_pending_hits = 35944
L2_total_cache_reservation_fails = 14892
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4856175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1353957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2111033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32083
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1188217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3861
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 703227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1976793
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8385331
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872098
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14892
L2_cache_data_port_util = 0.128
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=12225346
icnt_total_pkts_simt_to_mem=12225346
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12225346
Req_Network_cycles = 802594
Req_Network_injected_packets_per_cycle =      15.2323 
Req_Network_conflicts_per_cycle =      24.0420
Req_Network_conflicts_per_cycle_util =      30.4617
Req_Bank_Level_Parallism =      19.2996
Req_Network_in_buffer_full_per_cycle =       0.0812
Req_Network_in_buffer_avg_util =      46.2370
Req_Network_out_buffer_full_per_cycle =       0.0867
Req_Network_out_buffer_avg_util =      22.0882

Reply_Network_injected_packets_num = 12225346
Reply_Network_cycles = 802594
Reply_Network_injected_packets_per_cycle =       15.2323
Reply_Network_conflicts_per_cycle =        8.6330
Reply_Network_conflicts_per_cycle_util =      10.8921
Reply_Bank_Level_Parallism =      19.2184
Reply_Network_in_buffer_full_per_cycle =       0.0008
Reply_Network_in_buffer_avg_util =       3.5342
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1904
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 31 min, 29 sec (5489 sec)
gpgpu_simulation_rate = 92093 (inst/sec)
gpgpu_simulation_rate = 146 (cycle/sec)
gpgpu_silicon_slowdown = 7753424x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 56 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 57 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 23: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 23 
gpu_sim_cycle = 10826
gpu_sim_insn = 19007374
gpu_ipc =    1755.7153
gpu_tot_sim_cycle = 813420
gpu_tot_sim_insn = 524510387
gpu_tot_ipc =     644.8211
gpu_tot_issued_cta = 44942
gpu_occupancy = 89.0773% 
gpu_tot_occupancy = 72.9593% 
max_total_param_size = 0
gpu_stall_dramfull = 4405986
gpu_stall_icnt2sh    = 630
partiton_level_parallism =       2.8975
partiton_level_parallism_total  =      15.0681
partiton_level_parallism_util =       8.6844
partiton_level_parallism_util_total  =      19.1676
L2_BW  =     104.9579 GB/Sec
L2_BW_total  =     545.8277 GB/Sec
gpu_total_sim_rate=94234

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 251590, Miss = 143525, Miss_rate = 0.570, Pending_hits = 4491, Reservation_fails = 49163
	L1D_cache_core[1]: Access = 263555, Miss = 146507, Miss_rate = 0.556, Pending_hits = 3795, Reservation_fails = 48892
	L1D_cache_core[2]: Access = 249053, Miss = 140021, Miss_rate = 0.562, Pending_hits = 3908, Reservation_fails = 42912
	L1D_cache_core[3]: Access = 251362, Miss = 143266, Miss_rate = 0.570, Pending_hits = 4468, Reservation_fails = 37293
	L1D_cache_core[4]: Access = 260032, Miss = 141326, Miss_rate = 0.543, Pending_hits = 2926, Reservation_fails = 35989
	L1D_cache_core[5]: Access = 249710, Miss = 140648, Miss_rate = 0.563, Pending_hits = 4098, Reservation_fails = 36223
	L1D_cache_core[6]: Access = 251097, Miss = 141853, Miss_rate = 0.565, Pending_hits = 4287, Reservation_fails = 37232
	L1D_cache_core[7]: Access = 252053, Miss = 145942, Miss_rate = 0.579, Pending_hits = 4998, Reservation_fails = 43611
	L1D_cache_core[8]: Access = 257866, Miss = 145729, Miss_rate = 0.565, Pending_hits = 4358, Reservation_fails = 44111
	L1D_cache_core[9]: Access = 273192, Miss = 152164, Miss_rate = 0.557, Pending_hits = 4114, Reservation_fails = 53127
	L1D_cache_core[10]: Access = 256792, Miss = 147645, Miss_rate = 0.575, Pending_hits = 5121, Reservation_fails = 41633
	L1D_cache_core[11]: Access = 254460, Miss = 143271, Miss_rate = 0.563, Pending_hits = 4022, Reservation_fails = 35794
	L1D_cache_core[12]: Access = 261270, Miss = 145036, Miss_rate = 0.555, Pending_hits = 3754, Reservation_fails = 41621
	L1D_cache_core[13]: Access = 258871, Miss = 143537, Miss_rate = 0.554, Pending_hits = 3557, Reservation_fails = 36914
	L1D_cache_core[14]: Access = 252512, Miss = 143643, Miss_rate = 0.569, Pending_hits = 4601, Reservation_fails = 39897
	L1D_cache_core[15]: Access = 260142, Miss = 144740, Miss_rate = 0.556, Pending_hits = 3840, Reservation_fails = 38913
	L1D_cache_core[16]: Access = 251550, Miss = 143478, Miss_rate = 0.570, Pending_hits = 4530, Reservation_fails = 38314
	L1D_cache_core[17]: Access = 254221, Miss = 143114, Miss_rate = 0.563, Pending_hits = 4231, Reservation_fails = 37286
	L1D_cache_core[18]: Access = 253655, Miss = 147222, Miss_rate = 0.580, Pending_hits = 5340, Reservation_fails = 50628
	L1D_cache_core[19]: Access = 253161, Miss = 143570, Miss_rate = 0.567, Pending_hits = 4353, Reservation_fails = 40435
	L1D_cache_core[20]: Access = 257800, Miss = 145852, Miss_rate = 0.566, Pending_hits = 4384, Reservation_fails = 43045
	L1D_cache_core[21]: Access = 269042, Miss = 148530, Miss_rate = 0.552, Pending_hits = 3811, Reservation_fails = 43275
	L1D_cache_core[22]: Access = 256157, Miss = 144729, Miss_rate = 0.565, Pending_hits = 4252, Reservation_fails = 35591
	L1D_cache_core[23]: Access = 252808, Miss = 144995, Miss_rate = 0.574, Pending_hits = 4865, Reservation_fails = 44338
	L1D_cache_core[24]: Access = 246522, Miss = 140515, Miss_rate = 0.570, Pending_hits = 4414, Reservation_fails = 38414
	L1D_cache_core[25]: Access = 259687, Miss = 145155, Miss_rate = 0.559, Pending_hits = 3948, Reservation_fails = 37003
	L1D_cache_core[26]: Access = 259363, Miss = 145139, Miss_rate = 0.560, Pending_hits = 4089, Reservation_fails = 39796
	L1D_cache_core[27]: Access = 251662, Miss = 143288, Miss_rate = 0.569, Pending_hits = 4508, Reservation_fails = 40777
	L1D_cache_core[28]: Access = 255002, Miss = 145894, Miss_rate = 0.572, Pending_hits = 4742, Reservation_fails = 43238
	L1D_cache_core[29]: Access = 250847, Miss = 142199, Miss_rate = 0.567, Pending_hits = 4276, Reservation_fails = 37367
	L1D_cache_core[30]: Access = 251666, Miss = 143824, Miss_rate = 0.571, Pending_hits = 4877, Reservation_fails = 41440
	L1D_cache_core[31]: Access = 261626, Miss = 146454, Miss_rate = 0.560, Pending_hits = 4075, Reservation_fails = 49526
	L1D_cache_core[32]: Access = 258726, Miss = 144327, Miss_rate = 0.558, Pending_hits = 3917, Reservation_fails = 38309
	L1D_cache_core[33]: Access = 271671, Miss = 148713, Miss_rate = 0.547, Pending_hits = 3414, Reservation_fails = 37449
	L1D_cache_core[34]: Access = 252633, Miss = 141145, Miss_rate = 0.559, Pending_hits = 3833, Reservation_fails = 32317
	L1D_cache_core[35]: Access = 263407, Miss = 147306, Miss_rate = 0.559, Pending_hits = 4124, Reservation_fails = 43846
	L1D_cache_core[36]: Access = 250647, Miss = 143639, Miss_rate = 0.573, Pending_hits = 4718, Reservation_fails = 49876
	L1D_cache_core[37]: Access = 258777, Miss = 147583, Miss_rate = 0.570, Pending_hits = 4834, Reservation_fails = 43990
	L1D_cache_core[38]: Access = 255009, Miss = 144661, Miss_rate = 0.567, Pending_hits = 4534, Reservation_fails = 47613
	L1D_cache_core[39]: Access = 256914, Miss = 147225, Miss_rate = 0.573, Pending_hits = 4756, Reservation_fails = 52785
	L1D_cache_core[40]: Access = 252032, Miss = 144726, Miss_rate = 0.574, Pending_hits = 4871, Reservation_fails = 47361
	L1D_cache_core[41]: Access = 256477, Miss = 146165, Miss_rate = 0.570, Pending_hits = 4654, Reservation_fails = 42151
	L1D_cache_core[42]: Access = 252790, Miss = 143107, Miss_rate = 0.566, Pending_hits = 4464, Reservation_fails = 41922
	L1D_cache_core[43]: Access = 259944, Miss = 149359, Miss_rate = 0.575, Pending_hits = 5061, Reservation_fails = 43236
	L1D_cache_core[44]: Access = 250445, Miss = 141309, Miss_rate = 0.564, Pending_hits = 4152, Reservation_fails = 34043
	L1D_cache_core[45]: Access = 255074, Miss = 145079, Miss_rate = 0.569, Pending_hits = 4564, Reservation_fails = 36749
	L1D_cache_core[46]: Access = 247012, Miss = 138404, Miss_rate = 0.560, Pending_hits = 3911, Reservation_fails = 36760
	L1D_cache_core[47]: Access = 249827, Miss = 141617, Miss_rate = 0.567, Pending_hits = 4296, Reservation_fails = 39359
	L1D_cache_core[48]: Access = 255882, Miss = 146396, Miss_rate = 0.572, Pending_hits = 4695, Reservation_fails = 41836
	L1D_cache_core[49]: Access = 263290, Miss = 147214, Miss_rate = 0.559, Pending_hits = 4016, Reservation_fails = 47852
	L1D_cache_core[50]: Access = 253133, Miss = 145200, Miss_rate = 0.574, Pending_hits = 4760, Reservation_fails = 42326
	L1D_cache_core[51]: Access = 253995, Miss = 146494, Miss_rate = 0.577, Pending_hits = 5067, Reservation_fails = 40186
	L1D_cache_core[52]: Access = 259020, Miss = 147059, Miss_rate = 0.568, Pending_hits = 4586, Reservation_fails = 36660
	L1D_cache_core[53]: Access = 253279, Miss = 142720, Miss_rate = 0.563, Pending_hits = 4095, Reservation_fails = 37854
	L1D_cache_core[54]: Access = 254002, Miss = 144033, Miss_rate = 0.567, Pending_hits = 4351, Reservation_fails = 41228
	L1D_cache_core[55]: Access = 250820, Miss = 143334, Miss_rate = 0.571, Pending_hits = 4451, Reservation_fails = 45063
	L1D_cache_core[56]: Access = 256537, Miss = 146245, Miss_rate = 0.570, Pending_hits = 4783, Reservation_fails = 44551
	L1D_cache_core[57]: Access = 247234, Miss = 142397, Miss_rate = 0.576, Pending_hits = 4735, Reservation_fails = 45765
	L1D_cache_core[58]: Access = 263045, Miss = 148220, Miss_rate = 0.563, Pending_hits = 4350, Reservation_fails = 48026
	L1D_cache_core[59]: Access = 262822, Miss = 144429, Miss_rate = 0.550, Pending_hits = 3314, Reservation_fails = 37326
	L1D_cache_core[60]: Access = 253938, Miss = 142210, Miss_rate = 0.560, Pending_hits = 3899, Reservation_fails = 37127
	L1D_cache_core[61]: Access = 249710, Miss = 141200, Miss_rate = 0.565, Pending_hits = 4222, Reservation_fails = 42377
	L1D_cache_core[62]: Access = 250539, Miss = 143473, Miss_rate = 0.573, Pending_hits = 4635, Reservation_fails = 48400
	L1D_cache_core[63]: Access = 260729, Miss = 145399, Miss_rate = 0.558, Pending_hits = 3871, Reservation_fails = 36765
	L1D_cache_core[64]: Access = 252573, Miss = 144111, Miss_rate = 0.571, Pending_hits = 4563, Reservation_fails = 44889
	L1D_cache_core[65]: Access = 254621, Miss = 144238, Miss_rate = 0.566, Pending_hits = 4344, Reservation_fails = 46245
	L1D_cache_core[66]: Access = 253553, Miss = 143066, Miss_rate = 0.564, Pending_hits = 4243, Reservation_fails = 37030
	L1D_cache_core[67]: Access = 251462, Miss = 144768, Miss_rate = 0.576, Pending_hits = 4985, Reservation_fails = 46873
	L1D_cache_core[68]: Access = 253361, Miss = 143755, Miss_rate = 0.567, Pending_hits = 4508, Reservation_fails = 41990
	L1D_cache_core[69]: Access = 253335, Miss = 146469, Miss_rate = 0.578, Pending_hits = 5065, Reservation_fails = 42646
	L1D_cache_core[70]: Access = 258733, Miss = 146070, Miss_rate = 0.565, Pending_hits = 4403, Reservation_fails = 42636
	L1D_cache_core[71]: Access = 255621, Miss = 143421, Miss_rate = 0.561, Pending_hits = 4106, Reservation_fails = 40245
	L1D_cache_core[72]: Access = 257053, Miss = 144316, Miss_rate = 0.561, Pending_hits = 4292, Reservation_fails = 37682
	L1D_cache_core[73]: Access = 252108, Miss = 143554, Miss_rate = 0.569, Pending_hits = 4642, Reservation_fails = 43014
	L1D_cache_core[74]: Access = 267432, Miss = 149519, Miss_rate = 0.559, Pending_hits = 4186, Reservation_fails = 44028
	L1D_cache_core[75]: Access = 254573, Miss = 146192, Miss_rate = 0.574, Pending_hits = 4932, Reservation_fails = 40581
	L1D_cache_core[76]: Access = 250013, Miss = 142816, Miss_rate = 0.571, Pending_hits = 4500, Reservation_fails = 41888
	L1D_cache_core[77]: Access = 258616, Miss = 149222, Miss_rate = 0.577, Pending_hits = 5255, Reservation_fails = 62803
	L1D_cache_core[78]: Access = 257625, Miss = 145537, Miss_rate = 0.565, Pending_hits = 4488, Reservation_fails = 39902
	L1D_cache_core[79]: Access = 253380, Miss = 142615, Miss_rate = 0.563, Pending_hits = 4095, Reservation_fails = 39961
	L1D_total_cache_accesses = 20451745
	L1D_total_cache_misses = 11572868
	L1D_total_cache_miss_rate = 0.5659
	L1D_total_cache_pending_hits = 349573
	L1D_total_cache_reservation_fails = 3357319
	L1D_cache_data_port_util = 0.162
	L1D_cache_fill_port_util = 0.159
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7848999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 346032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5450839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3299764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2933749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 346032
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 680305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3165119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16925651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872126

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1785858
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1513906
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 57555
ctas_completed 44942, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7476, 7016, 6403, 7507, 6793, 6723, 7360, 6510, 7245, 6804, 6574, 7099, 7238, 6454, 7376, 6904, 6907, 6585, 7044, 7461, 6767, 7211, 7062, 7109, 6780, 7383, 6711, 7181, 6914, 7346, 7031, 7034, 7308, 7358, 6518, 6792, 6954, 6927, 6430, 6516, 6794, 7245, 7022, 6478, 7619, 6826, 6674, 6765, 7100, 7163, 6780, 7454, 7542, 7380, 7419, 7104, 6844, 7517, 7132, 7594, 6974, 6612, 7469, 6887, 
gpgpu_n_tot_thrd_icount = 1150248608
gpgpu_n_tot_w_icount = 35945269
gpgpu_n_stall_shd_mem = 4676640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8384588
gpgpu_n_mem_write_global = 3872126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 42792049
gpgpu_n_store_insn = 8861402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 139062272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4160321
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 516319
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13311005	W0_Idle:11031354	W0_Scoreboard:150849328	W1:6438544	W2:3187173	W3:2161972	W4:1713755	W5:1344296	W6:1024271	W7:768223	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13691700
single_issue_nums: WS0:8989101	WS1:8981938	WS2:8992664	WS3:8981566	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 67076704 {8:8384588,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154885040 {40:3872126,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 335383520 {40:8384588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30977008 {8:3872126,}
maxmflatency = 7393 
max_icnt2mem_latency = 6342 
maxmrqlatency = 3093 
max_icnt2sh_latency = 1547 
averagemflatency = 714 
avg_icnt2mem_latency = 363 
avg_mrq_latency = 115 
avg_icnt2sh_latency = 16 
mrq_lat_table:569707 	285439 	152162 	180254 	338367 	637102 	693378 	830309 	544892 	79170 	1453 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3579402 	3088414 	2838703 	2171448 	493781 	84966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3751977 	1357817 	1065180 	1442612 	1669012 	1883696 	792010 	274920 	19490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6132911 	2029278 	1418121 	1074729 	770127 	525259 	256549 	47454 	1699 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	356 	323 	313 	267 	105 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65        66        65        64        65        65        64        64        64        64        64        64        64        64        65        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[2]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        66        64 
dram[3]:        65        64        65        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        65        64        65        64 
dram[5]:        64        64        65        64        66        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        65        64        64        64        65        64        64        65        64        64        64 
dram[7]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        65        65 
dram[8]:        65        64        64        65        64        65        64        64        65        64        64        64        64        64        64        64 
dram[9]:        64        64        65        64        68        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        65        65        65        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        65        64        65        64        64        64        64        64        64        64        64        64        65        64 
dram[12]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64 
dram[13]:        64        64        64        64        67        66        64        64        65        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        66        64        64        64        64        64        64        64        64        65        64 
dram[15]:        64        64        64        65        65        65        64        64        64        64        64        65        64        64        64        64 
dram[16]:        64        64        65        65        65        64        64        64        64        64        64        65        64        64        64        65 
dram[17]:        64        64        64        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[18]:        65        64        64        64        64        64        64        64        64        64        64        64        65        65        65        65 
dram[19]:        64        64        64        65        67        64        64        64        64        64        64        64        64        65        64        64 
dram[20]:        64        65        64        64        65        65        64        64        64        64        65        64        64        64        65        64 
dram[21]:        64        64        65        65        66        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        67        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        68        65        64        64        64        64        64        64        64        65        65        64 
dram[24]:        64        64        66        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        65        64        64        64        64        64        64        64        65        64        64        65 
dram[26]:        64        64        64        65        65        65        64        64        64        64        64        64        64        64        64        65 
dram[27]:        64        65        64        64        66        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        65        64        65        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        65        65        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        66        64        64        64        64        65        64        64        64        64        65 
maximum service time to same row:
dram[0]:     14907      8637     10105      8510      9364     16959     12220     19815     28999      9693     19054     15618      9869      6710      7757     15348 
dram[1]:     11819     10613     19446      8775      9376     12568     16667     11734     13140     14013     13025     21561     12083     11356     15171      8896 
dram[2]:     15276     15143     19459     16124     12114     19689     18420     14555     13430     22948      9510      8201      9998     12302     13580     11746 
dram[3]:     13721     10079     15088     12742     16052     12517     17580     18334      9923     13263     11027     13411     11023     10265     10096     12934 
dram[4]:     11136     11810     19489      8556      9364     11886     11671     10451     15151     14892     14792     13017      9875     12192     14463      9650 
dram[5]:     11101     15688     10802      9819      9344     17394     20786     15181     17450     16515     13422     17779     11509     10523      9036     11592 
dram[6]:     15238     10522     11815     14362     12536      9887     15198     19378     23649     10099     12067     12834     10565      7663     11581     10789 
dram[7]:      9838     12379     10085     14963     18839      9952     17767     25602     10618     16136     16741     16579     15899     14159     11333      9701 
dram[8]:      8537     11911     14459     11653     15440     13135     15339     16060      8154     11609     21992     14845     11553     11897     13205     10674 
dram[9]:      8100     10316     13495     15991      9376     15200     11832     20154     11811     12778     12432     17245      9975     12888     11910      8606 
dram[10]:      8232     12726     16274     11178     15631     10305     15523     12300     16565     20486     10837     14569      7503     10996     14133     11015 
dram[11]:      8107     11206     15531     18252     16744     11874     19689     12230     10971     14276     15764     13853     11233      7867      9377     15582 
dram[12]:     10945     13818     13922      8552     12264     11262     15258     21402     13218     12027      9201     15344      8401     12351      8952     10413 
dram[13]:      8147      8300     11248     10523     10441     18265     16255     15852     15048     11978     13238     17787     13222     14607     19259     17638 
dram[14]:     11224     12380      9934     14224     11154     19965     10211     14592     12448     12010     15239     12827     11841      7693     11308      9566 
dram[15]:     11629      8399     15213      8918     11442     18337     15185     12187     15433     11954     15770     14422      6702      9005     11388     10453 
dram[16]:      9958     11973     12511     14121     16483      9923     12062     12777     11200     19224     15145     18113     10721     11143      9989     12054 
dram[17]:      9236      9960      8869     16835     13186     15406     17316     11247     18463     13809     16434     20653      8435      8345     11704      9711 
dram[18]:      8756      9591     12014      9419     16380     14113     11537     11886     24212      9887     13560     11011     11138     10416     11000      9365 
dram[19]:     14162     11750      8992     10871     12050     13859     17859     15103     14094     25648     14468     13825      9025     11646     16663     12689 
dram[20]:     10191     12385     10257      8626     19027     18214     12564     14812     13794     14422     14566     13680      8825     12275     18016     10802 
dram[21]:     10776     11794     14275      9694     16096     11097     23918     15322      9538     16780     12833      8294     13962      9429      9630     14876 
dram[22]:      9895     13389     11154     15400     17965     12589     12848     15678     11214     15478     12965     10607      7599     11642     15636     11510 
dram[23]:     14451     10944     11243      9772     15222     11682     11782     16950     14654     15704     12507     15037     13278      9280     10573      8926 
dram[24]:     14139      8288      9635     13010     16819      9371     29040     11533     11327     11927     17717     10022      7683     17547     12081     10867 
dram[25]:     11585     12035     15856     11288     13154     17734     12822     15147     14085     16899      7945     15259      7354      8787     11601     18304 
dram[26]:     10847     13022      8542     11272     18788     11986     12101     12292     15893     15196     16499     18749      9476      9336     13238     10637 
dram[27]:     11144     10884     14897     12934      9372     17332     17024     18883     16261     13368     18226     10714     13492      6777      9789     12465 
dram[28]:      8123      8884     20717     11977      9371     10541     11273     15988     13533     13946     13561     16294     10145     13151      9257      8779 
dram[29]:     11158      9824     12087     10457     13755     13526     20929     24462     15070     10015     13456     12590      8197      8743      8896      8567 
dram[30]:      8502      9623     18268     19620      9299      9348     11545     17811     15148     11152     18975      8942      9455      8939      9952     10522 
dram[31]:      9790     10619     12778     11946     11843     16290     14076     17687     11845     10671     10642     19506     10144      7065     10301     14063 
average row accesses per activate:
dram[0]:  2.706291  2.782139  2.765656  2.769180  2.887273  2.867295  2.747290  2.785787  2.879674  2.779611  2.823041  2.784706  2.804544  2.698408  2.687520  2.745240 
dram[1]:  2.796070  2.737318  2.808669  2.789973  2.840157  2.813499  2.746797  2.755510  2.787347  2.776651  2.802910  2.844816  2.803070  2.813303  2.767092  2.760092 
dram[2]:  2.728473  2.835003  2.859705  2.812458  2.920871  2.952083  2.790440  2.760957  2.811092  2.871732  2.804276  2.860404  2.809379  2.816409  2.736911  2.732242 
dram[3]:  2.749841  2.769693  2.799863  2.845464  2.889815  2.843627  2.730333  2.743063  2.766423  2.804124  2.826087  2.798096  2.770454  2.788878  2.755082  2.721440 
dram[4]:  2.747834  2.800133  2.774908  2.754284  2.761178  2.815341  2.722464  2.795525  2.816017  2.822230  2.726443  2.826524  2.794983  2.722366  2.736582  2.755780 
dram[5]:  2.765862  2.789009  2.809508  2.753633  2.909717  2.809457  2.705724  2.772104  2.789312  2.798651  2.772835  2.838397  2.785738  2.701929  2.806344  2.801049 
dram[6]:  2.794700  2.821779  2.736650  2.831807  2.815817  2.829557  2.730250  2.776762  2.858696  2.836430  2.802502  2.758357  2.789910  2.767275  2.757654  2.803729 
dram[7]:  2.769749  2.788964  2.811733  2.854669  2.862008  2.861247  2.753512  2.721574  2.812164  2.897184  2.757823  2.802927  2.749515  2.710345  2.741707  2.755548 
dram[8]:  2.735577  2.735511  2.856851  2.744456  2.827091  2.885099  2.736575  2.784185  2.790051  2.802224  2.764992  2.748122  2.782295  2.807264  2.792018  2.695736 
dram[9]:  2.807376  2.768828  2.842159  2.770176  2.858096  2.861633  2.754361  2.838834  2.775613  2.823944  2.748240  2.863986  2.744982  2.822014  2.798886  2.732394 
dram[10]:  2.819336  2.870828  2.803384  2.870755  2.860049  2.854248  2.754357  2.793634  2.806864  2.859056  2.790736  2.760554  2.802822  2.759028  2.735783  2.753434 
dram[11]:  2.808295  2.756836  2.724138  2.826010  2.831909  2.847578  2.809229  2.721196  2.859746  2.760052  2.792757  2.798379  2.833277  2.751229  2.801569  2.760724 
dram[12]:  2.790180  2.862817  2.740119  2.778785  2.809104  2.807420  2.726906  2.799110  2.780471  2.801000  2.830749  2.818991  2.776333  2.727659  2.769104  2.723628 
dram[13]:  2.775885  2.820606  2.823912  2.820865  2.827945  2.860373  2.767332  2.739116  2.815258  2.848720  2.806830  2.822688  2.769723  2.824425  2.779907  2.748587 
dram[14]:  2.754019  2.804447  2.799796  2.798028  2.898330  2.870493  2.732530  2.773456  2.793597  2.824043  2.767571  2.829048  2.760554  2.795620  2.737463  2.751810 
dram[15]:  2.794989  2.809602  2.852650  2.843481  2.875944  2.877726  2.711050  2.764428  2.825488  2.859899  2.769779  2.782823  2.772934  2.794773  2.763749  2.725838 
dram[16]:  2.771238  2.790981  2.811156  2.837810  2.845193  2.871228  2.795124  2.811165  2.787858  2.840468  2.719910  2.771587  2.788379  2.752140  2.772434  2.737190 
dram[17]:  2.708140  2.735021  2.822141  2.829302  2.866172  2.870696  2.651569  2.759714  2.804333  2.780072  2.815375  2.776774  2.810345  2.784417  2.744216  2.708805 
dram[18]:  2.776664  2.722419  2.755372  2.804384  2.839916  2.822430  2.766371  2.747844  2.794906  2.838026  2.797680  2.799416  2.740717  2.749092  2.771615  2.746671 
dram[19]:  2.799342  2.744194  2.815834  2.864051  2.890537  2.824392  2.853817  2.791537  2.779320  2.782838  2.792073  2.773961  2.743788  2.770104  2.702189  2.817090 
dram[20]:  2.780612  2.763337  2.735313  2.823311  2.869779  2.845747  2.720922  2.767333  2.778834  2.852871  2.778917  2.836708  2.806590  2.757635  2.691018  2.818845 
dram[21]:  2.767568  2.737936  2.812959  2.836291  2.875269  2.846645  2.745853  2.820504  2.756958  2.775517  2.815370  2.784522  2.794761  2.722097  2.766891  2.716030 
dram[22]:  2.793778  2.768730  2.788378  2.784477  2.859705  2.890771  2.704027  2.729447  2.859744  2.797697  2.791205  2.792005  2.794838  2.804830  2.708530  2.740508 
dram[23]:  2.765815  2.778930  2.794274  2.796487  2.893437  2.845046  2.783657  2.781187  2.782382  2.793024  2.865127  2.789610  2.823161  2.820461  2.786869  2.792552 
dram[24]:  2.788296  2.821904  2.783731  2.818122  2.899178  2.840570  2.728960  2.791135  2.817339  2.845763  2.757623  2.813900  2.728013  2.786736  2.787178  2.781281 
dram[25]:  2.820596  2.793115  2.805695  2.870289  2.855674  2.808540  2.742505  2.825320  2.841291  2.849881  2.847890  2.804433  2.765575  2.784474  2.805990  2.732554 
dram[26]:  2.798666  2.793388  2.905787  2.797554  2.834140  2.838573  2.761194  2.724082  2.827988  2.818123  2.796588  2.772900  2.772044  2.752956  2.794888  2.761331 
dram[27]:  2.798522  2.792073  2.835298  2.777669  2.783897  2.836919  2.831005  2.795156  2.767810  2.834003  2.773537  2.753157  2.787849  2.793228  2.739686  2.736434 
dram[28]:  2.744359  2.826334  2.814862  2.868879  2.849746  2.857978  2.788506  2.890132  2.811567  2.846506  2.832124  2.826378  2.751020  2.803952  2.795543  2.787360 
dram[29]:  2.843423  2.824083  2.793423  2.834288  2.922047  2.814484  2.723539  2.822157  2.831737  2.791563  2.849345  2.769682  2.802702  2.754729  2.803432  2.845695 
dram[30]:  2.811404  2.730232  2.794251  2.804918  2.905802  2.844993  2.721865  2.819006  2.832247  2.826115  2.775365  2.760050  2.763526  2.841079  2.754392  2.850384 
dram[31]:  2.830363  2.810915  2.825469  2.864058  2.944464  2.816684  2.749434  2.774876  2.783548  2.867350  2.817262  2.846694  2.805989  2.748106  2.762679  2.782181 
average row locality = 4312302/1543158 = 2.794466
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6873      6770      6672      6843      6577      6527      6546      6636      6803      6683      6813      6791      6735      6667      6673      6621 
dram[1]:      6971      6761      6765      6689      6629      6569      6615      6545      6783      6766      6821      6945      6857      6802      6732      6658 
dram[2]:      6928      6808      6621      6788      6676      6685      6497      6650      6713      6600      6828      6939      6673      6671      6696      6611 
dram[3]:      6919      6640      6626      6708      6620      6552      6410      6410      6652      6778      6930      6826      6670      6617      6670      6609 
dram[4]:      6879      6761      6685      6484      6592      6540      6601      6622      6524      6484      6679      6768      6670      6697      6618      6779 
dram[5]:      6865      6813      6718      6594      6637      6610      6583      6504      6533      6631      6594      6778      6682      6660      6732      6817 
dram[6]:      7017      6907      6645      6771      6726      6709      6582      6606      6705      6800      6798      6980      6708      6757      6797      6804 
dram[7]:      6902      6903      6844      6865      6681      6746      6686      6578      6667      6832      6760      6944      6731      6880      6779      6704 
dram[8]:      6815      6834      6827      6708      6729      6672      6546      6496      6482      6621      6823      6753      6746      6796      6856      6638 
dram[9]:      6833      6779      6809      6761      6780      6543      6394      6572      6551      6740      6865      6825      6635      6732      6858      6618 
dram[10]:      6972      6879      6689      6799      6778      6651      6663      6424      6671      6836      6810      6918      6623      6630      6822      6687 
dram[11]:      6899      6745      6704      6574      6600      6637      6586      6525      6600      6788      6681      6982      6629      6639      6851      6551 
dram[12]:      6772      6871      6706      6715      6589      6565      6581      6593      6522      6736      6900      6835      6645      6580      6680      6581 
dram[13]:      6811      6834      6658      6749      6536      6590      6578      6512      6581      6728      6678      6779      6523      6615      6670      6571 
dram[14]:      6864      6871      6657      6653      6610      6432      6336      6576      6574      6737      6732      6762      6649      6718      6665      6628 
dram[15]:      6928      6899      6722      6721      6654      6616      6334      6647      6730      6771      6810      6802      6780      6901      6765      6731 
dram[16]:      6953      6799      6722      6775      6819      6798      6735      6619      6634      6769      6845      6793      6716      6662      6846      6948 
dram[17]:      6997      6782      6892      6717      6735      6785      6566      6516      6792      6752      6977      6832      6692      6718      6705      6812 
dram[18]:      6910      6725      6715      6899      6729      6755      6550      6427      6641      6829      6966      6842      6761      6617      6750      6736 
dram[19]:      6854      6753      6684      6878      6791      6470      6760      6464      6735      6776      6890      6786      6779      6790      6696      6728 
dram[20]:      7051      6803      6690      6853      6751      6681      6568      6695      6799      6705      6949      6977      6799      6689      6736      6776 
dram[21]:      6954      6805      6783      6927      6627      6648      6663      6560      6753      6725      6962      6954      6695      6682      6891      6786 
dram[22]:      6982      6766      6702      6800      6746      6630      6496      6565      6789      6793      6822      6870      6854      6884      6791      6598 
dram[23]:      6958      6857      6793      6811      6770      6707      6762      6663      6758      6755      6866      6868      6821      6701      6754      6770 
dram[24]:      7020      6925      6882      6979      6716      6753      6666      6749      6759      6678      7039      6853      6633      6822      6749      6837 
dram[25]:      6944      6890      6789      6887      6719      6745      6715      6588      6777      6656      7016      6896      6836      6748      6885      6668 
dram[26]:      7076      7054      7024      7076      6788      6656      6771      6785      6970      6921      6945      7024      6721      6839      6995      6958 
dram[27]:      6965      7116      6780      6902      6620      6775      6789      6712      6668      6778      6999      7008      6802      6733      6787      6695 
dram[28]:      7121      7214      7200      7131      6994      6917      6910      6923      7083      6945      7225      7097      6976      7132      6951      7152 
dram[29]:      7184      7251      7037      7297      7103      7105      7001      7039      7100      7177      7357      7209      7074      7086      7142      7241 
dram[30]:      7186      7032      7019      6937      7057      6880      6842      6797      6946      6941      7188      7060      6885      6999      6851      7122 
dram[31]:      7125      7000      7114      7047      6842      6795      6907      6766      6865      6932      7119      7184      6971      6927      6887      7047 
total dram reads = 3470369
bank skew: 7357/6334 = 1.16
chip skew: 114403/106383 = 1.08
number of total write accesses:
dram[0]:      3674      3746      3399      3463      3021      3138      3254      3220      3525      3710      3605      3670      3630      3855      3772      3757 
dram[1]:      3756      3647      3396      3396      3030      3013      3251      3273      3461      3671      3580      3681      3786      3812      3751      3793 
dram[2]:      3784      3580      3288      3370      3086      2924      3222      3146      3433      3539      3647      3652      3654      3744      3768      3779 
dram[3]:      3745      3570      3368      3321      3039      3107      3188      3263      3605      3534      3507      3682      3701      3760      3781      3661 
dram[4]:      3653      3654      3460      3413      3055      3030      3208      3139      3447      3589      3599      3631      3674      3780      3679      3627 
dram[5]:      3685      3714      3402      3413      3082      2991      3025      3248      3524      3516      3509      3650      3666      3782      3676      3785 
dram[6]:      3713      3713      3476      3432      3077      3081      3087      3233      3623      3672      3667      3617      3640      3771      3777      3776 
dram[7]:      3717      3778      3548      3406      3068      3138      3181      3272      3584      3587      3619      3631      3844      3754      3784      3720 
dram[8]:      3712      3676      3479      3378      3015      3047      3211      3231      3479      3580      3693      3587      3787      3767      3767      3692 
dram[9]:      3621      3645      3474      3404      3031      3063      3114      3115      3613      3553      3684      3650      3745      3699      3663      3677 
dram[10]:      3699      3705      3446      3305      3108      3068      3188      3189      3531      3585      3614      3544      3692      3832      3722      3737 
dram[11]:      3665      3726      3428      3279      3010      3046      3236      3213      3564      3577      3527      3553      3686      3842      3818      3666 
dram[12]:      3705      3710      3524      3372      3037      3086      3156      3266      3607      3514      3659      3659      3654      3765      3631      3620 
dram[13]:      3607      3756      3468      3228      2997      3055      3269      3168      3502      3635      3694      3652      3689      3789      3769      3631 
dram[14]:      3704      3677      3447      3498      3014      3053      3273      3234      3441      3569      3685      3626      3714      3737      3736      3731 
dram[15]:      3594      3716      3531      3369      3014      3151      3227      3178      3542      3565      3808      3586      3720      3831      3768      3757 
dram[16]:      3802      3646      3520      3418      2993      3021      3218      3200      3615      3630      3555      3657      3756      3720      3803      3773 
dram[17]:      3736      3721      3553      3434      3021      3053      3301      3165      3674      3598      3765      3770      3817      3783      3683      3841 
dram[18]:      3657      3730      3488      3396      3118      3144      3261      3222      3602      3628      3695      3735      3724      3713      3744      3712 
dram[19]:      3540      3761      3484      3433      3092      3146      3228      3228      3548      3538      3669      3633      3712      3783      3644      3739 
dram[20]:      3644      3757      3556      3338      3134      3085      3269      3310      3590      3543      3727      3695      3701      3687      3797      3771 
dram[21]:      3723      3806      3512      3400      3093      3123      3291      3291      3677      3618      3614      3674      3762      3768      3752      3582 
dram[22]:      3706      3674      3468      3371      3035      3066      3217      3187      3563      3598      3744      3705      3669      3755      3827      3747 
dram[23]:      3641      3681      3458      3531      3128      3090      3217      3214      3695      3635      3624      3715      3746      3767      3663      3825 
dram[24]:      3646      3733      3485      3447      3098      3089      3211      3200      3657      3593      3704      3623      3720      3786      3601      3692 
dram[25]:      3798      3718      3432      3422      2990      3106      3146      3238      3541      3544      3627      3666      3837      3808      3736      3771 
dram[26]:      3753      3731      3468      3466      3121      3053      3140      3281      3606      3680      3731      3727      3849      3821      3770      3733 
dram[27]:      3762      3727      3582      3502      3031      3148      3107      3223      3603      3579      3705      3665      3795      3819      3767      3803 
dram[28]:      3756      3733      3520      3431      3130      3077      3243      3299      3667      3694      3685      3767      3767      3921      3640      3876 
dram[29]:      3839      3782      3599      3451      3106      3091      3260      3359      3686      3610      3765      3759      3850      3802      3908      3851 
dram[30]:      3728      3745      3500      3518      3182      3169      3332      3318      3651      3584      3684      3633      3811      3779      3781      3822 
dram[31]:      3739      3777      3501      3447      3102      3091      3261      3292      3687      3666      3791      3684      3943      3749      3718      3741 
total dram writes = 1804503
bank skew: 3943/2924 = 1.35
chip skew: 57718/55616 = 1.04
average mf latency per bank:
dram[0]:       1585      1571      1565      1584      1610      1596      1402      1412      1573      1565      1613      1545      1602      1580      1577      1564
dram[1]:       1575      1602      1589      1602      1603      1606      1404      1414      1575      1581      1636      1580      1578      1603      1580      1568
dram[2]:       1592      1622      1633      1611      1619      1638      1433      1428      1605      1599      1636      1606      1629      1612      1594      1577
dram[3]:       1567      1581      1566      1590      1569      1565      1396      1390      1519      1537      1574      1550      1574      1564      1532      1554
dram[4]:       1570      1550      1566      1581      1572      1588      1405      1390      1541      1562      1597      1572      1586      1572      1576      1576
dram[5]:       1592      1592     25214      1616      1633      1640      1444      1411      1580      1588      1632      1604      1590      1587      1595      1594
dram[6]:       1655      1639      1678      1672      1690      1660      1463      1460      1640      1619      1674      1649      1691      1679      1647      1639
dram[7]:       1759      1712      1755      1772      1799      1726      1520      1522      1694      1709      1760      1728      1739      1702      1707      1721
dram[8]:       1587      1597      1610      1622      1588      1620      1390      1399      1589      1555      1604      1618      1600      1596      1588      1592
dram[9]:       1588      1579      1584      1570      1572      1595      1400      1380      1530      1522      1551      1588      1585      1574      1561      1576
dram[10]:       1649      1657      1677      1692      1680      1678      1478      1471      1613      1613      1681      1677      1696      1671      1648      1642
dram[11]:       1589      1566      1585      1612      1629      1625      1399      1386      1600      1554      1610      1597      1624      1601      1562      1575
dram[12]:       1609      1590      1595      1625      1622      1620      1435      1408      1558      1550      1605      1620      1629      1601      1596      1619
dram[13]:       1607      1575      1613      1630      1643      1641      1408      1423      1585      1553      1615      1614      1622      1605      1559      1593
dram[14]:       1598      1585      1626      1611      1626      1647      1422      1408      1577      1560      1596      1626      1602      1612      1575      1582
dram[15]:       1578      1581      1574      1602      1596      1581      1397      1395      1535      1545      1553      1603      1575      1588      1563      1565
dram[16]:       1630      1665      1626      1663      1660      1643      1456      1461      1607      1615      1669      1650      1671      1651      1594      1626
dram[17]:       1647      1662      1623      1658      1701      1673      1425      1466      1623      1628      1654      1662      1666      1661      1638      1616
dram[18]:       1583      1571      1561      1594      1590      1588      1382      1392      1572      1548      1594      1594      1583      1623      1585      1579
dram[19]:       1660      1632      1640      1659      1637      1630      1414      1437      1585      1615      1645      1640      1666      1629      1615      1625
dram[20]:       1611      1617      1632      1641      1644      1658      1414      1439      1588      1632      1625      1634      1663      1629      1605      1602
dram[21]:       1630      1626      1642      1677      1682      1654      1426      1468      1611      1645      1680      1665      1677      1675      1636      1661
dram[22]:       1559      1569      1608      1591      1586      1593      1370      1407      1532      1540      1569      1569      1564      1568      1550      1574
dram[23]:       1639      1644      1647      1629      1645      1657      1432      1454      1619      1597      1667      1653      1670      1667      1632      1628
dram[24]:       1676      1649      1678      1687      1672      1692      1484      1473      1633      1645      1660      1702      1710      1686      1684      1657
dram[25]:       1625      1628      1648      1657      1645      1630      1453      1466      1620      1632      1636      1638      1628      1644      1628      1617
dram[26]:       1622      1631      1643      1653      1667      1650      1437      1461      1633      1627      1633      1662      1665      1653      1638      1627
dram[27]:       1612      1607      1641      1623      1661      1650      1468      1436      1606      1618      1620      1635      1634      1658      1597      1627
dram[28]:       1659      1674      1661      1679      1687      1703      1501      1497      1631      1689      1669      1680      1706      1668      1708      1655
dram[29]:       2000      2009      2023      2050      2059      2047      1791      1769      1962      1969      1979      1982      2021      2025      2032      1995
dram[30]:       1692      1664      1676      1723      1688      1711      1488      1507      1675      1669      1683      1692      1703      1709      1690      1685
dram[31]:       1708      1685      1718      1690      1732      1746      1511      1540      1686      1711      1703      1725      1705      1748      1720      1714
maximum mf latency per bank:
dram[0]:       6740      6619      6036      6486      6020      6072      6415      5836      5902      6064      6214      5987      6163      6640      6414      6244
dram[1]:       6007      6288      5581      6315      5824      5818      5424      5670      5627      6123      5855      5709      6099      5804      6213      5945
dram[2]:       6217      6482      5795      5993      6441      6030      5751      5991      6120      6021      6123      6389      6534      6111      6808      6366
dram[3]:       6315      6298      6013      6157      5781      5757      5482      5751      5867      5781      5641      5855      5907      6150      6220      6219
dram[4]:       6485      6443      5988      6632      6093      6044      6256      6259      6513      6176      6787      6077      6171      6003      6084      6840
dram[5]:       5941      6396      6449      6391      6283      6138      6030      6348      6524      6062      6381      6372      6285      6099      6107      6742
dram[6]:       6420      6349      5932      6208      6420      5823      5944      5834      6078      6189      6166      5847      6054      6172      6085      5992
dram[7]:       6341      6433      6378      6424      6480      5955      6072      6257      6293      6155      6229      6034      6507      6035      6422      6176
dram[8]:       6290      6232      6032      6136      5945      6151      6467      6176      5882      5780      6240      5991      6267      6467      6556      6649
dram[9]:       6279      6432      6247      6310      6029      6427      6576      6177      6218      5997      6182      6164      6335      6741      6635      6375
dram[10]:       6888      6964      6614      6364      5697      6636      6518      6106      6269      6273      6231      6323      6338      6423      6515      6489
dram[11]:       6229      6543      6816      6383      5981      6308      5907      6007      6370      5981      6069      6208      6426      6384      6451      6575
dram[12]:       6279      6470      6287      6476      6529      6530      6175      5917      6133      5741      6065      6141      5977      6451      6727      6130
dram[13]:       6183      6617      6064      6077      6446      5900      6055      5818      5970      5892      6016      5979      6243      6247      6453      6127
dram[14]:       6137      6870      6013      6404      6721      6116      6217      6262      6108      5986      6157      6256      5980      6447      6871      6750
dram[15]:       6233      7172      6153      6700      6170      6213      6273      6406      6560      6202      5985      6440      6544      6821      6688      6405
dram[16]:       6621      6574      6325      6092      6024      5866      6330      6164      5993      6083      5785      6541      6001      5890      6447      6301
dram[17]:       6383      6926      6867      5979      6795      6073      6525      6529      6186      6377      6352      6492      6498      6245      6565      6311
dram[18]:       6440      7064      6717      6686      6705      6672      6449      6329      6264      6274      6477      6104      6859      6235      6663      6855
dram[19]:       6645      7393      6422      6429      6023      6303      6102      6291      5686      6344      6212      6260      6487      6240      6786      6446
dram[20]:       6347      6721      6268      5948      5941      6361      5907      6034      6227      6315      6309      6199      6615      6374      6881      6613
dram[21]:       6179      6949      6373      6189      6330      5952      6018      6062      6108      6428      6282      6122      6524      6522      6747      6127
dram[22]:       6304      6301      6678      6237      6168      6136      5759      5772      5796      6080      6123      6071      6305      6284      6667      6864
dram[23]:       6585      6460      6039      5771      6114      5869      6101      5624      5970      5897      6021      6030      6203      6431      6000      6554
dram[24]:       6446      6580      6421      6180      6130      6117      6533      6246      5890      6458      6595      6280      6239      6539      5855      6778
dram[25]:       6461      6477      6446      6295      6318      6550      6506      6571      6017      6343      5860      6095      6464      6276      6099      6435
dram[26]:       6416      5919      6133      5988      5904      6044      6259      5722      6291      6189      6107      5850      6380      5949      6428      6178
dram[27]:       6017      6190      6006      6233      5962      6340      5926      6221      6342      6110      6274      6078      6099      6364      6294      6179
dram[28]:       6602      6542      6489      6741      6325      6085      6337      6246      6345      6314      6066      6258      6594      6303      6720      6520
dram[29]:       6535      6343      5956      6159      6011      6171      5984      6386      6485      6242      6236      6239      6328      6158      6724      6458
dram[30]:       6643      5951      5872      6121      6279      6118      6424      5892      5828      6127      5776      5985      6231      6163      6325      6502
dram[31]:       6968      6879      6805      6399      6990      6223      6880      6405      6925      6320      6404      6416      6507      6714      6854      6931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=399158 n_act=47985 n_pre=47969 n_ref_event=0 n_req=133410 n_rd=107230 n_rd_L2_A=0 n_write=0 n_wr_bk=56439 bw_util=0.268
n_activity=368666 dram_eff=0.4439
bk0: 6873a 428904i bk1: 6770a 425860i bk2: 6672a 437817i bk3: 6843a 432448i bk4: 6577a 451204i bk5: 6527a 450144i bk6: 6546a 438477i bk7: 6636a 439488i bk8: 6803a 434483i bk9: 6683a 429151i bk10: 6813a 432860i bk11: 6791a 433038i bk12: 6735a 432598i bk13: 6667a 421509i bk14: 6673a 424961i bk15: 6621a 428161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640319
Row_Buffer_Locality_read = 0.735466
Row_Buffer_Locality_write = 0.250611
Bank_Level_Parallism = 8.695851
Bank_Level_Parallism_Col = 5.868820
Bank_Level_Parallism_Ready = 2.255338
write_to_read_ratio_blp_rw_average = 0.522017
GrpLevelPara = 3.001155 

BW Util details:
bwutil = 0.267968 
total_CMD = 610778 
util_bw = 163669 
Wasted_Col = 156472 
Wasted_Row = 20798 
Idle = 269839 

BW Util Bottlenecks: 
RCDc_limit = 173486 
RCDWRc_limit = 82074 
WTRc_limit = 84470 
RTWc_limit = 452015 
CCDLc_limit = 89016 
rwq = 0 
CCDLc_limit_alone = 50740 
WTRc_limit_alone = 77261 
RTWc_limit_alone = 420948 

Commands details: 
total_CMD = 610778 
n_nop = 399158 
Read = 107230 
Write = 0 
L2_Alloc = 0 
L2_WB = 56439 
n_act = 47985 
n_pre = 47969 
n_ref = 0 
n_req = 133410 
total_req = 163669 

Dual Bus Interface Util: 
issued_total_row = 95954 
issued_total_col = 163669 
Row_Bus_Util =  0.157101 
CoL_Bus_Util = 0.267968 
Either_Row_CoL_Bus_Util = 0.346476 
Issued_on_Two_Bus_Simul_Util = 0.078593 
issued_two_Eff = 0.226836 
queue_avg = 18.523264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5233
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=398532 n_act=47995 n_pre=47979 n_ref_event=0 n_req=133901 n_rd=107908 n_rd_L2_A=0 n_write=0 n_wr_bk=56297 bw_util=0.2688
n_activity=370148 dram_eff=0.4436
bk0: 6971a 428498i bk1: 6761a 428918i bk2: 6765a 437877i bk3: 6689a 435589i bk4: 6629a 448332i bk5: 6569a 450146i bk6: 6615a 435020i bk7: 6545a 436060i bk8: 6783a 434782i bk9: 6766a 423922i bk10: 6821a 429038i bk11: 6945a 427343i bk12: 6857a 428364i bk13: 6802a 424811i bk14: 6732a 427511i bk15: 6658a 427404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641564
Row_Buffer_Locality_read = 0.737285
Row_Buffer_Locality_write = 0.244181
Bank_Level_Parallism = 8.710899
Bank_Level_Parallism_Col = 5.911872
Bank_Level_Parallism_Ready = 2.268524
write_to_read_ratio_blp_rw_average = 0.524674
GrpLevelPara = 3.001763 

BW Util details:
bwutil = 0.268846 
total_CMD = 610778 
util_bw = 164205 
Wasted_Col = 156940 
Wasted_Row = 21269 
Idle = 268364 

BW Util Bottlenecks: 
RCDc_limit = 173500 
RCDWRc_limit = 82778 
WTRc_limit = 82855 
RTWc_limit = 463655 
CCDLc_limit = 90381 
rwq = 0 
CCDLc_limit_alone = 50942 
WTRc_limit_alone = 75788 
RTWc_limit_alone = 431283 

Commands details: 
total_CMD = 610778 
n_nop = 398532 
Read = 107908 
Write = 0 
L2_Alloc = 0 
L2_WB = 56297 
n_act = 47995 
n_pre = 47979 
n_ref = 0 
n_req = 133901 
total_req = 164205 

Dual Bus Interface Util: 
issued_total_row = 95974 
issued_total_col = 164205 
Row_Bus_Util =  0.157134 
CoL_Bus_Util = 0.268846 
Either_Row_CoL_Bus_Util = 0.347501 
Issued_on_Two_Bus_Simul_Util = 0.078479 
issued_two_Eff = 0.225837 
queue_avg = 18.694441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=400184 n_act=47270 n_pre=47254 n_ref_event=0 n_req=133152 n_rd=107384 n_rd_L2_A=0 n_write=0 n_wr_bk=55616 bw_util=0.2669
n_activity=369796 dram_eff=0.4408
bk0: 6928a 425303i bk1: 6808a 432270i bk2: 6621a 441127i bk3: 6788a 437913i bk4: 6676a 449957i bk5: 6685a 454349i bk6: 6497a 440134i bk7: 6650a 439240i bk8: 6713a 433568i bk9: 6600a 437722i bk10: 6828a 428017i bk11: 6939a 433373i bk12: 6673a 435062i bk13: 6671a 431958i bk14: 6696a 429174i bk15: 6611a 428592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644992
Row_Buffer_Locality_read = 0.740157
Row_Buffer_Locality_write = 0.248409
Bank_Level_Parallism = 8.576637
Bank_Level_Parallism_Col = 5.841194
Bank_Level_Parallism_Ready = 2.242546
write_to_read_ratio_blp_rw_average = 0.521376
GrpLevelPara = 2.982354 

BW Util details:
bwutil = 0.266873 
total_CMD = 610778 
util_bw = 163000 
Wasted_Col = 156843 
Wasted_Row = 21531 
Idle = 269404 

BW Util Bottlenecks: 
RCDc_limit = 171082 
RCDWRc_limit = 81751 
WTRc_limit = 85490 
RTWc_limit = 451297 
CCDLc_limit = 90681 
rwq = 0 
CCDLc_limit_alone = 51009 
WTRc_limit_alone = 78126 
RTWc_limit_alone = 418989 

Commands details: 
total_CMD = 610778 
n_nop = 400184 
Read = 107384 
Write = 0 
L2_Alloc = 0 
L2_WB = 55616 
n_act = 47270 
n_pre = 47254 
n_ref = 0 
n_req = 133152 
total_req = 163000 

Dual Bus Interface Util: 
issued_total_row = 94524 
issued_total_col = 163000 
Row_Bus_Util =  0.154760 
CoL_Bus_Util = 0.266873 
Either_Row_CoL_Bus_Util = 0.344796 
Issued_on_Two_Bus_Simul_Util = 0.076836 
issued_two_Eff = 0.222846 
queue_avg = 18.170536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1705
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=400260 n_act=47588 n_pre=47572 n_ref_event=0 n_req=132615 n_rd=106637 n_rd_L2_A=0 n_write=0 n_wr_bk=55832 bw_util=0.266
n_activity=371117 dram_eff=0.4378
bk0: 6919a 426301i bk1: 6640a 433411i bk2: 6626a 438351i bk3: 6708a 440541i bk4: 6620a 453680i bk5: 6552a 448380i bk6: 6410a 438973i bk7: 6410a 438512i bk8: 6652a 433006i bk9: 6778a 436366i bk10: 6930a 432199i bk11: 6826a 432925i bk12: 6670a 432040i bk13: 6617a 431162i bk14: 6670a 428834i bk15: 6609a 427821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641157
Row_Buffer_Locality_read = 0.737455
Row_Buffer_Locality_write = 0.245862
Bank_Level_Parallism = 8.565798
Bank_Level_Parallism_Col = 5.804144
Bank_Level_Parallism_Ready = 2.254547
write_to_read_ratio_blp_rw_average = 0.523344
GrpLevelPara = 2.968603 

BW Util details:
bwutil = 0.266003 
total_CMD = 610778 
util_bw = 162469 
Wasted_Col = 157929 
Wasted_Row = 21959 
Idle = 268421 

BW Util Bottlenecks: 
RCDc_limit = 172292 
RCDWRc_limit = 83030 
WTRc_limit = 82977 
RTWc_limit = 449546 
CCDLc_limit = 88526 
rwq = 0 
CCDLc_limit_alone = 50293 
WTRc_limit_alone = 76203 
RTWc_limit_alone = 418087 

Commands details: 
total_CMD = 610778 
n_nop = 400260 
Read = 106637 
Write = 0 
L2_Alloc = 0 
L2_WB = 55832 
n_act = 47588 
n_pre = 47572 
n_ref = 0 
n_req = 132615 
total_req = 162469 

Dual Bus Interface Util: 
issued_total_row = 95160 
issued_total_col = 162469 
Row_Bus_Util =  0.155801 
CoL_Bus_Util = 0.266003 
Either_Row_CoL_Bus_Util = 0.344672 
Issued_on_Two_Bus_Simul_Util = 0.077133 
issued_two_Eff = 0.223786 
queue_avg = 18.096626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0966
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=400234 n_act=47660 n_pre=47644 n_ref_event=0 n_req=132145 n_rd=106383 n_rd_L2_A=0 n_write=0 n_wr_bk=55638 bw_util=0.2653
n_activity=369969 dram_eff=0.4379
bk0: 6879a 430404i bk1: 6761a 433789i bk2: 6685a 437641i bk3: 6484a 439836i bk4: 6592a 447589i bk5: 6540a 448251i bk6: 6601a 440085i bk7: 6622a 442408i bk8: 6524a 440168i bk9: 6484a 436132i bk10: 6679a 433810i bk11: 6768a 436508i bk12: 6670a 433713i bk13: 6697a 429606i bk14: 6618a 433204i bk15: 6779a 431787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639336
Row_Buffer_Locality_read = 0.735559
Row_Buffer_Locality_write = 0.241984
Bank_Level_Parallism = 8.494545
Bank_Level_Parallism_Col = 5.734758
Bank_Level_Parallism_Ready = 2.218823
write_to_read_ratio_blp_rw_average = 0.519130
GrpLevelPara = 2.961268 

BW Util details:
bwutil = 0.265270 
total_CMD = 610778 
util_bw = 162021 
Wasted_Col = 159063 
Wasted_Row = 21449 
Idle = 268245 

BW Util Bottlenecks: 
RCDc_limit = 174518 
RCDWRc_limit = 83221 
WTRc_limit = 86421 
RTWc_limit = 442018 
CCDLc_limit = 88534 
rwq = 0 
CCDLc_limit_alone = 50477 
WTRc_limit_alone = 78882 
RTWc_limit_alone = 411500 

Commands details: 
total_CMD = 610778 
n_nop = 400234 
Read = 106383 
Write = 0 
L2_Alloc = 0 
L2_WB = 55638 
n_act = 47660 
n_pre = 47644 
n_ref = 0 
n_req = 132145 
total_req = 162021 

Dual Bus Interface Util: 
issued_total_row = 95304 
issued_total_col = 162021 
Row_Bus_Util =  0.156037 
CoL_Bus_Util = 0.265270 
Either_Row_CoL_Bus_Util = 0.344714 
Issued_on_Two_Bus_Simul_Util = 0.076592 
issued_two_Eff = 0.222191 
queue_avg = 17.680132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6801
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=400659 n_act=47582 n_pre=47566 n_ref_event=0 n_req=132622 n_rd=106751 n_rd_L2_A=0 n_write=0 n_wr_bk=55668 bw_util=0.2659
n_activity=376230 dram_eff=0.4317
bk0: 6865a 428742i bk1: 6813a 427145i bk2: 6718a 438153i bk3: 6594a 439963i bk4: 6637a 447991i bk5: 6610a 450798i bk6: 6583a 442202i bk7: 6504a 439088i bk8: 6533a 437244i bk9: 6631a 435671i bk10: 6594a 436577i bk11: 6778a 430971i bk12: 6682a 432112i bk13: 6660a 426199i bk14: 6732a 433980i bk15: 6817a 428591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641221
Row_Buffer_Locality_read = 0.736920
Row_Buffer_Locality_write = 0.246338
Bank_Level_Parallism = 8.576489
Bank_Level_Parallism_Col = 5.815586
Bank_Level_Parallism_Ready = 2.247791
write_to_read_ratio_blp_rw_average = 0.522472
GrpLevelPara = 2.979014 

BW Util details:
bwutil = 0.265922 
total_CMD = 610778 
util_bw = 162419 
Wasted_Col = 157409 
Wasted_Row = 21762 
Idle = 269188 

BW Util Bottlenecks: 
RCDc_limit = 172858 
RCDWRc_limit = 82335 
WTRc_limit = 83378 
RTWc_limit = 452153 
CCDLc_limit = 88742 
rwq = 0 
CCDLc_limit_alone = 49775 
WTRc_limit_alone = 76470 
RTWc_limit_alone = 420094 

Commands details: 
total_CMD = 610778 
n_nop = 400659 
Read = 106751 
Write = 0 
L2_Alloc = 0 
L2_WB = 55668 
n_act = 47582 
n_pre = 47566 
n_ref = 0 
n_req = 132622 
total_req = 162419 

Dual Bus Interface Util: 
issued_total_row = 95148 
issued_total_col = 162419 
Row_Bus_Util =  0.155782 
CoL_Bus_Util = 0.265922 
Either_Row_CoL_Bus_Util = 0.344019 
Issued_on_Two_Bus_Simul_Util = 0.077685 
issued_two_Eff = 0.225815 
queue_avg = 17.959021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.959
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=398178 n_act=48198 n_pre=48182 n_ref_event=0 n_req=134671 n_rd=108312 n_rd_L2_A=0 n_write=0 n_wr_bk=56355 bw_util=0.2696
n_activity=371320 dram_eff=0.4435
bk0: 7017a 427231i bk1: 6907a 426287i bk2: 6645a 430449i bk3: 6771a 435281i bk4: 6726a 445138i bk5: 6709a 445729i bk6: 6582a 438692i bk7: 6606a 435563i bk8: 6705a 433293i bk9: 6800a 427869i bk10: 6798a 429976i bk11: 6980a 428071i bk12: 6708a 428848i bk13: 6757a 428861i bk14: 6797a 427351i bk15: 6804a 427687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642106
Row_Buffer_Locality_read = 0.738422
Row_Buffer_Locality_write = 0.246330
Bank_Level_Parallism = 8.736527
Bank_Level_Parallism_Col = 5.907659
Bank_Level_Parallism_Ready = 2.253317
write_to_read_ratio_blp_rw_average = 0.524593
GrpLevelPara = 3.005478 

BW Util details:
bwutil = 0.269602 
total_CMD = 610778 
util_bw = 164667 
Wasted_Col = 156366 
Wasted_Row = 21299 
Idle = 268446 

BW Util Bottlenecks: 
RCDc_limit = 172215 
RCDWRc_limit = 82890 
WTRc_limit = 84551 
RTWc_limit = 459070 
CCDLc_limit = 92150 
rwq = 0 
CCDLc_limit_alone = 51462 
WTRc_limit_alone = 77053 
RTWc_limit_alone = 425880 

Commands details: 
total_CMD = 610778 
n_nop = 398178 
Read = 108312 
Write = 0 
L2_Alloc = 0 
L2_WB = 56355 
n_act = 48198 
n_pre = 48182 
n_ref = 0 
n_req = 134671 
total_req = 164667 

Dual Bus Interface Util: 
issued_total_row = 96380 
issued_total_col = 164667 
Row_Bus_Util =  0.157799 
CoL_Bus_Util = 0.269602 
Either_Row_CoL_Bus_Util = 0.348081 
Issued_on_Two_Bus_Simul_Util = 0.079320 
issued_two_Eff = 0.227879 
queue_avg = 18.722683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7227
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=397491 n_act=48356 n_pre=48340 n_ref_event=0 n_req=134883 n_rd=108502 n_rd_L2_A=0 n_write=0 n_wr_bk=56631 bw_util=0.2704
n_activity=368897 dram_eff=0.4476
bk0: 6902a 427138i bk1: 6903a 423580i bk2: 6844a 432400i bk3: 6865a 434694i bk4: 6681a 446538i bk5: 6746a 442264i bk6: 6686a 435871i bk7: 6578a 435248i bk8: 6667a 431053i bk9: 6832a 431792i bk10: 6760a 428715i bk11: 6944a 430737i bk12: 6731a 425791i bk13: 6880a 424006i bk14: 6779a 426346i bk15: 6704a 428443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641497
Row_Buffer_Locality_read = 0.737636
Row_Buffer_Locality_write = 0.246086
Bank_Level_Parallism = 8.783284
Bank_Level_Parallism_Col = 5.932879
Bank_Level_Parallism_Ready = 2.255685
write_to_read_ratio_blp_rw_average = 0.525700
GrpLevelPara = 3.012805 

BW Util details:
bwutil = 0.270365 
total_CMD = 610778 
util_bw = 165133 
Wasted_Col = 156131 
Wasted_Row = 20603 
Idle = 268911 

BW Util Bottlenecks: 
RCDc_limit = 173142 
RCDWRc_limit = 83107 
WTRc_limit = 83605 
RTWc_limit = 468003 
CCDLc_limit = 92082 
rwq = 0 
CCDLc_limit_alone = 51444 
WTRc_limit_alone = 76362 
RTWc_limit_alone = 434608 

Commands details: 
total_CMD = 610778 
n_nop = 397491 
Read = 108502 
Write = 0 
L2_Alloc = 0 
L2_WB = 56631 
n_act = 48356 
n_pre = 48340 
n_ref = 0 
n_req = 134883 
total_req = 165133 

Dual Bus Interface Util: 
issued_total_row = 96696 
issued_total_col = 165133 
Row_Bus_Util =  0.158316 
CoL_Bus_Util = 0.270365 
Either_Row_CoL_Bus_Util = 0.349205 
Issued_on_Two_Bus_Simul_Util = 0.079476 
issued_two_Eff = 0.227590 
queue_avg = 18.936831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9368
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=399250 n_act=48017 n_pre=48001 n_ref_event=0 n_req=133457 n_rd=107342 n_rd_L2_A=0 n_write=0 n_wr_bk=56101 bw_util=0.2676
n_activity=368358 dram_eff=0.4437
bk0: 6815a 426378i bk1: 6834a 427849i bk2: 6827a 434161i bk3: 6708a 435230i bk4: 6729a 449324i bk5: 6672a 448496i bk6: 6546a 439462i bk7: 6496a 438732i bk8: 6482a 435352i bk9: 6621a 433669i bk10: 6823a 428295i bk11: 6753a 431811i bk12: 6746a 430474i bk13: 6796a 425448i bk14: 6856a 429172i bk15: 6638a 426359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640206
Row_Buffer_Locality_read = 0.736245
Row_Buffer_Locality_write = 0.245453
Bank_Level_Parallism = 8.688537
Bank_Level_Parallism_Col = 5.865832
Bank_Level_Parallism_Ready = 2.253324
write_to_read_ratio_blp_rw_average = 0.524562
GrpLevelPara = 2.999368 

BW Util details:
bwutil = 0.267598 
total_CMD = 610778 
util_bw = 163443 
Wasted_Col = 157119 
Wasted_Row = 20772 
Idle = 269444 

BW Util Bottlenecks: 
RCDc_limit = 173917 
RCDWRc_limit = 83200 
WTRc_limit = 83319 
RTWc_limit = 457488 
CCDLc_limit = 89732 
rwq = 0 
CCDLc_limit_alone = 50761 
WTRc_limit_alone = 76354 
RTWc_limit_alone = 425482 

Commands details: 
total_CMD = 610778 
n_nop = 399250 
Read = 107342 
Write = 0 
L2_Alloc = 0 
L2_WB = 56101 
n_act = 48017 
n_pre = 48001 
n_ref = 0 
n_req = 133457 
total_req = 163443 

Dual Bus Interface Util: 
issued_total_row = 96018 
issued_total_col = 163443 
Row_Bus_Util =  0.157206 
CoL_Bus_Util = 0.267598 
Either_Row_CoL_Bus_Util = 0.346326 
Issued_on_Two_Bus_Simul_Util = 0.078479 
issued_two_Eff = 0.226604 
queue_avg = 18.510063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5101
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=399846 n_act=47600 n_pre=47584 n_ref_event=0 n_req=133275 n_rd=107295 n_rd_L2_A=0 n_write=0 n_wr_bk=55751 bw_util=0.2669
n_activity=369204 dram_eff=0.4416
bk0: 6833a 431859i bk1: 6779a 431751i bk2: 6809a 433719i bk3: 6761a 438167i bk4: 6780a 450354i bk5: 6543a 451065i bk6: 6394a 445612i bk7: 6572a 440720i bk8: 6551a 428795i bk9: 6740a 434282i bk10: 6865a 426567i bk11: 6825a 429249i bk12: 6635a 428681i bk13: 6732a 432562i bk14: 6858a 431851i bk15: 6618a 426892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642844
Row_Buffer_Locality_read = 0.739149
Row_Buffer_Locality_write = 0.245112
Bank_Level_Parallism = 8.607285
Bank_Level_Parallism_Col = 5.830321
Bank_Level_Parallism_Ready = 2.237295
write_to_read_ratio_blp_rw_average = 0.526892
GrpLevelPara = 2.987797 

BW Util details:
bwutil = 0.266948 
total_CMD = 610778 
util_bw = 163046 
Wasted_Col = 157885 
Wasted_Row = 21058 
Idle = 268789 

BW Util Bottlenecks: 
RCDc_limit = 172492 
RCDWRc_limit = 82917 
WTRc_limit = 85301 
RTWc_limit = 456266 
CCDLc_limit = 91372 
rwq = 0 
CCDLc_limit_alone = 51072 
WTRc_limit_alone = 77872 
RTWc_limit_alone = 423395 

Commands details: 
total_CMD = 610778 
n_nop = 399846 
Read = 107295 
Write = 0 
L2_Alloc = 0 
L2_WB = 55751 
n_act = 47600 
n_pre = 47584 
n_ref = 0 
n_req = 133275 
total_req = 163046 

Dual Bus Interface Util: 
issued_total_row = 95184 
issued_total_col = 163046 
Row_Bus_Util =  0.155841 
CoL_Bus_Util = 0.266948 
Either_Row_CoL_Bus_Util = 0.345350 
Issued_on_Two_Bus_Simul_Util = 0.077439 
issued_two_Eff = 0.224233 
queue_avg = 18.184227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1842
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=399118 n_act=47733 n_pre=47717 n_ref_event=0 n_req=133894 n_rd=107852 n_rd_L2_A=0 n_write=0 n_wr_bk=55965 bw_util=0.2682
n_activity=369993 dram_eff=0.4428
bk0: 6972a 427064i bk1: 6879a 428753i bk2: 6689a 435713i bk3: 6799a 439190i bk4: 6778a 446638i bk5: 6651a 450208i bk6: 6663a 435540i bk7: 6424a 443702i bk8: 6671a 430923i bk9: 6836a 430307i bk10: 6810a 429844i bk11: 6918a 429839i bk12: 6623a 430660i bk13: 6630a 428700i bk14: 6822a 425263i bk15: 6687a 426683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643502
Row_Buffer_Locality_read = 0.738874
Row_Buffer_Locality_write = 0.248522
Bank_Level_Parallism = 8.682504
Bank_Level_Parallism_Col = 5.864430
Bank_Level_Parallism_Ready = 2.245072
write_to_read_ratio_blp_rw_average = 0.527498
GrpLevelPara = 3.001685 

BW Util details:
bwutil = 0.268210 
total_CMD = 610778 
util_bw = 163817 
Wasted_Col = 157269 
Wasted_Row = 20672 
Idle = 269020 

BW Util Bottlenecks: 
RCDc_limit = 172892 
RCDWRc_limit = 83423 
WTRc_limit = 84276 
RTWc_limit = 464124 
CCDLc_limit = 92045 
rwq = 0 
CCDLc_limit_alone = 52021 
WTRc_limit_alone = 77140 
RTWc_limit_alone = 431236 

Commands details: 
total_CMD = 610778 
n_nop = 399118 
Read = 107852 
Write = 0 
L2_Alloc = 0 
L2_WB = 55965 
n_act = 47733 
n_pre = 47717 
n_ref = 0 
n_req = 133894 
total_req = 163817 

Dual Bus Interface Util: 
issued_total_row = 95450 
issued_total_col = 163817 
Row_Bus_Util =  0.156276 
CoL_Bus_Util = 0.268210 
Either_Row_CoL_Bus_Util = 0.346542 
Issued_on_Two_Bus_Simul_Util = 0.077945 
issued_two_Eff = 0.224922 
queue_avg = 18.918747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9187
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=400041 n_act=47620 n_pre=47604 n_ref_event=0 n_req=132948 n_rd=106991 n_rd_L2_A=0 n_write=0 n_wr_bk=55836 bw_util=0.2666
n_activity=370575 dram_eff=0.4394
bk0: 6899a 429710i bk1: 6745a 428061i bk2: 6704a 434242i bk3: 6574a 441685i bk4: 6600a 452278i bk5: 6637a 449876i bk6: 6586a 440365i bk7: 6525a 439335i bk8: 6600a 434559i bk9: 6788a 427577i bk10: 6681a 435829i bk11: 6982a 431537i bk12: 6629a 432644i bk13: 6639a 427815i bk14: 6851a 428489i bk15: 6551a 434144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641815
Row_Buffer_Locality_read = 0.737548
Row_Buffer_Locality_write = 0.247217
Bank_Level_Parallism = 8.584033
Bank_Level_Parallism_Col = 5.828122
Bank_Level_Parallism_Ready = 2.255437
write_to_read_ratio_blp_rw_average = 0.521360
GrpLevelPara = 2.978787 

BW Util details:
bwutil = 0.266589 
total_CMD = 610778 
util_bw = 162827 
Wasted_Col = 157569 
Wasted_Row = 21780 
Idle = 268602 

BW Util Bottlenecks: 
RCDc_limit = 172556 
RCDWRc_limit = 82392 
WTRc_limit = 84266 
RTWc_limit = 449717 
CCDLc_limit = 89785 
rwq = 0 
CCDLc_limit_alone = 50352 
WTRc_limit_alone = 77058 
RTWc_limit_alone = 417492 

Commands details: 
total_CMD = 610778 
n_nop = 400041 
Read = 106991 
Write = 0 
L2_Alloc = 0 
L2_WB = 55836 
n_act = 47620 
n_pre = 47604 
n_ref = 0 
n_req = 132948 
total_req = 162827 

Dual Bus Interface Util: 
issued_total_row = 95224 
issued_total_col = 162827 
Row_Bus_Util =  0.155906 
CoL_Bus_Util = 0.266589 
Either_Row_CoL_Bus_Util = 0.345030 
Issued_on_Two_Bus_Simul_Util = 0.077465 
issued_two_Eff = 0.224517 
queue_avg = 18.205313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2053
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=399921 n_act=47797 n_pre=47781 n_ref_event=0 n_req=133049 n_rd=106871 n_rd_L2_A=0 n_write=0 n_wr_bk=55965 bw_util=0.2666
n_activity=370245 dram_eff=0.4398
bk0: 6772a 428401i bk1: 6871a 432988i bk2: 6706a 434515i bk3: 6715a 437316i bk4: 6589a 448889i bk5: 6565a 450982i bk6: 6581a 437856i bk7: 6593a 436820i bk8: 6522a 432553i bk9: 6736a 435295i bk10: 6900a 430023i bk11: 6835a 430994i bk12: 6645a 433710i bk13: 6580a 428558i bk14: 6680a 430704i bk15: 6581a 430443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640756
Row_Buffer_Locality_read = 0.737038
Row_Buffer_Locality_write = 0.247689
Bank_Level_Parallism = 8.613812
Bank_Level_Parallism_Col = 5.833530
Bank_Level_Parallism_Ready = 2.247083
write_to_read_ratio_blp_rw_average = 0.523215
GrpLevelPara = 2.989937 

BW Util details:
bwutil = 0.266604 
total_CMD = 610778 
util_bw = 162836 
Wasted_Col = 157304 
Wasted_Row = 21805 
Idle = 268833 

BW Util Bottlenecks: 
RCDc_limit = 172315 
RCDWRc_limit = 83532 
WTRc_limit = 85157 
RTWc_limit = 453787 
CCDLc_limit = 88929 
rwq = 0 
CCDLc_limit_alone = 49561 
WTRc_limit_alone = 77892 
RTWc_limit_alone = 421684 

Commands details: 
total_CMD = 610778 
n_nop = 399921 
Read = 106871 
Write = 0 
L2_Alloc = 0 
L2_WB = 55965 
n_act = 47797 
n_pre = 47781 
n_ref = 0 
n_req = 133049 
total_req = 162836 

Dual Bus Interface Util: 
issued_total_row = 95578 
issued_total_col = 162836 
Row_Bus_Util =  0.156486 
CoL_Bus_Util = 0.266604 
Either_Row_CoL_Bus_Util = 0.345227 
Issued_on_Two_Bus_Simul_Util = 0.077863 
issued_two_Eff = 0.225541 
queue_avg = 18.349459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3495
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=401050 n_act=47229 n_pre=47213 n_ref_event=0 n_req=132376 n_rd=106413 n_rd_L2_A=0 n_write=0 n_wr_bk=55909 bw_util=0.2658
n_activity=367040 dram_eff=0.4422
bk0: 6811a 430703i bk1: 6834a 429534i bk2: 6658a 439496i bk3: 6749a 444922i bk4: 6536a 453716i bk5: 6590a 447287i bk6: 6578a 436189i bk7: 6512a 440382i bk8: 6581a 439114i bk9: 6728a 430804i bk10: 6678a 431896i bk11: 6779a 433349i bk12: 6523a 435973i bk13: 6615a 432044i bk14: 6670a 430604i bk15: 6571a 430432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643221
Row_Buffer_Locality_read = 0.739336
Row_Buffer_Locality_write = 0.249278
Bank_Level_Parallism = 8.575397
Bank_Level_Parallism_Col = 5.811762
Bank_Level_Parallism_Ready = 2.236253
write_to_read_ratio_blp_rw_average = 0.524164
GrpLevelPara = 2.984238 

BW Util details:
bwutil = 0.265763 
total_CMD = 610778 
util_bw = 162322 
Wasted_Col = 156668 
Wasted_Row = 21330 
Idle = 270458 

BW Util Bottlenecks: 
RCDc_limit = 170009 
RCDWRc_limit = 82771 
WTRc_limit = 82160 
RTWc_limit = 451860 
CCDLc_limit = 89704 
rwq = 0 
CCDLc_limit_alone = 50791 
WTRc_limit_alone = 75181 
RTWc_limit_alone = 419926 

Commands details: 
total_CMD = 610778 
n_nop = 401050 
Read = 106413 
Write = 0 
L2_Alloc = 0 
L2_WB = 55909 
n_act = 47229 
n_pre = 47213 
n_ref = 0 
n_req = 132376 
total_req = 162322 

Dual Bus Interface Util: 
issued_total_row = 94442 
issued_total_col = 162322 
Row_Bus_Util =  0.154626 
CoL_Bus_Util = 0.265763 
Either_Row_CoL_Bus_Util = 0.343378 
Issued_on_Two_Bus_Simul_Util = 0.077010 
issued_two_Eff = 0.224271 
queue_avg = 17.957434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9574
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=400627 n_act=47462 n_pre=47446 n_ref_event=0 n_req=132517 n_rd=106464 n_rd_L2_A=0 n_write=0 n_wr_bk=56139 bw_util=0.2662
n_activity=369151 dram_eff=0.4405
bk0: 6864a 429999i bk1: 6871a 430290i bk2: 6657a 436991i bk3: 6653a 437016i bk4: 6610a 451152i bk5: 6432a 450036i bk6: 6336a 439086i bk7: 6576a 437219i bk8: 6574a 436177i bk9: 6737a 433429i bk10: 6732a 427413i bk11: 6762a 435330i bk12: 6649a 430042i bk13: 6718a 429442i bk14: 6665a 429204i bk15: 6628a 428937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641842
Row_Buffer_Locality_read = 0.739048
Row_Buffer_Locality_write = 0.244617
Bank_Level_Parallism = 8.615981
Bank_Level_Parallism_Col = 5.856560
Bank_Level_Parallism_Ready = 2.268359
write_to_read_ratio_blp_rw_average = 0.524356
GrpLevelPara = 2.984297 

BW Util details:
bwutil = 0.266223 
total_CMD = 610778 
util_bw = 162603 
Wasted_Col = 157348 
Wasted_Row = 21647 
Idle = 269180 

BW Util Bottlenecks: 
RCDc_limit = 170606 
RCDWRc_limit = 83285 
WTRc_limit = 84209 
RTWc_limit = 457070 
CCDLc_limit = 90161 
rwq = 0 
CCDLc_limit_alone = 50497 
WTRc_limit_alone = 76788 
RTWc_limit_alone = 424827 

Commands details: 
total_CMD = 610778 
n_nop = 400627 
Read = 106464 
Write = 0 
L2_Alloc = 0 
L2_WB = 56139 
n_act = 47462 
n_pre = 47446 
n_ref = 0 
n_req = 132517 
total_req = 162603 

Dual Bus Interface Util: 
issued_total_row = 94908 
issued_total_col = 162603 
Row_Bus_Util =  0.155389 
CoL_Bus_Util = 0.266223 
Either_Row_CoL_Bus_Util = 0.344071 
Issued_on_Two_Bus_Simul_Util = 0.077540 
issued_two_Eff = 0.225362 
queue_avg = 18.367542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3675
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=398759 n_act=47824 n_pre=47808 n_ref_event=0 n_req=133932 n_rd=107811 n_rd_L2_A=0 n_write=0 n_wr_bk=56357 bw_util=0.2688
n_activity=369609 dram_eff=0.4442
bk0: 6928a 432039i bk1: 6899a 430724i bk2: 6722a 439244i bk3: 6721a 441299i bk4: 6654a 450763i bk5: 6616a 442876i bk6: 6334a 441608i bk7: 6647a 437085i bk8: 6730a 432990i bk9: 6771a 436710i bk10: 6810a 427919i bk11: 6802a 432311i bk12: 6780a 429122i bk13: 6901a 426077i bk14: 6765a 429559i bk15: 6731a 427679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642923
Row_Buffer_Locality_read = 0.739099
Row_Buffer_Locality_write = 0.245971
Bank_Level_Parallism = 8.631074
Bank_Level_Parallism_Col = 5.831223
Bank_Level_Parallism_Ready = 2.246138
write_to_read_ratio_blp_rw_average = 0.522570
GrpLevelPara = 2.990516 

BW Util details:
bwutil = 0.268785 
total_CMD = 610778 
util_bw = 164168 
Wasted_Col = 156365 
Wasted_Row = 21067 
Idle = 269178 

BW Util Bottlenecks: 
RCDc_limit = 171251 
RCDWRc_limit = 82235 
WTRc_limit = 84643 
RTWc_limit = 447214 
CCDLc_limit = 88601 
rwq = 0 
CCDLc_limit_alone = 50355 
WTRc_limit_alone = 77431 
RTWc_limit_alone = 416180 

Commands details: 
total_CMD = 610778 
n_nop = 398759 
Read = 107811 
Write = 0 
L2_Alloc = 0 
L2_WB = 56357 
n_act = 47824 
n_pre = 47808 
n_ref = 0 
n_req = 133932 
total_req = 164168 

Dual Bus Interface Util: 
issued_total_row = 95632 
issued_total_col = 164168 
Row_Bus_Util =  0.156574 
CoL_Bus_Util = 0.268785 
Either_Row_CoL_Bus_Util = 0.347129 
Issued_on_Two_Bus_Simul_Util = 0.078230 
issued_two_Eff = 0.225362 
queue_avg = 18.269678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2697
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=398189 n_act=48211 n_pre=48195 n_ref_event=0 n_req=134650 n_rd=108433 n_rd_L2_A=0 n_write=0 n_wr_bk=56327 bw_util=0.2698
n_activity=367144 dram_eff=0.4488
bk0: 6953a 423186i bk1: 6799a 430855i bk2: 6722a 431388i bk3: 6775a 436915i bk4: 6819a 441954i bk5: 6798a 444029i bk6: 6735a 439409i bk7: 6619a 438751i bk8: 6634a 428548i bk9: 6769a 430944i bk10: 6845a 428808i bk11: 6793a 425813i bk12: 6716a 428138i bk13: 6662a 430706i bk14: 6846a 425369i bk15: 6948a 421656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641953
Row_Buffer_Locality_read = 0.737534
Row_Buffer_Locality_write = 0.246634
Bank_Level_Parallism = 8.808746
Bank_Level_Parallism_Col = 5.942051
Bank_Level_Parallism_Ready = 2.256476
write_to_read_ratio_blp_rw_average = 0.522784
GrpLevelPara = 3.010482 

BW Util details:
bwutil = 0.269754 
total_CMD = 610778 
util_bw = 164760 
Wasted_Col = 155556 
Wasted_Row = 20326 
Idle = 270136 

BW Util Bottlenecks: 
RCDc_limit = 172750 
RCDWRc_limit = 82432 
WTRc_limit = 85542 
RTWc_limit = 459919 
CCDLc_limit = 92001 
rwq = 0 
CCDLc_limit_alone = 51894 
WTRc_limit_alone = 78055 
RTWc_limit_alone = 427299 

Commands details: 
total_CMD = 610778 
n_nop = 398189 
Read = 108433 
Write = 0 
L2_Alloc = 0 
L2_WB = 56327 
n_act = 48211 
n_pre = 48195 
n_ref = 0 
n_req = 134650 
total_req = 164760 

Dual Bus Interface Util: 
issued_total_row = 96406 
issued_total_col = 164760 
Row_Bus_Util =  0.157841 
CoL_Bus_Util = 0.269754 
Either_Row_CoL_Bus_Util = 0.348063 
Issued_on_Two_Bus_Simul_Util = 0.079533 
issued_two_Eff = 0.228502 
queue_avg = 18.917603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9176
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=397413 n_act=48598 n_pre=48582 n_ref_event=0 n_req=134990 n_rd=108270 n_rd_L2_A=0 n_write=0 n_wr_bk=56915 bw_util=0.2705
n_activity=369971 dram_eff=0.4465
bk0: 6997a 422950i bk1: 6782a 425001i bk2: 6892a 434235i bk3: 6717a 438265i bk4: 6735a 448158i bk5: 6785a 448659i bk6: 6566a 432306i bk7: 6516a 437020i bk8: 6792a 428546i bk9: 6752a 426868i bk10: 6977a 424193i bk11: 6832a 425560i bk12: 6692a 426585i bk13: 6718a 430217i bk14: 6705a 429618i bk15: 6812a 423085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639988
Row_Buffer_Locality_read = 0.736557
Row_Buffer_Locality_write = 0.248690
Bank_Level_Parallism = 8.778144
Bank_Level_Parallism_Col = 5.910155
Bank_Level_Parallism_Ready = 2.245743
write_to_read_ratio_blp_rw_average = 0.522298
GrpLevelPara = 3.008751 

BW Util details:
bwutil = 0.270450 
total_CMD = 610778 
util_bw = 165185 
Wasted_Col = 155990 
Wasted_Row = 21286 
Idle = 268317 

BW Util Bottlenecks: 
RCDc_limit = 172350 
RCDWRc_limit = 83368 
WTRc_limit = 85535 
RTWc_limit = 456650 
CCDLc_limit = 91130 
rwq = 0 
CCDLc_limit_alone = 51358 
WTRc_limit_alone = 78101 
RTWc_limit_alone = 424312 

Commands details: 
total_CMD = 610778 
n_nop = 397413 
Read = 108270 
Write = 0 
L2_Alloc = 0 
L2_WB = 56915 
n_act = 48598 
n_pre = 48582 
n_ref = 0 
n_req = 134990 
total_req = 165185 

Dual Bus Interface Util: 
issued_total_row = 97180 
issued_total_col = 165185 
Row_Bus_Util =  0.159109 
CoL_Bus_Util = 0.270450 
Either_Row_CoL_Bus_Util = 0.349333 
Issued_on_Two_Bus_Simul_Util = 0.080226 
issued_two_Eff = 0.229653 
queue_avg = 19.039856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0399
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=398041 n_act=48278 n_pre=48262 n_ref_event=0 n_req=134174 n_rd=107852 n_rd_L2_A=0 n_write=0 n_wr_bk=56569 bw_util=0.2692
n_activity=370257 dram_eff=0.4441
bk0: 6910a 428863i bk1: 6725a 424072i bk2: 6715a 432788i bk3: 6899a 434831i bk4: 6729a 445117i bk5: 6755a 443762i bk6: 6550a 440752i bk7: 6427a 439640i bk8: 6641a 431021i bk9: 6829a 430025i bk10: 6966a 427873i bk11: 6842a 426893i bk12: 6761a 428677i bk13: 6617a 430141i bk14: 6750a 428669i bk15: 6736a 427533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640184
Row_Buffer_Locality_read = 0.735870
Row_Buffer_Locality_write = 0.248119
Bank_Level_Parallism = 8.702926
Bank_Level_Parallism_Col = 5.876077
Bank_Level_Parallism_Ready = 2.256768
write_to_read_ratio_blp_rw_average = 0.523193
GrpLevelPara = 2.999325 

BW Util details:
bwutil = 0.269199 
total_CMD = 610778 
util_bw = 164421 
Wasted_Col = 157857 
Wasted_Row = 20821 
Idle = 267679 

BW Util Bottlenecks: 
RCDc_limit = 174263 
RCDWRc_limit = 83055 
WTRc_limit = 85946 
RTWc_limit = 457696 
CCDLc_limit = 90423 
rwq = 0 
CCDLc_limit_alone = 50938 
WTRc_limit_alone = 78746 
RTWc_limit_alone = 425411 

Commands details: 
total_CMD = 610778 
n_nop = 398041 
Read = 107852 
Write = 0 
L2_Alloc = 0 
L2_WB = 56569 
n_act = 48278 
n_pre = 48262 
n_ref = 0 
n_req = 134174 
total_req = 164421 

Dual Bus Interface Util: 
issued_total_row = 96540 
issued_total_col = 164421 
Row_Bus_Util =  0.158061 
CoL_Bus_Util = 0.269199 
Either_Row_CoL_Bus_Util = 0.348305 
Issued_on_Two_Bus_Simul_Util = 0.078955 
issued_two_Eff = 0.226684 
queue_avg = 18.598509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5985
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=398758 n_act=47949 n_pre=47933 n_ref_event=0 n_req=134038 n_rd=107834 n_rd_L2_A=0 n_write=0 n_wr_bk=56178 bw_util=0.2685
n_activity=368566 dram_eff=0.445
bk0: 6854a 431846i bk1: 6753a 425404i bk2: 6684a 436261i bk3: 6878a 437374i bk4: 6791a 447470i bk5: 6470a 448192i bk6: 6760a 438269i bk7: 6464a 436892i bk8: 6735a 432972i bk9: 6776a 429884i bk10: 6890a 431594i bk11: 6786a 429060i bk12: 6779a 426379i bk13: 6790a 427696i bk14: 6696a 429829i bk15: 6728a 429117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642273
Row_Buffer_Locality_read = 0.738691
Row_Buffer_Locality_write = 0.245497
Bank_Level_Parallism = 8.696426
Bank_Level_Parallism_Col = 5.875473
Bank_Level_Parallism_Ready = 2.246037
write_to_read_ratio_blp_rw_average = 0.527032
GrpLevelPara = 2.999067 

BW Util details:
bwutil = 0.268530 
total_CMD = 610778 
util_bw = 164012 
Wasted_Col = 156672 
Wasted_Row = 20634 
Idle = 269460 

BW Util Bottlenecks: 
RCDc_limit = 172086 
RCDWRc_limit = 83226 
WTRc_limit = 84936 
RTWc_limit = 459455 
CCDLc_limit = 91756 
rwq = 0 
CCDLc_limit_alone = 51486 
WTRc_limit_alone = 77604 
RTWc_limit_alone = 426517 

Commands details: 
total_CMD = 610778 
n_nop = 398758 
Read = 107834 
Write = 0 
L2_Alloc = 0 
L2_WB = 56178 
n_act = 47949 
n_pre = 47933 
n_ref = 0 
n_req = 134038 
total_req = 164012 

Dual Bus Interface Util: 
issued_total_row = 95882 
issued_total_col = 164012 
Row_Bus_Util =  0.156983 
CoL_Bus_Util = 0.268530 
Either_Row_CoL_Bus_Util = 0.347131 
Issued_on_Two_Bus_Simul_Util = 0.078382 
issued_two_Eff = 0.225799 
queue_avg = 18.721685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7217
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=397404 n_act=48361 n_pre=48345 n_ref_event=0 n_req=134842 n_rd=108522 n_rd_L2_A=0 n_write=0 n_wr_bk=56604 bw_util=0.2704
n_activity=369400 dram_eff=0.447
bk0: 7051a 430829i bk1: 6803a 425135i bk2: 6690a 426608i bk3: 6853a 438828i bk4: 6751a 442137i bk5: 6681a 447537i bk6: 6568a 436164i bk7: 6695a 434022i bk8: 6799a 429605i bk9: 6705a 434818i bk10: 6949a 425099i bk11: 6977a 426747i bk12: 6799a 427052i bk13: 6689a 430742i bk14: 6736a 420860i bk15: 6776a 426946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641351
Row_Buffer_Locality_read = 0.737638
Row_Buffer_Locality_write = 0.244339
Bank_Level_Parallism = 8.780630
Bank_Level_Parallism_Col = 5.916711
Bank_Level_Parallism_Ready = 2.257161
write_to_read_ratio_blp_rw_average = 0.527180
GrpLevelPara = 3.010234 

BW Util details:
bwutil = 0.270354 
total_CMD = 610778 
util_bw = 165126 
Wasted_Col = 156763 
Wasted_Row = 20246 
Idle = 268643 

BW Util Bottlenecks: 
RCDc_limit = 172973 
RCDWRc_limit = 83197 
WTRc_limit = 83071 
RTWc_limit = 462869 
CCDLc_limit = 90796 
rwq = 0 
CCDLc_limit_alone = 51081 
WTRc_limit_alone = 75891 
RTWc_limit_alone = 430334 

Commands details: 
total_CMD = 610778 
n_nop = 397404 
Read = 108522 
Write = 0 
L2_Alloc = 0 
L2_WB = 56604 
n_act = 48361 
n_pre = 48345 
n_ref = 0 
n_req = 134842 
total_req = 165126 

Dual Bus Interface Util: 
issued_total_row = 96706 
issued_total_col = 165126 
Row_Bus_Util =  0.158332 
CoL_Bus_Util = 0.270354 
Either_Row_CoL_Bus_Util = 0.349348 
Issued_on_Two_Bus_Simul_Util = 0.079338 
issued_two_Eff = 0.227104 
queue_avg = 18.798361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7984
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=397522 n_act=48456 n_pre=48440 n_ref_event=0 n_req=134934 n_rd=108415 n_rd_L2_A=0 n_write=0 n_wr_bk=56686 bw_util=0.2703
n_activity=368678 dram_eff=0.4478
bk0: 6954a 425696i bk1: 6805a 426556i bk2: 6783a 429817i bk3: 6927a 436621i bk4: 6627a 448572i bk5: 6648a 451573i bk6: 6663a 436476i bk7: 6560a 438027i bk8: 6753a 426398i bk9: 6725a 428974i bk10: 6962a 430944i bk11: 6954a 424706i bk12: 6695a 428471i bk13: 6682a 424747i bk14: 6891a 424761i bk15: 6786a 426595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640891
Row_Buffer_Locality_read = 0.736346
Row_Buffer_Locality_write = 0.250650
Bank_Level_Parallism = 8.776014
Bank_Level_Parallism_Col = 5.894741
Bank_Level_Parallism_Ready = 2.249156
write_to_read_ratio_blp_rw_average = 0.523845
GrpLevelPara = 3.007686 

BW Util details:
bwutil = 0.270313 
total_CMD = 610778 
util_bw = 165101 
Wasted_Col = 156191 
Wasted_Row = 20372 
Idle = 269114 

BW Util Bottlenecks: 
RCDc_limit = 173410 
RCDWRc_limit = 83527 
WTRc_limit = 83927 
RTWc_limit = 460238 
CCDLc_limit = 90042 
rwq = 0 
CCDLc_limit_alone = 50989 
WTRc_limit_alone = 76900 
RTWc_limit_alone = 428212 

Commands details: 
total_CMD = 610778 
n_nop = 397522 
Read = 108415 
Write = 0 
L2_Alloc = 0 
L2_WB = 56686 
n_act = 48456 
n_pre = 48440 
n_ref = 0 
n_req = 134934 
total_req = 165101 

Dual Bus Interface Util: 
issued_total_row = 96896 
issued_total_col = 165101 
Row_Bus_Util =  0.158644 
CoL_Bus_Util = 0.270313 
Either_Row_CoL_Bus_Util = 0.349155 
Issued_on_Two_Bus_Simul_Util = 0.079801 
issued_two_Eff = 0.228556 
queue_avg = 18.982342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9823
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=398210 n_act=48217 n_pre=48201 n_ref_event=0 n_req=134384 n_rd=108088 n_rd_L2_A=0 n_write=0 n_wr_bk=56332 bw_util=0.2692
n_activity=368927 dram_eff=0.4457
bk0: 6982a 428705i bk1: 6766a 429539i bk2: 6702a 434236i bk3: 6800a 435690i bk4: 6746a 443571i bk5: 6630a 448865i bk6: 6496a 435907i bk7: 6565a 438831i bk8: 6789a 433262i bk9: 6793a 430729i bk10: 6822a 429833i bk11: 6870a 429610i bk12: 6854a 430553i bk13: 6884a 432759i bk14: 6791a 419166i bk15: 6598a 430360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641200
Row_Buffer_Locality_read = 0.736927
Row_Buffer_Locality_write = 0.247718
Bank_Level_Parallism = 8.696691
Bank_Level_Parallism_Col = 5.860453
Bank_Level_Parallism_Ready = 2.239904
write_to_read_ratio_blp_rw_average = 0.522080
GrpLevelPara = 3.001651 

BW Util details:
bwutil = 0.269198 
total_CMD = 610778 
util_bw = 164420 
Wasted_Col = 157061 
Wasted_Row = 20628 
Idle = 268669 

BW Util Bottlenecks: 
RCDc_limit = 173218 
RCDWRc_limit = 82945 
WTRc_limit = 84771 
RTWc_limit = 455211 
CCDLc_limit = 90445 
rwq = 0 
CCDLc_limit_alone = 50969 
WTRc_limit_alone = 77367 
RTWc_limit_alone = 423139 

Commands details: 
total_CMD = 610778 
n_nop = 398210 
Read = 108088 
Write = 0 
L2_Alloc = 0 
L2_WB = 56332 
n_act = 48217 
n_pre = 48201 
n_ref = 0 
n_req = 134384 
total_req = 164420 

Dual Bus Interface Util: 
issued_total_row = 96418 
issued_total_col = 164420 
Row_Bus_Util =  0.157861 
CoL_Bus_Util = 0.269198 
Either_Row_CoL_Bus_Util = 0.348028 
Issued_on_Two_Bus_Simul_Util = 0.079030 
issued_two_Eff = 0.227080 
queue_avg = 18.455807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4558
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=397570 n_act=48154 n_pre=48138 n_ref_event=0 n_req=135076 n_rd=108614 n_rd_L2_A=0 n_write=0 n_wr_bk=56630 bw_util=0.2705
n_activity=370205 dram_eff=0.4464
bk0: 6958a 426771i bk1: 6857a 427762i bk2: 6793a 434961i bk3: 6811a 432934i bk4: 6770a 443973i bk5: 6707a 446223i bk6: 6762a 435442i bk7: 6663a 431413i bk8: 6758a 424449i bk9: 6755a 428709i bk10: 6866a 430768i bk11: 6868a 427341i bk12: 6821a 429292i bk13: 6701a 428912i bk14: 6754a 427406i bk15: 6770a 424238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643504
Row_Buffer_Locality_read = 0.738975
Row_Buffer_Locality_write = 0.251644
Bank_Level_Parallism = 8.794584
Bank_Level_Parallism_Col = 5.961925
Bank_Level_Parallism_Ready = 2.254103
write_to_read_ratio_blp_rw_average = 0.524991
GrpLevelPara = 3.015460 

BW Util details:
bwutil = 0.270547 
total_CMD = 610778 
util_bw = 165244 
Wasted_Col = 155461 
Wasted_Row = 21202 
Idle = 268871 

BW Util Bottlenecks: 
RCDc_limit = 171893 
RCDWRc_limit = 83084 
WTRc_limit = 84485 
RTWc_limit = 464907 
CCDLc_limit = 91086 
rwq = 0 
CCDLc_limit_alone = 50903 
WTRc_limit_alone = 77122 
RTWc_limit_alone = 432087 

Commands details: 
total_CMD = 610778 
n_nop = 397570 
Read = 108614 
Write = 0 
L2_Alloc = 0 
L2_WB = 56630 
n_act = 48154 
n_pre = 48138 
n_ref = 0 
n_req = 135076 
total_req = 165244 

Dual Bus Interface Util: 
issued_total_row = 96292 
issued_total_col = 165244 
Row_Bus_Util =  0.157655 
CoL_Bus_Util = 0.270547 
Either_Row_CoL_Bus_Util = 0.349076 
Issued_on_Two_Bus_Simul_Util = 0.079125 
issued_two_Eff = 0.226671 
queue_avg = 19.013861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0139
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=397515 n_act=48410 n_pre=48394 n_ref_event=0 n_req=135474 n_rd=109060 n_rd_L2_A=0 n_write=0 n_wr_bk=56285 bw_util=0.2707
n_activity=368432 dram_eff=0.4488
bk0: 7020a 426327i bk1: 6925a 424137i bk2: 6882a 430052i bk3: 6979a 431278i bk4: 6716a 447416i bk5: 6753a 446294i bk6: 6666a 433689i bk7: 6749a 433680i bk8: 6759a 427744i bk9: 6678a 430550i bk10: 7039a 421471i bk11: 6853a 430118i bk12: 6633a 424967i bk13: 6822a 425485i bk14: 6749a 428579i bk15: 6837a 426043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642662
Row_Buffer_Locality_read = 0.737887
Row_Buffer_Locality_write = 0.249489
Bank_Level_Parallism = 8.851072
Bank_Level_Parallism_Col = 5.973167
Bank_Level_Parallism_Ready = 2.248662
write_to_read_ratio_blp_rw_average = 0.524572
GrpLevelPara = 3.021014 

BW Util details:
bwutil = 0.270712 
total_CMD = 610778 
util_bw = 165345 
Wasted_Col = 155201 
Wasted_Row = 20666 
Idle = 269566 

BW Util Bottlenecks: 
RCDc_limit = 172490 
RCDWRc_limit = 82346 
WTRc_limit = 84741 
RTWc_limit = 465180 
CCDLc_limit = 92559 
rwq = 0 
CCDLc_limit_alone = 51836 
WTRc_limit_alone = 77384 
RTWc_limit_alone = 431814 

Commands details: 
total_CMD = 610778 
n_nop = 397515 
Read = 109060 
Write = 0 
L2_Alloc = 0 
L2_WB = 56285 
n_act = 48410 
n_pre = 48394 
n_ref = 0 
n_req = 135474 
total_req = 165345 

Dual Bus Interface Util: 
issued_total_row = 96804 
issued_total_col = 165345 
Row_Bus_Util =  0.158493 
CoL_Bus_Util = 0.270712 
Either_Row_CoL_Bus_Util = 0.349166 
Issued_on_Two_Bus_Simul_Util = 0.080039 
issued_two_Eff = 0.229229 
queue_avg = 19.399555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3996
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=398157 n_act=48064 n_pre=48048 n_ref_event=0 n_req=135013 n_rd=108759 n_rd_L2_A=0 n_write=0 n_wr_bk=56380 bw_util=0.2704
n_activity=369070 dram_eff=0.4474
bk0: 6944a 427498i bk1: 6890a 427652i bk2: 6789a 431844i bk3: 6887a 434050i bk4: 6719a 451502i bk5: 6745a 445414i bk6: 6715a 437614i bk7: 6588a 435948i bk8: 6777a 434589i bk9: 6656a 432297i bk10: 7016a 428587i bk11: 6896a 425286i bk12: 6836a 426046i bk13: 6748a 430990i bk14: 6885a 423931i bk15: 6668a 425902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644005
Row_Buffer_Locality_read = 0.739939
Row_Buffer_Locality_write = 0.246591
Bank_Level_Parallism = 8.751775
Bank_Level_Parallism_Col = 5.927520
Bank_Level_Parallism_Ready = 2.256160
write_to_read_ratio_blp_rw_average = 0.524299
GrpLevelPara = 3.011067 

BW Util details:
bwutil = 0.270375 
total_CMD = 610778 
util_bw = 165139 
Wasted_Col = 154799 
Wasted_Row = 21514 
Idle = 269326 

BW Util Bottlenecks: 
RCDc_limit = 171572 
RCDWRc_limit = 82770 
WTRc_limit = 84595 
RTWc_limit = 460119 
CCDLc_limit = 90945 
rwq = 0 
CCDLc_limit_alone = 50355 
WTRc_limit_alone = 77179 
RTWc_limit_alone = 426945 

Commands details: 
total_CMD = 610778 
n_nop = 398157 
Read = 108759 
Write = 0 
L2_Alloc = 0 
L2_WB = 56380 
n_act = 48064 
n_pre = 48048 
n_ref = 0 
n_req = 135013 
total_req = 165139 

Dual Bus Interface Util: 
issued_total_row = 96112 
issued_total_col = 165139 
Row_Bus_Util =  0.157360 
CoL_Bus_Util = 0.270375 
Either_Row_CoL_Bus_Util = 0.348115 
Issued_on_Two_Bus_Simul_Util = 0.079620 
issued_two_Eff = 0.228717 
queue_avg = 19.045305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0453
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=394793 n_act=49106 n_pre=49090 n_ref_event=0 n_req=137311 n_rd=110603 n_rd_L2_A=0 n_write=0 n_wr_bk=56930 bw_util=0.2743
n_activity=370830 dram_eff=0.4518
bk0: 7076a 420198i bk1: 7054a 422784i bk2: 7024a 432557i bk3: 7076a 426094i bk4: 6788a 444578i bk5: 6656a 445347i bk6: 6771a 434153i bk7: 6785a 430028i bk8: 6970a 423102i bk9: 6921a 424626i bk10: 6945a 423028i bk11: 7024a 420488i bk12: 6721a 425791i bk13: 6839a 418397i bk14: 6995a 421313i bk15: 6958a 419190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642374
Row_Buffer_Locality_read = 0.737512
Row_Buffer_Locality_write = 0.248390
Bank_Level_Parallism = 8.992045
Bank_Level_Parallism_Col = 6.057358
Bank_Level_Parallism_Ready = 2.261954
write_to_read_ratio_blp_rw_average = 0.528235
GrpLevelPara = 3.048025 

BW Util details:
bwutil = 0.274294 
total_CMD = 610778 
util_bw = 167533 
Wasted_Col = 154835 
Wasted_Row = 19944 
Idle = 268466 

BW Util Bottlenecks: 
RCDc_limit = 174711 
RCDWRc_limit = 83308 
WTRc_limit = 86146 
RTWc_limit = 481435 
CCDLc_limit = 94176 
rwq = 0 
CCDLc_limit_alone = 52054 
WTRc_limit_alone = 78524 
RTWc_limit_alone = 446935 

Commands details: 
total_CMD = 610778 
n_nop = 394793 
Read = 110603 
Write = 0 
L2_Alloc = 0 
L2_WB = 56930 
n_act = 49106 
n_pre = 49090 
n_ref = 0 
n_req = 137311 
total_req = 167533 

Dual Bus Interface Util: 
issued_total_row = 98196 
issued_total_col = 167533 
Row_Bus_Util =  0.160772 
CoL_Bus_Util = 0.274294 
Either_Row_CoL_Bus_Util = 0.353623 
Issued_on_Two_Bus_Simul_Util = 0.081444 
issued_two_Eff = 0.230312 
queue_avg = 19.707739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7077
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=396803 n_act=48666 n_pre=48650 n_ref_event=0 n_req=135737 n_rd=109129 n_rd_L2_A=0 n_write=0 n_wr_bk=56818 bw_util=0.2717
n_activity=370184 dram_eff=0.4483
bk0: 6965a 425464i bk1: 7116a 423369i bk2: 6780a 432401i bk3: 6902a 431405i bk4: 6620a 446336i bk5: 6775a 443125i bk6: 6789a 437628i bk7: 6712a 433338i bk8: 6668a 427223i bk9: 6778a 429949i bk10: 6999a 425163i bk11: 7008a 425097i bk12: 6802a 422114i bk13: 6733a 423323i bk14: 6787a 422594i bk15: 6695a 424091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641468
Row_Buffer_Locality_read = 0.737815
Row_Buffer_Locality_write = 0.246317
Bank_Level_Parallism = 8.866044
Bank_Level_Parallism_Col = 5.997346
Bank_Level_Parallism_Ready = 2.263518
write_to_read_ratio_blp_rw_average = 0.524170
GrpLevelPara = 3.023220 

BW Util details:
bwutil = 0.271698 
total_CMD = 610778 
util_bw = 165947 
Wasted_Col = 155111 
Wasted_Row = 21323 
Idle = 268397 

BW Util Bottlenecks: 
RCDc_limit = 171952 
RCDWRc_limit = 83523 
WTRc_limit = 86262 
RTWc_limit = 468727 
CCDLc_limit = 91695 
rwq = 0 
CCDLc_limit_alone = 51345 
WTRc_limit_alone = 78914 
RTWc_limit_alone = 435725 

Commands details: 
total_CMD = 610778 
n_nop = 396803 
Read = 109129 
Write = 0 
L2_Alloc = 0 
L2_WB = 56818 
n_act = 48666 
n_pre = 48650 
n_ref = 0 
n_req = 135737 
total_req = 165947 

Dual Bus Interface Util: 
issued_total_row = 97316 
issued_total_col = 165947 
Row_Bus_Util =  0.159331 
CoL_Bus_Util = 0.271698 
Either_Row_CoL_Bus_Util = 0.350332 
Issued_on_Two_Bus_Simul_Util = 0.080697 
issued_two_Eff = 0.230345 
queue_avg = 19.290009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.29
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=392892 n_act=49649 n_pre=49633 n_ref_event=0 n_req=139889 n_rd=112971 n_rd_L2_A=0 n_write=0 n_wr_bk=57206 bw_util=0.2786
n_activity=371965 dram_eff=0.4575
bk0: 7121a 419782i bk1: 7214a 421096i bk2: 7200a 423160i bk3: 7131a 428694i bk4: 6994a 439431i bk5: 6917a 439524i bk6: 6910a 428032i bk7: 6923a 430019i bk8: 7083a 422050i bk9: 6945a 420547i bk10: 7225a 419300i bk11: 7097a 417779i bk12: 6976a 419355i bk13: 7132a 415477i bk14: 6951a 421130i bk15: 7152a 415657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645083
Row_Buffer_Locality_read = 0.739438
Row_Buffer_Locality_write = 0.249090
Bank_Level_Parallism = 9.095436
Bank_Level_Parallism_Col = 6.133078
Bank_Level_Parallism_Ready = 2.278904
write_to_read_ratio_blp_rw_average = 0.525205
GrpLevelPara = 3.072971 

BW Util details:
bwutil = 0.278623 
total_CMD = 610778 
util_bw = 170177 
Wasted_Col = 152993 
Wasted_Row = 21102 
Idle = 266506 

BW Util Bottlenecks: 
RCDc_limit = 173350 
RCDWRc_limit = 81709 
WTRc_limit = 85354 
RTWc_limit = 479747 
CCDLc_limit = 94392 
rwq = 0 
CCDLc_limit_alone = 52343 
WTRc_limit_alone = 77885 
RTWc_limit_alone = 445167 

Commands details: 
total_CMD = 610778 
n_nop = 392892 
Read = 112971 
Write = 0 
L2_Alloc = 0 
L2_WB = 57206 
n_act = 49649 
n_pre = 49633 
n_ref = 0 
n_req = 139889 
total_req = 170177 

Dual Bus Interface Util: 
issued_total_row = 99282 
issued_total_col = 170177 
Row_Bus_Util =  0.162550 
CoL_Bus_Util = 0.278623 
Either_Row_CoL_Bus_Util = 0.356735 
Issued_on_Two_Bus_Simul_Util = 0.084438 
issued_two_Eff = 0.236697 
queue_avg = 20.900356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.9004
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=391159 n_act=50380 n_pre=50364 n_ref_event=0 n_req=141742 n_rd=114403 n_rd_L2_A=0 n_write=0 n_wr_bk=57718 bw_util=0.2818
n_activity=369876 dram_eff=0.4653
bk0: 7184a 415903i bk1: 7251a 415808i bk2: 7037a 417669i bk3: 7297a 419807i bk4: 7103a 437494i bk5: 7105a 432680i bk6: 7001a 420478i bk7: 7039a 422430i bk8: 7100a 414040i bk9: 7177a 415609i bk10: 7357a 410987i bk11: 7209a 411755i bk12: 7074a 412060i bk13: 7086a 412447i bk14: 7142a 413238i bk15: 7241a 411651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644565
Row_Buffer_Locality_read = 0.736318
Row_Buffer_Locality_write = 0.260617
Bank_Level_Parallism = 9.422712
Bank_Level_Parallism_Col = 6.337763
Bank_Level_Parallism_Ready = 2.313872
write_to_read_ratio_blp_rw_average = 0.527471
GrpLevelPara = 3.108690 

BW Util details:
bwutil = 0.281806 
total_CMD = 610778 
util_bw = 172121 
Wasted_Col = 151589 
Wasted_Row = 19093 
Idle = 267975 

BW Util Bottlenecks: 
RCDc_limit = 174996 
RCDWRc_limit = 80991 
WTRc_limit = 86393 
RTWc_limit = 503667 
CCDLc_limit = 97021 
rwq = 0 
CCDLc_limit_alone = 52692 
WTRc_limit_alone = 79071 
RTWc_limit_alone = 466660 

Commands details: 
total_CMD = 610778 
n_nop = 391159 
Read = 114403 
Write = 0 
L2_Alloc = 0 
L2_WB = 57718 
n_act = 50380 
n_pre = 50364 
n_ref = 0 
n_req = 141742 
total_req = 172121 

Dual Bus Interface Util: 
issued_total_row = 100744 
issued_total_col = 172121 
Row_Bus_Util =  0.164944 
CoL_Bus_Util = 0.281806 
Either_Row_CoL_Bus_Util = 0.359573 
Issued_on_Two_Bus_Simul_Util = 0.087177 
issued_two_Eff = 0.242447 
queue_avg = 22.277853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.2779
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=393371 n_act=49523 n_pre=49507 n_ref_event=0 n_req=138727 n_rd=111742 n_rd_L2_A=0 n_write=0 n_wr_bk=57237 bw_util=0.2767
n_activity=370656 dram_eff=0.4559
bk0: 7186a 414466i bk1: 7032a 419391i bk2: 7019a 424225i bk3: 6937a 426719i bk4: 7057a 439522i bk5: 6880a 439943i bk6: 6842a 424874i bk7: 6797a 430030i bk8: 6946a 418870i bk9: 6941a 423064i bk10: 7188a 419062i bk11: 7060a 421485i bk12: 6885a 420056i bk13: 6999a 421465i bk14: 6851a 418865i bk15: 7122a 419715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643018
Row_Buffer_Locality_read = 0.737315
Row_Buffer_Locality_write = 0.252548
Bank_Level_Parallism = 9.105021
Bank_Level_Parallism_Col = 6.144084
Bank_Level_Parallism_Ready = 2.272075
write_to_read_ratio_blp_rw_average = 0.529288
GrpLevelPara = 3.065602 

BW Util details:
bwutil = 0.276662 
total_CMD = 610778 
util_bw = 168979 
Wasted_Col = 154566 
Wasted_Row = 20158 
Idle = 267075 

BW Util Bottlenecks: 
RCDc_limit = 174372 
RCDWRc_limit = 83413 
WTRc_limit = 84522 
RTWc_limit = 491508 
CCDLc_limit = 94660 
rwq = 0 
CCDLc_limit_alone = 52426 
WTRc_limit_alone = 77247 
RTWc_limit_alone = 456549 

Commands details: 
total_CMD = 610778 
n_nop = 393371 
Read = 111742 
Write = 0 
L2_Alloc = 0 
L2_WB = 57237 
n_act = 49523 
n_pre = 49507 
n_ref = 0 
n_req = 138727 
total_req = 168979 

Dual Bus Interface Util: 
issued_total_row = 99030 
issued_total_col = 168979 
Row_Bus_Util =  0.162137 
CoL_Bus_Util = 0.276662 
Either_Row_CoL_Bus_Util = 0.355951 
Issued_on_Two_Bus_Simul_Util = 0.082848 
issued_two_Eff = 0.232752 
queue_avg = 20.363585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.3636
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610778 n_nop=394141 n_act=49220 n_pre=49204 n_ref_event=0 n_req=138474 n_rd=111528 n_rd_L2_A=0 n_write=0 n_wr_bk=57189 bw_util=0.2762
n_activity=370841 dram_eff=0.455
bk0: 7125a 422723i bk1: 7000a 424084i bk2: 7114a 428331i bk3: 7047a 430568i bk4: 6842a 443265i bk5: 6795a 440502i bk6: 6907a 428822i bk7: 6766a 429876i bk8: 6865a 421454i bk9: 6932a 422518i bk10: 7119a 418544i bk11: 7184a 422327i bk12: 6971a 420322i bk13: 6927a 419233i bk14: 6887a 421565i bk15: 7047a 422331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644554
Row_Buffer_Locality_read = 0.738684
Row_Buffer_Locality_write = 0.254954
Bank_Level_Parallism = 9.029717
Bank_Level_Parallism_Col = 6.096535
Bank_Level_Parallism_Ready = 2.268604
write_to_read_ratio_blp_rw_average = 0.524931
GrpLevelPara = 3.049940 

BW Util details:
bwutil = 0.276233 
total_CMD = 610778 
util_bw = 168717 
Wasted_Col = 153695 
Wasted_Row = 20285 
Idle = 268081 

BW Util Bottlenecks: 
RCDc_limit = 172526 
RCDWRc_limit = 83019 
WTRc_limit = 87836 
RTWc_limit = 473545 
CCDLc_limit = 93611 
rwq = 0 
CCDLc_limit_alone = 52231 
WTRc_limit_alone = 80387 
RTWc_limit_alone = 439614 

Commands details: 
total_CMD = 610778 
n_nop = 394141 
Read = 111528 
Write = 0 
L2_Alloc = 0 
L2_WB = 57189 
n_act = 49220 
n_pre = 49204 
n_ref = 0 
n_req = 138474 
total_req = 168717 

Dual Bus Interface Util: 
issued_total_row = 98424 
issued_total_col = 168717 
Row_Bus_Util =  0.161145 
CoL_Bus_Util = 0.276233 
Either_Row_CoL_Bus_Util = 0.354690 
Issued_on_Two_Bus_Simul_Util = 0.082688 
issued_two_Eff = 0.233127 
queue_avg = 20.207245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.2072

========= L2 cache stats =========
L2_cache_bank[0]: Access = 189170, Miss = 94161, Miss_rate = 0.498, Pending_hits = 498, Reservation_fails = 387
L2_cache_bank[1]: Access = 189917, Miss = 94371, Miss_rate = 0.497, Pending_hits = 546, Reservation_fails = 129
L2_cache_bank[2]: Access = 189481, Miss = 94467, Miss_rate = 0.499, Pending_hits = 478, Reservation_fails = 0
L2_cache_bank[3]: Access = 189450, Miss = 94183, Miss_rate = 0.497, Pending_hits = 563, Reservation_fails = 202
L2_cache_bank[4]: Access = 188852, Miss = 94012, Miss_rate = 0.498, Pending_hits = 513, Reservation_fails = 25
L2_cache_bank[5]: Access = 189250, Miss = 93742, Miss_rate = 0.495, Pending_hits = 524, Reservation_fails = 0
L2_cache_bank[6]: Access = 188431, Miss = 93906, Miss_rate = 0.498, Pending_hits = 477, Reservation_fails = 0
L2_cache_bank[7]: Access = 188701, Miss = 93680, Miss_rate = 0.496, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[8]: Access = 188645, Miss = 92478, Miss_rate = 0.490, Pending_hits = 537, Reservation_fails = 882
L2_cache_bank[9]: Access = 189630, Miss = 93401, Miss_rate = 0.493, Pending_hits = 551, Reservation_fails = 157
L2_cache_bank[10]: Access = 188257, Miss = 93252, Miss_rate = 0.495, Pending_hits = 546, Reservation_fails = 404
L2_cache_bank[11]: Access = 315811, Miss = 199100, Miss_rate = 0.630, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[12]: Access = 188983, Miss = 93708, Miss_rate = 0.496, Pending_hits = 503, Reservation_fails = 0
L2_cache_bank[13]: Access = 189161, Miss = 94690, Miss_rate = 0.501, Pending_hits = 495, Reservation_fails = 0
L2_cache_bank[14]: Access = 189079, Miss = 93580, Miss_rate = 0.495, Pending_hits = 557, Reservation_fails = 773
L2_cache_bank[15]: Access = 190176, Miss = 95246, Miss_rate = 0.501, Pending_hits = 548, Reservation_fails = 742
L2_cache_bank[16]: Access = 189240, Miss = 93732, Miss_rate = 0.495, Pending_hits = 586, Reservation_fails = 318
L2_cache_bank[17]: Access = 189435, Miss = 93589, Miss_rate = 0.494, Pending_hits = 561, Reservation_fails = 1144
L2_cache_bank[18]: Access = 188482, Miss = 92456, Miss_rate = 0.491, Pending_hits = 514, Reservation_fails = 88
L2_cache_bank[19]: Access = 188914, Miss = 93669, Miss_rate = 0.496, Pending_hits = 502, Reservation_fails = 356
L2_cache_bank[20]: Access = 189103, Miss = 94241, Miss_rate = 0.498, Pending_hits = 650, Reservation_fails = 467
L2_cache_bank[21]: Access = 188867, Miss = 93972, Miss_rate = 0.498, Pending_hits = 616, Reservation_fails = 630
L2_cache_bank[22]: Access = 188637, Miss = 92881, Miss_rate = 0.492, Pending_hits = 494, Reservation_fails = 535
L2_cache_bank[23]: Access = 188805, Miss = 94104, Miss_rate = 0.498, Pending_hits = 536, Reservation_fails = 21
L2_cache_bank[24]: Access = 188302, Miss = 93221, Miss_rate = 0.495, Pending_hits = 529, Reservation_fails = 0
L2_cache_bank[25]: Access = 189076, Miss = 93722, Miss_rate = 0.496, Pending_hits = 569, Reservation_fails = 279
L2_cache_bank[26]: Access = 188069, Miss = 92209, Miss_rate = 0.490, Pending_hits = 485, Reservation_fails = 258
L2_cache_bank[27]: Access = 188538, Miss = 93975, Miss_rate = 0.498, Pending_hits = 565, Reservation_fails = 208
L2_cache_bank[28]: Access = 188780, Miss = 93085, Miss_rate = 0.493, Pending_hits = 587, Reservation_fails = 355
L2_cache_bank[29]: Access = 188789, Miss = 94180, Miss_rate = 0.499, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[30]: Access = 188906, Miss = 93784, Miss_rate = 0.496, Pending_hits = 559, Reservation_fails = 40
L2_cache_bank[31]: Access = 188804, Miss = 94264, Miss_rate = 0.499, Pending_hits = 508, Reservation_fails = 202
L2_cache_bank[32]: Access = 189665, Miss = 95116, Miss_rate = 0.501, Pending_hits = 625, Reservation_fails = 207
L2_cache_bank[33]: Access = 189088, Miss = 93560, Miss_rate = 0.495, Pending_hits = 565, Reservation_fails = 172
L2_cache_bank[34]: Access = 190317, Miss = 95970, Miss_rate = 0.504, Pending_hits = 564, Reservation_fails = 131
L2_cache_bank[35]: Access = 189296, Miss = 93857, Miss_rate = 0.496, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[36]: Access = 189033, Miss = 94223, Miss_rate = 0.498, Pending_hits = 542, Reservation_fails = 1031
L2_cache_bank[37]: Access = 189948, Miss = 95092, Miss_rate = 0.501, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[38]: Access = 188999, Miss = 93983, Miss_rate = 0.497, Pending_hits = 569, Reservation_fails = 9
L2_cache_bank[39]: Access = 189981, Miss = 94311, Miss_rate = 0.496, Pending_hits = 564, Reservation_fails = 58
L2_cache_bank[40]: Access = 190027, Miss = 94554, Miss_rate = 0.498, Pending_hits = 650, Reservation_fails = 328
L2_cache_bank[41]: Access = 189154, Miss = 95191, Miss_rate = 0.503, Pending_hits = 628, Reservation_fails = 36
L2_cache_bank[42]: Access = 189836, Miss = 94620, Miss_rate = 0.498, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[43]: Access = 189277, Miss = 95278, Miss_rate = 0.503, Pending_hits = 628, Reservation_fails = 0
L2_cache_bank[44]: Access = 189007, Miss = 94378, Miss_rate = 0.499, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[45]: Access = 189312, Miss = 94538, Miss_rate = 0.499, Pending_hits = 494, Reservation_fails = 709
L2_cache_bank[46]: Access = 189374, Miss = 94398, Miss_rate = 0.498, Pending_hits = 481, Reservation_fails = 517
L2_cache_bank[47]: Access = 189661, Miss = 94588, Miss_rate = 0.499, Pending_hits = 616, Reservation_fails = 127
L2_cache_bank[48]: Access = 189878, Miss = 94436, Miss_rate = 0.497, Pending_hits = 561, Reservation_fails = 254
L2_cache_bank[49]: Access = 189807, Miss = 94898, Miss_rate = 0.500, Pending_hits = 619, Reservation_fails = 343
L2_cache_bank[50]: Access = 189534, Miss = 94870, Miss_rate = 0.501, Pending_hits = 546, Reservation_fails = 404
L2_cache_bank[51]: Access = 189533, Miss = 94574, Miss_rate = 0.499, Pending_hits = 575, Reservation_fails = 77
L2_cache_bank[52]: Access = 190407, Miss = 95619, Miss_rate = 0.502, Pending_hits = 607, Reservation_fails = 319
L2_cache_bank[53]: Access = 190572, Miss = 95566, Miss_rate = 0.501, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[54]: Access = 189918, Miss = 94618, Miss_rate = 0.498, Pending_hits = 561, Reservation_fails = 124
L2_cache_bank[55]: Access = 190509, Miss = 94629, Miss_rate = 0.497, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[56]: Access = 190302, Miss = 95388, Miss_rate = 0.501, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[57]: Access = 192520, Miss = 98015, Miss_rate = 0.509, Pending_hits = 564, Reservation_fails = 828
L2_cache_bank[58]: Access = 190850, Miss = 95902, Miss_rate = 0.502, Pending_hits = 623, Reservation_fails = 305
L2_cache_bank[59]: Access = 193497, Miss = 98810, Miss_rate = 0.511, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[60]: Access = 191075, Miss = 96058, Miss_rate = 0.503, Pending_hits = 644, Reservation_fails = 0
L2_cache_bank[61]: Access = 191125, Miss = 96279, Miss_rate = 0.504, Pending_hits = 595, Reservation_fails = 108
L2_cache_bank[62]: Access = 190118, Miss = 95480, Miss_rate = 0.502, Pending_hits = 587, Reservation_fails = 187
L2_cache_bank[63]: Access = 191353, Miss = 96529, Miss_rate = 0.504, Pending_hits = 627, Reservation_fails = 16
L2_total_cache_accesses = 12256714
L2_total_cache_misses = 6150389
L2_total_cache_miss_rate = 0.5018
L2_total_cache_pending_hits = 35944
L2_total_cache_reservation_fails = 14892
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4882136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1355308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2115061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32083
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1188245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3861
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 703227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1976793
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8416671
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872126
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14892
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=12256714
icnt_total_pkts_simt_to_mem=12256714
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12256714
Req_Network_cycles = 813420
Req_Network_injected_packets_per_cycle =      15.0681 
Req_Network_conflicts_per_cycle =      23.7288
Req_Network_conflicts_per_cycle_util =      30.2976
Req_Bank_Level_Parallism =      19.2394
Req_Network_in_buffer_full_per_cycle =       0.0801
Req_Network_in_buffer_avg_util =      45.6218
Req_Network_out_buffer_full_per_cycle =       0.0855
Req_Network_out_buffer_avg_util =      21.7949

Reply_Network_injected_packets_num = 12256714
Reply_Network_cycles = 813420
Reply_Network_injected_packets_per_cycle =       15.0681
Reply_Network_conflicts_per_cycle =        8.5195
Reply_Network_conflicts_per_cycle_util =      10.8287
Reply_Bank_Level_Parallism =      19.1523
Reply_Network_in_buffer_full_per_cycle =       0.0008
Reply_Network_in_buffer_avg_util =       3.4872
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1884
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 46 sec (5566 sec)
gpgpu_simulation_rate = 94234 (inst/sec)
gpgpu_simulation_rate = 146 (cycle/sec)
gpgpu_silicon_slowdown = 7753424x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff828d4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff828d4ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x400e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 33 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 24: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 24 
gpu_sim_cycle = 8834
gpu_sim_insn = 17005376
gpu_ipc =    1924.9916
gpu_tot_sim_cycle = 822254
gpu_tot_sim_insn = 541515763
gpu_tot_ipc =     658.5748
gpu_tot_issued_cta = 46896
gpu_occupancy = 91.4521% 
gpu_tot_occupancy = 73.0618% 
max_total_param_size = 0
gpu_stall_dramfull = 4405986
gpu_stall_icnt2sh    = 630
partiton_level_parallism =       3.5375
partiton_level_parallism_total  =      14.9442
partiton_level_parallism_util =      11.2938
partiton_level_parallism_util_total  =      19.1337
L2_BW  =     128.1413 GB/Sec
L2_BW_total  =     541.3403 GB/Sec
gpu_total_sim_rate=96252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 251990, Miss = 143925, Miss_rate = 0.571, Pending_hits = 4491, Reservation_fails = 49163
	L1D_cache_core[1]: Access = 263939, Miss = 146891, Miss_rate = 0.557, Pending_hits = 3795, Reservation_fails = 48892
	L1D_cache_core[2]: Access = 249469, Miss = 140437, Miss_rate = 0.563, Pending_hits = 3908, Reservation_fails = 42912
	L1D_cache_core[3]: Access = 251746, Miss = 143650, Miss_rate = 0.571, Pending_hits = 4468, Reservation_fails = 37293
	L1D_cache_core[4]: Access = 260448, Miss = 141742, Miss_rate = 0.544, Pending_hits = 2926, Reservation_fails = 35989
	L1D_cache_core[5]: Access = 250094, Miss = 141032, Miss_rate = 0.564, Pending_hits = 4098, Reservation_fails = 36223
	L1D_cache_core[6]: Access = 251481, Miss = 142237, Miss_rate = 0.566, Pending_hits = 4287, Reservation_fails = 37232
	L1D_cache_core[7]: Access = 252453, Miss = 146342, Miss_rate = 0.580, Pending_hits = 4998, Reservation_fails = 43611
	L1D_cache_core[8]: Access = 258250, Miss = 146113, Miss_rate = 0.566, Pending_hits = 4358, Reservation_fails = 44111
	L1D_cache_core[9]: Access = 273576, Miss = 152548, Miss_rate = 0.558, Pending_hits = 4114, Reservation_fails = 53127
	L1D_cache_core[10]: Access = 257176, Miss = 148029, Miss_rate = 0.576, Pending_hits = 5121, Reservation_fails = 41633
	L1D_cache_core[11]: Access = 254844, Miss = 143655, Miss_rate = 0.564, Pending_hits = 4022, Reservation_fails = 35794
	L1D_cache_core[12]: Access = 261670, Miss = 145436, Miss_rate = 0.556, Pending_hits = 3754, Reservation_fails = 41621
	L1D_cache_core[13]: Access = 259255, Miss = 143921, Miss_rate = 0.555, Pending_hits = 3557, Reservation_fails = 36914
	L1D_cache_core[14]: Access = 252896, Miss = 144027, Miss_rate = 0.570, Pending_hits = 4601, Reservation_fails = 39897
	L1D_cache_core[15]: Access = 260542, Miss = 145140, Miss_rate = 0.557, Pending_hits = 3840, Reservation_fails = 38913
	L1D_cache_core[16]: Access = 251934, Miss = 143862, Miss_rate = 0.571, Pending_hits = 4530, Reservation_fails = 38314
	L1D_cache_core[17]: Access = 254621, Miss = 143514, Miss_rate = 0.564, Pending_hits = 4231, Reservation_fails = 37286
	L1D_cache_core[18]: Access = 254039, Miss = 147606, Miss_rate = 0.581, Pending_hits = 5340, Reservation_fails = 50628
	L1D_cache_core[19]: Access = 253545, Miss = 143954, Miss_rate = 0.568, Pending_hits = 4353, Reservation_fails = 40435
	L1D_cache_core[20]: Access = 258184, Miss = 146236, Miss_rate = 0.566, Pending_hits = 4384, Reservation_fails = 43045
	L1D_cache_core[21]: Access = 269426, Miss = 148914, Miss_rate = 0.553, Pending_hits = 3811, Reservation_fails = 43275
	L1D_cache_core[22]: Access = 256541, Miss = 145113, Miss_rate = 0.566, Pending_hits = 4252, Reservation_fails = 35591
	L1D_cache_core[23]: Access = 253192, Miss = 145379, Miss_rate = 0.574, Pending_hits = 4865, Reservation_fails = 44338
	L1D_cache_core[24]: Access = 246922, Miss = 140915, Miss_rate = 0.571, Pending_hits = 4414, Reservation_fails = 38414
	L1D_cache_core[25]: Access = 260071, Miss = 145539, Miss_rate = 0.560, Pending_hits = 3948, Reservation_fails = 37003
	L1D_cache_core[26]: Access = 259747, Miss = 145523, Miss_rate = 0.560, Pending_hits = 4089, Reservation_fails = 39796
	L1D_cache_core[27]: Access = 252046, Miss = 143672, Miss_rate = 0.570, Pending_hits = 4508, Reservation_fails = 40777
	L1D_cache_core[28]: Access = 255386, Miss = 146278, Miss_rate = 0.573, Pending_hits = 4742, Reservation_fails = 43238
	L1D_cache_core[29]: Access = 251231, Miss = 142583, Miss_rate = 0.568, Pending_hits = 4276, Reservation_fails = 37367
	L1D_cache_core[30]: Access = 252050, Miss = 144208, Miss_rate = 0.572, Pending_hits = 4877, Reservation_fails = 41440
	L1D_cache_core[31]: Access = 262010, Miss = 146838, Miss_rate = 0.560, Pending_hits = 4075, Reservation_fails = 49526
	L1D_cache_core[32]: Access = 259142, Miss = 144743, Miss_rate = 0.559, Pending_hits = 3917, Reservation_fails = 38309
	L1D_cache_core[33]: Access = 272071, Miss = 149113, Miss_rate = 0.548, Pending_hits = 3414, Reservation_fails = 37449
	L1D_cache_core[34]: Access = 253017, Miss = 141529, Miss_rate = 0.559, Pending_hits = 3833, Reservation_fails = 32317
	L1D_cache_core[35]: Access = 263839, Miss = 147738, Miss_rate = 0.560, Pending_hits = 4124, Reservation_fails = 43846
	L1D_cache_core[36]: Access = 251031, Miss = 144023, Miss_rate = 0.574, Pending_hits = 4718, Reservation_fails = 49876
	L1D_cache_core[37]: Access = 259177, Miss = 147983, Miss_rate = 0.571, Pending_hits = 4834, Reservation_fails = 43990
	L1D_cache_core[38]: Access = 255393, Miss = 145045, Miss_rate = 0.568, Pending_hits = 4534, Reservation_fails = 47613
	L1D_cache_core[39]: Access = 257298, Miss = 147609, Miss_rate = 0.574, Pending_hits = 4756, Reservation_fails = 52785
	L1D_cache_core[40]: Access = 252432, Miss = 145126, Miss_rate = 0.575, Pending_hits = 4871, Reservation_fails = 47361
	L1D_cache_core[41]: Access = 256861, Miss = 146549, Miss_rate = 0.571, Pending_hits = 4654, Reservation_fails = 42151
	L1D_cache_core[42]: Access = 253174, Miss = 143491, Miss_rate = 0.567, Pending_hits = 4464, Reservation_fails = 41922
	L1D_cache_core[43]: Access = 260328, Miss = 149743, Miss_rate = 0.575, Pending_hits = 5061, Reservation_fails = 43236
	L1D_cache_core[44]: Access = 250829, Miss = 141693, Miss_rate = 0.565, Pending_hits = 4152, Reservation_fails = 34043
	L1D_cache_core[45]: Access = 255458, Miss = 145463, Miss_rate = 0.569, Pending_hits = 4564, Reservation_fails = 36749
	L1D_cache_core[46]: Access = 247396, Miss = 138788, Miss_rate = 0.561, Pending_hits = 3911, Reservation_fails = 36760
	L1D_cache_core[47]: Access = 250227, Miss = 142017, Miss_rate = 0.568, Pending_hits = 4296, Reservation_fails = 39359
	L1D_cache_core[48]: Access = 256266, Miss = 146780, Miss_rate = 0.573, Pending_hits = 4695, Reservation_fails = 41836
	L1D_cache_core[49]: Access = 263674, Miss = 147598, Miss_rate = 0.560, Pending_hits = 4016, Reservation_fails = 47852
	L1D_cache_core[50]: Access = 253533, Miss = 145600, Miss_rate = 0.574, Pending_hits = 4760, Reservation_fails = 42326
	L1D_cache_core[51]: Access = 254395, Miss = 146894, Miss_rate = 0.577, Pending_hits = 5067, Reservation_fails = 40186
	L1D_cache_core[52]: Access = 259404, Miss = 147443, Miss_rate = 0.568, Pending_hits = 4586, Reservation_fails = 36660
	L1D_cache_core[53]: Access = 253663, Miss = 143104, Miss_rate = 0.564, Pending_hits = 4095, Reservation_fails = 37854
	L1D_cache_core[54]: Access = 254402, Miss = 144433, Miss_rate = 0.568, Pending_hits = 4351, Reservation_fails = 41228
	L1D_cache_core[55]: Access = 251204, Miss = 143718, Miss_rate = 0.572, Pending_hits = 4451, Reservation_fails = 45063
	L1D_cache_core[56]: Access = 256937, Miss = 146645, Miss_rate = 0.571, Pending_hits = 4783, Reservation_fails = 44551
	L1D_cache_core[57]: Access = 247618, Miss = 142781, Miss_rate = 0.577, Pending_hits = 4735, Reservation_fails = 45765
	L1D_cache_core[58]: Access = 263445, Miss = 148620, Miss_rate = 0.564, Pending_hits = 4350, Reservation_fails = 48026
	L1D_cache_core[59]: Access = 263206, Miss = 144813, Miss_rate = 0.550, Pending_hits = 3314, Reservation_fails = 37326
	L1D_cache_core[60]: Access = 254340, Miss = 142612, Miss_rate = 0.561, Pending_hits = 3899, Reservation_fails = 37127
	L1D_cache_core[61]: Access = 250110, Miss = 141600, Miss_rate = 0.566, Pending_hits = 4222, Reservation_fails = 42377
	L1D_cache_core[62]: Access = 250923, Miss = 143857, Miss_rate = 0.573, Pending_hits = 4635, Reservation_fails = 48400
	L1D_cache_core[63]: Access = 261113, Miss = 145783, Miss_rate = 0.558, Pending_hits = 3871, Reservation_fails = 36765
	L1D_cache_core[64]: Access = 252957, Miss = 144495, Miss_rate = 0.571, Pending_hits = 4563, Reservation_fails = 44889
	L1D_cache_core[65]: Access = 255005, Miss = 144622, Miss_rate = 0.567, Pending_hits = 4344, Reservation_fails = 46245
	L1D_cache_core[66]: Access = 253953, Miss = 143466, Miss_rate = 0.565, Pending_hits = 4243, Reservation_fails = 37030
	L1D_cache_core[67]: Access = 251846, Miss = 145152, Miss_rate = 0.576, Pending_hits = 4985, Reservation_fails = 46873
	L1D_cache_core[68]: Access = 253745, Miss = 144139, Miss_rate = 0.568, Pending_hits = 4508, Reservation_fails = 41990
	L1D_cache_core[69]: Access = 253719, Miss = 146853, Miss_rate = 0.579, Pending_hits = 5065, Reservation_fails = 42646
	L1D_cache_core[70]: Access = 259117, Miss = 146454, Miss_rate = 0.565, Pending_hits = 4403, Reservation_fails = 42636
	L1D_cache_core[71]: Access = 256021, Miss = 143821, Miss_rate = 0.562, Pending_hits = 4106, Reservation_fails = 40245
	L1D_cache_core[72]: Access = 257437, Miss = 144700, Miss_rate = 0.562, Pending_hits = 4292, Reservation_fails = 37682
	L1D_cache_core[73]: Access = 252508, Miss = 143954, Miss_rate = 0.570, Pending_hits = 4642, Reservation_fails = 43014
	L1D_cache_core[74]: Access = 267816, Miss = 149903, Miss_rate = 0.560, Pending_hits = 4186, Reservation_fails = 44028
	L1D_cache_core[75]: Access = 254957, Miss = 146576, Miss_rate = 0.575, Pending_hits = 4932, Reservation_fails = 40581
	L1D_cache_core[76]: Access = 250397, Miss = 143200, Miss_rate = 0.572, Pending_hits = 4500, Reservation_fails = 41888
	L1D_cache_core[77]: Access = 259016, Miss = 149622, Miss_rate = 0.578, Pending_hits = 5255, Reservation_fails = 62803
	L1D_cache_core[78]: Access = 258025, Miss = 145937, Miss_rate = 0.566, Pending_hits = 4488, Reservation_fails = 39902
	L1D_cache_core[79]: Access = 253796, Miss = 143031, Miss_rate = 0.564, Pending_hits = 4095, Reservation_fails = 39961
	L1D_total_cache_accesses = 20482995
	L1D_total_cache_misses = 11604118
	L1D_total_cache_miss_rate = 0.5665
	L1D_total_cache_pending_hits = 349573
	L1D_total_cache_reservation_fails = 3357319
	L1D_cache_data_port_util = 0.161
	L1D_cache_fill_port_util = 0.159
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7848999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 346032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5458652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3299764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2957186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 346032
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 680305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3165119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16956901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872126

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1785858
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1513906
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 57555
ctas_completed 46896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7602, 7142, 6529, 7633, 6919, 6849, 7486, 6636, 7371, 6930, 6700, 7225, 7364, 6580, 7502, 7030, 7015, 6693, 7152, 7569, 6875, 7319, 7170, 7217, 6888, 7491, 6819, 7289, 7022, 7454, 7139, 7142, 7416, 7466, 6626, 6900, 7062, 7035, 6538, 6624, 6902, 7353, 7130, 6586, 7727, 6934, 6782, 6873, 7208, 7271, 6888, 7562, 7650, 7488, 7527, 7212, 6952, 7625, 7240, 7702, 7082, 6720, 7577, 6995, 
gpgpu_n_tot_thrd_icount = 1168253984
gpgpu_n_tot_w_icount = 36507937
gpgpu_n_stall_shd_mem = 4676640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8415838
gpgpu_n_mem_write_global = 3872126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 43792049
gpgpu_n_store_insn = 8861402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 144064512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4160321
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 516319
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13746800	W0_Idle:11035186	W0_Scoreboard:151024413	W1:6438544	W2:3187173	W3:2161972	W4:1713755	W5:1344296	W6:1024271	W7:768223	W8:585877	W9:513499	W10:518489	W11:550138	W12:607199	W13:626570	W14:613194	W15:534899	W16:422305	W17:291441	W18:180755	W19:99300	W20:43874	W21:20045	W22:5879	W23:1293	W24:400	W25:115	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14254368
single_issue_nums: WS0:9129771	WS1:9122608	WS2:9133328	WS3:9122230	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 67326704 {8:8415838,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 154885040 {40:3872126,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 336633520 {40:8415838,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30977008 {8:3872126,}
maxmflatency = 7393 
max_icnt2mem_latency = 6342 
maxmrqlatency = 3093 
max_icnt2sh_latency = 1547 
averagemflatency = 713 
avg_icnt2mem_latency = 362 
avg_mrq_latency = 115 
avg_icnt2sh_latency = 16 
mrq_lat_table:569707 	285439 	152162 	180254 	338367 	637102 	693378 	830309 	544892 	79170 	1453 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3610652 	3088414 	2838703 	2171448 	493781 	84966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3783034 	1358010 	1065180 	1442612 	1669012 	1883696 	792010 	274920 	19490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6164112 	2029327 	1418121 	1074729 	770127 	525259 	256549 	47454 	1699 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	363 	323 	313 	267 	105 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65        66        65        64        65        65        64        64        64        64        64        64        64        64        65        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65 
dram[2]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        66        64 
dram[3]:        65        64        65        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        65        64        65        64 
dram[5]:        64        64        65        64        66        64        58        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        65        64        64        64        65        64        64        65        64        64        64 
dram[7]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        65        65 
dram[8]:        65        64        64        65        64        65        64        64        65        64        64        64        64        64        64        64 
dram[9]:        64        64        65        64        68        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        65        65        65        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        65        64        65        64        64        64        64        64        64        64        64        64        65        64 
dram[12]:        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65        64 
dram[13]:        64        64        64        64        67        66        64        64        65        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        66        64        64        64        64        64        64        64        64        65        64 
dram[15]:        64        64        64        65        65        65        64        64        64        64        64        65        64        64        64        64 
dram[16]:        64        64        65        65        65        64        64        64        64        64        64        65        64        64        64        65 
dram[17]:        64        64        64        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[18]:        65        64        64        64        64        64        64        64        64        64        64        64        65        65        65        65 
dram[19]:        64        64        64        65        67        64        64        64        64        64        64        64        64        65        64        64 
dram[20]:        64        65        64        64        65        65        64        64        64        64        65        64        64        64        65        64 
dram[21]:        64        64        65        65        66        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        67        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        68        65        64        64        64        64        64        64        64        65        65        64 
dram[24]:        64        64        66        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        65        64        64        64        64        64        64        64        65        64        64        65 
dram[26]:        64        64        64        65        65        65        64        64        64        64        64        64        64        64        64        65 
dram[27]:        64        65        64        64        66        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        65        64        65        64        65        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        65        65        64        65        65        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        66        64        64        64        64        65        64        64        64        64        65 
maximum service time to same row:
dram[0]:     14907      8637     10105      8510      9364     16959     12220     19815     28999      9693     19054     15618      9869      6710      7757     15348 
dram[1]:     11819     10613     19446      8775      9376     12568     16667     11734     13140     14013     13025     21561     12083     11356     15171      8896 
dram[2]:     15276     15143     19459     16124     12114     19689     18420     14555     13430     22948      9510      8201      9998     12302     13580     11746 
dram[3]:     13721     10079     15088     12742     16052     12517     17580     18334      9923     13263     11027     13411     11023     10265     10096     12934 
dram[4]:     11136     11810     19489      8556      9364     11886     11671     10451     15151     14892     14792     13017      9875     12192     14463      9650 
dram[5]:     11101     15688     10802      9819      9344     17394     20786     15181     17450     16515     13422     17779     11509     10523      9036     11592 
dram[6]:     15238     10522     11815     14362     12536      9887     15198     19378     23649     10099     12067     12834     10565      7663     11581     10789 
dram[7]:      9838     12379     10085     14963     18839      9952     17767     25602     10618     16136     16741     16579     15899     14159     11333      9701 
dram[8]:      8537     11911     14459     11653     15440     13135     15339     16060      8154     11609     21992     14845     11553     11897     13205     10674 
dram[9]:      8100     10316     13495     15991      9376     15200     11832     20154     11811     12778     12432     17245      9975     12888     11910      8606 
dram[10]:      8232     12726     16274     11178     15631     10305     15523     12300     16565     20486     10837     14569      7503     10996     14133     11015 
dram[11]:      8107     11206     15531     18252     16744     11874     19689     12230     10971     14276     15764     13853     11233      7867      9377     15582 
dram[12]:     10945     13818     13922      8552     12264     11262     15258     21402     13218     12027      9201     15344      8401     12351      8952     10413 
dram[13]:      8147      8300     11248     10523     10441     18265     16255     15852     15048     11978     13238     17787     13222     14607     19259     17638 
dram[14]:     11224     12380      9934     14224     11154     19965     10211     14592     12448     12010     15239     12827     11841      7693     11308      9566 
dram[15]:     11629      8399     15213      8918     11442     18337     15185     12187     15433     11954     15770     14422      6702      9005     11388     10453 
dram[16]:      9958     11973     12511     14121     16483      9923     12062     12777     11200     19224     15145     18113     10721     11143      9989     12054 
dram[17]:      9236      9960      8869     16835     13186     15406     17316     11247     18463     13809     16434     20653      8435      8345     11704      9711 
dram[18]:      8756      9591     12014      9419     16380     14113     11537     11886     24212      9887     13560     11011     11138     10416     11000      9365 
dram[19]:     14162     11750      8992     10871     12050     13859     17859     15103     14094     25648     14468     13825      9025     11646     16663     12689 
dram[20]:     10191     12385     10257      8626     19027     18214     12564     14812     13794     14422     14566     13680      8825     12275     18016     10802 
dram[21]:     10776     11794     14275      9694     16096     11097     23918     15322      9538     16780     12833      8294     13962      9429      9630     14876 
dram[22]:      9895     13389     11154     15400     17965     12589     12848     15678     11214     15478     12965     10607      7599     11642     15636     11510 
dram[23]:     14451     10944     11243      9772     15222     11682     11782     16950     14654     15704     12507     15037     13278      9280     10573      8926 
dram[24]:     14139      8288      9635     13010     16819      9371     29040     11533     11327     11927     17717     10022      7683     17547     12081     10867 
dram[25]:     11585     12035     15856     11288     13154     17734     12822     15147     14085     16899      7945     15259      7354      8787     11601     18304 
dram[26]:     10847     13022      8542     11272     18788     11986     12101     12292     15893     15196     16499     18749      9476      9336     13238     10637 
dram[27]:     11144     10884     14897     12934      9372     17332     17024     18883     16261     13368     18226     10714     13492      6777      9789     12465 
dram[28]:      8123      8884     20717     11977      9371     10541     11273     15988     13533     13946     13561     16294     10145     13151      9257      8779 
dram[29]:     11158      9824     12087     10457     13755     13526     20929     24462     15070     10015     13456     12590      8197      8743      8896      8567 
dram[30]:      8502      9623     18268     19620      9299      9348     11545     17811     15148     11152     18975      8942      9455      8939      9952     10522 
dram[31]:      9790     10619     12778     11946     11843     16290     14076     17687     11845     10671     10642     19506     10144      7065     10301     14063 
average row accesses per activate:
dram[0]:  2.706291  2.782139  2.765656  2.769180  2.887273  2.867295  2.747290  2.785787  2.879674  2.779611  2.823041  2.784706  2.804544  2.698408  2.687520  2.745240 
dram[1]:  2.796070  2.737318  2.808669  2.789973  2.840157  2.813499  2.746797  2.755510  2.787347  2.776651  2.802910  2.844816  2.803070  2.813303  2.767092  2.760092 
dram[2]:  2.728473  2.835003  2.859705  2.812458  2.920871  2.952083  2.790440  2.760957  2.811092  2.871732  2.804276  2.860404  2.809379  2.816409  2.736911  2.732242 
dram[3]:  2.749841  2.769693  2.799863  2.845464  2.889815  2.843627  2.730333  2.743063  2.766423  2.804124  2.826087  2.798096  2.770454  2.788878  2.755082  2.721440 
dram[4]:  2.747834  2.800133  2.774908  2.754284  2.761178  2.815341  2.722464  2.795525  2.816017  2.822230  2.726443  2.826524  2.794983  2.722366  2.736582  2.755780 
dram[5]:  2.765862  2.789009  2.809508  2.753633  2.909717  2.809457  2.705724  2.772104  2.789312  2.798651  2.772835  2.838397  2.785738  2.701929  2.806344  2.801049 
dram[6]:  2.794700  2.821779  2.736650  2.831807  2.815817  2.829557  2.730250  2.776762  2.858696  2.836430  2.802502  2.758357  2.789910  2.767275  2.757654  2.803729 
dram[7]:  2.769749  2.788964  2.811733  2.854669  2.862008  2.861247  2.753512  2.721574  2.812164  2.897184  2.757823  2.802927  2.749515  2.710345  2.741707  2.755548 
dram[8]:  2.735577  2.735511  2.856851  2.744456  2.827091  2.885099  2.736575  2.784185  2.790051  2.802224  2.764992  2.748122  2.782295  2.807264  2.792018  2.695736 
dram[9]:  2.807376  2.768828  2.842159  2.770176  2.858096  2.861633  2.754361  2.838834  2.775613  2.823944  2.748240  2.863986  2.744982  2.822014  2.798886  2.732394 
dram[10]:  2.819336  2.870828  2.803384  2.870755  2.860049  2.854248  2.754357  2.793634  2.806864  2.859056  2.790736  2.760554  2.802822  2.759028  2.735783  2.753434 
dram[11]:  2.808295  2.756836  2.724138  2.826010  2.831909  2.847578  2.809229  2.721196  2.859746  2.760052  2.792757  2.798379  2.833277  2.751229  2.801569  2.760724 
dram[12]:  2.790180  2.862817  2.740119  2.778785  2.809104  2.807420  2.726906  2.799110  2.780471  2.801000  2.830749  2.818991  2.776333  2.727659  2.769104  2.723628 
dram[13]:  2.775885  2.820606  2.823912  2.820865  2.827945  2.860373  2.767332  2.739116  2.815258  2.848720  2.806830  2.822688  2.769723  2.824425  2.779907  2.748587 
dram[14]:  2.754019  2.804447  2.799796  2.798028  2.898330  2.870493  2.732530  2.773456  2.793597  2.824043  2.767571  2.829048  2.760554  2.795620  2.737463  2.751810 
dram[15]:  2.794989  2.809602  2.852650  2.843481  2.875944  2.877726  2.711050  2.764428  2.825488  2.859899  2.769779  2.782823  2.772934  2.794773  2.763749  2.725838 
dram[16]:  2.771238  2.790981  2.811156  2.837810  2.845193  2.871228  2.795124  2.811165  2.787858  2.840468  2.719910  2.771587  2.788379  2.752140  2.772434  2.737190 
dram[17]:  2.708140  2.735021  2.822141  2.829302  2.866172  2.870696  2.651569  2.759714  2.804333  2.780072  2.815375  2.776774  2.810345  2.784417  2.744216  2.708805 
dram[18]:  2.776664  2.722419  2.755372  2.804384  2.839916  2.822430  2.766371  2.747844  2.794906  2.838026  2.797680  2.799416  2.740717  2.749092  2.771615  2.746671 
dram[19]:  2.799342  2.744194  2.815834  2.864051  2.890537  2.824392  2.853817  2.791537  2.779320  2.782838  2.792073  2.773961  2.743788  2.770104  2.702189  2.817090 
dram[20]:  2.780612  2.763337  2.735313  2.823311  2.869779  2.845747  2.720922  2.767333  2.778834  2.852871  2.778917  2.836708  2.806590  2.757635  2.691018  2.818845 
dram[21]:  2.767568  2.737936  2.812959  2.836291  2.875269  2.846645  2.745853  2.820504  2.756958  2.775517  2.815370  2.784522  2.794761  2.722097  2.766891  2.716030 
dram[22]:  2.793778  2.768730  2.788378  2.784477  2.859705  2.890771  2.704027  2.729447  2.859744  2.797697  2.791205  2.792005  2.794838  2.804830  2.708530  2.740508 
dram[23]:  2.765815  2.778930  2.794274  2.796487  2.893437  2.845046  2.783657  2.781187  2.782382  2.793024  2.865127  2.789610  2.823161  2.820461  2.786869  2.792552 
dram[24]:  2.788296  2.821904  2.783731  2.818122  2.899178  2.840570  2.728960  2.791135  2.817339  2.845763  2.757623  2.813900  2.728013  2.786736  2.787178  2.781281 
dram[25]:  2.820596  2.793115  2.805695  2.870289  2.855674  2.808540  2.742505  2.825320  2.841291  2.849881  2.847890  2.804433  2.765575  2.784474  2.805990  2.732554 
dram[26]:  2.798666  2.793388  2.905787  2.797554  2.834140  2.838573  2.761194  2.724082  2.827988  2.818123  2.796588  2.772900  2.772044  2.752956  2.794888  2.761331 
dram[27]:  2.798522  2.792073  2.835298  2.777669  2.783897  2.836919  2.831005  2.795156  2.767810  2.834003  2.773537  2.753157  2.787849  2.793228  2.739686  2.736434 
dram[28]:  2.744359  2.826334  2.814862  2.868879  2.849746  2.857978  2.788506  2.890132  2.811567  2.846506  2.832124  2.826378  2.751020  2.803952  2.795543  2.787360 
dram[29]:  2.843423  2.824083  2.793423  2.834288  2.922047  2.814484  2.723539  2.822157  2.831737  2.791563  2.849345  2.769682  2.802702  2.754729  2.803432  2.845695 
dram[30]:  2.811404  2.730232  2.794251  2.804918  2.905802  2.844993  2.721865  2.819006  2.832247  2.826115  2.775365  2.760050  2.763526  2.841079  2.754392  2.850384 
dram[31]:  2.830363  2.810915  2.825469  2.864058  2.944464  2.816684  2.749434  2.774876  2.783548  2.867350  2.817262  2.846694  2.805989  2.748106  2.762679  2.782181 
average row locality = 4312302/1543158 = 2.794466
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6873      6770      6672      6843      6577      6527      6546      6636      6803      6683      6813      6791      6735      6667      6673      6621 
dram[1]:      6971      6761      6765      6689      6629      6569      6615      6545      6783      6766      6821      6945      6857      6802      6732      6658 
dram[2]:      6928      6808      6621      6788      6676      6685      6497      6650      6713      6600      6828      6939      6673      6671      6696      6611 
dram[3]:      6919      6640      6626      6708      6620      6552      6410      6410      6652      6778      6930      6826      6670      6617      6670      6609 
dram[4]:      6879      6761      6685      6484      6592      6540      6601      6622      6524      6484      6679      6768      6670      6697      6618      6779 
dram[5]:      6865      6813      6718      6594      6637      6610      6583      6504      6533      6631      6594      6778      6682      6660      6732      6817 
dram[6]:      7017      6907      6645      6771      6726      6709      6582      6606      6705      6800      6798      6980      6708      6757      6797      6804 
dram[7]:      6902      6903      6844      6865      6681      6746      6686      6578      6667      6832      6760      6944      6731      6880      6779      6704 
dram[8]:      6815      6834      6827      6708      6729      6672      6546      6496      6482      6621      6823      6753      6746      6796      6856      6638 
dram[9]:      6833      6779      6809      6761      6780      6543      6394      6572      6551      6740      6865      6825      6635      6732      6858      6618 
dram[10]:      6972      6879      6689      6799      6778      6651      6663      6424      6671      6836      6810      6918      6623      6630      6822      6687 
dram[11]:      6899      6745      6704      6574      6600      6637      6586      6525      6600      6788      6681      6982      6629      6639      6851      6551 
dram[12]:      6772      6871      6706      6715      6589      6565      6581      6593      6522      6736      6900      6835      6645      6580      6680      6581 
dram[13]:      6811      6834      6658      6749      6536      6590      6578      6512      6581      6728      6678      6779      6523      6615      6670      6571 
dram[14]:      6864      6871      6657      6653      6610      6432      6336      6576      6574      6737      6732      6762      6649      6718      6665      6628 
dram[15]:      6928      6899      6722      6721      6654      6616      6334      6647      6730      6771      6810      6802      6780      6901      6765      6731 
dram[16]:      6953      6799      6722      6775      6819      6798      6735      6619      6634      6769      6845      6793      6716      6662      6846      6948 
dram[17]:      6997      6782      6892      6717      6735      6785      6566      6516      6792      6752      6977      6832      6692      6718      6705      6812 
dram[18]:      6910      6725      6715      6899      6729      6755      6550      6427      6641      6829      6966      6842      6761      6617      6750      6736 
dram[19]:      6854      6753      6684      6878      6791      6470      6760      6464      6735      6776      6890      6786      6779      6790      6696      6728 
dram[20]:      7051      6803      6690      6853      6751      6681      6568      6695      6799      6705      6949      6977      6799      6689      6736      6776 
dram[21]:      6954      6805      6783      6927      6627      6648      6663      6560      6753      6725      6962      6954      6695      6682      6891      6786 
dram[22]:      6982      6766      6702      6800      6746      6630      6496      6565      6789      6793      6822      6870      6854      6884      6791      6598 
dram[23]:      6958      6857      6793      6811      6770      6707      6762      6663      6758      6755      6866      6868      6821      6701      6754      6770 
dram[24]:      7020      6925      6882      6979      6716      6753      6666      6749      6759      6678      7039      6853      6633      6822      6749      6837 
dram[25]:      6944      6890      6789      6887      6719      6745      6715      6588      6777      6656      7016      6896      6836      6748      6885      6668 
dram[26]:      7076      7054      7024      7076      6788      6656      6771      6785      6970      6921      6945      7024      6721      6839      6995      6958 
dram[27]:      6965      7116      6780      6902      6620      6775      6789      6712      6668      6778      6999      7008      6802      6733      6787      6695 
dram[28]:      7121      7214      7200      7131      6994      6917      6910      6923      7083      6945      7225      7097      6976      7132      6951      7152 
dram[29]:      7184      7251      7037      7297      7103      7105      7001      7039      7100      7177      7357      7209      7074      7086      7142      7241 
dram[30]:      7186      7032      7019      6937      7057      6880      6842      6797      6946      6941      7188      7060      6885      6999      6851      7122 
dram[31]:      7125      7000      7114      7047      6842      6795      6907      6766      6865      6932      7119      7184      6971      6927      6887      7047 
total dram reads = 3470369
bank skew: 7357/6334 = 1.16
chip skew: 114403/106383 = 1.08
number of total write accesses:
dram[0]:      3674      3746      3399      3463      3021      3138      3254      3220      3525      3710      3605      3670      3630      3855      3772      3757 
dram[1]:      3756      3647      3396      3396      3030      3013      3251      3273      3461      3671      3580      3681      3786      3812      3751      3793 
dram[2]:      3784      3580      3288      3370      3086      2924      3222      3146      3433      3539      3647      3652      3654      3744      3768      3779 
dram[3]:      3745      3570      3368      3321      3039      3107      3188      3263      3605      3534      3507      3682      3701      3760      3781      3661 
dram[4]:      3653      3654      3460      3413      3055      3030      3208      3139      3447      3589      3599      3631      3674      3780      3679      3627 
dram[5]:      3685      3714      3402      3413      3082      2991      3025      3248      3524      3516      3509      3650      3666      3782      3676      3785 
dram[6]:      3713      3713      3476      3432      3077      3081      3087      3233      3623      3672      3667      3617      3640      3771      3777      3776 
dram[7]:      3717      3778      3548      3406      3068      3138      3181      3272      3584      3587      3619      3631      3844      3754      3784      3720 
dram[8]:      3712      3676      3479      3378      3015      3047      3211      3231      3479      3580      3693      3587      3787      3767      3767      3692 
dram[9]:      3621      3645      3474      3404      3031      3063      3114      3115      3613      3553      3684      3650      3745      3699      3663      3677 
dram[10]:      3699      3705      3446      3305      3108      3068      3188      3189      3531      3585      3614      3544      3692      3832      3722      3737 
dram[11]:      3665      3726      3428      3279      3010      3046      3236      3213      3564      3577      3527      3553      3686      3842      3818      3666 
dram[12]:      3705      3710      3524      3372      3037      3086      3156      3266      3607      3514      3659      3659      3654      3765      3631      3620 
dram[13]:      3607      3756      3468      3228      2997      3055      3269      3168      3502      3635      3694      3652      3689      3789      3769      3631 
dram[14]:      3704      3677      3447      3498      3014      3053      3273      3234      3441      3569      3685      3626      3714      3737      3736      3731 
dram[15]:      3594      3716      3531      3369      3014      3151      3227      3178      3542      3565      3808      3586      3720      3831      3768      3757 
dram[16]:      3802      3646      3520      3418      2993      3021      3218      3200      3615      3630      3555      3657      3756      3720      3803      3773 
dram[17]:      3736      3721      3553      3434      3021      3053      3301      3165      3674      3598      3765      3770      3817      3783      3683      3841 
dram[18]:      3657      3730      3488      3396      3118      3144      3261      3222      3602      3628      3695      3735      3724      3713      3744      3712 
dram[19]:      3540      3761      3484      3433      3092      3146      3228      3228      3548      3538      3669      3633      3712      3783      3644      3739 
dram[20]:      3644      3757      3556      3338      3134      3085      3269      3310      3590      3543      3727      3695      3701      3687      3797      3771 
dram[21]:      3723      3806      3512      3400      3093      3123      3291      3291      3677      3618      3614      3674      3762      3768      3752      3582 
dram[22]:      3706      3674      3468      3371      3035      3066      3217      3187      3563      3598      3744      3705      3669      3755      3827      3747 
dram[23]:      3641      3681      3458      3531      3128      3090      3217      3214      3695      3635      3624      3715      3746      3767      3663      3825 
dram[24]:      3646      3733      3485      3447      3098      3089      3211      3200      3657      3593      3704      3623      3720      3786      3601      3692 
dram[25]:      3798      3718      3432      3422      2990      3106      3146      3238      3541      3544      3627      3666      3837      3808      3736      3771 
dram[26]:      3753      3731      3468      3466      3121      3053      3140      3281      3606      3680      3731      3727      3849      3821      3770      3733 
dram[27]:      3762      3727      3582      3502      3031      3148      3107      3223      3603      3579      3705      3665      3795      3819      3767      3803 
dram[28]:      3756      3733      3520      3431      3130      3077      3243      3299      3667      3694      3685      3767      3767      3921      3640      3876 
dram[29]:      3839      3782      3599      3451      3106      3091      3260      3359      3686      3610      3765      3759      3850      3802      3908      3851 
dram[30]:      3728      3745      3500      3518      3182      3169      3332      3318      3651      3584      3684      3633      3811      3779      3781      3822 
dram[31]:      3739      3777      3501      3447      3102      3091      3261      3292      3687      3666      3791      3684      3943      3749      3718      3741 
total dram writes = 1804503
bank skew: 3943/2924 = 1.35
chip skew: 57718/55616 = 1.04
average mf latency per bank:
dram[0]:       1586      1572      1566      1585      1611      1597      1403      1413      1574      1566      1614      1546      1603      1581      1578      1565
dram[1]:       1576      1603      1590      1603      1604      1607      1405      1415      1576      1582      1637      1581      1579      1604      1581      1570
dram[2]:       1593      1623      1634      1612      1620      1639      1433      1429      1606      1600      1638      1607      1630      1613      1595      1578
dram[3]:       1568      1582      1567      1591      1570      1566      1397      1391      1520      1538      1575      1552      1575      1565      1533      1555
dram[4]:       1571      1552      1568      1582      1573      1590      1406      1391      1542      1563      1599      1573      1588      1573      1577      1577
dram[5]:       1593      1593     25215      1618      1634      1641      1445      1412      1581      1589      1634      1605      1591      1588      1597      1595
dram[6]:       1656      1640      1679      1674      1692      1661      1464      1461      1641      1620      1676      1650      1692      1680      1649      1640
dram[7]:       1761      1714      1756      1773      1800      1727      1521      1522      1695      1710      1761      1729      1740      1704      1708      1722
dram[8]:       1588      1598      1611      1623      1589      1621      1390      1400      1590      1556      1605      1619      1601      1597      1590      1593
dram[9]:       1589      1580      1586      1571      1573      1597      1401      1380      1531      1524      1552      1589      1586      1575      1562      1577
dram[10]:       1650      1658      1679      1693      1681      1679      1478      1472      1615      1614      1682      1678      1697      1672      1649      1643
dram[11]:       1591      1567      1586      1613      1631      1626      1400      1387      1601      1556      1611      1598      1625      1603      1563      1576
dram[12]:       1610      1591      1596      1626      1624      1621      1436      1408      1560      1551      1606      1621      1631      1602      1597      1620
dram[13]:       1608      1576      1614      1631      1644      1642      1409      1424      1587      1555      1616      1616      1623      1606      1560      1594
dram[14]:       1599      1586      1627      1612      1627      1648      1423      1409      1579      1561      1597      1627      1603      1613      1576      1583
dram[15]:       1579      1582      1575      1604      1597      1582      1398      1396      1536      1546      1554      1604      1576      1589      1564      1566
dram[16]:       1631      1666      1627      1665      1661      1644      1457      1461      1608      1616      1671      1651      1673      1652      1596      1627
dram[17]:       1648      1663      1624      1659      1703      1674      1425      1467      1625      1629      1656      1663      1667      1662      1639      1617
dram[18]:       1584      1572      1562      1595      1591      1589      1382      1393      1573      1549      1595      1595      1585      1624      1587      1581
dram[19]:       1661      1633      1641      1660      1638      1632      1415      1438      1586      1616      1646      1641      1667      1630      1616      1626
dram[20]:       1612      1618      1633      1642      1646      1659      1415      1440      1589      1633      1626      1635      1664      1630      1607      1603
dram[21]:       1632      1627      1644      1678      1683      1655      1427      1469      1612      1646      1681      1666      1678      1676      1638      1662
dram[22]:       1560      1570      1609      1593      1587      1594      1371      1408      1533      1541      1570      1570      1565      1569      1551      1575
dram[23]:       1640      1646      1649      1631      1646      1658      1433      1455      1620      1598      1668      1654      1671      1669      1633      1629
dram[24]:       1677      1651      1680      1689      1673      1693      1485      1474      1634      1646      1661      1703      1711      1687      1685      1658
dram[25]:       1626      1629      1649      1658      1646      1631      1454      1467      1621      1634      1638      1639      1630      1645      1629      1619
dram[26]:       1623      1632      1644      1654      1668      1651      1437      1462      1634      1628      1634      1663      1666      1654      1639      1628
dram[27]:       1613      1609      1643      1624      1663      1651      1469      1437      1607      1619      1621      1636      1635      1659      1598      1628
dram[28]:       1660      1675      1662      1680      1689      1704      1501      1497      1632      1690      1670      1682      1707      1669      1709      1656
dram[29]:       2001      2010      2024      2051      2061      2048      1792      1770      1963      1970      1980      1983      2022      2026      2034      1996
dram[30]:       1693      1665      1677      1724      1690      1712      1489      1507      1676      1670      1684      1693      1704      1710      1691      1687
dram[31]:       1709      1687      1719      1691      1733      1747      1511      1541      1688      1712      1704      1727      1706      1749      1721      1715
maximum mf latency per bank:
dram[0]:       6740      6619      6036      6486      6020      6072      6415      5836      5902      6064      6214      5987      6163      6640      6414      6244
dram[1]:       6007      6288      5581      6315      5824      5818      5424      5670      5627      6123      5855      5709      6099      5804      6213      5945
dram[2]:       6217      6482      5795      5993      6441      6030      5751      5991      6120      6021      6123      6389      6534      6111      6808      6366
dram[3]:       6315      6298      6013      6157      5781      5757      5482      5751      5867      5781      5641      5855      5907      6150      6220      6219
dram[4]:       6485      6443      5988      6632      6093      6044      6256      6259      6513      6176      6787      6077      6171      6003      6084      6840
dram[5]:       5941      6396      6449      6391      6283      6138      6030      6348      6524      6062      6381      6372      6285      6099      6107      6742
dram[6]:       6420      6349      5932      6208      6420      5823      5944      5834      6078      6189      6166      5847      6054      6172      6085      5992
dram[7]:       6341      6433      6378      6424      6480      5955      6072      6257      6293      6155      6229      6034      6507      6035      6422      6176
dram[8]:       6290      6232      6032      6136      5945      6151      6467      6176      5882      5780      6240      5991      6267      6467      6556      6649
dram[9]:       6279      6432      6247      6310      6029      6427      6576      6177      6218      5997      6182      6164      6335      6741      6635      6375
dram[10]:       6888      6964      6614      6364      5697      6636      6518      6106      6269      6273      6231      6323      6338      6423      6515      6489
dram[11]:       6229      6543      6816      6383      5981      6308      5907      6007      6370      5981      6069      6208      6426      6384      6451      6575
dram[12]:       6279      6470      6287      6476      6529      6530      6175      5917      6133      5741      6065      6141      5977      6451      6727      6130
dram[13]:       6183      6617      6064      6077      6446      5900      6055      5818      5970      5892      6016      5979      6243      6247      6453      6127
dram[14]:       6137      6870      6013      6404      6721      6116      6217      6262      6108      5986      6157      6256      5980      6447      6871      6750
dram[15]:       6233      7172      6153      6700      6170      6213      6273      6406      6560      6202      5985      6440      6544      6821      6688      6405
dram[16]:       6621      6574      6325      6092      6024      5866      6330      6164      5993      6083      5785      6541      6001      5890      6447      6301
dram[17]:       6383      6926      6867      5979      6795      6073      6525      6529      6186      6377      6352      6492      6498      6245      6565      6311
dram[18]:       6440      7064      6717      6686      6705      6672      6449      6329      6264      6274      6477      6104      6859      6235      6663      6855
dram[19]:       6645      7393      6422      6429      6023      6303      6102      6291      5686      6344      6212      6260      6487      6240      6786      6446
dram[20]:       6347      6721      6268      5948      5941      6361      5907      6034      6227      6315      6309      6199      6615      6374      6881      6613
dram[21]:       6179      6949      6373      6189      6330      5952      6018      6062      6108      6428      6282      6122      6524      6522      6747      6127
dram[22]:       6304      6301      6678      6237      6168      6136      5759      5772      5796      6080      6123      6071      6305      6284      6667      6864
dram[23]:       6585      6460      6039      5771      6114      5869      6101      5624      5970      5897      6021      6030      6203      6431      6000      6554
dram[24]:       6446      6580      6421      6180      6130      6117      6533      6246      5890      6458      6595      6280      6239      6539      5855      6778
dram[25]:       6461      6477      6446      6295      6318      6550      6506      6571      6017      6343      5860      6095      6464      6276      6099      6435
dram[26]:       6416      5919      6133      5988      5904      6044      6259      5722      6291      6189      6107      5850      6380      5949      6428      6178
dram[27]:       6017      6190      6006      6233      5962      6340      5926      6221      6342      6110      6274      6078      6099      6364      6294      6179
dram[28]:       6602      6542      6489      6741      6325      6085      6337      6246      6345      6314      6066      6258      6594      6303      6720      6520
dram[29]:       6535      6343      5956      6159      6011      6171      5984      6386      6485      6242      6236      6239      6328      6158      6724      6458
dram[30]:       6643      5951      5872      6121      6279      6118      6424      5892      5828      6127      5776      5985      6231      6163      6325      6502
dram[31]:       6968      6879      6805      6399      6990      6223      6880      6405      6925      6320      6404      6416      6507      6714      6854      6931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=405791 n_act=47985 n_pre=47969 n_ref_event=0 n_req=133410 n_rd=107230 n_rd_L2_A=0 n_write=0 n_wr_bk=56439 bw_util=0.2651
n_activity=368666 dram_eff=0.4439
bk0: 6873a 435537i bk1: 6770a 432493i bk2: 6672a 444450i bk3: 6843a 439081i bk4: 6577a 457837i bk5: 6527a 456777i bk6: 6546a 445110i bk7: 6636a 446121i bk8: 6803a 441116i bk9: 6683a 435784i bk10: 6813a 439493i bk11: 6791a 439671i bk12: 6735a 439231i bk13: 6667a 428142i bk14: 6673a 431594i bk15: 6621a 434794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640319
Row_Buffer_Locality_read = 0.735466
Row_Buffer_Locality_write = 0.250611
Bank_Level_Parallism = 8.695851
Bank_Level_Parallism_Col = 5.868820
Bank_Level_Parallism_Ready = 2.255338
write_to_read_ratio_blp_rw_average = 0.522017
GrpLevelPara = 3.001155 

BW Util details:
bwutil = 0.265089 
total_CMD = 617411 
util_bw = 163669 
Wasted_Col = 156472 
Wasted_Row = 20798 
Idle = 276472 

BW Util Bottlenecks: 
RCDc_limit = 173486 
RCDWRc_limit = 82074 
WTRc_limit = 84470 
RTWc_limit = 452015 
CCDLc_limit = 89016 
rwq = 0 
CCDLc_limit_alone = 50740 
WTRc_limit_alone = 77261 
RTWc_limit_alone = 420948 

Commands details: 
total_CMD = 617411 
n_nop = 405791 
Read = 107230 
Write = 0 
L2_Alloc = 0 
L2_WB = 56439 
n_act = 47985 
n_pre = 47969 
n_ref = 0 
n_req = 133410 
total_req = 163669 

Dual Bus Interface Util: 
issued_total_row = 95954 
issued_total_col = 163669 
Row_Bus_Util =  0.155413 
CoL_Bus_Util = 0.265089 
Either_Row_CoL_Bus_Util = 0.342754 
Issued_on_Two_Bus_Simul_Util = 0.077749 
issued_two_Eff = 0.226836 
queue_avg = 18.324265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3243
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=405165 n_act=47995 n_pre=47979 n_ref_event=0 n_req=133901 n_rd=107908 n_rd_L2_A=0 n_write=0 n_wr_bk=56297 bw_util=0.266
n_activity=370148 dram_eff=0.4436
bk0: 6971a 435131i bk1: 6761a 435551i bk2: 6765a 444510i bk3: 6689a 442222i bk4: 6629a 454965i bk5: 6569a 456779i bk6: 6615a 441653i bk7: 6545a 442693i bk8: 6783a 441415i bk9: 6766a 430555i bk10: 6821a 435671i bk11: 6945a 433976i bk12: 6857a 434997i bk13: 6802a 431444i bk14: 6732a 434144i bk15: 6658a 434037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641564
Row_Buffer_Locality_read = 0.737285
Row_Buffer_Locality_write = 0.244181
Bank_Level_Parallism = 8.710899
Bank_Level_Parallism_Col = 5.911872
Bank_Level_Parallism_Ready = 2.268524
write_to_read_ratio_blp_rw_average = 0.524674
GrpLevelPara = 3.001763 

BW Util details:
bwutil = 0.265957 
total_CMD = 617411 
util_bw = 164205 
Wasted_Col = 156940 
Wasted_Row = 21269 
Idle = 274997 

BW Util Bottlenecks: 
RCDc_limit = 173500 
RCDWRc_limit = 82778 
WTRc_limit = 82855 
RTWc_limit = 463655 
CCDLc_limit = 90381 
rwq = 0 
CCDLc_limit_alone = 50942 
WTRc_limit_alone = 75788 
RTWc_limit_alone = 431283 

Commands details: 
total_CMD = 617411 
n_nop = 405165 
Read = 107908 
Write = 0 
L2_Alloc = 0 
L2_WB = 56297 
n_act = 47995 
n_pre = 47979 
n_ref = 0 
n_req = 133901 
total_req = 164205 

Dual Bus Interface Util: 
issued_total_row = 95974 
issued_total_col = 164205 
Row_Bus_Util =  0.155446 
CoL_Bus_Util = 0.265957 
Either_Row_CoL_Bus_Util = 0.343768 
Issued_on_Two_Bus_Simul_Util = 0.077635 
issued_two_Eff = 0.225837 
queue_avg = 18.493601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4936
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=406817 n_act=47270 n_pre=47254 n_ref_event=0 n_req=133152 n_rd=107384 n_rd_L2_A=0 n_write=0 n_wr_bk=55616 bw_util=0.264
n_activity=369796 dram_eff=0.4408
bk0: 6928a 431936i bk1: 6808a 438903i bk2: 6621a 447760i bk3: 6788a 444546i bk4: 6676a 456590i bk5: 6685a 460982i bk6: 6497a 446767i bk7: 6650a 445873i bk8: 6713a 440201i bk9: 6600a 444355i bk10: 6828a 434650i bk11: 6939a 440006i bk12: 6673a 441695i bk13: 6671a 438591i bk14: 6696a 435807i bk15: 6611a 435225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644992
Row_Buffer_Locality_read = 0.740157
Row_Buffer_Locality_write = 0.248409
Bank_Level_Parallism = 8.576637
Bank_Level_Parallism_Col = 5.841194
Bank_Level_Parallism_Ready = 2.242546
write_to_read_ratio_blp_rw_average = 0.521376
GrpLevelPara = 2.982354 

BW Util details:
bwutil = 0.264006 
total_CMD = 617411 
util_bw = 163000 
Wasted_Col = 156843 
Wasted_Row = 21531 
Idle = 276037 

BW Util Bottlenecks: 
RCDc_limit = 171082 
RCDWRc_limit = 81751 
WTRc_limit = 85490 
RTWc_limit = 451297 
CCDLc_limit = 90681 
rwq = 0 
CCDLc_limit_alone = 51009 
WTRc_limit_alone = 78126 
RTWc_limit_alone = 418989 

Commands details: 
total_CMD = 617411 
n_nop = 406817 
Read = 107384 
Write = 0 
L2_Alloc = 0 
L2_WB = 55616 
n_act = 47270 
n_pre = 47254 
n_ref = 0 
n_req = 133152 
total_req = 163000 

Dual Bus Interface Util: 
issued_total_row = 94524 
issued_total_col = 163000 
Row_Bus_Util =  0.153097 
CoL_Bus_Util = 0.264006 
Either_Row_CoL_Bus_Util = 0.341092 
Issued_on_Two_Bus_Simul_Util = 0.076011 
issued_two_Eff = 0.222846 
queue_avg = 17.975327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9753
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=406893 n_act=47588 n_pre=47572 n_ref_event=0 n_req=132615 n_rd=106637 n_rd_L2_A=0 n_write=0 n_wr_bk=55832 bw_util=0.2631
n_activity=371117 dram_eff=0.4378
bk0: 6919a 432934i bk1: 6640a 440044i bk2: 6626a 444984i bk3: 6708a 447174i bk4: 6620a 460313i bk5: 6552a 455013i bk6: 6410a 445606i bk7: 6410a 445145i bk8: 6652a 439639i bk9: 6778a 442999i bk10: 6930a 438832i bk11: 6826a 439558i bk12: 6670a 438673i bk13: 6617a 437795i bk14: 6670a 435467i bk15: 6609a 434454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641157
Row_Buffer_Locality_read = 0.737455
Row_Buffer_Locality_write = 0.245862
Bank_Level_Parallism = 8.565798
Bank_Level_Parallism_Col = 5.804144
Bank_Level_Parallism_Ready = 2.254547
write_to_read_ratio_blp_rw_average = 0.523344
GrpLevelPara = 2.968603 

BW Util details:
bwutil = 0.263146 
total_CMD = 617411 
util_bw = 162469 
Wasted_Col = 157929 
Wasted_Row = 21959 
Idle = 275054 

BW Util Bottlenecks: 
RCDc_limit = 172292 
RCDWRc_limit = 83030 
WTRc_limit = 82977 
RTWc_limit = 449546 
CCDLc_limit = 88526 
rwq = 0 
CCDLc_limit_alone = 50293 
WTRc_limit_alone = 76203 
RTWc_limit_alone = 418087 

Commands details: 
total_CMD = 617411 
n_nop = 406893 
Read = 106637 
Write = 0 
L2_Alloc = 0 
L2_WB = 55832 
n_act = 47588 
n_pre = 47572 
n_ref = 0 
n_req = 132615 
total_req = 162469 

Dual Bus Interface Util: 
issued_total_row = 95160 
issued_total_col = 162469 
Row_Bus_Util =  0.154127 
CoL_Bus_Util = 0.263146 
Either_Row_CoL_Bus_Util = 0.340969 
Issued_on_Two_Bus_Simul_Util = 0.076304 
issued_two_Eff = 0.223786 
queue_avg = 17.902210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9022
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=406867 n_act=47660 n_pre=47644 n_ref_event=0 n_req=132145 n_rd=106383 n_rd_L2_A=0 n_write=0 n_wr_bk=55638 bw_util=0.2624
n_activity=369969 dram_eff=0.4379
bk0: 6879a 437037i bk1: 6761a 440422i bk2: 6685a 444274i bk3: 6484a 446469i bk4: 6592a 454222i bk5: 6540a 454884i bk6: 6601a 446718i bk7: 6622a 449041i bk8: 6524a 446801i bk9: 6484a 442765i bk10: 6679a 440443i bk11: 6768a 443141i bk12: 6670a 440346i bk13: 6697a 436239i bk14: 6618a 439837i bk15: 6779a 438420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639336
Row_Buffer_Locality_read = 0.735559
Row_Buffer_Locality_write = 0.241984
Bank_Level_Parallism = 8.494545
Bank_Level_Parallism_Col = 5.734758
Bank_Level_Parallism_Ready = 2.218823
write_to_read_ratio_blp_rw_average = 0.519130
GrpLevelPara = 2.961268 

BW Util details:
bwutil = 0.262420 
total_CMD = 617411 
util_bw = 162021 
Wasted_Col = 159063 
Wasted_Row = 21449 
Idle = 274878 

BW Util Bottlenecks: 
RCDc_limit = 174518 
RCDWRc_limit = 83221 
WTRc_limit = 86421 
RTWc_limit = 442018 
CCDLc_limit = 88534 
rwq = 0 
CCDLc_limit_alone = 50477 
WTRc_limit_alone = 78882 
RTWc_limit_alone = 411500 

Commands details: 
total_CMD = 617411 
n_nop = 406867 
Read = 106383 
Write = 0 
L2_Alloc = 0 
L2_WB = 55638 
n_act = 47660 
n_pre = 47644 
n_ref = 0 
n_req = 132145 
total_req = 162021 

Dual Bus Interface Util: 
issued_total_row = 95304 
issued_total_col = 162021 
Row_Bus_Util =  0.154361 
CoL_Bus_Util = 0.262420 
Either_Row_CoL_Bus_Util = 0.341011 
Issued_on_Two_Bus_Simul_Util = 0.075770 
issued_two_Eff = 0.222191 
queue_avg = 17.490191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4902
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=407292 n_act=47582 n_pre=47566 n_ref_event=0 n_req=132622 n_rd=106751 n_rd_L2_A=0 n_write=0 n_wr_bk=55668 bw_util=0.2631
n_activity=376230 dram_eff=0.4317
bk0: 6865a 435375i bk1: 6813a 433778i bk2: 6718a 444786i bk3: 6594a 446596i bk4: 6637a 454624i bk5: 6610a 457431i bk6: 6583a 448835i bk7: 6504a 445721i bk8: 6533a 443877i bk9: 6631a 442304i bk10: 6594a 443210i bk11: 6778a 437604i bk12: 6682a 438745i bk13: 6660a 432832i bk14: 6732a 440613i bk15: 6817a 435224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641221
Row_Buffer_Locality_read = 0.736920
Row_Buffer_Locality_write = 0.246338
Bank_Level_Parallism = 8.576489
Bank_Level_Parallism_Col = 5.815586
Bank_Level_Parallism_Ready = 2.247791
write_to_read_ratio_blp_rw_average = 0.522472
GrpLevelPara = 2.979014 

BW Util details:
bwutil = 0.263065 
total_CMD = 617411 
util_bw = 162419 
Wasted_Col = 157409 
Wasted_Row = 21762 
Idle = 275821 

BW Util Bottlenecks: 
RCDc_limit = 172858 
RCDWRc_limit = 82335 
WTRc_limit = 83378 
RTWc_limit = 452153 
CCDLc_limit = 88742 
rwq = 0 
CCDLc_limit_alone = 49775 
WTRc_limit_alone = 76470 
RTWc_limit_alone = 420094 

Commands details: 
total_CMD = 617411 
n_nop = 407292 
Read = 106751 
Write = 0 
L2_Alloc = 0 
L2_WB = 55668 
n_act = 47582 
n_pre = 47566 
n_ref = 0 
n_req = 132622 
total_req = 162419 

Dual Bus Interface Util: 
issued_total_row = 95148 
issued_total_col = 162419 
Row_Bus_Util =  0.154108 
CoL_Bus_Util = 0.263065 
Either_Row_CoL_Bus_Util = 0.340323 
Issued_on_Two_Bus_Simul_Util = 0.076850 
issued_two_Eff = 0.225815 
queue_avg = 17.766083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.7661
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=404811 n_act=48198 n_pre=48182 n_ref_event=0 n_req=134671 n_rd=108312 n_rd_L2_A=0 n_write=0 n_wr_bk=56355 bw_util=0.2667
n_activity=371320 dram_eff=0.4435
bk0: 7017a 433864i bk1: 6907a 432920i bk2: 6645a 437082i bk3: 6771a 441914i bk4: 6726a 451771i bk5: 6709a 452362i bk6: 6582a 445325i bk7: 6606a 442196i bk8: 6705a 439926i bk9: 6800a 434502i bk10: 6798a 436609i bk11: 6980a 434704i bk12: 6708a 435481i bk13: 6757a 435494i bk14: 6797a 433984i bk15: 6804a 434320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642106
Row_Buffer_Locality_read = 0.738422
Row_Buffer_Locality_write = 0.246330
Bank_Level_Parallism = 8.736527
Bank_Level_Parallism_Col = 5.907659
Bank_Level_Parallism_Ready = 2.253317
write_to_read_ratio_blp_rw_average = 0.524593
GrpLevelPara = 3.005478 

BW Util details:
bwutil = 0.266706 
total_CMD = 617411 
util_bw = 164667 
Wasted_Col = 156366 
Wasted_Row = 21299 
Idle = 275079 

BW Util Bottlenecks: 
RCDc_limit = 172215 
RCDWRc_limit = 82890 
WTRc_limit = 84551 
RTWc_limit = 459070 
CCDLc_limit = 92150 
rwq = 0 
CCDLc_limit_alone = 51462 
WTRc_limit_alone = 77053 
RTWc_limit_alone = 425880 

Commands details: 
total_CMD = 617411 
n_nop = 404811 
Read = 108312 
Write = 0 
L2_Alloc = 0 
L2_WB = 56355 
n_act = 48198 
n_pre = 48182 
n_ref = 0 
n_req = 134671 
total_req = 164667 

Dual Bus Interface Util: 
issued_total_row = 96380 
issued_total_col = 164667 
Row_Bus_Util =  0.156103 
CoL_Bus_Util = 0.266706 
Either_Row_CoL_Bus_Util = 0.344341 
Issued_on_Two_Bus_Simul_Util = 0.078468 
issued_two_Eff = 0.227879 
queue_avg = 18.521542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5215
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=404124 n_act=48356 n_pre=48340 n_ref_event=0 n_req=134883 n_rd=108502 n_rd_L2_A=0 n_write=0 n_wr_bk=56631 bw_util=0.2675
n_activity=368897 dram_eff=0.4476
bk0: 6902a 433771i bk1: 6903a 430213i bk2: 6844a 439033i bk3: 6865a 441327i bk4: 6681a 453171i bk5: 6746a 448897i bk6: 6686a 442504i bk7: 6578a 441881i bk8: 6667a 437686i bk9: 6832a 438425i bk10: 6760a 435348i bk11: 6944a 437370i bk12: 6731a 432424i bk13: 6880a 430639i bk14: 6779a 432979i bk15: 6704a 435076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641497
Row_Buffer_Locality_read = 0.737636
Row_Buffer_Locality_write = 0.246086
Bank_Level_Parallism = 8.783284
Bank_Level_Parallism_Col = 5.932879
Bank_Level_Parallism_Ready = 2.255685
write_to_read_ratio_blp_rw_average = 0.525700
GrpLevelPara = 3.012805 

BW Util details:
bwutil = 0.267460 
total_CMD = 617411 
util_bw = 165133 
Wasted_Col = 156131 
Wasted_Row = 20603 
Idle = 275544 

BW Util Bottlenecks: 
RCDc_limit = 173142 
RCDWRc_limit = 83107 
WTRc_limit = 83605 
RTWc_limit = 468003 
CCDLc_limit = 92082 
rwq = 0 
CCDLc_limit_alone = 51444 
WTRc_limit_alone = 76362 
RTWc_limit_alone = 434608 

Commands details: 
total_CMD = 617411 
n_nop = 404124 
Read = 108502 
Write = 0 
L2_Alloc = 0 
L2_WB = 56631 
n_act = 48356 
n_pre = 48340 
n_ref = 0 
n_req = 134883 
total_req = 165133 

Dual Bus Interface Util: 
issued_total_row = 96696 
issued_total_col = 165133 
Row_Bus_Util =  0.156615 
CoL_Bus_Util = 0.267460 
Either_Row_CoL_Bus_Util = 0.345454 
Issued_on_Two_Bus_Simul_Util = 0.078622 
issued_two_Eff = 0.227590 
queue_avg = 18.733387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7334
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=405883 n_act=48017 n_pre=48001 n_ref_event=0 n_req=133457 n_rd=107342 n_rd_L2_A=0 n_write=0 n_wr_bk=56101 bw_util=0.2647
n_activity=368358 dram_eff=0.4437
bk0: 6815a 433011i bk1: 6834a 434482i bk2: 6827a 440794i bk3: 6708a 441863i bk4: 6729a 455957i bk5: 6672a 455129i bk6: 6546a 446095i bk7: 6496a 445365i bk8: 6482a 441985i bk9: 6621a 440302i bk10: 6823a 434928i bk11: 6753a 438444i bk12: 6746a 437107i bk13: 6796a 432081i bk14: 6856a 435805i bk15: 6638a 432992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640206
Row_Buffer_Locality_read = 0.736245
Row_Buffer_Locality_write = 0.245453
Bank_Level_Parallism = 8.688537
Bank_Level_Parallism_Col = 5.865832
Bank_Level_Parallism_Ready = 2.253324
write_to_read_ratio_blp_rw_average = 0.524562
GrpLevelPara = 2.999368 

BW Util details:
bwutil = 0.264723 
total_CMD = 617411 
util_bw = 163443 
Wasted_Col = 157119 
Wasted_Row = 20772 
Idle = 276077 

BW Util Bottlenecks: 
RCDc_limit = 173917 
RCDWRc_limit = 83200 
WTRc_limit = 83319 
RTWc_limit = 457488 
CCDLc_limit = 89732 
rwq = 0 
CCDLc_limit_alone = 50761 
WTRc_limit_alone = 76354 
RTWc_limit_alone = 425482 

Commands details: 
total_CMD = 617411 
n_nop = 405883 
Read = 107342 
Write = 0 
L2_Alloc = 0 
L2_WB = 56101 
n_act = 48017 
n_pre = 48001 
n_ref = 0 
n_req = 133457 
total_req = 163443 

Dual Bus Interface Util: 
issued_total_row = 96018 
issued_total_col = 163443 
Row_Bus_Util =  0.155517 
CoL_Bus_Util = 0.264723 
Either_Row_CoL_Bus_Util = 0.342605 
Issued_on_Two_Bus_Simul_Util = 0.077635 
issued_two_Eff = 0.226604 
queue_avg = 18.311205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3112
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=406479 n_act=47600 n_pre=47584 n_ref_event=0 n_req=133275 n_rd=107295 n_rd_L2_A=0 n_write=0 n_wr_bk=55751 bw_util=0.2641
n_activity=369204 dram_eff=0.4416
bk0: 6833a 438492i bk1: 6779a 438384i bk2: 6809a 440352i bk3: 6761a 444800i bk4: 6780a 456987i bk5: 6543a 457698i bk6: 6394a 452245i bk7: 6572a 447353i bk8: 6551a 435428i bk9: 6740a 440915i bk10: 6865a 433200i bk11: 6825a 435882i bk12: 6635a 435314i bk13: 6732a 439195i bk14: 6858a 438484i bk15: 6618a 433525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642844
Row_Buffer_Locality_read = 0.739149
Row_Buffer_Locality_write = 0.245112
Bank_Level_Parallism = 8.607285
Bank_Level_Parallism_Col = 5.830321
Bank_Level_Parallism_Ready = 2.237295
write_to_read_ratio_blp_rw_average = 0.526892
GrpLevelPara = 2.987797 

BW Util details:
bwutil = 0.264080 
total_CMD = 617411 
util_bw = 163046 
Wasted_Col = 157885 
Wasted_Row = 21058 
Idle = 275422 

BW Util Bottlenecks: 
RCDc_limit = 172492 
RCDWRc_limit = 82917 
WTRc_limit = 85301 
RTWc_limit = 456266 
CCDLc_limit = 91372 
rwq = 0 
CCDLc_limit_alone = 51072 
WTRc_limit_alone = 77872 
RTWc_limit_alone = 423395 

Commands details: 
total_CMD = 617411 
n_nop = 406479 
Read = 107295 
Write = 0 
L2_Alloc = 0 
L2_WB = 55751 
n_act = 47600 
n_pre = 47584 
n_ref = 0 
n_req = 133275 
total_req = 163046 

Dual Bus Interface Util: 
issued_total_row = 95184 
issued_total_col = 163046 
Row_Bus_Util =  0.154166 
CoL_Bus_Util = 0.264080 
Either_Row_CoL_Bus_Util = 0.341640 
Issued_on_Two_Bus_Simul_Util = 0.076607 
issued_two_Eff = 0.224233 
queue_avg = 17.988869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9889
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=405751 n_act=47733 n_pre=47717 n_ref_event=0 n_req=133894 n_rd=107852 n_rd_L2_A=0 n_write=0 n_wr_bk=55965 bw_util=0.2653
n_activity=369993 dram_eff=0.4428
bk0: 6972a 433697i bk1: 6879a 435386i bk2: 6689a 442346i bk3: 6799a 445823i bk4: 6778a 453271i bk5: 6651a 456841i bk6: 6663a 442173i bk7: 6424a 450335i bk8: 6671a 437556i bk9: 6836a 436940i bk10: 6810a 436477i bk11: 6918a 436472i bk12: 6623a 437293i bk13: 6630a 435333i bk14: 6822a 431896i bk15: 6687a 433316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643502
Row_Buffer_Locality_read = 0.738874
Row_Buffer_Locality_write = 0.248522
Bank_Level_Parallism = 8.682504
Bank_Level_Parallism_Col = 5.864430
Bank_Level_Parallism_Ready = 2.245072
write_to_read_ratio_blp_rw_average = 0.527498
GrpLevelPara = 3.001685 

BW Util details:
bwutil = 0.265329 
total_CMD = 617411 
util_bw = 163817 
Wasted_Col = 157269 
Wasted_Row = 20672 
Idle = 275653 

BW Util Bottlenecks: 
RCDc_limit = 172892 
RCDWRc_limit = 83423 
WTRc_limit = 84276 
RTWc_limit = 464124 
CCDLc_limit = 92045 
rwq = 0 
CCDLc_limit_alone = 52021 
WTRc_limit_alone = 77140 
RTWc_limit_alone = 431236 

Commands details: 
total_CMD = 617411 
n_nop = 405751 
Read = 107852 
Write = 0 
L2_Alloc = 0 
L2_WB = 55965 
n_act = 47733 
n_pre = 47717 
n_ref = 0 
n_req = 133894 
total_req = 163817 

Dual Bus Interface Util: 
issued_total_row = 95450 
issued_total_col = 163817 
Row_Bus_Util =  0.154597 
CoL_Bus_Util = 0.265329 
Either_Row_CoL_Bus_Util = 0.342819 
Issued_on_Two_Bus_Simul_Util = 0.077107 
issued_two_Eff = 0.224922 
queue_avg = 18.715500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7155
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=406674 n_act=47620 n_pre=47604 n_ref_event=0 n_req=132948 n_rd=106991 n_rd_L2_A=0 n_write=0 n_wr_bk=55836 bw_util=0.2637
n_activity=370575 dram_eff=0.4394
bk0: 6899a 436343i bk1: 6745a 434694i bk2: 6704a 440875i bk3: 6574a 448318i bk4: 6600a 458911i bk5: 6637a 456509i bk6: 6586a 446998i bk7: 6525a 445968i bk8: 6600a 441192i bk9: 6788a 434210i bk10: 6681a 442462i bk11: 6982a 438170i bk12: 6629a 439277i bk13: 6639a 434448i bk14: 6851a 435122i bk15: 6551a 440777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641815
Row_Buffer_Locality_read = 0.737548
Row_Buffer_Locality_write = 0.247217
Bank_Level_Parallism = 8.584033
Bank_Level_Parallism_Col = 5.828122
Bank_Level_Parallism_Ready = 2.255437
write_to_read_ratio_blp_rw_average = 0.521360
GrpLevelPara = 2.978787 

BW Util details:
bwutil = 0.263725 
total_CMD = 617411 
util_bw = 162827 
Wasted_Col = 157569 
Wasted_Row = 21780 
Idle = 275235 

BW Util Bottlenecks: 
RCDc_limit = 172556 
RCDWRc_limit = 82392 
WTRc_limit = 84266 
RTWc_limit = 449717 
CCDLc_limit = 89785 
rwq = 0 
CCDLc_limit_alone = 50352 
WTRc_limit_alone = 77058 
RTWc_limit_alone = 417492 

Commands details: 
total_CMD = 617411 
n_nop = 406674 
Read = 106991 
Write = 0 
L2_Alloc = 0 
L2_WB = 55836 
n_act = 47620 
n_pre = 47604 
n_ref = 0 
n_req = 132948 
total_req = 162827 

Dual Bus Interface Util: 
issued_total_row = 95224 
issued_total_col = 162827 
Row_Bus_Util =  0.154231 
CoL_Bus_Util = 0.263725 
Either_Row_CoL_Bus_Util = 0.341324 
Issued_on_Two_Bus_Simul_Util = 0.076633 
issued_two_Eff = 0.224517 
queue_avg = 18.009727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0097
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=406554 n_act=47797 n_pre=47781 n_ref_event=0 n_req=133049 n_rd=106871 n_rd_L2_A=0 n_write=0 n_wr_bk=55965 bw_util=0.2637
n_activity=370245 dram_eff=0.4398
bk0: 6772a 435034i bk1: 6871a 439621i bk2: 6706a 441148i bk3: 6715a 443949i bk4: 6589a 455522i bk5: 6565a 457615i bk6: 6581a 444489i bk7: 6593a 443453i bk8: 6522a 439186i bk9: 6736a 441928i bk10: 6900a 436656i bk11: 6835a 437627i bk12: 6645a 440343i bk13: 6580a 435191i bk14: 6680a 437337i bk15: 6581a 437076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640756
Row_Buffer_Locality_read = 0.737038
Row_Buffer_Locality_write = 0.247689
Bank_Level_Parallism = 8.613812
Bank_Level_Parallism_Col = 5.833530
Bank_Level_Parallism_Ready = 2.247083
write_to_read_ratio_blp_rw_average = 0.523215
GrpLevelPara = 2.989937 

BW Util details:
bwutil = 0.263740 
total_CMD = 617411 
util_bw = 162836 
Wasted_Col = 157304 
Wasted_Row = 21805 
Idle = 275466 

BW Util Bottlenecks: 
RCDc_limit = 172315 
RCDWRc_limit = 83532 
WTRc_limit = 85157 
RTWc_limit = 453787 
CCDLc_limit = 88929 
rwq = 0 
CCDLc_limit_alone = 49561 
WTRc_limit_alone = 77892 
RTWc_limit_alone = 421684 

Commands details: 
total_CMD = 617411 
n_nop = 406554 
Read = 106871 
Write = 0 
L2_Alloc = 0 
L2_WB = 55965 
n_act = 47797 
n_pre = 47781 
n_ref = 0 
n_req = 133049 
total_req = 162836 

Dual Bus Interface Util: 
issued_total_row = 95578 
issued_total_col = 162836 
Row_Bus_Util =  0.154804 
CoL_Bus_Util = 0.263740 
Either_Row_CoL_Bus_Util = 0.341518 
Issued_on_Two_Bus_Simul_Util = 0.077026 
issued_two_Eff = 0.225541 
queue_avg = 18.152327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1523
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=407683 n_act=47229 n_pre=47213 n_ref_event=0 n_req=132376 n_rd=106413 n_rd_L2_A=0 n_write=0 n_wr_bk=55909 bw_util=0.2629
n_activity=367040 dram_eff=0.4422
bk0: 6811a 437336i bk1: 6834a 436167i bk2: 6658a 446129i bk3: 6749a 451555i bk4: 6536a 460349i bk5: 6590a 453920i bk6: 6578a 442822i bk7: 6512a 447015i bk8: 6581a 445747i bk9: 6728a 437437i bk10: 6678a 438529i bk11: 6779a 439982i bk12: 6523a 442606i bk13: 6615a 438677i bk14: 6670a 437237i bk15: 6571a 437065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643221
Row_Buffer_Locality_read = 0.739336
Row_Buffer_Locality_write = 0.249278
Bank_Level_Parallism = 8.575397
Bank_Level_Parallism_Col = 5.811762
Bank_Level_Parallism_Ready = 2.236253
write_to_read_ratio_blp_rw_average = 0.524164
GrpLevelPara = 2.984238 

BW Util details:
bwutil = 0.262908 
total_CMD = 617411 
util_bw = 162322 
Wasted_Col = 156668 
Wasted_Row = 21330 
Idle = 277091 

BW Util Bottlenecks: 
RCDc_limit = 170009 
RCDWRc_limit = 82771 
WTRc_limit = 82160 
RTWc_limit = 451860 
CCDLc_limit = 89704 
rwq = 0 
CCDLc_limit_alone = 50791 
WTRc_limit_alone = 75181 
RTWc_limit_alone = 419926 

Commands details: 
total_CMD = 617411 
n_nop = 407683 
Read = 106413 
Write = 0 
L2_Alloc = 0 
L2_WB = 55909 
n_act = 47229 
n_pre = 47213 
n_ref = 0 
n_req = 132376 
total_req = 162322 

Dual Bus Interface Util: 
issued_total_row = 94442 
issued_total_col = 162322 
Row_Bus_Util =  0.152965 
CoL_Bus_Util = 0.262908 
Either_Row_CoL_Bus_Util = 0.339689 
Issued_on_Two_Bus_Simul_Util = 0.076183 
issued_two_Eff = 0.224271 
queue_avg = 17.764511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.7645
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=407260 n_act=47462 n_pre=47446 n_ref_event=0 n_req=132517 n_rd=106464 n_rd_L2_A=0 n_write=0 n_wr_bk=56139 bw_util=0.2634
n_activity=369151 dram_eff=0.4405
bk0: 6864a 436632i bk1: 6871a 436923i bk2: 6657a 443624i bk3: 6653a 443649i bk4: 6610a 457785i bk5: 6432a 456669i bk6: 6336a 445719i bk7: 6576a 443852i bk8: 6574a 442810i bk9: 6737a 440062i bk10: 6732a 434046i bk11: 6762a 441963i bk12: 6649a 436675i bk13: 6718a 436075i bk14: 6665a 435837i bk15: 6628a 435570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641842
Row_Buffer_Locality_read = 0.739048
Row_Buffer_Locality_write = 0.244617
Bank_Level_Parallism = 8.615981
Bank_Level_Parallism_Col = 5.856560
Bank_Level_Parallism_Ready = 2.268359
write_to_read_ratio_blp_rw_average = 0.524356
GrpLevelPara = 2.984297 

BW Util details:
bwutil = 0.263363 
total_CMD = 617411 
util_bw = 162603 
Wasted_Col = 157348 
Wasted_Row = 21647 
Idle = 275813 

BW Util Bottlenecks: 
RCDc_limit = 170606 
RCDWRc_limit = 83285 
WTRc_limit = 84209 
RTWc_limit = 457070 
CCDLc_limit = 90161 
rwq = 0 
CCDLc_limit_alone = 50497 
WTRc_limit_alone = 76788 
RTWc_limit_alone = 424827 

Commands details: 
total_CMD = 617411 
n_nop = 407260 
Read = 106464 
Write = 0 
L2_Alloc = 0 
L2_WB = 56139 
n_act = 47462 
n_pre = 47446 
n_ref = 0 
n_req = 132517 
total_req = 162603 

Dual Bus Interface Util: 
issued_total_row = 94908 
issued_total_col = 162603 
Row_Bus_Util =  0.153719 
CoL_Bus_Util = 0.263363 
Either_Row_CoL_Bus_Util = 0.340375 
Issued_on_Two_Bus_Simul_Util = 0.076707 
issued_two_Eff = 0.225362 
queue_avg = 18.170216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1702
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=405392 n_act=47824 n_pre=47808 n_ref_event=0 n_req=133932 n_rd=107811 n_rd_L2_A=0 n_write=0 n_wr_bk=56357 bw_util=0.2659
n_activity=369609 dram_eff=0.4442
bk0: 6928a 438672i bk1: 6899a 437357i bk2: 6722a 445877i bk3: 6721a 447932i bk4: 6654a 457396i bk5: 6616a 449509i bk6: 6334a 448241i bk7: 6647a 443718i bk8: 6730a 439623i bk9: 6771a 443343i bk10: 6810a 434552i bk11: 6802a 438944i bk12: 6780a 435755i bk13: 6901a 432710i bk14: 6765a 436192i bk15: 6731a 434312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642923
Row_Buffer_Locality_read = 0.739099
Row_Buffer_Locality_write = 0.245971
Bank_Level_Parallism = 8.631074
Bank_Level_Parallism_Col = 5.831223
Bank_Level_Parallism_Ready = 2.246138
write_to_read_ratio_blp_rw_average = 0.522570
GrpLevelPara = 2.990516 

BW Util details:
bwutil = 0.265897 
total_CMD = 617411 
util_bw = 164168 
Wasted_Col = 156365 
Wasted_Row = 21067 
Idle = 275811 

BW Util Bottlenecks: 
RCDc_limit = 171251 
RCDWRc_limit = 82235 
WTRc_limit = 84643 
RTWc_limit = 447214 
CCDLc_limit = 88601 
rwq = 0 
CCDLc_limit_alone = 50355 
WTRc_limit_alone = 77431 
RTWc_limit_alone = 416180 

Commands details: 
total_CMD = 617411 
n_nop = 405392 
Read = 107811 
Write = 0 
L2_Alloc = 0 
L2_WB = 56357 
n_act = 47824 
n_pre = 47808 
n_ref = 0 
n_req = 133932 
total_req = 164168 

Dual Bus Interface Util: 
issued_total_row = 95632 
issued_total_col = 164168 
Row_Bus_Util =  0.154892 
CoL_Bus_Util = 0.265897 
Either_Row_CoL_Bus_Util = 0.343400 
Issued_on_Two_Bus_Simul_Util = 0.077389 
issued_two_Eff = 0.225362 
queue_avg = 18.073402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0734
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=404822 n_act=48211 n_pre=48195 n_ref_event=0 n_req=134650 n_rd=108433 n_rd_L2_A=0 n_write=0 n_wr_bk=56327 bw_util=0.2669
n_activity=367144 dram_eff=0.4488
bk0: 6953a 429819i bk1: 6799a 437488i bk2: 6722a 438021i bk3: 6775a 443548i bk4: 6819a 448587i bk5: 6798a 450662i bk6: 6735a 446042i bk7: 6619a 445384i bk8: 6634a 435181i bk9: 6769a 437577i bk10: 6845a 435441i bk11: 6793a 432446i bk12: 6716a 434771i bk13: 6662a 437339i bk14: 6846a 432002i bk15: 6948a 428289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641953
Row_Buffer_Locality_read = 0.737534
Row_Buffer_Locality_write = 0.246634
Bank_Level_Parallism = 8.808746
Bank_Level_Parallism_Col = 5.942051
Bank_Level_Parallism_Ready = 2.256476
write_to_read_ratio_blp_rw_average = 0.522784
GrpLevelPara = 3.010482 

BW Util details:
bwutil = 0.266856 
total_CMD = 617411 
util_bw = 164760 
Wasted_Col = 155556 
Wasted_Row = 20326 
Idle = 276769 

BW Util Bottlenecks: 
RCDc_limit = 172750 
RCDWRc_limit = 82432 
WTRc_limit = 85542 
RTWc_limit = 459919 
CCDLc_limit = 92001 
rwq = 0 
CCDLc_limit_alone = 51894 
WTRc_limit_alone = 78055 
RTWc_limit_alone = 427299 

Commands details: 
total_CMD = 617411 
n_nop = 404822 
Read = 108433 
Write = 0 
L2_Alloc = 0 
L2_WB = 56327 
n_act = 48211 
n_pre = 48195 
n_ref = 0 
n_req = 134650 
total_req = 164760 

Dual Bus Interface Util: 
issued_total_row = 96406 
issued_total_col = 164760 
Row_Bus_Util =  0.156146 
CoL_Bus_Util = 0.266856 
Either_Row_CoL_Bus_Util = 0.344323 
Issued_on_Two_Bus_Simul_Util = 0.078679 
issued_two_Eff = 0.228502 
queue_avg = 18.714365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7144
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=404046 n_act=48598 n_pre=48582 n_ref_event=0 n_req=134990 n_rd=108270 n_rd_L2_A=0 n_write=0 n_wr_bk=56915 bw_util=0.2675
n_activity=369971 dram_eff=0.4465
bk0: 6997a 429583i bk1: 6782a 431634i bk2: 6892a 440868i bk3: 6717a 444898i bk4: 6735a 454791i bk5: 6785a 455292i bk6: 6566a 438939i bk7: 6516a 443653i bk8: 6792a 435179i bk9: 6752a 433501i bk10: 6977a 430826i bk11: 6832a 432193i bk12: 6692a 433218i bk13: 6718a 436850i bk14: 6705a 436251i bk15: 6812a 429718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639988
Row_Buffer_Locality_read = 0.736557
Row_Buffer_Locality_write = 0.248690
Bank_Level_Parallism = 8.778144
Bank_Level_Parallism_Col = 5.910155
Bank_Level_Parallism_Ready = 2.245743
write_to_read_ratio_blp_rw_average = 0.522298
GrpLevelPara = 3.008751 

BW Util details:
bwutil = 0.267545 
total_CMD = 617411 
util_bw = 165185 
Wasted_Col = 155990 
Wasted_Row = 21286 
Idle = 274950 

BW Util Bottlenecks: 
RCDc_limit = 172350 
RCDWRc_limit = 83368 
WTRc_limit = 85535 
RTWc_limit = 456650 
CCDLc_limit = 91130 
rwq = 0 
CCDLc_limit_alone = 51358 
WTRc_limit_alone = 78101 
RTWc_limit_alone = 424312 

Commands details: 
total_CMD = 617411 
n_nop = 404046 
Read = 108270 
Write = 0 
L2_Alloc = 0 
L2_WB = 56915 
n_act = 48598 
n_pre = 48582 
n_ref = 0 
n_req = 134990 
total_req = 165185 

Dual Bus Interface Util: 
issued_total_row = 97180 
issued_total_col = 165185 
Row_Bus_Util =  0.157399 
CoL_Bus_Util = 0.267545 
Either_Row_CoL_Bus_Util = 0.345580 
Issued_on_Two_Bus_Simul_Util = 0.079364 
issued_two_Eff = 0.229653 
queue_avg = 18.835306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8353
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=404674 n_act=48278 n_pre=48262 n_ref_event=0 n_req=134174 n_rd=107852 n_rd_L2_A=0 n_write=0 n_wr_bk=56569 bw_util=0.2663
n_activity=370257 dram_eff=0.4441
bk0: 6910a 435496i bk1: 6725a 430705i bk2: 6715a 439421i bk3: 6899a 441464i bk4: 6729a 451750i bk5: 6755a 450395i bk6: 6550a 447385i bk7: 6427a 446273i bk8: 6641a 437654i bk9: 6829a 436658i bk10: 6966a 434506i bk11: 6842a 433526i bk12: 6761a 435310i bk13: 6617a 436774i bk14: 6750a 435302i bk15: 6736a 434166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640184
Row_Buffer_Locality_read = 0.735870
Row_Buffer_Locality_write = 0.248119
Bank_Level_Parallism = 8.702926
Bank_Level_Parallism_Col = 5.876077
Bank_Level_Parallism_Ready = 2.256768
write_to_read_ratio_blp_rw_average = 0.523193
GrpLevelPara = 2.999325 

BW Util details:
bwutil = 0.266307 
total_CMD = 617411 
util_bw = 164421 
Wasted_Col = 157857 
Wasted_Row = 20821 
Idle = 274312 

BW Util Bottlenecks: 
RCDc_limit = 174263 
RCDWRc_limit = 83055 
WTRc_limit = 85946 
RTWc_limit = 457696 
CCDLc_limit = 90423 
rwq = 0 
CCDLc_limit_alone = 50938 
WTRc_limit_alone = 78746 
RTWc_limit_alone = 425411 

Commands details: 
total_CMD = 617411 
n_nop = 404674 
Read = 107852 
Write = 0 
L2_Alloc = 0 
L2_WB = 56569 
n_act = 48278 
n_pre = 48262 
n_ref = 0 
n_req = 134174 
total_req = 164421 

Dual Bus Interface Util: 
issued_total_row = 96540 
issued_total_col = 164421 
Row_Bus_Util =  0.156363 
CoL_Bus_Util = 0.266307 
Either_Row_CoL_Bus_Util = 0.344563 
Issued_on_Two_Bus_Simul_Util = 0.078107 
issued_two_Eff = 0.226684 
queue_avg = 18.398701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3987
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=405391 n_act=47949 n_pre=47933 n_ref_event=0 n_req=134038 n_rd=107834 n_rd_L2_A=0 n_write=0 n_wr_bk=56178 bw_util=0.2656
n_activity=368566 dram_eff=0.445
bk0: 6854a 438479i bk1: 6753a 432037i bk2: 6684a 442894i bk3: 6878a 444007i bk4: 6791a 454103i bk5: 6470a 454825i bk6: 6760a 444902i bk7: 6464a 443525i bk8: 6735a 439605i bk9: 6776a 436517i bk10: 6890a 438227i bk11: 6786a 435693i bk12: 6779a 433012i bk13: 6790a 434329i bk14: 6696a 436462i bk15: 6728a 435750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642273
Row_Buffer_Locality_read = 0.738691
Row_Buffer_Locality_write = 0.245497
Bank_Level_Parallism = 8.696426
Bank_Level_Parallism_Col = 5.875473
Bank_Level_Parallism_Ready = 2.246037
write_to_read_ratio_blp_rw_average = 0.527032
GrpLevelPara = 2.999067 

BW Util details:
bwutil = 0.265645 
total_CMD = 617411 
util_bw = 164012 
Wasted_Col = 156672 
Wasted_Row = 20634 
Idle = 276093 

BW Util Bottlenecks: 
RCDc_limit = 172086 
RCDWRc_limit = 83226 
WTRc_limit = 84936 
RTWc_limit = 459455 
CCDLc_limit = 91756 
rwq = 0 
CCDLc_limit_alone = 51486 
WTRc_limit_alone = 77604 
RTWc_limit_alone = 426517 

Commands details: 
total_CMD = 617411 
n_nop = 405391 
Read = 107834 
Write = 0 
L2_Alloc = 0 
L2_WB = 56178 
n_act = 47949 
n_pre = 47933 
n_ref = 0 
n_req = 134038 
total_req = 164012 

Dual Bus Interface Util: 
issued_total_row = 95882 
issued_total_col = 164012 
Row_Bus_Util =  0.155297 
CoL_Bus_Util = 0.265645 
Either_Row_CoL_Bus_Util = 0.343402 
Issued_on_Two_Bus_Simul_Util = 0.077540 
issued_two_Eff = 0.225799 
queue_avg = 18.520554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5206
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=404037 n_act=48361 n_pre=48345 n_ref_event=0 n_req=134842 n_rd=108522 n_rd_L2_A=0 n_write=0 n_wr_bk=56604 bw_util=0.2674
n_activity=369400 dram_eff=0.447
bk0: 7051a 437462i bk1: 6803a 431768i bk2: 6690a 433241i bk3: 6853a 445461i bk4: 6751a 448770i bk5: 6681a 454170i bk6: 6568a 442797i bk7: 6695a 440655i bk8: 6799a 436238i bk9: 6705a 441451i bk10: 6949a 431732i bk11: 6977a 433380i bk12: 6799a 433685i bk13: 6689a 437375i bk14: 6736a 427493i bk15: 6776a 433579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641351
Row_Buffer_Locality_read = 0.737638
Row_Buffer_Locality_write = 0.244339
Bank_Level_Parallism = 8.780630
Bank_Level_Parallism_Col = 5.916711
Bank_Level_Parallism_Ready = 2.257161
write_to_read_ratio_blp_rw_average = 0.527180
GrpLevelPara = 3.010234 

BW Util details:
bwutil = 0.267449 
total_CMD = 617411 
util_bw = 165126 
Wasted_Col = 156763 
Wasted_Row = 20246 
Idle = 275276 

BW Util Bottlenecks: 
RCDc_limit = 172973 
RCDWRc_limit = 83197 
WTRc_limit = 83071 
RTWc_limit = 462869 
CCDLc_limit = 90796 
rwq = 0 
CCDLc_limit_alone = 51081 
WTRc_limit_alone = 75891 
RTWc_limit_alone = 430334 

Commands details: 
total_CMD = 617411 
n_nop = 404037 
Read = 108522 
Write = 0 
L2_Alloc = 0 
L2_WB = 56604 
n_act = 48361 
n_pre = 48345 
n_ref = 0 
n_req = 134842 
total_req = 165126 

Dual Bus Interface Util: 
issued_total_row = 96706 
issued_total_col = 165126 
Row_Bus_Util =  0.156631 
CoL_Bus_Util = 0.267449 
Either_Row_CoL_Bus_Util = 0.345595 
Issued_on_Two_Bus_Simul_Util = 0.078486 
issued_two_Eff = 0.227104 
queue_avg = 18.596405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5964
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=404155 n_act=48456 n_pre=48440 n_ref_event=0 n_req=134934 n_rd=108415 n_rd_L2_A=0 n_write=0 n_wr_bk=56686 bw_util=0.2674
n_activity=368678 dram_eff=0.4478
bk0: 6954a 432329i bk1: 6805a 433189i bk2: 6783a 436450i bk3: 6927a 443254i bk4: 6627a 455205i bk5: 6648a 458206i bk6: 6663a 443109i bk7: 6560a 444660i bk8: 6753a 433031i bk9: 6725a 435607i bk10: 6962a 437577i bk11: 6954a 431339i bk12: 6695a 435104i bk13: 6682a 431380i bk14: 6891a 431394i bk15: 6786a 433228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640891
Row_Buffer_Locality_read = 0.736346
Row_Buffer_Locality_write = 0.250650
Bank_Level_Parallism = 8.776014
Bank_Level_Parallism_Col = 5.894741
Bank_Level_Parallism_Ready = 2.249156
write_to_read_ratio_blp_rw_average = 0.523845
GrpLevelPara = 3.007686 

BW Util details:
bwutil = 0.267409 
total_CMD = 617411 
util_bw = 165101 
Wasted_Col = 156191 
Wasted_Row = 20372 
Idle = 275747 

BW Util Bottlenecks: 
RCDc_limit = 173410 
RCDWRc_limit = 83527 
WTRc_limit = 83927 
RTWc_limit = 460238 
CCDLc_limit = 90042 
rwq = 0 
CCDLc_limit_alone = 50989 
WTRc_limit_alone = 76900 
RTWc_limit_alone = 428212 

Commands details: 
total_CMD = 617411 
n_nop = 404155 
Read = 108415 
Write = 0 
L2_Alloc = 0 
L2_WB = 56686 
n_act = 48456 
n_pre = 48440 
n_ref = 0 
n_req = 134934 
total_req = 165101 

Dual Bus Interface Util: 
issued_total_row = 96896 
issued_total_col = 165101 
Row_Bus_Util =  0.156939 
CoL_Bus_Util = 0.267409 
Either_Row_CoL_Bus_Util = 0.345404 
Issued_on_Two_Bus_Simul_Util = 0.078944 
issued_two_Eff = 0.228556 
queue_avg = 18.778410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7784
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=404843 n_act=48217 n_pre=48201 n_ref_event=0 n_req=134384 n_rd=108088 n_rd_L2_A=0 n_write=0 n_wr_bk=56332 bw_util=0.2663
n_activity=368927 dram_eff=0.4457
bk0: 6982a 435338i bk1: 6766a 436172i bk2: 6702a 440869i bk3: 6800a 442323i bk4: 6746a 450204i bk5: 6630a 455498i bk6: 6496a 442540i bk7: 6565a 445464i bk8: 6789a 439895i bk9: 6793a 437362i bk10: 6822a 436466i bk11: 6870a 436243i bk12: 6854a 437186i bk13: 6884a 439392i bk14: 6791a 425799i bk15: 6598a 436993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641200
Row_Buffer_Locality_read = 0.736927
Row_Buffer_Locality_write = 0.247718
Bank_Level_Parallism = 8.696691
Bank_Level_Parallism_Col = 5.860453
Bank_Level_Parallism_Ready = 2.239904
write_to_read_ratio_blp_rw_average = 0.522080
GrpLevelPara = 3.001651 

BW Util details:
bwutil = 0.266306 
total_CMD = 617411 
util_bw = 164420 
Wasted_Col = 157061 
Wasted_Row = 20628 
Idle = 275302 

BW Util Bottlenecks: 
RCDc_limit = 173218 
RCDWRc_limit = 82945 
WTRc_limit = 84771 
RTWc_limit = 455211 
CCDLc_limit = 90445 
rwq = 0 
CCDLc_limit_alone = 50969 
WTRc_limit_alone = 77367 
RTWc_limit_alone = 423139 

Commands details: 
total_CMD = 617411 
n_nop = 404843 
Read = 108088 
Write = 0 
L2_Alloc = 0 
L2_WB = 56332 
n_act = 48217 
n_pre = 48201 
n_ref = 0 
n_req = 134384 
total_req = 164420 

Dual Bus Interface Util: 
issued_total_row = 96418 
issued_total_col = 164420 
Row_Bus_Util =  0.156165 
CoL_Bus_Util = 0.266306 
Either_Row_CoL_Bus_Util = 0.344289 
Issued_on_Two_Bus_Simul_Util = 0.078181 
issued_two_Eff = 0.227080 
queue_avg = 18.257532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2575
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=404203 n_act=48154 n_pre=48138 n_ref_event=0 n_req=135076 n_rd=108614 n_rd_L2_A=0 n_write=0 n_wr_bk=56630 bw_util=0.2676
n_activity=370205 dram_eff=0.4464
bk0: 6958a 433404i bk1: 6857a 434395i bk2: 6793a 441594i bk3: 6811a 439567i bk4: 6770a 450606i bk5: 6707a 452856i bk6: 6762a 442075i bk7: 6663a 438046i bk8: 6758a 431082i bk9: 6755a 435342i bk10: 6866a 437401i bk11: 6868a 433974i bk12: 6821a 435925i bk13: 6701a 435545i bk14: 6754a 434039i bk15: 6770a 430871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643504
Row_Buffer_Locality_read = 0.738975
Row_Buffer_Locality_write = 0.251644
Bank_Level_Parallism = 8.794584
Bank_Level_Parallism_Col = 5.961925
Bank_Level_Parallism_Ready = 2.254103
write_to_read_ratio_blp_rw_average = 0.524991
GrpLevelPara = 3.015460 

BW Util details:
bwutil = 0.267640 
total_CMD = 617411 
util_bw = 165244 
Wasted_Col = 155461 
Wasted_Row = 21202 
Idle = 275504 

BW Util Bottlenecks: 
RCDc_limit = 171893 
RCDWRc_limit = 83084 
WTRc_limit = 84485 
RTWc_limit = 464907 
CCDLc_limit = 91086 
rwq = 0 
CCDLc_limit_alone = 50903 
WTRc_limit_alone = 77122 
RTWc_limit_alone = 432087 

Commands details: 
total_CMD = 617411 
n_nop = 404203 
Read = 108614 
Write = 0 
L2_Alloc = 0 
L2_WB = 56630 
n_act = 48154 
n_pre = 48138 
n_ref = 0 
n_req = 135076 
total_req = 165244 

Dual Bus Interface Util: 
issued_total_row = 96292 
issued_total_col = 165244 
Row_Bus_Util =  0.155961 
CoL_Bus_Util = 0.267640 
Either_Row_CoL_Bus_Util = 0.345326 
Issued_on_Two_Bus_Simul_Util = 0.078275 
issued_two_Eff = 0.226671 
queue_avg = 18.809591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8096
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=404148 n_act=48410 n_pre=48394 n_ref_event=0 n_req=135474 n_rd=109060 n_rd_L2_A=0 n_write=0 n_wr_bk=56285 bw_util=0.2678
n_activity=368432 dram_eff=0.4488
bk0: 7020a 432960i bk1: 6925a 430770i bk2: 6882a 436685i bk3: 6979a 437911i bk4: 6716a 454049i bk5: 6753a 452927i bk6: 6666a 440322i bk7: 6749a 440313i bk8: 6759a 434377i bk9: 6678a 437183i bk10: 7039a 428104i bk11: 6853a 436751i bk12: 6633a 431600i bk13: 6822a 432118i bk14: 6749a 435212i bk15: 6837a 432676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642662
Row_Buffer_Locality_read = 0.737887
Row_Buffer_Locality_write = 0.249489
Bank_Level_Parallism = 8.851072
Bank_Level_Parallism_Col = 5.973167
Bank_Level_Parallism_Ready = 2.248662
write_to_read_ratio_blp_rw_average = 0.524572
GrpLevelPara = 3.021014 

BW Util details:
bwutil = 0.267804 
total_CMD = 617411 
util_bw = 165345 
Wasted_Col = 155201 
Wasted_Row = 20666 
Idle = 276199 

BW Util Bottlenecks: 
RCDc_limit = 172490 
RCDWRc_limit = 82346 
WTRc_limit = 84741 
RTWc_limit = 465180 
CCDLc_limit = 92559 
rwq = 0 
CCDLc_limit_alone = 51836 
WTRc_limit_alone = 77384 
RTWc_limit_alone = 431814 

Commands details: 
total_CMD = 617411 
n_nop = 404148 
Read = 109060 
Write = 0 
L2_Alloc = 0 
L2_WB = 56285 
n_act = 48410 
n_pre = 48394 
n_ref = 0 
n_req = 135474 
total_req = 165345 

Dual Bus Interface Util: 
issued_total_row = 96804 
issued_total_col = 165345 
Row_Bus_Util =  0.156790 
CoL_Bus_Util = 0.267804 
Either_Row_CoL_Bus_Util = 0.345415 
Issued_on_Two_Bus_Simul_Util = 0.079179 
issued_two_Eff = 0.229229 
queue_avg = 19.191141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1911
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=404790 n_act=48064 n_pre=48048 n_ref_event=0 n_req=135013 n_rd=108759 n_rd_L2_A=0 n_write=0 n_wr_bk=56380 bw_util=0.2675
n_activity=369070 dram_eff=0.4474
bk0: 6944a 434131i bk1: 6890a 434285i bk2: 6789a 438477i bk3: 6887a 440683i bk4: 6719a 458135i bk5: 6745a 452047i bk6: 6715a 444247i bk7: 6588a 442581i bk8: 6777a 441222i bk9: 6656a 438930i bk10: 7016a 435220i bk11: 6896a 431919i bk12: 6836a 432679i bk13: 6748a 437623i bk14: 6885a 430564i bk15: 6668a 432535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644005
Row_Buffer_Locality_read = 0.739939
Row_Buffer_Locality_write = 0.246591
Bank_Level_Parallism = 8.751775
Bank_Level_Parallism_Col = 5.927520
Bank_Level_Parallism_Ready = 2.256160
write_to_read_ratio_blp_rw_average = 0.524299
GrpLevelPara = 3.011067 

BW Util details:
bwutil = 0.267470 
total_CMD = 617411 
util_bw = 165139 
Wasted_Col = 154799 
Wasted_Row = 21514 
Idle = 275959 

BW Util Bottlenecks: 
RCDc_limit = 171572 
RCDWRc_limit = 82770 
WTRc_limit = 84595 
RTWc_limit = 460119 
CCDLc_limit = 90945 
rwq = 0 
CCDLc_limit_alone = 50355 
WTRc_limit_alone = 77179 
RTWc_limit_alone = 426945 

Commands details: 
total_CMD = 617411 
n_nop = 404790 
Read = 108759 
Write = 0 
L2_Alloc = 0 
L2_WB = 56380 
n_act = 48064 
n_pre = 48048 
n_ref = 0 
n_req = 135013 
total_req = 165139 

Dual Bus Interface Util: 
issued_total_row = 96112 
issued_total_col = 165139 
Row_Bus_Util =  0.155669 
CoL_Bus_Util = 0.267470 
Either_Row_CoL_Bus_Util = 0.344375 
Issued_on_Two_Bus_Simul_Util = 0.078764 
issued_two_Eff = 0.228717 
queue_avg = 18.840696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8407
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=401426 n_act=49106 n_pre=49090 n_ref_event=0 n_req=137311 n_rd=110603 n_rd_L2_A=0 n_write=0 n_wr_bk=56930 bw_util=0.2713
n_activity=370830 dram_eff=0.4518
bk0: 7076a 426831i bk1: 7054a 429417i bk2: 7024a 439190i bk3: 7076a 432727i bk4: 6788a 451211i bk5: 6656a 451980i bk6: 6771a 440786i bk7: 6785a 436661i bk8: 6970a 429735i bk9: 6921a 431259i bk10: 6945a 429661i bk11: 7024a 427121i bk12: 6721a 432424i bk13: 6839a 425030i bk14: 6995a 427946i bk15: 6958a 425823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642374
Row_Buffer_Locality_read = 0.737512
Row_Buffer_Locality_write = 0.248390
Bank_Level_Parallism = 8.992045
Bank_Level_Parallism_Col = 6.057358
Bank_Level_Parallism_Ready = 2.261954
write_to_read_ratio_blp_rw_average = 0.528235
GrpLevelPara = 3.048025 

BW Util details:
bwutil = 0.271348 
total_CMD = 617411 
util_bw = 167533 
Wasted_Col = 154835 
Wasted_Row = 19944 
Idle = 275099 

BW Util Bottlenecks: 
RCDc_limit = 174711 
RCDWRc_limit = 83308 
WTRc_limit = 86146 
RTWc_limit = 481435 
CCDLc_limit = 94176 
rwq = 0 
CCDLc_limit_alone = 52054 
WTRc_limit_alone = 78524 
RTWc_limit_alone = 446935 

Commands details: 
total_CMD = 617411 
n_nop = 401426 
Read = 110603 
Write = 0 
L2_Alloc = 0 
L2_WB = 56930 
n_act = 49106 
n_pre = 49090 
n_ref = 0 
n_req = 137311 
total_req = 167533 

Dual Bus Interface Util: 
issued_total_row = 98196 
issued_total_col = 167533 
Row_Bus_Util =  0.159045 
CoL_Bus_Util = 0.271348 
Either_Row_CoL_Bus_Util = 0.349824 
Issued_on_Two_Bus_Simul_Util = 0.080569 
issued_two_Eff = 0.230312 
queue_avg = 19.496014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.496
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=403436 n_act=48666 n_pre=48650 n_ref_event=0 n_req=135737 n_rd=109129 n_rd_L2_A=0 n_write=0 n_wr_bk=56818 bw_util=0.2688
n_activity=370184 dram_eff=0.4483
bk0: 6965a 432097i bk1: 7116a 430002i bk2: 6780a 439034i bk3: 6902a 438038i bk4: 6620a 452969i bk5: 6775a 449758i bk6: 6789a 444261i bk7: 6712a 439971i bk8: 6668a 433856i bk9: 6778a 436582i bk10: 6999a 431796i bk11: 7008a 431730i bk12: 6802a 428747i bk13: 6733a 429956i bk14: 6787a 429227i bk15: 6695a 430724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641468
Row_Buffer_Locality_read = 0.737815
Row_Buffer_Locality_write = 0.246317
Bank_Level_Parallism = 8.866044
Bank_Level_Parallism_Col = 5.997346
Bank_Level_Parallism_Ready = 2.263518
write_to_read_ratio_blp_rw_average = 0.524170
GrpLevelPara = 3.023220 

BW Util details:
bwutil = 0.268779 
total_CMD = 617411 
util_bw = 165947 
Wasted_Col = 155111 
Wasted_Row = 21323 
Idle = 275030 

BW Util Bottlenecks: 
RCDc_limit = 171952 
RCDWRc_limit = 83523 
WTRc_limit = 86262 
RTWc_limit = 468727 
CCDLc_limit = 91695 
rwq = 0 
CCDLc_limit_alone = 51345 
WTRc_limit_alone = 78914 
RTWc_limit_alone = 435725 

Commands details: 
total_CMD = 617411 
n_nop = 403436 
Read = 109129 
Write = 0 
L2_Alloc = 0 
L2_WB = 56818 
n_act = 48666 
n_pre = 48650 
n_ref = 0 
n_req = 135737 
total_req = 165947 

Dual Bus Interface Util: 
issued_total_row = 97316 
issued_total_col = 165947 
Row_Bus_Util =  0.157619 
CoL_Bus_Util = 0.268779 
Either_Row_CoL_Bus_Util = 0.346568 
Issued_on_Two_Bus_Simul_Util = 0.079830 
issued_two_Eff = 0.230345 
queue_avg = 19.082771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0828
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=399525 n_act=49649 n_pre=49633 n_ref_event=0 n_req=139889 n_rd=112971 n_rd_L2_A=0 n_write=0 n_wr_bk=57206 bw_util=0.2756
n_activity=371965 dram_eff=0.4575
bk0: 7121a 426415i bk1: 7214a 427729i bk2: 7200a 429793i bk3: 7131a 435327i bk4: 6994a 446064i bk5: 6917a 446157i bk6: 6910a 434665i bk7: 6923a 436652i bk8: 7083a 428683i bk9: 6945a 427180i bk10: 7225a 425933i bk11: 7097a 424412i bk12: 6976a 425988i bk13: 7132a 422110i bk14: 6951a 427763i bk15: 7152a 422290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645083
Row_Buffer_Locality_read = 0.739438
Row_Buffer_Locality_write = 0.249090
Bank_Level_Parallism = 9.095436
Bank_Level_Parallism_Col = 6.133078
Bank_Level_Parallism_Ready = 2.278904
write_to_read_ratio_blp_rw_average = 0.525205
GrpLevelPara = 3.072971 

BW Util details:
bwutil = 0.275630 
total_CMD = 617411 
util_bw = 170177 
Wasted_Col = 152993 
Wasted_Row = 21102 
Idle = 273139 

BW Util Bottlenecks: 
RCDc_limit = 173350 
RCDWRc_limit = 81709 
WTRc_limit = 85354 
RTWc_limit = 479747 
CCDLc_limit = 94392 
rwq = 0 
CCDLc_limit_alone = 52343 
WTRc_limit_alone = 77885 
RTWc_limit_alone = 445167 

Commands details: 
total_CMD = 617411 
n_nop = 399525 
Read = 112971 
Write = 0 
L2_Alloc = 0 
L2_WB = 57206 
n_act = 49649 
n_pre = 49633 
n_ref = 0 
n_req = 139889 
total_req = 170177 

Dual Bus Interface Util: 
issued_total_row = 99282 
issued_total_col = 170177 
Row_Bus_Util =  0.160804 
CoL_Bus_Util = 0.275630 
Either_Row_CoL_Bus_Util = 0.352903 
Issued_on_Two_Bus_Simul_Util = 0.083531 
issued_two_Eff = 0.236697 
queue_avg = 20.675819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.6758
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=397792 n_act=50380 n_pre=50364 n_ref_event=0 n_req=141742 n_rd=114403 n_rd_L2_A=0 n_write=0 n_wr_bk=57718 bw_util=0.2788
n_activity=369876 dram_eff=0.4653
bk0: 7184a 422536i bk1: 7251a 422441i bk2: 7037a 424302i bk3: 7297a 426440i bk4: 7103a 444127i bk5: 7105a 439313i bk6: 7001a 427111i bk7: 7039a 429063i bk8: 7100a 420673i bk9: 7177a 422242i bk10: 7357a 417620i bk11: 7209a 418388i bk12: 7074a 418693i bk13: 7086a 419080i bk14: 7142a 419871i bk15: 7241a 418284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644565
Row_Buffer_Locality_read = 0.736318
Row_Buffer_Locality_write = 0.260617
Bank_Level_Parallism = 9.422712
Bank_Level_Parallism_Col = 6.337763
Bank_Level_Parallism_Ready = 2.313872
write_to_read_ratio_blp_rw_average = 0.527471
GrpLevelPara = 3.108690 

BW Util details:
bwutil = 0.278779 
total_CMD = 617411 
util_bw = 172121 
Wasted_Col = 151589 
Wasted_Row = 19093 
Idle = 274608 

BW Util Bottlenecks: 
RCDc_limit = 174996 
RCDWRc_limit = 80991 
WTRc_limit = 86393 
RTWc_limit = 503667 
CCDLc_limit = 97021 
rwq = 0 
CCDLc_limit_alone = 52692 
WTRc_limit_alone = 79071 
RTWc_limit_alone = 466660 

Commands details: 
total_CMD = 617411 
n_nop = 397792 
Read = 114403 
Write = 0 
L2_Alloc = 0 
L2_WB = 57718 
n_act = 50380 
n_pre = 50364 
n_ref = 0 
n_req = 141742 
total_req = 172121 

Dual Bus Interface Util: 
issued_total_row = 100744 
issued_total_col = 172121 
Row_Bus_Util =  0.163172 
CoL_Bus_Util = 0.278779 
Either_Row_CoL_Bus_Util = 0.355710 
Issued_on_Two_Bus_Simul_Util = 0.086241 
issued_two_Eff = 0.242447 
queue_avg = 22.038517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0385
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=400004 n_act=49523 n_pre=49507 n_ref_event=0 n_req=138727 n_rd=111742 n_rd_L2_A=0 n_write=0 n_wr_bk=57237 bw_util=0.2737
n_activity=370656 dram_eff=0.4559
bk0: 7186a 421099i bk1: 7032a 426024i bk2: 7019a 430858i bk3: 6937a 433352i bk4: 7057a 446155i bk5: 6880a 446576i bk6: 6842a 431507i bk7: 6797a 436663i bk8: 6946a 425503i bk9: 6941a 429697i bk10: 7188a 425695i bk11: 7060a 428118i bk12: 6885a 426689i bk13: 6999a 428098i bk14: 6851a 425498i bk15: 7122a 426348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643018
Row_Buffer_Locality_read = 0.737315
Row_Buffer_Locality_write = 0.252548
Bank_Level_Parallism = 9.105021
Bank_Level_Parallism_Col = 6.144084
Bank_Level_Parallism_Ready = 2.272075
write_to_read_ratio_blp_rw_average = 0.529288
GrpLevelPara = 3.065602 

BW Util details:
bwutil = 0.273690 
total_CMD = 617411 
util_bw = 168979 
Wasted_Col = 154566 
Wasted_Row = 20158 
Idle = 273708 

BW Util Bottlenecks: 
RCDc_limit = 174372 
RCDWRc_limit = 83413 
WTRc_limit = 84522 
RTWc_limit = 491508 
CCDLc_limit = 94660 
rwq = 0 
CCDLc_limit_alone = 52426 
WTRc_limit_alone = 77247 
RTWc_limit_alone = 456549 

Commands details: 
total_CMD = 617411 
n_nop = 400004 
Read = 111742 
Write = 0 
L2_Alloc = 0 
L2_WB = 57237 
n_act = 49523 
n_pre = 49507 
n_ref = 0 
n_req = 138727 
total_req = 168979 

Dual Bus Interface Util: 
issued_total_row = 99030 
issued_total_col = 168979 
Row_Bus_Util =  0.160396 
CoL_Bus_Util = 0.273690 
Either_Row_CoL_Bus_Util = 0.352127 
Issued_on_Two_Bus_Simul_Util = 0.081958 
issued_two_Eff = 0.232752 
queue_avg = 20.144814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1448
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=617411 n_nop=400774 n_act=49220 n_pre=49204 n_ref_event=0 n_req=138474 n_rd=111528 n_rd_L2_A=0 n_write=0 n_wr_bk=57189 bw_util=0.2733
n_activity=370841 dram_eff=0.455
bk0: 7125a 429356i bk1: 7000a 430717i bk2: 7114a 434964i bk3: 7047a 437201i bk4: 6842a 449898i bk5: 6795a 447135i bk6: 6907a 435455i bk7: 6766a 436509i bk8: 6865a 428087i bk9: 6932a 429151i bk10: 7119a 425177i bk11: 7184a 428960i bk12: 6971a 426955i bk13: 6927a 425866i bk14: 6887a 428198i bk15: 7047a 428964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644554
Row_Buffer_Locality_read = 0.738684
Row_Buffer_Locality_write = 0.254954
Bank_Level_Parallism = 9.029717
Bank_Level_Parallism_Col = 6.096535
Bank_Level_Parallism_Ready = 2.268604
write_to_read_ratio_blp_rw_average = 0.524931
GrpLevelPara = 3.049940 

BW Util details:
bwutil = 0.273265 
total_CMD = 617411 
util_bw = 168717 
Wasted_Col = 153695 
Wasted_Row = 20285 
Idle = 274714 

BW Util Bottlenecks: 
RCDc_limit = 172526 
RCDWRc_limit = 83019 
WTRc_limit = 87836 
RTWc_limit = 473545 
CCDLc_limit = 93611 
rwq = 0 
CCDLc_limit_alone = 52231 
WTRc_limit_alone = 80387 
RTWc_limit_alone = 439614 

Commands details: 
total_CMD = 617411 
n_nop = 400774 
Read = 111528 
Write = 0 
L2_Alloc = 0 
L2_WB = 57189 
n_act = 49220 
n_pre = 49204 
n_ref = 0 
n_req = 138474 
total_req = 168717 

Dual Bus Interface Util: 
issued_total_row = 98424 
issued_total_col = 168717 
Row_Bus_Util =  0.159414 
CoL_Bus_Util = 0.273265 
Either_Row_CoL_Bus_Util = 0.350880 
Issued_on_Two_Bus_Simul_Util = 0.081800 
issued_two_Eff = 0.233127 
queue_avg = 19.990154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9902

========= L2 cache stats =========
L2_cache_bank[0]: Access = 189658, Miss = 94161, Miss_rate = 0.496, Pending_hits = 498, Reservation_fails = 387
L2_cache_bank[1]: Access = 190413, Miss = 94371, Miss_rate = 0.496, Pending_hits = 546, Reservation_fails = 129
L2_cache_bank[2]: Access = 189969, Miss = 94467, Miss_rate = 0.497, Pending_hits = 478, Reservation_fails = 0
L2_cache_bank[3]: Access = 189946, Miss = 94183, Miss_rate = 0.496, Pending_hits = 563, Reservation_fails = 202
L2_cache_bank[4]: Access = 189340, Miss = 94012, Miss_rate = 0.497, Pending_hits = 513, Reservation_fails = 25
L2_cache_bank[5]: Access = 189746, Miss = 93742, Miss_rate = 0.494, Pending_hits = 524, Reservation_fails = 0
L2_cache_bank[6]: Access = 188919, Miss = 93906, Miss_rate = 0.497, Pending_hits = 477, Reservation_fails = 0
L2_cache_bank[7]: Access = 189197, Miss = 93680, Miss_rate = 0.495, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[8]: Access = 189133, Miss = 92478, Miss_rate = 0.489, Pending_hits = 537, Reservation_fails = 882
L2_cache_bank[9]: Access = 190118, Miss = 93401, Miss_rate = 0.491, Pending_hits = 551, Reservation_fails = 157
L2_cache_bank[10]: Access = 188737, Miss = 93252, Miss_rate = 0.494, Pending_hits = 546, Reservation_fails = 404
L2_cache_bank[11]: Access = 316299, Miss = 199100, Miss_rate = 0.629, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[12]: Access = 189463, Miss = 93708, Miss_rate = 0.495, Pending_hits = 503, Reservation_fails = 0
L2_cache_bank[13]: Access = 189651, Miss = 94690, Miss_rate = 0.499, Pending_hits = 495, Reservation_fails = 0
L2_cache_bank[14]: Access = 189559, Miss = 93580, Miss_rate = 0.494, Pending_hits = 557, Reservation_fails = 773
L2_cache_bank[15]: Access = 190672, Miss = 95246, Miss_rate = 0.500, Pending_hits = 548, Reservation_fails = 742
L2_cache_bank[16]: Access = 189720, Miss = 93732, Miss_rate = 0.494, Pending_hits = 586, Reservation_fails = 318
L2_cache_bank[17]: Access = 189931, Miss = 93589, Miss_rate = 0.493, Pending_hits = 561, Reservation_fails = 1144
L2_cache_bank[18]: Access = 188962, Miss = 92456, Miss_rate = 0.489, Pending_hits = 514, Reservation_fails = 88
L2_cache_bank[19]: Access = 189410, Miss = 93669, Miss_rate = 0.495, Pending_hits = 502, Reservation_fails = 356
L2_cache_bank[20]: Access = 189583, Miss = 94241, Miss_rate = 0.497, Pending_hits = 650, Reservation_fails = 467
L2_cache_bank[21]: Access = 189363, Miss = 93972, Miss_rate = 0.496, Pending_hits = 616, Reservation_fails = 630
L2_cache_bank[22]: Access = 189117, Miss = 92881, Miss_rate = 0.491, Pending_hits = 494, Reservation_fails = 535
L2_cache_bank[23]: Access = 189301, Miss = 94104, Miss_rate = 0.497, Pending_hits = 536, Reservation_fails = 21
L2_cache_bank[24]: Access = 188782, Miss = 93221, Miss_rate = 0.494, Pending_hits = 529, Reservation_fails = 0
L2_cache_bank[25]: Access = 189572, Miss = 93722, Miss_rate = 0.494, Pending_hits = 569, Reservation_fails = 279
L2_cache_bank[26]: Access = 188549, Miss = 92209, Miss_rate = 0.489, Pending_hits = 485, Reservation_fails = 258
L2_cache_bank[27]: Access = 189034, Miss = 93975, Miss_rate = 0.497, Pending_hits = 565, Reservation_fails = 208
L2_cache_bank[28]: Access = 189260, Miss = 93085, Miss_rate = 0.492, Pending_hits = 587, Reservation_fails = 355
L2_cache_bank[29]: Access = 189285, Miss = 94180, Miss_rate = 0.498, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[30]: Access = 189386, Miss = 93784, Miss_rate = 0.495, Pending_hits = 559, Reservation_fails = 40
L2_cache_bank[31]: Access = 189300, Miss = 94264, Miss_rate = 0.498, Pending_hits = 508, Reservation_fails = 202
L2_cache_bank[32]: Access = 190153, Miss = 95116, Miss_rate = 0.500, Pending_hits = 625, Reservation_fails = 207
L2_cache_bank[33]: Access = 189576, Miss = 93560, Miss_rate = 0.494, Pending_hits = 565, Reservation_fails = 172
L2_cache_bank[34]: Access = 190805, Miss = 95970, Miss_rate = 0.503, Pending_hits = 564, Reservation_fails = 131
L2_cache_bank[35]: Access = 189784, Miss = 93857, Miss_rate = 0.495, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[36]: Access = 189521, Miss = 94223, Miss_rate = 0.497, Pending_hits = 542, Reservation_fails = 1031
L2_cache_bank[37]: Access = 190436, Miss = 95092, Miss_rate = 0.499, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[38]: Access = 189487, Miss = 93983, Miss_rate = 0.496, Pending_hits = 569, Reservation_fails = 9
L2_cache_bank[39]: Access = 190469, Miss = 94311, Miss_rate = 0.495, Pending_hits = 564, Reservation_fails = 58
L2_cache_bank[40]: Access = 190515, Miss = 94554, Miss_rate = 0.496, Pending_hits = 650, Reservation_fails = 328
L2_cache_bank[41]: Access = 189642, Miss = 95191, Miss_rate = 0.502, Pending_hits = 628, Reservation_fails = 36
L2_cache_bank[42]: Access = 190324, Miss = 94620, Miss_rate = 0.497, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[43]: Access = 189765, Miss = 95278, Miss_rate = 0.502, Pending_hits = 628, Reservation_fails = 0
L2_cache_bank[44]: Access = 189495, Miss = 94378, Miss_rate = 0.498, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[45]: Access = 189800, Miss = 94538, Miss_rate = 0.498, Pending_hits = 494, Reservation_fails = 709
L2_cache_bank[46]: Access = 189862, Miss = 94398, Miss_rate = 0.497, Pending_hits = 481, Reservation_fails = 517
L2_cache_bank[47]: Access = 190149, Miss = 94588, Miss_rate = 0.497, Pending_hits = 616, Reservation_fails = 127
L2_cache_bank[48]: Access = 190366, Miss = 94436, Miss_rate = 0.496, Pending_hits = 561, Reservation_fails = 254
L2_cache_bank[49]: Access = 190295, Miss = 94898, Miss_rate = 0.499, Pending_hits = 619, Reservation_fails = 343
L2_cache_bank[50]: Access = 190022, Miss = 94870, Miss_rate = 0.499, Pending_hits = 546, Reservation_fails = 404
L2_cache_bank[51]: Access = 190021, Miss = 94574, Miss_rate = 0.498, Pending_hits = 575, Reservation_fails = 77
L2_cache_bank[52]: Access = 190895, Miss = 95619, Miss_rate = 0.501, Pending_hits = 607, Reservation_fails = 319
L2_cache_bank[53]: Access = 191060, Miss = 95566, Miss_rate = 0.500, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[54]: Access = 190406, Miss = 94618, Miss_rate = 0.497, Pending_hits = 561, Reservation_fails = 124
L2_cache_bank[55]: Access = 190997, Miss = 94629, Miss_rate = 0.495, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[56]: Access = 190790, Miss = 95388, Miss_rate = 0.500, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[57]: Access = 193008, Miss = 98015, Miss_rate = 0.508, Pending_hits = 564, Reservation_fails = 828
L2_cache_bank[58]: Access = 191338, Miss = 95902, Miss_rate = 0.501, Pending_hits = 623, Reservation_fails = 305
L2_cache_bank[59]: Access = 193985, Miss = 98810, Miss_rate = 0.509, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[60]: Access = 191563, Miss = 96058, Miss_rate = 0.501, Pending_hits = 644, Reservation_fails = 0
L2_cache_bank[61]: Access = 191613, Miss = 96279, Miss_rate = 0.502, Pending_hits = 595, Reservation_fails = 108
L2_cache_bank[62]: Access = 190606, Miss = 95480, Miss_rate = 0.501, Pending_hits = 587, Reservation_fails = 187
L2_cache_bank[63]: Access = 191841, Miss = 96529, Miss_rate = 0.503, Pending_hits = 627, Reservation_fails = 16
L2_total_cache_accesses = 12287964
L2_total_cache_misses = 6150389
L2_total_cache_miss_rate = 0.5005
L2_total_cache_pending_hits = 35944
L2_total_cache_reservation_fails = 14892
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4913386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1355308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2115061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32083
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1188245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3861
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 703227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1976793
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8447921
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3872126
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14892
L2_cache_data_port_util = 0.126
L2_cache_fill_port_util = 0.066

icnt_total_pkts_mem_to_simt=12287964
icnt_total_pkts_simt_to_mem=12287964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12287964
Req_Network_cycles = 822254
Req_Network_injected_packets_per_cycle =      14.9442 
Req_Network_conflicts_per_cycle =      23.4824
Req_Network_conflicts_per_cycle_util =      30.1776
Req_Bank_Level_Parallism =      19.2051
Req_Network_in_buffer_full_per_cycle =       0.0793
Req_Network_in_buffer_avg_util =      45.1320
Req_Network_out_buffer_full_per_cycle =       0.0846
Req_Network_out_buffer_avg_util =      21.5613

Reply_Network_injected_packets_num = 12287964
Reply_Network_cycles = 822254
Reply_Network_injected_packets_per_cycle =       14.9442
Reply_Network_conflicts_per_cycle =        8.4287
Reply_Network_conflicts_per_cycle_util =      10.7830
Reply_Bank_Level_Parallism =      19.1185
Reply_Network_in_buffer_full_per_cycle =       0.0008
Reply_Network_in_buffer_avg_util =       3.4498
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1868
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 46 sec (5626 sec)
gpgpu_simulation_rate = 96252 (inst/sec)
gpgpu_simulation_rate = 146 (cycle/sec)
gpgpu_silicon_slowdown = 7753424x
Kernel Executed 12 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
