============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     77988
   Run Date =   Fri Nov 22 19:38:56 2019

   Run on =     DESKTOP-S3N7N2H
============================================================
RUN-1002 : start command "open_project competition_code.al"
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(68)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(69)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(70)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(74)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(75)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(76)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 24 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4323/188 useful/useless nets, 3986/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4566 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4748/190 useful/useless nets, 4422/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2218 better
SYN-1014 : Optimize round 3
SYN-1032 : 4747/0 useful/useless nets, 4421/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.625112s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (92.3%)

RUN-1004 : used memory is 163 MB, reserved memory is 137 MB, peak memory is 163 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3542
  #and               1944
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                288
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                220
  #LATCH                0
#MACRO_ADD             45
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            590

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3321   |220    |286    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5393/0 useful/useless nets, 4811/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5176/0 useful/useless nets, 4594/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7451/0 useful/useless nets, 6936/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5465/0 useful/useless nets, 4967/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 41 macro adder
SYN-1032 : 7932/23 useful/useless nets, 7434/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 27402, tnet num: 7931, tinst num: 7418, tnode num: 30833, tedge num: 41263.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7931 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1043 (3.81), #lev = 24 (4.09)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6597 instances into 940 LUTs, name keeping = 36%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2245/1 useful/useless nets, 1748/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2242/0 useful/useless nets, 1745/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 19 carry chain into lslice
SYN-4007 : Packing 231 adder to BLE ...
SYN-4008 : Packed 231 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 935 LUT to BLE ...
SYN-4008 : Packed 935 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 34 SEQ (978 nodes)...
SYN-4005 : Packed 34 SEQ with LUT/SLICE
SYN-4006 : 781 single LUT's are left
SYN-4006 : 69 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1004/1307 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1410   out of  19600    7.19%
#reg                  229   out of  19600    1.17%
#le                  1468
  #lut only          1239   out of   1468   84.40%
  #reg only            58   out of   1468    3.95%
  #lut&reg            171   out of   1468   11.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1468  |1410  |229   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  3.927375s wall, 3.609375s user + 0.125000s system = 3.734375s CPU (95.1%)

RUN-1004 : used memory is 215 MB, reserved memory is 189 MB, peak memory is 266 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (97 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 855 instances
RUN-1001 : 369 mslices, 368 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1843 nets
RUN-1001 : 1232 nets have 2 pins
RUN-1001 : 382 nets have [3 - 5] pins
RUN-1001 : 98 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 79 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 853 instances, 737 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9367, tnet num: 1841, tinst num: 853, tnode num: 10264, tedge num: 16296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.239500s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (97.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 585373
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954878
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 473218, overlap = 139.5
PHY-3002 : Step(2): len = 406123, overlap = 137.25
PHY-3002 : Step(3): len = 379252, overlap = 135
PHY-3002 : Step(4): len = 365399, overlap = 132.75
PHY-3002 : Step(5): len = 351083, overlap = 135
PHY-3002 : Step(6): len = 339303, overlap = 135
PHY-3002 : Step(7): len = 327356, overlap = 135
PHY-3002 : Step(8): len = 316551, overlap = 137.25
PHY-3002 : Step(9): len = 305644, overlap = 139.5
PHY-3002 : Step(10): len = 295392, overlap = 139.5
PHY-3002 : Step(11): len = 285548, overlap = 139.5
PHY-3002 : Step(12): len = 275909, overlap = 137.25
PHY-3002 : Step(13): len = 266393, overlap = 137.25
PHY-3002 : Step(14): len = 257616, overlap = 137.25
PHY-3002 : Step(15): len = 249200, overlap = 137.25
PHY-3002 : Step(16): len = 240748, overlap = 137.25
PHY-3002 : Step(17): len = 232268, overlap = 137.25
PHY-3002 : Step(18): len = 224481, overlap = 137.75
PHY-3002 : Step(19): len = 216420, overlap = 138.75
PHY-3002 : Step(20): len = 208669, overlap = 140.25
PHY-3002 : Step(21): len = 200647, overlap = 141
PHY-3002 : Step(22): len = 193009, overlap = 140.75
PHY-3002 : Step(23): len = 185064, overlap = 141.75
PHY-3002 : Step(24): len = 177859, overlap = 142.5
PHY-3002 : Step(25): len = 170188, overlap = 143.5
PHY-3002 : Step(26): len = 164079, overlap = 145.75
PHY-3002 : Step(27): len = 156962, overlap = 146.25
PHY-3002 : Step(28): len = 150242, overlap = 146.75
PHY-3002 : Step(29): len = 143009, overlap = 146.25
PHY-3002 : Step(30): len = 137734, overlap = 146.5
PHY-3002 : Step(31): len = 131482, overlap = 146
PHY-3002 : Step(32): len = 123830, overlap = 147.5
PHY-3002 : Step(33): len = 119578, overlap = 147.5
PHY-3002 : Step(34): len = 113976, overlap = 148.25
PHY-3002 : Step(35): len = 105438, overlap = 148
PHY-3002 : Step(36): len = 100679, overlap = 147.75
PHY-3002 : Step(37): len = 95198, overlap = 150
PHY-3002 : Step(38): len = 88602.9, overlap = 151.75
PHY-3002 : Step(39): len = 84870.2, overlap = 153.5
PHY-3002 : Step(40): len = 80148.4, overlap = 154.25
PHY-3002 : Step(41): len = 70130.5, overlap = 155.75
PHY-3002 : Step(42): len = 66403.8, overlap = 157.75
PHY-3002 : Step(43): len = 64104.9, overlap = 159.75
PHY-3002 : Step(44): len = 56749.5, overlap = 168.25
PHY-3002 : Step(45): len = 49552, overlap = 184
PHY-3002 : Step(46): len = 48191, overlap = 185
PHY-3002 : Step(47): len = 40535.9, overlap = 189
PHY-3002 : Step(48): len = 39640.4, overlap = 193
PHY-3002 : Step(49): len = 38518.3, overlap = 194.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21304e-06
PHY-3002 : Step(50): len = 48263.7, overlap = 202
PHY-3002 : Step(51): len = 55203.7, overlap = 203.75
PHY-3002 : Step(52): len = 52065.3, overlap = 200.25
PHY-3002 : Step(53): len = 50009.2, overlap = 197.75
PHY-3002 : Step(54): len = 49917.4, overlap = 192.75
PHY-3002 : Step(55): len = 51788.2, overlap = 190
PHY-3002 : Step(56): len = 52427.6, overlap = 191.25
PHY-3002 : Step(57): len = 52172, overlap = 193.25
PHY-3002 : Step(58): len = 51780.8, overlap = 200
PHY-3002 : Step(59): len = 50968.3, overlap = 199.5
PHY-3002 : Step(60): len = 49851.1, overlap = 193.75
PHY-3002 : Step(61): len = 48058.2, overlap = 189.25
PHY-3002 : Step(62): len = 46911.3, overlap = 183.25
PHY-3002 : Step(63): len = 46089.8, overlap = 186.25
PHY-3002 : Step(64): len = 45287.2, overlap = 185.25
PHY-3002 : Step(65): len = 44997.3, overlap = 183.5
PHY-3002 : Step(66): len = 45090.6, overlap = 179
PHY-3002 : Step(67): len = 45013.3, overlap = 178.5
PHY-3002 : Step(68): len = 44446.6, overlap = 178.75
PHY-3002 : Step(69): len = 43457.3, overlap = 178
PHY-3002 : Step(70): len = 42570.5, overlap = 171.25
PHY-3002 : Step(71): len = 42184.4, overlap = 167.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.42609e-06
PHY-3002 : Step(72): len = 47109.9, overlap = 165.25
PHY-3002 : Step(73): len = 48447, overlap = 163.25
PHY-3002 : Step(74): len = 48167.3, overlap = 163.5
PHY-3002 : Step(75): len = 47680.6, overlap = 156.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.7523e-06
PHY-3002 : Step(76): len = 53042.4, overlap = 142.5
PHY-3002 : Step(77): len = 56147.7, overlap = 142.25
PHY-3002 : Step(78): len = 56000.2, overlap = 137.25
PHY-3002 : Step(79): len = 55120.8, overlap = 148.25
PHY-3002 : Step(80): len = 54624.6, overlap = 148
PHY-3002 : Step(81): len = 54387.6, overlap = 153.5
PHY-3002 : Step(82): len = 54173.8, overlap = 143.25
PHY-3002 : Step(83): len = 54180.7, overlap = 139.75
PHY-3002 : Step(84): len = 54726.5, overlap = 144.25
PHY-3002 : Step(85): len = 55093.7, overlap = 144.5
PHY-3002 : Step(86): len = 55447.9, overlap = 147.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.5046e-06
PHY-3002 : Step(87): len = 59724.6, overlap = 154.25
PHY-3002 : Step(88): len = 61706.3, overlap = 154.25
PHY-3002 : Step(89): len = 62109.7, overlap = 152
PHY-3002 : Step(90): len = 62356.2, overlap = 151.75
PHY-3002 : Step(91): len = 62654.1, overlap = 156.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.90092e-05
PHY-3002 : Step(92): len = 66068.6, overlap = 147.25
PHY-3002 : Step(93): len = 67555.2, overlap = 148.75
PHY-3002 : Step(94): len = 69155.2, overlap = 144
PHY-3002 : Step(95): len = 70059.5, overlap = 139.5
PHY-3002 : Step(96): len = 69117.5, overlap = 140.75
PHY-3002 : Step(97): len = 68505.6, overlap = 149.75
PHY-3002 : Step(98): len = 68239.6, overlap = 148.25
PHY-3002 : Step(99): len = 68438.9, overlap = 142
PHY-3002 : Step(100): len = 68490.2, overlap = 139.75
PHY-3002 : Step(101): len = 68548.2, overlap = 133.5
PHY-3002 : Step(102): len = 68802.9, overlap = 125.5
PHY-3002 : Step(103): len = 68859.3, overlap = 125.5
PHY-3002 : Step(104): len = 68616.4, overlap = 120.5
PHY-3002 : Step(105): len = 68240.4, overlap = 128.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.80184e-05
PHY-3002 : Step(106): len = 70603.6, overlap = 123
PHY-3002 : Step(107): len = 72059.2, overlap = 117.75
PHY-3002 : Step(108): len = 71983.8, overlap = 116.25
PHY-3002 : Step(109): len = 72245.3, overlap = 118.25
PHY-3002 : Step(110): len = 73138.1, overlap = 115.5
PHY-3002 : Step(111): len = 73691.1, overlap = 114.75
PHY-3002 : Step(112): len = 73511.4, overlap = 111.5
PHY-3002 : Step(113): len = 73556.4, overlap = 111
PHY-3002 : Step(114): len = 73832.3, overlap = 115.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.60368e-05
PHY-3002 : Step(115): len = 75169.4, overlap = 115.75
PHY-3002 : Step(116): len = 76005, overlap = 122
PHY-3002 : Step(117): len = 76611.5, overlap = 119.5
PHY-3002 : Step(118): len = 76682.7, overlap = 119.25
PHY-3002 : Step(119): len = 76538.2, overlap = 118.75
PHY-3002 : Step(120): len = 76460.8, overlap = 118.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000126912
PHY-3002 : Step(121): len = 77652.5, overlap = 116
PHY-3002 : Step(122): len = 78251.8, overlap = 111.25
PHY-3002 : Step(123): len = 78741.7, overlap = 106.5
PHY-3002 : Step(124): len = 79647.8, overlap = 105.75
PHY-3002 : Step(125): len = 79867.6, overlap = 103.75
PHY-3002 : Step(126): len = 79925.1, overlap = 99
PHY-3002 : Step(127): len = 79917, overlap = 98.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027173s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (230.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954878
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45392e-06
PHY-3002 : Step(128): len = 99910.5, overlap = 45
PHY-3002 : Step(129): len = 99337.3, overlap = 44.5
PHY-3002 : Step(130): len = 98366.4, overlap = 45.5
PHY-3002 : Step(131): len = 97770.9, overlap = 46.5
PHY-3002 : Step(132): len = 97276.5, overlap = 49
PHY-3002 : Step(133): len = 96985.9, overlap = 49.25
PHY-3002 : Step(134): len = 96689, overlap = 50.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.90785e-06
PHY-3002 : Step(135): len = 96568.6, overlap = 51
PHY-3002 : Step(136): len = 96429.2, overlap = 50.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.81569e-06
PHY-3002 : Step(137): len = 96469.7, overlap = 49.75
PHY-3002 : Step(138): len = 96543.4, overlap = 49
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954878
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.38336e-06
PHY-3002 : Step(139): len = 96563, overlap = 77.5
PHY-3002 : Step(140): len = 96723.8, overlap = 76.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.37134e-05
PHY-3002 : Step(141): len = 97100.2, overlap = 75.25
PHY-3002 : Step(142): len = 98480.8, overlap = 69
PHY-3002 : Step(143): len = 100232, overlap = 62
PHY-3002 : Step(144): len = 100154, overlap = 61.25
PHY-3002 : Step(145): len = 100034, overlap = 61.5
PHY-3002 : Step(146): len = 100145, overlap = 61.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.56583e-05
PHY-3002 : Step(147): len = 100674, overlap = 59.5
PHY-3002 : Step(148): len = 102870, overlap = 47.5
PHY-3002 : Step(149): len = 104524, overlap = 42
PHY-3002 : Step(150): len = 104199, overlap = 41.25
PHY-3002 : Step(151): len = 103886, overlap = 43.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.088028s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (142.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954878
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000199945
PHY-3002 : Step(152): len = 118505, overlap = 6.75
PHY-3002 : Step(153): len = 116795, overlap = 13
PHY-3002 : Step(154): len = 114950, overlap = 17
PHY-3002 : Step(155): len = 114028, overlap = 20
PHY-3002 : Step(156): len = 113583, overlap = 20.75
PHY-3002 : Step(157): len = 113359, overlap = 22.75
PHY-3002 : Step(158): len = 113104, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000399891
PHY-3002 : Step(159): len = 113731, overlap = 21
PHY-3002 : Step(160): len = 114280, overlap = 20.25
PHY-3002 : Step(161): len = 114456, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000799782
PHY-3002 : Step(162): len = 114656, overlap = 18.5
PHY-3002 : Step(163): len = 114753, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021764s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.8%)

PHY-3001 : Legalized: Len = 117568, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 0.
PHY-3001 : Final: Len = 117650, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 431736, over cnt = 99(0%), over = 115, worst = 3
PHY-1002 : len = 432128, over cnt = 72(0%), over = 81, worst = 3
PHY-1002 : len = 431648, over cnt = 47(0%), over = 50, worst = 2
PHY-1002 : len = 431608, over cnt = 37(0%), over = 38, worst = 2
PHY-1002 : len = 384080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.196131s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (107.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 796 has valid locations, 20 needs to be replaced
PHY-3001 : design contains 870 instances, 754 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9557, tnet num: 1858, tinst num: 870, tnode num: 10498, tedge num: 16525.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1858 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.266027s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 120099
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(164): len = 119763, overlap = 1
PHY-3002 : Step(165): len = 119763, overlap = 1
PHY-3002 : Step(166): len = 119669, overlap = 0
PHY-3002 : Step(167): len = 119669, overlap = 0
PHY-3002 : Step(168): len = 119620, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004947s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (631.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.953837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.35703e-05
PHY-3002 : Step(169): len = 119621, overlap = 1.5
PHY-3002 : Step(170): len = 119621, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.953837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.09579e-05
PHY-3002 : Step(171): len = 119620, overlap = 3.25
PHY-3002 : Step(172): len = 119620, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101916
PHY-3002 : Step(173): len = 119666, overlap = 2.5
PHY-3002 : Step(174): len = 119666, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000203831
PHY-3002 : Step(175): len = 119672, overlap = 2.5
PHY-3002 : Step(176): len = 119672, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023625s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (529.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.953837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000396979
PHY-3002 : Step(177): len = 119781, overlap = 1.5
PHY-3002 : Step(178): len = 119805, overlap = 1.5
PHY-3002 : Step(179): len = 119818, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007512s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 119967, Over = 0
PHY-3001 : Final: Len = 119967, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  12.974041s wall, 28.703125s user + 8.734375s system = 37.437500s CPU (288.6%)

RUN-1004 : used memory is 253 MB, reserved memory is 232 MB, peak memory is 281 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 682 to 564
PHY-1001 : Pin misalignment score is improved from 564 to 558
PHY-1001 : Pin misalignment score is improved from 558 to 558
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 872 instances
RUN-1001 : 386 mslices, 368 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1860 nets
RUN-1001 : 1226 nets have 2 pins
RUN-1001 : 376 nets have [3 - 5] pins
RUN-1001 : 106 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 87 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 432416, over cnt = 114(0%), over = 131, worst = 3
PHY-1002 : len = 432736, over cnt = 89(0%), over = 99, worst = 3
PHY-1002 : len = 432496, over cnt = 55(0%), over = 60, worst = 2
PHY-1002 : len = 432600, over cnt = 42(0%), over = 43, worst = 2
PHY-1002 : len = 377040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.218066s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (102.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 275 to 19
PHY-1001 : End pin swap;  0.072303s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.1%)

PHY-1001 : End global routing;  4.071323s wall, 3.921875s user + 0.093750s system = 4.015625s CPU (98.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.845101s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 623976, over cnt = 58(0%), over = 58, worst = 1
PHY-1001 : End Routed; 18.837958s wall, 21.031250s user + 0.515625s system = 21.546875s CPU (114.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 621072, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.581618s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 620728, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.086439s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 620704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 620704
PHY-1001 : End DR Iter 3; 0.050633s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (61.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  35.566385s wall, 36.906250s user + 1.421875s system = 38.328125s CPU (107.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  39.953923s wall, 41.125000s user + 1.531250s system = 42.656250s CPU (106.8%)

RUN-1004 : used memory is 400 MB, reserved memory is 382 MB, peak memory is 803 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1444   out of  19600    7.37%
#reg                  240   out of  19600    1.22%
#le                  1502
  #lut only          1262   out of   1502   84.02%
  #reg only            58   out of   1502    3.86%
  #lut&reg            182   out of   1502   12.12%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  2.061848s wall, 1.968750s user + 0.093750s system = 2.062500s CPU (100.0%)

RUN-1004 : used memory is 401 MB, reserved memory is 384 MB, peak memory is 803 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9557, tnet num: 1858, tinst num: 870, tnode num: 10498, tedge num: 16525.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1858 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  2.701506s wall, 2.406250s user + 0.265625s system = 2.671875s CPU (98.9%)

RUN-1004 : used memory is 800 MB, reserved memory is 782 MB, peak memory is 803 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 872
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1860, pip num: 29572
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1843 valid insts, and 74362 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  10.715125s wall, 62.328125s user + 0.437500s system = 62.765625s CPU (585.8%)

RUN-1004 : used memory is 830 MB, reserved memory is 811 MB, peak memory is 892 MB
RUN-1002 : start command "download -bit ..\binary_Cam_DVP\cam.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../binary_Cam_DVP/cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../binary_Cam_DVP/cam.bit" in  1.799010s wall, 1.765625s user + 0.031250s system = 1.796875s CPU (99.9%)

RUN-1004 : used memory is 954 MB, reserved memory is 939 MB, peak memory is 956 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.524765s wall, 0.546875s user + 0.390625s system = 0.937500s CPU (12.5%)

RUN-1004 : used memory is 983 MB, reserved memory is 969 MB, peak memory is 984 MB
RUN-1003 : finish command "download -bit ..\binary_Cam_DVP\cam.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.958177s wall, 2.468750s user + 0.484375s system = 2.953125s CPU (29.7%)

RUN-1004 : used memory is 843 MB, reserved memory is 822 MB, peak memory is 984 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(68)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(69)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(70)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(74)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(75)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(76)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 16 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4355/188 useful/useless nets, 4018/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4566 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4780/190 useful/useless nets, 4454/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2218 better
SYN-1014 : Optimize round 3
SYN-1032 : 4779/0 useful/useless nets, 4453/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.680816s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (91.1%)

RUN-1004 : used memory is 337 MB, reserved memory is 324 MB, peak memory is 984 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3542
  #and               1944
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                288
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                220
  #LATCH                0
#MACRO_ADD             45
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            622

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3321   |220    |286    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5425/0 useful/useless nets, 4843/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5208/0 useful/useless nets, 4626/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7483/0 useful/useless nets, 6968/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5497/0 useful/useless nets, 4999/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 41 macro adder
SYN-1032 : 7964/23 useful/useless nets, 7466/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 27522, tnet num: 7963, tinst num: 7450, tnode num: 30953, tedge num: 41439.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7963 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1039 (3.85), #lev = 26 (4.02)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.49 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6629 instances into 938 LUTs, name keeping = 36%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2243/1 useful/useless nets, 1746/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2240/0 useful/useless nets, 1743/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 19 carry chain into lslice
SYN-4007 : Packing 231 adder to BLE ...
SYN-4008 : Packed 231 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 933 LUT to BLE ...
SYN-4008 : Packed 933 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 31 SEQ (1011 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 782 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1005/1308 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1412   out of  19600    7.20%
#reg                  229   out of  19600    1.17%
#le                  1467
  #lut only          1238   out of   1467   84.39%
  #reg only            55   out of   1467    3.75%
  #lut&reg            174   out of   1467   11.86%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1467  |1412  |229   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  3.731942s wall, 3.515625s user + 0.109375s system = 3.625000s CPU (97.1%)

RUN-1004 : used memory is 417 MB, reserved memory is 402 MB, peak memory is 984 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 13 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 856 instances
RUN-1001 : 369 mslices, 369 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1842 nets
RUN-1001 : 1223 nets have 2 pins
RUN-1001 : 386 nets have [3 - 5] pins
RUN-1001 : 102 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 79 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 854 instances, 738 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9389, tnet num: 1840, tinst num: 854, tnode num: 10300, tedge num: 16342.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.239720s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (97.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 588099
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(180): len = 486265, overlap = 139.5
PHY-3002 : Step(181): len = 439620, overlap = 139.5
PHY-3002 : Step(182): len = 414733, overlap = 139.5
PHY-3002 : Step(183): len = 395620, overlap = 139.5
PHY-3002 : Step(184): len = 381067, overlap = 137.25
PHY-3002 : Step(185): len = 366982, overlap = 139.5
PHY-3002 : Step(186): len = 354500, overlap = 139.5
PHY-3002 : Step(187): len = 342656, overlap = 139.5
PHY-3002 : Step(188): len = 331135, overlap = 139.5
PHY-3002 : Step(189): len = 320243, overlap = 139.5
PHY-3002 : Step(190): len = 309958, overlap = 139.5
PHY-3002 : Step(191): len = 299725, overlap = 139.5
PHY-3002 : Step(192): len = 290200, overlap = 139.5
PHY-3002 : Step(193): len = 280470, overlap = 139.5
PHY-3002 : Step(194): len = 271337, overlap = 139.5
PHY-3002 : Step(195): len = 262445, overlap = 139.5
PHY-3002 : Step(196): len = 254425, overlap = 139.5
PHY-3002 : Step(197): len = 246092, overlap = 139.5
PHY-3002 : Step(198): len = 238190, overlap = 139.5
PHY-3002 : Step(199): len = 230537, overlap = 139.5
PHY-3002 : Step(200): len = 223076, overlap = 139.5
PHY-3002 : Step(201): len = 215480, overlap = 139.5
PHY-3002 : Step(202): len = 208087, overlap = 139.5
PHY-3002 : Step(203): len = 200649, overlap = 140.25
PHY-3002 : Step(204): len = 193426, overlap = 141.5
PHY-3002 : Step(205): len = 186127, overlap = 142.5
PHY-3002 : Step(206): len = 179552, overlap = 143.25
PHY-3002 : Step(207): len = 173471, overlap = 144.75
PHY-3002 : Step(208): len = 166757, overlap = 145.5
PHY-3002 : Step(209): len = 159703, overlap = 149
PHY-3002 : Step(210): len = 153748, overlap = 150.5
PHY-3002 : Step(211): len = 147319, overlap = 152.75
PHY-3002 : Step(212): len = 140640, overlap = 153.5
PHY-3002 : Step(213): len = 135428, overlap = 154
PHY-3002 : Step(214): len = 130276, overlap = 154.5
PHY-3002 : Step(215): len = 123725, overlap = 154
PHY-3002 : Step(216): len = 119091, overlap = 154
PHY-3002 : Step(217): len = 113150, overlap = 154.25
PHY-3002 : Step(218): len = 107067, overlap = 154.75
PHY-3002 : Step(219): len = 101766, overlap = 156.25
PHY-3002 : Step(220): len = 96551.5, overlap = 156
PHY-3002 : Step(221): len = 91514.8, overlap = 156.25
PHY-3002 : Step(222): len = 85918.2, overlap = 156.25
PHY-3002 : Step(223): len = 80330.8, overlap = 156.5
PHY-3002 : Step(224): len = 75491.2, overlap = 159.25
PHY-3002 : Step(225): len = 70961.6, overlap = 158.75
PHY-3002 : Step(226): len = 66036.1, overlap = 163.25
PHY-3002 : Step(227): len = 61854.5, overlap = 166
PHY-3002 : Step(228): len = 57489.7, overlap = 166.25
PHY-3002 : Step(229): len = 52526.9, overlap = 170.25
PHY-3002 : Step(230): len = 49665.6, overlap = 176.75
PHY-3002 : Step(231): len = 45557.5, overlap = 180.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.38771e-06
PHY-3002 : Step(232): len = 46205.3, overlap = 180.75
PHY-3002 : Step(233): len = 60264, overlap = 180.5
PHY-3002 : Step(234): len = 66750, overlap = 175
PHY-3002 : Step(235): len = 59452.1, overlap = 169
PHY-3002 : Step(236): len = 58876.2, overlap = 168.75
PHY-3002 : Step(237): len = 59112, overlap = 164.75
PHY-3002 : Step(238): len = 59098.2, overlap = 166.75
PHY-3002 : Step(239): len = 58707.5, overlap = 163
PHY-3002 : Step(240): len = 57817.8, overlap = 171
PHY-3002 : Step(241): len = 56391.3, overlap = 176
PHY-3002 : Step(242): len = 54739.1, overlap = 176.5
PHY-3002 : Step(243): len = 53390.9, overlap = 176.25
PHY-3002 : Step(244): len = 51486.3, overlap = 178.75
PHY-3002 : Step(245): len = 49325.4, overlap = 187
PHY-3002 : Step(246): len = 47954.3, overlap = 185.75
PHY-3002 : Step(247): len = 48052.3, overlap = 185.25
PHY-3002 : Step(248): len = 47724.2, overlap = 185
PHY-3002 : Step(249): len = 47331.8, overlap = 185.5
PHY-3002 : Step(250): len = 47037, overlap = 188
PHY-3002 : Step(251): len = 46806.3, overlap = 188
PHY-3002 : Step(252): len = 46277.7, overlap = 188
PHY-3002 : Step(253): len = 44979.7, overlap = 191.75
PHY-3002 : Step(254): len = 44459.2, overlap = 190.25
PHY-3002 : Step(255): len = 44174.9, overlap = 192
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.77542e-06
PHY-3002 : Step(256): len = 47499.6, overlap = 192
PHY-3002 : Step(257): len = 48348.9, overlap = 186
PHY-3002 : Step(258): len = 49242, overlap = 178.25
PHY-3002 : Step(259): len = 50106.7, overlap = 168
PHY-3002 : Step(260): len = 50688.4, overlap = 171.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.55085e-06
PHY-3002 : Step(261): len = 54682.2, overlap = 170
PHY-3002 : Step(262): len = 57601.4, overlap = 164.5
PHY-3002 : Step(263): len = 56570.4, overlap = 168
PHY-3002 : Step(264): len = 55752.4, overlap = 166.5
PHY-3002 : Step(265): len = 56401.5, overlap = 166
PHY-3002 : Step(266): len = 56685.6, overlap = 166
PHY-3002 : Step(267): len = 56114.3, overlap = 170.5
PHY-3002 : Step(268): len = 55073.4, overlap = 175
PHY-3002 : Step(269): len = 55330.7, overlap = 166
PHY-3002 : Step(270): len = 55432.9, overlap = 165.75
PHY-3002 : Step(271): len = 55638.9, overlap = 165.25
PHY-3002 : Step(272): len = 56775.1, overlap = 162.25
PHY-3002 : Step(273): len = 58214.5, overlap = 143.75
PHY-3002 : Step(274): len = 57909.7, overlap = 149.25
PHY-3002 : Step(275): len = 57702.2, overlap = 149.75
PHY-3002 : Step(276): len = 57515.8, overlap = 146.25
PHY-3002 : Step(277): len = 57422.7, overlap = 142.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.11017e-05
PHY-3002 : Step(278): len = 61457.1, overlap = 145.25
PHY-3002 : Step(279): len = 63209.3, overlap = 149.75
PHY-3002 : Step(280): len = 64050.3, overlap = 152.75
PHY-3002 : Step(281): len = 64958.2, overlap = 155.25
PHY-3002 : Step(282): len = 65619.9, overlap = 153.5
PHY-3002 : Step(283): len = 65278.1, overlap = 153.75
PHY-3002 : Step(284): len = 64731.5, overlap = 156
PHY-3002 : Step(285): len = 64290, overlap = 158.25
PHY-3002 : Step(286): len = 63664.4, overlap = 150
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.22034e-05
PHY-3002 : Step(287): len = 67951.3, overlap = 147.75
PHY-3002 : Step(288): len = 70231.1, overlap = 149.75
PHY-3002 : Step(289): len = 70265.2, overlap = 152
PHY-3002 : Step(290): len = 70341.2, overlap = 152
PHY-3002 : Step(291): len = 70884.7, overlap = 150
PHY-3002 : Step(292): len = 71333.3, overlap = 146
PHY-3002 : Step(293): len = 71003.8, overlap = 143.5
PHY-3002 : Step(294): len = 70855.2, overlap = 144
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.24784e-05
PHY-3002 : Step(295): len = 72909.6, overlap = 143.25
PHY-3002 : Step(296): len = 74063.4, overlap = 138.25
PHY-3002 : Step(297): len = 75014.5, overlap = 138
PHY-3002 : Step(298): len = 75475.8, overlap = 133
PHY-3002 : Step(299): len = 75687.9, overlap = 132.5
PHY-3002 : Step(300): len = 76371.1, overlap = 130.25
PHY-3002 : Step(301): len = 76524.3, overlap = 132
PHY-3002 : Step(302): len = 76727.4, overlap = 133
PHY-3002 : Step(303): len = 76624, overlap = 121
PHY-3002 : Step(304): len = 76909.4, overlap = 121.75
PHY-3002 : Step(305): len = 77170.9, overlap = 120.25
PHY-3002 : Step(306): len = 77371.1, overlap = 115.75
PHY-3002 : Step(307): len = 77447.3, overlap = 115.75
PHY-3002 : Step(308): len = 77250.6, overlap = 113.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.49568e-05
PHY-3002 : Step(309): len = 78094.9, overlap = 106.5
PHY-3002 : Step(310): len = 79110.4, overlap = 108.5
PHY-3002 : Step(311): len = 79879, overlap = 103.75
PHY-3002 : Step(312): len = 79887.5, overlap = 101
PHY-3002 : Step(313): len = 79888.2, overlap = 111.75
PHY-3002 : Step(314): len = 79985.6, overlap = 107
PHY-3002 : Step(315): len = 80167.1, overlap = 101.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000165731
PHY-3002 : Step(316): len = 80808.9, overlap = 106
PHY-3002 : Step(317): len = 81358, overlap = 105.25
PHY-3002 : Step(318): len = 81880.4, overlap = 100.75
PHY-3002 : Step(319): len = 82210.1, overlap = 104.75
PHY-3002 : Step(320): len = 82316.3, overlap = 104.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021404s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (219.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.31909e-06
PHY-3002 : Step(321): len = 94590.4, overlap = 42
PHY-3002 : Step(322): len = 93777.4, overlap = 40.5
PHY-3002 : Step(323): len = 92107, overlap = 37
PHY-3002 : Step(324): len = 90758.4, overlap = 38.5
PHY-3002 : Step(325): len = 90433.9, overlap = 38.75
PHY-3002 : Step(326): len = 90211, overlap = 39
PHY-3002 : Step(327): len = 89827.2, overlap = 38.75
PHY-3002 : Step(328): len = 89618.4, overlap = 39.5
PHY-3002 : Step(329): len = 89340.1, overlap = 40
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.63818e-06
PHY-3002 : Step(330): len = 89304, overlap = 40
PHY-3002 : Step(331): len = 89226, overlap = 39.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.27635e-06
PHY-3002 : Step(332): len = 89326.6, overlap = 38.75
PHY-3002 : Step(333): len = 89326.6, overlap = 38.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.24257e-06
PHY-3002 : Step(334): len = 89379.9, overlap = 70.25
PHY-3002 : Step(335): len = 89379.9, overlap = 70.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.80879e-06
PHY-3002 : Step(336): len = 89635.8, overlap = 69.5
PHY-3002 : Step(337): len = 90473.6, overlap = 69
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.30089e-05
PHY-3002 : Step(338): len = 90227.4, overlap = 69
PHY-3002 : Step(339): len = 92217.9, overlap = 66.5
PHY-3002 : Step(340): len = 95737.3, overlap = 61.75
PHY-3002 : Step(341): len = 95798.6, overlap = 60.75
PHY-3002 : Step(342): len = 95803.6, overlap = 59
PHY-3002 : Step(343): len = 95912.7, overlap = 57.5
PHY-3002 : Step(344): len = 95890, overlap = 57
PHY-3002 : Step(345): len = 95788.4, overlap = 56.5
PHY-3002 : Step(346): len = 95810.7, overlap = 53.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.60179e-05
PHY-3002 : Step(347): len = 96167.4, overlap = 51.25
PHY-3002 : Step(348): len = 96862.6, overlap = 48
PHY-3002 : Step(349): len = 98531.6, overlap = 44
PHY-3002 : Step(350): len = 98756.9, overlap = 42
PHY-3002 : Step(351): len = 98664.2, overlap = 41
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.20357e-05
PHY-3002 : Step(352): len = 99190.4, overlap = 39.5
PHY-3002 : Step(353): len = 101277, overlap = 31.75
PHY-3002 : Step(354): len = 102220, overlap = 27.5
PHY-3002 : Step(355): len = 102205, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.135873s wall, 0.093750s user + 0.187500s system = 0.281250s CPU (207.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000201107
PHY-3002 : Step(356): len = 111578, overlap = 6.5
PHY-3002 : Step(357): len = 109910, overlap = 10.75
PHY-3002 : Step(358): len = 108462, overlap = 15.5
PHY-3002 : Step(359): len = 107995, overlap = 20.5
PHY-3002 : Step(360): len = 107670, overlap = 25.5
PHY-3002 : Step(361): len = 107463, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000402214
PHY-3002 : Step(362): len = 108101, overlap = 23.5
PHY-3002 : Step(363): len = 108281, overlap = 21.75
PHY-3002 : Step(364): len = 108286, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000804429
PHY-3002 : Step(365): len = 108442, overlap = 21.75
PHY-3002 : Step(366): len = 108504, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010250s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (152.4%)

PHY-3001 : Legalized: Len = 111259, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 111287, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 416624, over cnt = 98(0%), over = 119, worst = 3
PHY-1002 : len = 417080, over cnt = 56(0%), over = 66, worst = 2
PHY-1002 : len = 417072, over cnt = 44(0%), over = 50, worst = 2
PHY-1002 : len = 415232, over cnt = 40(0%), over = 45, worst = 2
PHY-1002 : len = 372896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.753139s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (105.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 797 has valid locations, 20 needs to be replaced
PHY-3001 : design contains 871 instances, 755 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9573, tnet num: 1857, tinst num: 871, tnode num: 10528, tedge num: 16565.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1857 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.271194s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (103.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 113571
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(367): len = 113426, overlap = 0
PHY-3002 : Step(368): len = 113426, overlap = 0
PHY-3002 : Step(369): len = 113288, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005070s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.33403e-05
PHY-3002 : Step(370): len = 113294, overlap = 2.75
PHY-3002 : Step(371): len = 113294, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.66805e-05
PHY-3002 : Step(372): len = 113252, overlap = 2.75
PHY-3002 : Step(373): len = 113252, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.3361e-05
PHY-3002 : Step(374): len = 113269, overlap = 2.75
PHY-3002 : Step(375): len = 113269, overlap = 2.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.15683e-05
PHY-3002 : Step(376): len = 113257, overlap = 2.75
PHY-3002 : Step(377): len = 113257, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021316s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (146.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000531144
PHY-3002 : Step(378): len = 113593, overlap = 2
PHY-3002 : Step(379): len = 113593, overlap = 2
PHY-3002 : Step(380): len = 113666, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006899s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 113839, Over = 0
PHY-3001 : Final: Len = 113839, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  9.695679s wall, 19.328125s user + 6.156250s system = 25.484375s CPU (262.8%)

RUN-1004 : used memory is 423 MB, reserved memory is 408 MB, peak memory is 984 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 686 to 572
PHY-1001 : Pin misalignment score is improved from 572 to 566
PHY-1001 : Pin misalignment score is improved from 566 to 567
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 873 instances
RUN-1001 : 386 mslices, 369 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1859 nets
RUN-1001 : 1218 nets have 2 pins
RUN-1001 : 380 nets have [3 - 5] pins
RUN-1001 : 111 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 87 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 419920, over cnt = 100(0%), over = 121, worst = 2
PHY-1002 : len = 420560, over cnt = 57(0%), over = 65, worst = 2
PHY-1002 : len = 420552, over cnt = 42(0%), over = 47, worst = 2
PHY-1002 : len = 420184, over cnt = 38(0%), over = 42, worst = 2
PHY-1002 : len = 373400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.900862s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (98.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 255 to 23
PHY-1001 : End pin swap;  0.040770s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.7%)

PHY-1001 : End global routing;  2.416144s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.746763s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 622624, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End Routed; 11.522499s wall, 13.031250s user + 0.500000s system = 13.531250s CPU (117.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 617672, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 1; 0.548878s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (102.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 617416, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.113594s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (137.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 617432, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 617432
PHY-1001 : End DR Iter 3; 0.041321s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.824033s wall, 17.156250s user + 0.796875s system = 17.953125s CPU (113.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.539040s wall, 19.843750s user + 0.796875s system = 20.640625s CPU (111.3%)

RUN-1004 : used memory is 455 MB, reserved memory is 440 MB, peak memory is 984 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1446   out of  19600    7.38%
#reg                  240   out of  19600    1.22%
#le                  1501
  #lut only          1261   out of   1501   84.01%
  #reg only            55   out of   1501    3.66%
  #lut&reg            185   out of   1501   12.33%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9573, tnet num: 1857, tinst num: 871, tnode num: 10528, tedge num: 16565.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1857 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.307310s wall, 1.171875s user + 0.156250s system = 1.328125s CPU (101.6%)

RUN-1004 : used memory is 837 MB, reserved memory is 824 MB, peak memory is 984 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 873
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1859, pip num: 29515
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1807 valid insts, and 74228 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.727079s wall, 34.687500s user + 0.171875s system = 34.859375s CPU (608.7%)

RUN-1004 : used memory is 868 MB, reserved memory is 852 MB, peak memory is 984 MB
RUN-1002 : start command "download -bit ..\binary_Cam_DVP\cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../binary_Cam_DVP/cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../binary_Cam_DVP/cam.bit" in  1.787727s wall, 1.765625s user + 0.062500s system = 1.828125s CPU (102.3%)

RUN-1004 : used memory is 992 MB, reserved memory is 980 MB, peak memory is 993 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.712452s wall, 0.953125s user + 0.312500s system = 1.265625s CPU (16.4%)

RUN-1004 : used memory is 1021 MB, reserved memory is 1010 MB, peak memory is 1021 MB
RUN-1003 : finish command "download -bit ..\binary_Cam_DVP\cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.139365s wall, 2.968750s user + 0.468750s system = 3.437500s CPU (33.9%)

RUN-1004 : used memory is 905 MB, reserved memory is 888 MB, peak memory is 1021 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  1.742062s wall, 1.734375s user + 0.031250s system = 1.765625s CPU (101.4%)

RUN-1004 : used memory is 1009 MB, reserved memory is 982 MB, peak memory is 1021 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.634343s wall, 0.953125s user + 0.375000s system = 1.328125s CPU (17.4%)

RUN-1004 : used memory is 1039 MB, reserved memory is 1013 MB, peak memory is 1039 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.007377s wall, 2.890625s user + 0.484375s system = 3.375000s CPU (33.7%)

RUN-1004 : used memory is 920 MB, reserved memory is 889 MB, peak memory is 1039 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(68)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(69)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(70)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(74)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(75)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(76)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 16 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4355/188 useful/useless nets, 4018/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 932 distributor mux.
SYN-1016 : Merged 3321 instances.
SYN-1015 : Optimize round 1, 4566 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4780/190 useful/useless nets, 4454/2135 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2218 better
SYN-1014 : Optimize round 3
SYN-1032 : 4779/0 useful/useless nets, 4453/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.623206s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (91.4%)

RUN-1004 : used memory is 415 MB, reserved memory is 389 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3542
  #and               1944
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                288
  #bufif1               1
  #MX21               509
  #FADD                 0
  #DFF                220
  #LATCH                0
#MACRO_ADD             45
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            622

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3321   |220    |286    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5425/0 useful/useless nets, 4843/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5208/0 useful/useless nets, 4626/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7483/0 useful/useless nets, 6968/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5497/0 useful/useless nets, 4999/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 41 macro adder
SYN-1032 : 7964/23 useful/useless nets, 7466/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 27522, tnet num: 7963, tinst num: 7450, tnode num: 30953, tedge num: 41439.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7963 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1022 (3.85), #lev = 26 (4.06)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.48 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6629 instances into 921 LUTs, name keeping = 36%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2226/1 useful/useless nets, 1729/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2223/0 useful/useless nets, 1726/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 19 carry chain into lslice
SYN-4007 : Packing 231 adder to BLE ...
SYN-4008 : Packed 231 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 916 LUT to BLE ...
SYN-4008 : Packed 916 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 34 SEQ (978 nodes)...
SYN-4005 : Packed 34 SEQ with LUT/SLICE
SYN-4006 : 762 single LUT's are left
SYN-4006 : 69 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 985/1288 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1397   out of  19600    7.13%
#reg                  229   out of  19600    1.17%
#le                  1450
  #lut only          1221   out of   1450   84.21%
  #reg only            53   out of   1450    3.66%
  #lut&reg            176   out of   1450   12.14%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1450  |1397  |229   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  3.716804s wall, 3.531250s user + 0.046875s system = 3.578125s CPU (96.3%)

RUN-1004 : used memory is 475 MB, reserved memory is 454 MB, peak memory is 1039 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 847 instances
RUN-1001 : 365 mslices, 364 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1825 nets
RUN-1001 : 1204 nets have 2 pins
RUN-1001 : 395 nets have [3 - 5] pins
RUN-1001 : 97 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 845 instances, 729 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9330, tnet num: 1823, tinst num: 845, tnode num: 10237, tedge num: 16258.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1823 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.231833s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (107.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 566771
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.955367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(381): len = 477571, overlap = 139.5
PHY-3002 : Step(382): len = 435654, overlap = 139.5
PHY-3002 : Step(383): len = 406489, overlap = 139.5
PHY-3002 : Step(384): len = 388225, overlap = 137.25
PHY-3002 : Step(385): len = 371513, overlap = 135
PHY-3002 : Step(386): len = 356685, overlap = 135
PHY-3002 : Step(387): len = 342974, overlap = 130.5
PHY-3002 : Step(388): len = 329886, overlap = 132.75
PHY-3002 : Step(389): len = 317768, overlap = 135
PHY-3002 : Step(390): len = 306346, overlap = 137.25
PHY-3002 : Step(391): len = 295565, overlap = 137.25
PHY-3002 : Step(392): len = 285628, overlap = 139.5
PHY-3002 : Step(393): len = 275500, overlap = 139.5
PHY-3002 : Step(394): len = 266566, overlap = 139.5
PHY-3002 : Step(395): len = 257048, overlap = 139.5
PHY-3002 : Step(396): len = 248602, overlap = 139.5
PHY-3002 : Step(397): len = 240629, overlap = 140
PHY-3002 : Step(398): len = 232954, overlap = 140
PHY-3002 : Step(399): len = 225106, overlap = 140.25
PHY-3002 : Step(400): len = 217414, overlap = 140.5
PHY-3002 : Step(401): len = 209708, overlap = 140.5
PHY-3002 : Step(402): len = 202133, overlap = 140.25
PHY-3002 : Step(403): len = 194654, overlap = 140
PHY-3002 : Step(404): len = 187330, overlap = 141.25
PHY-3002 : Step(405): len = 180766, overlap = 141
PHY-3002 : Step(406): len = 174727, overlap = 142.5
PHY-3002 : Step(407): len = 168659, overlap = 143.75
PHY-3002 : Step(408): len = 162779, overlap = 144.25
PHY-3002 : Step(409): len = 156969, overlap = 144.25
PHY-3002 : Step(410): len = 151203, overlap = 143.75
PHY-3002 : Step(411): len = 145567, overlap = 142
PHY-3002 : Step(412): len = 139372, overlap = 141
PHY-3002 : Step(413): len = 132908, overlap = 142.25
PHY-3002 : Step(414): len = 127760, overlap = 142
PHY-3002 : Step(415): len = 123331, overlap = 142.5
PHY-3002 : Step(416): len = 117426, overlap = 142.5
PHY-3002 : Step(417): len = 111338, overlap = 142.75
PHY-3002 : Step(418): len = 106514, overlap = 144
PHY-3002 : Step(419): len = 102395, overlap = 145.5
PHY-3002 : Step(420): len = 96082.5, overlap = 146.5
PHY-3002 : Step(421): len = 91031.3, overlap = 147.5
PHY-3002 : Step(422): len = 86719.2, overlap = 148.5
PHY-3002 : Step(423): len = 82691.8, overlap = 150.25
PHY-3002 : Step(424): len = 77463.7, overlap = 151.75
PHY-3002 : Step(425): len = 72155.7, overlap = 152.75
PHY-3002 : Step(426): len = 68261.6, overlap = 153
PHY-3002 : Step(427): len = 64228.3, overlap = 153.5
PHY-3002 : Step(428): len = 58792.9, overlap = 155.5
PHY-3002 : Step(429): len = 55291.4, overlap = 158.5
PHY-3002 : Step(430): len = 53141.4, overlap = 161.25
PHY-3002 : Step(431): len = 47313.1, overlap = 175.75
PHY-3002 : Step(432): len = 42729.7, overlap = 183
PHY-3002 : Step(433): len = 41415.1, overlap = 185
PHY-3002 : Step(434): len = 36509.2, overlap = 200.5
PHY-3002 : Step(435): len = 35827.8, overlap = 199.5
PHY-3002 : Step(436): len = 34195.9, overlap = 200.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.98901e-06
PHY-3002 : Step(437): len = 42922.5, overlap = 201.25
PHY-3002 : Step(438): len = 56473, overlap = 192
PHY-3002 : Step(439): len = 57743.4, overlap = 189.5
PHY-3002 : Step(440): len = 57553.1, overlap = 191.5
PHY-3002 : Step(441): len = 56944, overlap = 190.5
PHY-3002 : Step(442): len = 56675, overlap = 192
PHY-3002 : Step(443): len = 56419.1, overlap = 188
PHY-3002 : Step(444): len = 56281.3, overlap = 178.5
PHY-3002 : Step(445): len = 56794.8, overlap = 170.5
PHY-3002 : Step(446): len = 57425.5, overlap = 164.5
PHY-3002 : Step(447): len = 56913.1, overlap = 165.5
PHY-3002 : Step(448): len = 56162.1, overlap = 164.75
PHY-3002 : Step(449): len = 54649.7, overlap = 163.25
PHY-3002 : Step(450): len = 53082.9, overlap = 159.5
PHY-3002 : Step(451): len = 52158.6, overlap = 156.25
PHY-3002 : Step(452): len = 51571.9, overlap = 159.75
PHY-3002 : Step(453): len = 51016.6, overlap = 159.75
PHY-3002 : Step(454): len = 50747.2, overlap = 160
PHY-3002 : Step(455): len = 50741.3, overlap = 160
PHY-3002 : Step(456): len = 50624.6, overlap = 163.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.97801e-06
PHY-3002 : Step(457): len = 53793.1, overlap = 159.25
PHY-3002 : Step(458): len = 54830.7, overlap = 159.25
PHY-3002 : Step(459): len = 55626.8, overlap = 163.75
PHY-3002 : Step(460): len = 56775.4, overlap = 160.25
PHY-3002 : Step(461): len = 57861, overlap = 168.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.95603e-06
PHY-3002 : Step(462): len = 61198.4, overlap = 157.25
PHY-3002 : Step(463): len = 63203.9, overlap = 148
PHY-3002 : Step(464): len = 63298.8, overlap = 147.75
PHY-3002 : Step(465): len = 63301.5, overlap = 152
PHY-3002 : Step(466): len = 63885.4, overlap = 151.75
PHY-3002 : Step(467): len = 64099.9, overlap = 153.75
PHY-3002 : Step(468): len = 63722, overlap = 156
PHY-3002 : Step(469): len = 63046.8, overlap = 158
PHY-3002 : Step(470): len = 62312.8, overlap = 156.25
PHY-3002 : Step(471): len = 62190.2, overlap = 149.75
PHY-3002 : Step(472): len = 62385.4, overlap = 128.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.59121e-05
PHY-3002 : Step(473): len = 66550.3, overlap = 133
PHY-3002 : Step(474): len = 68783.3, overlap = 125.75
PHY-3002 : Step(475): len = 68976.9, overlap = 120
PHY-3002 : Step(476): len = 69389.5, overlap = 123.25
PHY-3002 : Step(477): len = 69839.6, overlap = 129.5
PHY-3002 : Step(478): len = 69679.9, overlap = 131
PHY-3002 : Step(479): len = 69259, overlap = 131.25
PHY-3002 : Step(480): len = 69123.7, overlap = 131.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.18241e-05
PHY-3002 : Step(481): len = 72061.6, overlap = 125.25
PHY-3002 : Step(482): len = 73626.4, overlap = 125.75
PHY-3002 : Step(483): len = 74302.8, overlap = 126
PHY-3002 : Step(484): len = 75640.6, overlap = 124.5
PHY-3002 : Step(485): len = 76204.5, overlap = 125
PHY-3002 : Step(486): len = 76258.5, overlap = 125
PHY-3002 : Step(487): len = 75584.8, overlap = 129.75
PHY-3002 : Step(488): len = 74854.4, overlap = 132
PHY-3002 : Step(489): len = 75127, overlap = 132.25
PHY-3002 : Step(490): len = 75970, overlap = 127.75
PHY-3002 : Step(491): len = 76321.5, overlap = 130.5
PHY-3002 : Step(492): len = 75846.2, overlap = 132.75
PHY-3002 : Step(493): len = 75272, overlap = 126
PHY-3002 : Step(494): len = 75277.1, overlap = 123.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.36482e-05
PHY-3002 : Step(495): len = 77117.2, overlap = 123.75
PHY-3002 : Step(496): len = 78307.3, overlap = 119.25
PHY-3002 : Step(497): len = 79460.8, overlap = 114.75
PHY-3002 : Step(498): len = 79612.5, overlap = 114.75
PHY-3002 : Step(499): len = 79451.8, overlap = 112.5
PHY-3002 : Step(500): len = 79295.6, overlap = 112.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000113253
PHY-3002 : Step(501): len = 80342.1, overlap = 114.5
PHY-3002 : Step(502): len = 81608.6, overlap = 114.5
PHY-3002 : Step(503): len = 83258.3, overlap = 116.75
PHY-3002 : Step(504): len = 83669.4, overlap = 113.5
PHY-3002 : Step(505): len = 83570.4, overlap = 113.5
PHY-3002 : Step(506): len = 83715.4, overlap = 115.5
PHY-3002 : Step(507): len = 83896.9, overlap = 111
PHY-3002 : Step(508): len = 84106.5, overlap = 111.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000226507
PHY-3002 : Step(509): len = 84997.9, overlap = 113.5
PHY-3002 : Step(510): len = 85812.9, overlap = 113.5
PHY-3002 : Step(511): len = 86178.9, overlap = 113
PHY-3002 : Step(512): len = 86346.6, overlap = 112.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000349861
PHY-3002 : Step(513): len = 86551.8, overlap = 112.75
PHY-3002 : Step(514): len = 87008.7, overlap = 110.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000473414
PHY-3002 : Step(515): len = 87079.6, overlap = 110.75
PHY-3002 : Step(516): len = 87393.6, overlap = 113
PHY-3002 : Step(517): len = 88448.5, overlap = 115.25
PHY-3002 : Step(518): len = 88599.5, overlap = 117.5
PHY-3002 : Step(519): len = 88636.7, overlap = 117.25
PHY-3002 : Step(520): len = 88575.6, overlap = 117.25
PHY-3002 : Step(521): len = 88655.9, overlap = 116.75
PHY-3002 : Step(522): len = 88732.3, overlap = 116.5
PHY-3002 : Step(523): len = 88945.9, overlap = 116
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000644163
PHY-3002 : Step(524): len = 89015.5, overlap = 116
PHY-3002 : Step(525): len = 89400.4, overlap = 116
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000739051
PHY-3002 : Step(526): len = 89412.1, overlap = 116
PHY-3002 : Step(527): len = 89527.3, overlap = 115.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028106s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (55.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.955367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.10535e-06
PHY-3002 : Step(528): len = 103587, overlap = 53
PHY-3002 : Step(529): len = 102859, overlap = 53.25
PHY-3002 : Step(530): len = 101947, overlap = 51
PHY-3002 : Step(531): len = 101340, overlap = 51
PHY-3002 : Step(532): len = 100400, overlap = 51
PHY-3002 : Step(533): len = 99422.1, overlap = 51.25
PHY-3002 : Step(534): len = 98210.4, overlap = 52.25
PHY-3002 : Step(535): len = 97460.9, overlap = 51
PHY-3002 : Step(536): len = 97092.3, overlap = 51
PHY-3002 : Step(537): len = 96807.3, overlap = 51.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.21071e-06
PHY-3002 : Step(538): len = 96753, overlap = 51.5
PHY-3002 : Step(539): len = 96707.3, overlap = 51.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.42141e-06
PHY-3002 : Step(540): len = 96786.4, overlap = 51.25
PHY-3002 : Step(541): len = 96925, overlap = 51
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.49595e-05
PHY-3002 : Step(542): len = 96890.9, overlap = 51
PHY-3002 : Step(543): len = 96930.2, overlap = 51.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.76624e-05
PHY-3002 : Step(544): len = 97020.2, overlap = 51.75
PHY-3002 : Step(545): len = 97090.4, overlap = 52.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.04079e-05
PHY-3002 : Step(546): len = 97105.9, overlap = 52.25
PHY-3002 : Step(547): len = 97257.2, overlap = 52
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.02318e-05
PHY-3002 : Step(548): len = 97400.4, overlap = 52
PHY-3002 : Step(549): len = 97712.5, overlap = 51
PHY-3002 : Step(550): len = 98196.4, overlap = 49.5
PHY-3002 : Step(551): len = 98302.6, overlap = 49.25
PHY-3002 : Step(552): len = 98229.9, overlap = 49.25
PHY-3002 : Step(553): len = 98361.7, overlap = 49.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.89655e-05
PHY-3002 : Step(554): len = 98499.1, overlap = 49.75
PHY-3002 : Step(555): len = 99698.4, overlap = 46.75
PHY-3002 : Step(556): len = 100742, overlap = 44
PHY-3002 : Step(557): len = 101006, overlap = 41.25
PHY-3002 : Step(558): len = 101003, overlap = 39.75
PHY-3002 : Step(559): len = 101470, overlap = 38.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.955367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.15452e-05
PHY-3002 : Step(560): len = 101427, overlap = 57.5
PHY-3002 : Step(561): len = 102219, overlap = 55.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.30904e-05
PHY-3002 : Step(562): len = 102427, overlap = 54.5
PHY-3002 : Step(563): len = 104990, overlap = 45.5
PHY-3002 : Step(564): len = 106668, overlap = 40.25
PHY-3002 : Step(565): len = 106464, overlap = 40.25
PHY-3002 : Step(566): len = 106266, overlap = 40
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.61808e-05
PHY-3002 : Step(567): len = 106981, overlap = 37.5
PHY-3002 : Step(568): len = 108334, overlap = 32.75
PHY-3002 : Step(569): len = 109122, overlap = 31
PHY-3002 : Step(570): len = 108927, overlap = 31
PHY-3002 : Step(571): len = 108751, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.23616e-05
PHY-3002 : Step(572): len = 109485, overlap = 30.25
PHY-3002 : Step(573): len = 110363, overlap = 26
PHY-3002 : Step(574): len = 110826, overlap = 23
PHY-3002 : Step(575): len = 111007, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.200517s wall, 0.265625s user + 0.156250s system = 0.421875s CPU (210.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.955367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000425755
PHY-3002 : Step(576): len = 118594, overlap = 3.5
PHY-3002 : Step(577): len = 116827, overlap = 7.75
PHY-3002 : Step(578): len = 115350, overlap = 13.75
PHY-3002 : Step(579): len = 114903, overlap = 16.5
PHY-3002 : Step(580): len = 114678, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00085151
PHY-3002 : Step(581): len = 114939, overlap = 16.25
PHY-3002 : Step(582): len = 115043, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00170302
PHY-3002 : Step(583): len = 115175, overlap = 16.25
PHY-3002 : Step(584): len = 115280, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009986s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 117615, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 1.
PHY-3001 : Final: Len = 117657, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 421048, over cnt = 74(0%), over = 88, worst = 3
PHY-1002 : len = 421248, over cnt = 56(0%), over = 66, worst = 3
PHY-1002 : len = 421312, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 421432, over cnt = 20(0%), over = 21, worst = 2
PHY-1002 : len = 395224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.780135s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (106.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 788 has valid locations, 21 needs to be replaced
PHY-3001 : design contains 863 instances, 747 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9546, tnet num: 1841, tinst num: 863, tnode num: 10501, tedge num: 16516.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.464701s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 120695
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(585): len = 120175, overlap = 0
PHY-3002 : Step(586): len = 120175, overlap = 0
PHY-3002 : Step(587): len = 119901, overlap = 0
PHY-3002 : Step(588): len = 119892, overlap = 0
PHY-3002 : Step(589): len = 119892, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.17997e-05
PHY-3002 : Step(590): len = 119819, overlap = 1.5
PHY-3002 : Step(591): len = 119819, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000163599
PHY-3002 : Step(592): len = 119775, overlap = 1.25
PHY-3002 : Step(593): len = 119775, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000327199
PHY-3002 : Step(594): len = 119763, overlap = 0.75
PHY-3002 : Step(595): len = 119763, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.24847e-05
PHY-3002 : Step(596): len = 119742, overlap = 3
PHY-3002 : Step(597): len = 119742, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000184969
PHY-3002 : Step(598): len = 119836, overlap = 2.25
PHY-3002 : Step(599): len = 119836, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000369939
PHY-3002 : Step(600): len = 119879, overlap = 1.75
PHY-3002 : Step(601): len = 119879, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043181s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000363858
PHY-3002 : Step(602): len = 119951, overlap = 1
PHY-3002 : Step(603): len = 119951, overlap = 1
PHY-3002 : Step(604): len = 119998, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 120221, Over = 0
PHY-3001 : Final: Len = 120221, Over = 0
RUN-1003 : finish command "place -eco" in  1.701797s wall, 2.062500s user + 0.734375s system = 2.796875s CPU (164.3%)

RUN-1004 : used memory is 482 MB, reserved memory is 459 MB, peak memory is 1039 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  14.020136s wall, 26.421875s user + 7.734375s system = 34.156250s CPU (243.6%)

RUN-1004 : used memory is 482 MB, reserved memory is 459 MB, peak memory is 1039 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 688 to 557
PHY-1001 : Pin misalignment score is improved from 557 to 546
PHY-1001 : Pin misalignment score is improved from 546 to 545
PHY-1001 : Pin misalignment score is improved from 545 to 545
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 865 instances
RUN-1001 : 377 mslices, 370 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1843 nets
RUN-1001 : 1195 nets have 2 pins
RUN-1001 : 390 nets have [3 - 5] pins
RUN-1001 : 109 nets have [6 - 10] pins
RUN-1001 : 60 nets have [11 - 20] pins
RUN-1001 : 85 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 425704, over cnt = 79(0%), over = 100, worst = 3
PHY-1002 : len = 425888, over cnt = 59(0%), over = 78, worst = 3
PHY-1002 : len = 426016, over cnt = 45(0%), over = 57, worst = 2
PHY-1002 : len = 425056, over cnt = 20(0%), over = 25, worst = 2
PHY-1002 : len = 401744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.726711s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (97.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 261 to 16
PHY-1001 : End pin swap;  0.042438s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (147.3%)

PHY-1001 : End global routing;  4.317424s wall, 4.265625s user + 0.078125s system = 4.343750s CPU (100.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.637009s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (95.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 625120, over cnt = 70(0%), over = 70, worst = 1
PHY-1001 : End Routed; 11.145290s wall, 12.843750s user + 0.437500s system = 13.281250s CPU (119.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 620784, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 1; 0.467619s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (103.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 619680, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 619680
PHY-1001 : End DR Iter 2; 0.127621s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (122.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.279053s wall, 16.718750s user + 0.765625s system = 17.484375s CPU (114.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  20.303489s wall, 21.718750s user + 0.843750s system = 22.562500s CPU (111.1%)

RUN-1004 : used memory is 520 MB, reserved memory is 491 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1433   out of  19600    7.31%
#reg                  241   out of  19600    1.23%
#le                  1486
  #lut only          1245   out of   1486   83.78%
  #reg only            53   out of   1486    3.57%
  #lut&reg            188   out of   1486   12.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9546, tnet num: 1841, tinst num: 863, tnode num: 10501, tedge num: 16516.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.268968s wall, 1.156250s user + 0.078125s system = 1.234375s CPU (97.3%)

RUN-1004 : used memory is 884 MB, reserved memory is 858 MB, peak memory is 1039 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 865
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1843, pip num: 29160
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1879 valid insts, and 73508 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.955146s wall, 36.812500s user + 0.140625s system = 36.953125s CPU (620.5%)

RUN-1004 : used memory is 907 MB, reserved memory is 882 MB, peak memory is 1039 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  1.786482s wall, 1.687500s user + 0.093750s system = 1.781250s CPU (99.7%)

RUN-1004 : used memory is 1039 MB, reserved memory is 1010 MB, peak memory is 1040 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.686009s wall, 1.078125s user + 0.515625s system = 1.593750s CPU (20.7%)

RUN-1004 : used memory is 1068 MB, reserved memory is 1041 MB, peak memory is 1068 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  10.109236s wall, 2.953125s user + 0.625000s system = 3.578125s CPU (35.4%)

RUN-1004 : used memory is 949 MB, reserved memory is 917 MB, peak memory is 1068 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(68)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(69)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(70)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(74)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(75)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(76)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 36 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4351/198 useful/useless nets, 4014/58 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 939 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4586 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4766/190 useful/useless nets, 4440/2146 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2229 better
SYN-1014 : Optimize round 3
SYN-1032 : 4765/0 useful/useless nets, 4439/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.902089s wall, 1.703125s user + 0.031250s system = 1.734375s CPU (91.2%)

RUN-1004 : used memory is 491 MB, reserved memory is 474 MB, peak memory is 1068 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3554
  #and               1945
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                288
  #bufif1               1
  #MX21               520
  #FADD                 0
  #DFF                220
  #LATCH                0
#MACRO_ADD             45
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            596

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3333   |220    |286    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_rtl.db" in  1.112610s wall, 0.875000s user + 0.078125s system = 0.953125s CPU (85.7%)

RUN-1004 : used memory is 493 MB, reserved memory is 477 MB, peak memory is 1068 MB
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5411/0 useful/useless nets, 4829/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5194/0 useful/useless nets, 4612/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7469/0 useful/useless nets, 6954/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5483/0 useful/useless nets, 4985/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 41 macro adder
SYN-1032 : 7950/23 useful/useless nets, 7452/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 27456, tnet num: 7949, tinst num: 7436, tnode num: 30887, tedge num: 41335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7949 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1049 (3.86), #lev = 23 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.62 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6615 instances into 928 LUTs, name keeping = 35%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2233/1 useful/useless nets, 1736/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2230/0 useful/useless nets, 1733/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 19 carry chain into lslice
SYN-4007 : Packing 231 adder to BLE ...
SYN-4008 : Packed 231 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 923 LUT to BLE ...
SYN-4008 : Packed 923 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 35 SEQ (967 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 768 single LUT's are left
SYN-4006 : 68 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 991/1294 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1402   out of  19600    7.15%
#reg                  229   out of  19600    1.17%
#le                  1452
  #lut only          1223   out of   1452   84.23%
  #reg only            50   out of   1452    3.44%
  #lut&reg            179   out of   1452   12.33%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1452  |1402  |229   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.627413s wall, 4.421875s user + 0.046875s system = 4.468750s CPU (96.6%)

RUN-1004 : used memory is 516 MB, reserved memory is 501 MB, peak memory is 1068 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.175128s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (102.4%)

RUN-1004 : used memory is 516 MB, reserved memory is 501 MB, peak memory is 1068 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (100 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 22 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 13 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 847 instances
RUN-1001 : 365 mslices, 364 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1831 nets
RUN-1001 : 1202 nets have 2 pins
RUN-1001 : 406 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 845 instances, 729 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9344, tnet num: 1829, tinst num: 845, tnode num: 10248, tedge num: 16272.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1829 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.319814s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (102.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 573100
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.955367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(605): len = 472196, overlap = 139.5
PHY-3002 : Step(606): len = 408627, overlap = 139.5
PHY-3002 : Step(607): len = 380116, overlap = 135
PHY-3002 : Step(608): len = 361221, overlap = 135
PHY-3002 : Step(609): len = 347695, overlap = 135
PHY-3002 : Step(610): len = 334948, overlap = 135
PHY-3002 : Step(611): len = 322906, overlap = 135
PHY-3002 : Step(612): len = 312119, overlap = 139.5
PHY-3002 : Step(613): len = 301814, overlap = 139.5
PHY-3002 : Step(614): len = 291748, overlap = 139.5
PHY-3002 : Step(615): len = 282325, overlap = 139.5
PHY-3002 : Step(616): len = 272762, overlap = 139.5
PHY-3002 : Step(617): len = 263702, overlap = 139.5
PHY-3002 : Step(618): len = 254875, overlap = 139.5
PHY-3002 : Step(619): len = 246873, overlap = 139.5
PHY-3002 : Step(620): len = 238596, overlap = 139.75
PHY-3002 : Step(621): len = 230762, overlap = 140.5
PHY-3002 : Step(622): len = 223160, overlap = 141
PHY-3002 : Step(623): len = 215776, overlap = 142.25
PHY-3002 : Step(624): len = 208322, overlap = 144.75
PHY-3002 : Step(625): len = 201060, overlap = 146.5
PHY-3002 : Step(626): len = 193855, overlap = 147.75
PHY-3002 : Step(627): len = 186731, overlap = 149.25
PHY-3002 : Step(628): len = 180266, overlap = 150.75
PHY-3002 : Step(629): len = 173714, overlap = 151.5
PHY-3002 : Step(630): len = 166582, overlap = 152
PHY-3002 : Step(631): len = 160512, overlap = 153.5
PHY-3002 : Step(632): len = 154667, overlap = 153.5
PHY-3002 : Step(633): len = 148292, overlap = 154.75
PHY-3002 : Step(634): len = 141683, overlap = 154.75
PHY-3002 : Step(635): len = 135384, overlap = 156.25
PHY-3002 : Step(636): len = 128978, overlap = 158
PHY-3002 : Step(637): len = 122697, overlap = 158.75
PHY-3002 : Step(638): len = 116984, overlap = 159.75
PHY-3002 : Step(639): len = 111674, overlap = 160.5
PHY-3002 : Step(640): len = 105805, overlap = 160
PHY-3002 : Step(641): len = 99564.9, overlap = 160
PHY-3002 : Step(642): len = 95720.6, overlap = 161
PHY-3002 : Step(643): len = 90483.6, overlap = 162.75
PHY-3002 : Step(644): len = 83786.1, overlap = 164.25
PHY-3002 : Step(645): len = 80218.8, overlap = 164.75
PHY-3002 : Step(646): len = 75179.6, overlap = 167.75
PHY-3002 : Step(647): len = 68357.9, overlap = 169.75
PHY-3002 : Step(648): len = 64370.1, overlap = 172.75
PHY-3002 : Step(649): len = 61395.6, overlap = 172.75
PHY-3002 : Step(650): len = 57092.6, overlap = 174.75
PHY-3002 : Step(651): len = 50912.8, overlap = 182.75
PHY-3002 : Step(652): len = 47558.7, overlap = 184
PHY-3002 : Step(653): len = 45895, overlap = 188.75
PHY-3002 : Step(654): len = 41237, overlap = 199.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.89653e-07
PHY-3002 : Step(655): len = 40009.9, overlap = 200
PHY-3002 : Step(656): len = 49658.1, overlap = 202.75
PHY-3002 : Step(657): len = 49207.2, overlap = 207.25
PHY-3002 : Step(658): len = 44076.1, overlap = 208
PHY-3002 : Step(659): len = 43708.1, overlap = 209
PHY-3002 : Step(660): len = 44186.5, overlap = 210
PHY-3002 : Step(661): len = 44205.2, overlap = 210
PHY-3002 : Step(662): len = 44825.2, overlap = 206.25
PHY-3002 : Step(663): len = 45512.3, overlap = 203.25
PHY-3002 : Step(664): len = 44767.3, overlap = 207.25
PHY-3002 : Step(665): len = 44294.1, overlap = 202
PHY-3002 : Step(666): len = 43630.1, overlap = 206.25
PHY-3002 : Step(667): len = 42383.4, overlap = 207.5
PHY-3002 : Step(668): len = 41386.9, overlap = 211.5
PHY-3002 : Step(669): len = 40835.2, overlap = 209.75
PHY-3002 : Step(670): len = 40355.6, overlap = 209
PHY-3002 : Step(671): len = 39915.9, overlap = 208
PHY-3002 : Step(672): len = 39719.3, overlap = 206.75
PHY-3002 : Step(673): len = 39654.3, overlap = 202
PHY-3002 : Step(674): len = 39385.3, overlap = 204.25
PHY-3002 : Step(675): len = 39042.7, overlap = 204
PHY-3002 : Step(676): len = 39057, overlap = 204.75
PHY-3002 : Step(677): len = 38464, overlap = 204
PHY-3002 : Step(678): len = 37932.8, overlap = 204.25
PHY-3002 : Step(679): len = 37411.2, overlap = 203.75
PHY-3002 : Step(680): len = 36896.9, overlap = 203.25
PHY-3002 : Step(681): len = 36411.4, overlap = 203.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57931e-06
PHY-3002 : Step(682): len = 39488.3, overlap = 202.25
PHY-3002 : Step(683): len = 40668.3, overlap = 197.25
PHY-3002 : Step(684): len = 42123.3, overlap = 192.25
PHY-3002 : Step(685): len = 42407.6, overlap = 195.25
PHY-3002 : Step(686): len = 41854.7, overlap = 194
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.15861e-06
PHY-3002 : Step(687): len = 45451.4, overlap = 186.75
PHY-3002 : Step(688): len = 46998.5, overlap = 182.75
PHY-3002 : Step(689): len = 48280, overlap = 173.25
PHY-3002 : Step(690): len = 49511.1, overlap = 166.5
PHY-3002 : Step(691): len = 51114.7, overlap = 162
PHY-3002 : Step(692): len = 50840.7, overlap = 163.5
PHY-3002 : Step(693): len = 49912.2, overlap = 167.25
PHY-3002 : Step(694): len = 49060.2, overlap = 166
PHY-3002 : Step(695): len = 48914.6, overlap = 161.75
PHY-3002 : Step(696): len = 49439.9, overlap = 159.75
PHY-3002 : Step(697): len = 49505.2, overlap = 164.25
PHY-3002 : Step(698): len = 49416.7, overlap = 164
PHY-3002 : Step(699): len = 49799.4, overlap = 163
PHY-3002 : Step(700): len = 50101, overlap = 156.5
PHY-3002 : Step(701): len = 50260.6, overlap = 162.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.31722e-06
PHY-3002 : Step(702): len = 53420.4, overlap = 155.25
PHY-3002 : Step(703): len = 56138.2, overlap = 151
PHY-3002 : Step(704): len = 56661.6, overlap = 153.5
PHY-3002 : Step(705): len = 57087.2, overlap = 154
PHY-3002 : Step(706): len = 57336.4, overlap = 144.75
PHY-3002 : Step(707): len = 56634.4, overlap = 140.25
PHY-3002 : Step(708): len = 56037, overlap = 144
PHY-3002 : Step(709): len = 56044.4, overlap = 143.25
PHY-3002 : Step(710): len = 56008.7, overlap = 145
PHY-3002 : Step(711): len = 56042.2, overlap = 138.75
PHY-3002 : Step(712): len = 55952.9, overlap = 135
PHY-3002 : Step(713): len = 55680.1, overlap = 135.5
PHY-3002 : Step(714): len = 55296.8, overlap = 139
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.26344e-05
PHY-3002 : Step(715): len = 59031.2, overlap = 130.25
PHY-3002 : Step(716): len = 60889.2, overlap = 132.5
PHY-3002 : Step(717): len = 60751.2, overlap = 132.75
PHY-3002 : Step(718): len = 60599.2, overlap = 132.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.52689e-05
PHY-3002 : Step(719): len = 63712.6, overlap = 130.25
PHY-3002 : Step(720): len = 67252.7, overlap = 125.5
PHY-3002 : Step(721): len = 68354.3, overlap = 147
PHY-3002 : Step(722): len = 67595.5, overlap = 137.25
PHY-3002 : Step(723): len = 67127.2, overlap = 135.25
PHY-3002 : Step(724): len = 67148, overlap = 131
PHY-3002 : Step(725): len = 67967.8, overlap = 131
PHY-3002 : Step(726): len = 69032.1, overlap = 136
PHY-3002 : Step(727): len = 69193.2, overlap = 134
PHY-3002 : Step(728): len = 69043.4, overlap = 131.75
PHY-3002 : Step(729): len = 68553.8, overlap = 140.5
PHY-3002 : Step(730): len = 68406.6, overlap = 136.25
PHY-3002 : Step(731): len = 68482.1, overlap = 139
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.05378e-05
PHY-3002 : Step(732): len = 70918.3, overlap = 145.5
PHY-3002 : Step(733): len = 72257.5, overlap = 134.25
PHY-3002 : Step(734): len = 71845.7, overlap = 134.25
PHY-3002 : Step(735): len = 71677, overlap = 139
PHY-3002 : Step(736): len = 72227.4, overlap = 136.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101076
PHY-3002 : Step(737): len = 73827.9, overlap = 141.25
PHY-3002 : Step(738): len = 75060.5, overlap = 139
PHY-3002 : Step(739): len = 76781.2, overlap = 134
PHY-3002 : Step(740): len = 77312.4, overlap = 127.75
PHY-3002 : Step(741): len = 77385.7, overlap = 135
PHY-3002 : Step(742): len = 77346, overlap = 135.25
PHY-3002 : Step(743): len = 77614.2, overlap = 130.25
PHY-3002 : Step(744): len = 78160.7, overlap = 123.5
PHY-3002 : Step(745): len = 78189.6, overlap = 121.5
PHY-3002 : Step(746): len = 77934.6, overlap = 117
PHY-3002 : Step(747): len = 77559.9, overlap = 121.25
PHY-3002 : Step(748): len = 77439.7, overlap = 118.75
PHY-3002 : Step(749): len = 77645.5, overlap = 116.5
PHY-3002 : Step(750): len = 78015.3, overlap = 120
PHY-3002 : Step(751): len = 78535.6, overlap = 122
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000202151
PHY-3002 : Step(752): len = 78931.9, overlap = 124
PHY-3002 : Step(753): len = 80079.6, overlap = 128.5
PHY-3002 : Step(754): len = 81291.1, overlap = 128.25
PHY-3002 : Step(755): len = 81653.8, overlap = 128.25
PHY-3002 : Step(756): len = 81908.7, overlap = 128.5
PHY-3002 : Step(757): len = 81973.5, overlap = 125.5
PHY-3002 : Step(758): len = 82288, overlap = 121.25
PHY-3002 : Step(759): len = 82621.6, overlap = 127.25
PHY-3002 : Step(760): len = 82772.3, overlap = 126.75
PHY-3002 : Step(761): len = 82851.5, overlap = 126.75
PHY-3002 : Step(762): len = 82875.3, overlap = 126
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000357463
PHY-3002 : Step(763): len = 83206.7, overlap = 126
PHY-3002 : Step(764): len = 84068.9, overlap = 125.75
PHY-3002 : Step(765): len = 85359.7, overlap = 129.5
PHY-3002 : Step(766): len = 85507.3, overlap = 126.25
PHY-3002 : Step(767): len = 85468.3, overlap = 123.75
PHY-3002 : Step(768): len = 85441.6, overlap = 123.25
PHY-3002 : Step(769): len = 85539.1, overlap = 116.25
PHY-3002 : Step(770): len = 85619.8, overlap = 119.5
PHY-3002 : Step(771): len = 85883.9, overlap = 114.75
PHY-3002 : Step(772): len = 86072.9, overlap = 109.5
PHY-3002 : Step(773): len = 86220.2, overlap = 110.5
PHY-3002 : Step(774): len = 86375.1, overlap = 100
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000630738
PHY-3002 : Step(775): len = 86548.1, overlap = 104.25
PHY-3002 : Step(776): len = 87286.6, overlap = 107.25
PHY-3002 : Step(777): len = 88094, overlap = 111.75
PHY-3002 : Step(778): len = 88289.5, overlap = 111.5
PHY-3002 : Step(779): len = 88337.3, overlap = 111.5
PHY-3002 : Step(780): len = 88340.9, overlap = 113.75
PHY-3002 : Step(781): len = 88467, overlap = 109
PHY-3002 : Step(782): len = 88668.5, overlap = 108.5
PHY-3002 : Step(783): len = 88917.5, overlap = 110.75
PHY-3002 : Step(784): len = 89072.5, overlap = 106.25
PHY-3002 : Step(785): len = 89360.5, overlap = 105.75
PHY-3002 : Step(786): len = 89473.7, overlap = 105.75
PHY-3002 : Step(787): len = 89560.6, overlap = 105.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00106742
PHY-3002 : Step(788): len = 89635.4, overlap = 108
PHY-3002 : Step(789): len = 90054.1, overlap = 105.75
PHY-3002 : Step(790): len = 90291.2, overlap = 103.75
PHY-3002 : Step(791): len = 90365.8, overlap = 108.25
PHY-3002 : Step(792): len = 90396.5, overlap = 108.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0012774
PHY-3002 : Step(793): len = 90443.5, overlap = 108.5
PHY-3002 : Step(794): len = 90668, overlap = 99
PHY-3002 : Step(795): len = 90965.7, overlap = 99.25
PHY-3002 : Step(796): len = 91062.3, overlap = 99.5
PHY-3002 : Step(797): len = 91130.3, overlap = 99.75
PHY-3002 : Step(798): len = 91241.1, overlap = 102.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.119351s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (117.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.955367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.83094e-06
PHY-3002 : Step(799): len = 100576, overlap = 52.5
PHY-3002 : Step(800): len = 99298.6, overlap = 51.75
PHY-3002 : Step(801): len = 97750.9, overlap = 52.25
PHY-3002 : Step(802): len = 97035.9, overlap = 54.25
PHY-3002 : Step(803): len = 96325.4, overlap = 55.5
PHY-3002 : Step(804): len = 95664.7, overlap = 55.25
PHY-3002 : Step(805): len = 94927.5, overlap = 55.25
PHY-3002 : Step(806): len = 94196.5, overlap = 55.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.66188e-06
PHY-3002 : Step(807): len = 94084.2, overlap = 56.5
PHY-3002 : Step(808): len = 93904.3, overlap = 56.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.53238e-05
PHY-3002 : Step(809): len = 94054.5, overlap = 56.75
PHY-3002 : Step(810): len = 94264.4, overlap = 57.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.94448e-05
PHY-3002 : Step(811): len = 94404.3, overlap = 57.5
PHY-3002 : Step(812): len = 95018.5, overlap = 57.75
PHY-3002 : Step(813): len = 96611.5, overlap = 56.25
PHY-3002 : Step(814): len = 97146.1, overlap = 56.25
PHY-3002 : Step(815): len = 97120.6, overlap = 56
PHY-3002 : Step(816): len = 97197.4, overlap = 56
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.88897e-05
PHY-3002 : Step(817): len = 97304.2, overlap = 55.75
PHY-3002 : Step(818): len = 98067.5, overlap = 55.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000117779
PHY-3002 : Step(819): len = 99024.4, overlap = 54.25
PHY-3002 : Step(820): len = 102660, overlap = 46.25
PHY-3002 : Step(821): len = 104287, overlap = 43.25
PHY-3002 : Step(822): len = 103933, overlap = 41.5
PHY-3002 : Step(823): len = 103539, overlap = 40
PHY-3002 : Step(824): len = 103149, overlap = 37.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000235559
PHY-3002 : Step(825): len = 103639, overlap = 34.75
PHY-3002 : Step(826): len = 104131, overlap = 31.75
PHY-3002 : Step(827): len = 105089, overlap = 26.75
PHY-3002 : Step(828): len = 105343, overlap = 24.25
PHY-3002 : Step(829): len = 105056, overlap = 24
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000471118
PHY-3002 : Step(830): len = 104988, overlap = 23.5
PHY-3002 : Step(831): len = 105035, overlap = 23.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.955367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.5227e-05
PHY-3002 : Step(832): len = 104861, overlap = 46.5
PHY-3002 : Step(833): len = 103929, overlap = 44.5
PHY-3002 : Step(834): len = 103620, overlap = 44.5
PHY-3002 : Step(835): len = 103477, overlap = 44
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.0454e-05
PHY-3002 : Step(836): len = 103759, overlap = 43
PHY-3002 : Step(837): len = 105145, overlap = 36.25
PHY-3002 : Step(838): len = 105388, overlap = 34
PHY-3002 : Step(839): len = 105430, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100908
PHY-3002 : Step(840): len = 106133, overlap = 31
PHY-3002 : Step(841): len = 106881, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.633834s wall, 0.734375s user + 0.515625s system = 1.250000s CPU (197.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.955367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000305183
PHY-3002 : Step(842): len = 115436, overlap = 5
PHY-3002 : Step(843): len = 113566, overlap = 11
PHY-3002 : Step(844): len = 111918, overlap = 16.25
PHY-3002 : Step(845): len = 111060, overlap = 18.25
PHY-3002 : Step(846): len = 110593, overlap = 20.75
PHY-3002 : Step(847): len = 110271, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000610366
PHY-3002 : Step(848): len = 110598, overlap = 21
PHY-3002 : Step(849): len = 110738, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00122073
PHY-3002 : Step(850): len = 110873, overlap = 18
PHY-3002 : Step(851): len = 111002, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035129s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.0%)

PHY-3001 : Legalized: Len = 114889, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 7, deltaY = 3.
PHY-3001 : Final: Len = 115047, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 423920, over cnt = 87(0%), over = 120, worst = 3
PHY-1002 : len = 424520, over cnt = 55(0%), over = 73, worst = 3
PHY-1002 : len = 424712, over cnt = 24(0%), over = 33, worst = 3
PHY-1002 : len = 425008, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 405920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.988412s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (99.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 788 has valid locations, 21 needs to be replaced
PHY-3001 : design contains 863 instances, 747 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9542, tnet num: 1847, tinst num: 863, tnode num: 10494, tedge num: 16512.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1847 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.298264s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (110.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 117919
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(852): len = 117467, overlap = 0
PHY-3002 : Step(853): len = 117467, overlap = 0
PHY-3002 : Step(854): len = 117206, overlap = 0.25
PHY-3002 : Step(855): len = 117159, overlap = 0.75
PHY-3002 : Step(856): len = 117159, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006059s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (257.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(857): len = 117091, overlap = 3
PHY-3002 : Step(858): len = 117091, overlap = 3
PHY-3002 : Step(859): len = 117064, overlap = 3.25
PHY-3002 : Step(860): len = 117064, overlap = 3.25
PHY-3002 : Step(861): len = 117037, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.4496e-05
PHY-3002 : Step(862): len = 117046, overlap = 3.25
PHY-3002 : Step(863): len = 117046, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000148992
PHY-3002 : Step(864): len = 117039, overlap = 3.25
PHY-3002 : Step(865): len = 117045, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000297984
PHY-3002 : Step(866): len = 117159, overlap = 3.5
PHY-3002 : Step(867): len = 117159, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023678s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (330.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00115571
PHY-3002 : Step(868): len = 117444, overlap = 1
PHY-3002 : Step(869): len = 117444, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008861s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.3%)

PHY-3001 : Legalized: Len = 117523, Over = 0
PHY-3001 : Final: Len = 117523, Over = 0
RUN-1003 : finish command "place -eco" in  1.138758s wall, 1.562500s user + 0.593750s system = 2.156250s CPU (189.4%)

RUN-1004 : used memory is 523 MB, reserved memory is 509 MB, peak memory is 1068 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  32.844247s wall, 72.515625s user + 21.312500s system = 93.828125s CPU (285.7%)

RUN-1004 : used memory is 523 MB, reserved memory is 509 MB, peak memory is 1068 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 704 to 561
PHY-1001 : Pin misalignment score is improved from 561 to 553
PHY-1001 : Pin misalignment score is improved from 553 to 551
PHY-1001 : Pin misalignment score is improved from 551 to 551
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 865 instances
RUN-1001 : 377 mslices, 370 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1849 nets
RUN-1001 : 1197 nets have 2 pins
RUN-1001 : 402 nets have [3 - 5] pins
RUN-1001 : 101 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 87 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 425008, over cnt = 86(0%), over = 120, worst = 4
PHY-1002 : len = 425480, over cnt = 62(0%), over = 81, worst = 3
PHY-1002 : len = 425632, over cnt = 20(0%), over = 27, worst = 3
PHY-1002 : len = 425360, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 408480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.103177s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (100.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 272 to 18
PHY-1001 : End pin swap;  0.046409s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.0%)

PHY-1001 : End global routing;  3.066168s wall, 3.046875s user + 0.046875s system = 3.093750s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 40096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.705124s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 40096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 629224, over cnt = 76(0%), over = 76, worst = 1
PHY-1001 : End Routed; 13.901882s wall, 16.156250s user + 0.859375s system = 17.015625s CPU (122.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 626176, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 1; 0.328323s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (109.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 625888, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.143474s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (108.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 625768, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 625768
PHY-1001 : End DR Iter 3; 0.071255s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (131.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  18.649997s wall, 20.625000s user + 1.187500s system = 21.812500s CPU (117.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  22.139032s wall, 24.109375s user + 1.250000s system = 25.359375s CPU (114.5%)

RUN-1004 : used memory is 609 MB, reserved memory is 583 MB, peak memory is 1068 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1438   out of  19600    7.34%
#reg                  241   out of  19600    1.23%
#le                  1488
  #lut only          1247   out of   1488   83.80%
  #reg only            50   out of   1488    3.36%
  #lut&reg            191   out of   1488   12.84%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.171861s wall, 1.109375s user + 0.062500s system = 1.171875s CPU (100.0%)

RUN-1004 : used memory is 609 MB, reserved memory is 583 MB, peak memory is 1068 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9542, tnet num: 1847, tinst num: 863, tnode num: 10494, tedge num: 16512.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1847 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.474670s wall, 1.359375s user + 0.093750s system = 1.453125s CPU (98.5%)

RUN-1004 : used memory is 909 MB, reserved memory is 885 MB, peak memory is 1068 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 865
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1849, pip num: 29404
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1870 valid insts, and 74010 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  6.782738s wall, 40.734375s user + 0.171875s system = 40.906250s CPU (603.1%)

RUN-1004 : used memory is 931 MB, reserved memory is 906 MB, peak memory is 1068 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  2.264005s wall, 2.187500s user + 0.078125s system = 2.265625s CPU (100.1%)

RUN-1004 : used memory is 1059 MB, reserved memory is 1038 MB, peak memory is 1068 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.566990s wall, 0.765625s user + 0.187500s system = 0.953125s CPU (12.6%)

RUN-1004 : used memory is 1089 MB, reserved memory is 1068 MB, peak memory is 1089 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  10.537673s wall, 3.187500s user + 0.281250s system = 3.468750s CPU (32.9%)

RUN-1004 : used memory is 1027 MB, reserved memory is 1005 MB, peak memory is 1089 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(68)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(69)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(70)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(74)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(75)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(76)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 28 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4343/188 useful/useless nets, 4006/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3333 instances.
SYN-1015 : Optimize round 1, 4587 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4756/190 useful/useless nets, 4430/2148 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2231 better
SYN-1014 : Optimize round 3
SYN-1032 : 4755/0 useful/useless nets, 4429/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.911257s wall, 1.765625s user + 0.031250s system = 1.796875s CPU (94.0%)

RUN-1004 : used memory is 522 MB, reserved memory is 506 MB, peak memory is 1089 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3556
  #and               1945
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                288
  #bufif1               1
  #MX21               522
  #FADD                 0
  #DFF                220
  #LATCH                0
#MACRO_ADD             45
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            584

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3335   |220    |286    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5401/0 useful/useless nets, 4819/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5184/0 useful/useless nets, 4602/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7459/0 useful/useless nets, 6944/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5473/0 useful/useless nets, 4975/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 41 macro adder
SYN-1032 : 7940/23 useful/useless nets, 7442/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 27426, tnet num: 7939, tinst num: 7426, tnode num: 30857, tedge num: 41295.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7939 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1043 (3.89), #lev = 22 (4.02)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.65 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6605 instances into 939 LUTs, name keeping = 36%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2244/1 useful/useless nets, 1747/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2241/0 useful/useless nets, 1744/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 19 carry chain into lslice
SYN-4007 : Packing 231 adder to BLE ...
SYN-4008 : Packed 231 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 934 LUT to BLE ...
SYN-4008 : Packed 934 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 35 SEQ (967 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 779 single LUT's are left
SYN-4006 : 68 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1002/1305 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1416   out of  19600    7.22%
#reg                  229   out of  19600    1.17%
#le                  1471
  #lut only          1242   out of   1471   84.43%
  #reg only            55   out of   1471    3.74%
  #lut&reg            174   out of   1471   11.83%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1471  |1416  |229   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.617234s wall, 4.421875s user + 0.093750s system = 4.515625s CPU (97.8%)

RUN-1004 : used memory is 541 MB, reserved memory is 527 MB, peak memory is 1089 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.225505s wall, 1.109375s user + 0.078125s system = 1.187500s CPU (96.9%)

RUN-1004 : used memory is 542 MB, reserved memory is 528 MB, peak memory is 1089 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 858 instances
RUN-1001 : 370 mslices, 370 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1842 nets
RUN-1001 : 1214 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 52 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 856 instances, 740 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9428, tnet num: 1840, tinst num: 856, tnode num: 10333, tedge num: 16418.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.261186s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (113.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 582217
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(870): len = 483955, overlap = 139.5
PHY-3002 : Step(871): len = 423007, overlap = 137.25
PHY-3002 : Step(872): len = 388264, overlap = 137.25
PHY-3002 : Step(873): len = 366412, overlap = 137.25
PHY-3002 : Step(874): len = 348750, overlap = 139.5
PHY-3002 : Step(875): len = 333876, overlap = 139.5
PHY-3002 : Step(876): len = 320028, overlap = 139.5
PHY-3002 : Step(877): len = 308164, overlap = 139.5
PHY-3002 : Step(878): len = 296390, overlap = 139.5
PHY-3002 : Step(879): len = 285972, overlap = 139.5
PHY-3002 : Step(880): len = 275617, overlap = 139.5
PHY-3002 : Step(881): len = 265821, overlap = 139.5
PHY-3002 : Step(882): len = 256303, overlap = 139.5
PHY-3002 : Step(883): len = 246878, overlap = 139.5
PHY-3002 : Step(884): len = 238113, overlap = 139.5
PHY-3002 : Step(885): len = 229601, overlap = 139.5
PHY-3002 : Step(886): len = 221867, overlap = 142.25
PHY-3002 : Step(887): len = 213665, overlap = 146
PHY-3002 : Step(888): len = 205930, overlap = 147.25
PHY-3002 : Step(889): len = 198390, overlap = 146.25
PHY-3002 : Step(890): len = 191099, overlap = 147
PHY-3002 : Step(891): len = 183565, overlap = 146.75
PHY-3002 : Step(892): len = 176470, overlap = 146.5
PHY-3002 : Step(893): len = 169085, overlap = 148.75
PHY-3002 : Step(894): len = 162285, overlap = 149.75
PHY-3002 : Step(895): len = 154442, overlap = 149.75
PHY-3002 : Step(896): len = 147538, overlap = 148.5
PHY-3002 : Step(897): len = 140691, overlap = 147.25
PHY-3002 : Step(898): len = 134073, overlap = 147
PHY-3002 : Step(899): len = 127256, overlap = 145.75
PHY-3002 : Step(900): len = 120972, overlap = 146.75
PHY-3002 : Step(901): len = 113403, overlap = 145.25
PHY-3002 : Step(902): len = 107929, overlap = 147.5
PHY-3002 : Step(903): len = 100900, overlap = 148.75
PHY-3002 : Step(904): len = 94793.1, overlap = 149.75
PHY-3002 : Step(905): len = 88499.9, overlap = 150.75
PHY-3002 : Step(906): len = 83478.5, overlap = 151.25
PHY-3002 : Step(907): len = 76336.6, overlap = 156.75
PHY-3002 : Step(908): len = 70673.2, overlap = 161.25
PHY-3002 : Step(909): len = 65588.8, overlap = 164
PHY-3002 : Step(910): len = 59203.7, overlap = 166
PHY-3002 : Step(911): len = 56069.1, overlap = 166
PHY-3002 : Step(912): len = 51901.6, overlap = 172.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43474e-07
PHY-3002 : Step(913): len = 51755.3, overlap = 173.5
PHY-3002 : Step(914): len = 56314.4, overlap = 176.25
PHY-3002 : Step(915): len = 55298, overlap = 171.75
PHY-3002 : Step(916): len = 53863.6, overlap = 173.25
PHY-3002 : Step(917): len = 51404.6, overlap = 184
PHY-3002 : Step(918): len = 50875.4, overlap = 182.25
PHY-3002 : Step(919): len = 50258.4, overlap = 182
PHY-3002 : Step(920): len = 49007.8, overlap = 183
PHY-3002 : Step(921): len = 47750.6, overlap = 184
PHY-3002 : Step(922): len = 47114.8, overlap = 181.5
PHY-3002 : Step(923): len = 47443.4, overlap = 185.75
PHY-3002 : Step(924): len = 45470.7, overlap = 187.5
PHY-3002 : Step(925): len = 44178.1, overlap = 188
PHY-3002 : Step(926): len = 42596, overlap = 187
PHY-3002 : Step(927): len = 42408.1, overlap = 187.25
PHY-3002 : Step(928): len = 41824.7, overlap = 189.5
PHY-3002 : Step(929): len = 41678, overlap = 192
PHY-3002 : Step(930): len = 42007.4, overlap = 192.25
PHY-3002 : Step(931): len = 41555.7, overlap = 193.25
PHY-3002 : Step(932): len = 40897.8, overlap = 193.75
PHY-3002 : Step(933): len = 40650.2, overlap = 191.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.48695e-06
PHY-3002 : Step(934): len = 43007.3, overlap = 191.5
PHY-3002 : Step(935): len = 44373.1, overlap = 191.5
PHY-3002 : Step(936): len = 46388.2, overlap = 191.25
PHY-3002 : Step(937): len = 46573.9, overlap = 195.25
PHY-3002 : Step(938): len = 44837.4, overlap = 195.5
PHY-3002 : Step(939): len = 44502.2, overlap = 195.5
PHY-3002 : Step(940): len = 44172.9, overlap = 196
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.97389e-06
PHY-3002 : Step(941): len = 48559.8, overlap = 195.5
PHY-3002 : Step(942): len = 50483, overlap = 195
PHY-3002 : Step(943): len = 51300.8, overlap = 183.25
PHY-3002 : Step(944): len = 51775.2, overlap = 183
PHY-3002 : Step(945): len = 52352.5, overlap = 177.5
PHY-3002 : Step(946): len = 52110.9, overlap = 170
PHY-3002 : Step(947): len = 51174.4, overlap = 169.25
PHY-3002 : Step(948): len = 50808.4, overlap = 163.75
PHY-3002 : Step(949): len = 50988, overlap = 165
PHY-3002 : Step(950): len = 51096.5, overlap = 168.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.94779e-06
PHY-3002 : Step(951): len = 55709.8, overlap = 168.75
PHY-3002 : Step(952): len = 57958.6, overlap = 163.75
PHY-3002 : Step(953): len = 58270.6, overlap = 167.75
PHY-3002 : Step(954): len = 58479.5, overlap = 160.5
PHY-3002 : Step(955): len = 58921.4, overlap = 157.5
PHY-3002 : Step(956): len = 59039.8, overlap = 157
PHY-3002 : Step(957): len = 58881.8, overlap = 155.75
PHY-3002 : Step(958): len = 58867.1, overlap = 163
PHY-3002 : Step(959): len = 59217.7, overlap = 168.75
PHY-3002 : Step(960): len = 59200.3, overlap = 166.5
PHY-3002 : Step(961): len = 58894, overlap = 166.75
PHY-3002 : Step(962): len = 59001.8, overlap = 162.5
PHY-3002 : Step(963): len = 58945.7, overlap = 158
PHY-3002 : Step(964): len = 58901.1, overlap = 160.5
PHY-3002 : Step(965): len = 58987.5, overlap = 161
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.18956e-05
PHY-3002 : Step(966): len = 62935, overlap = 158.75
PHY-3002 : Step(967): len = 64450.4, overlap = 149.75
PHY-3002 : Step(968): len = 65327.1, overlap = 152
PHY-3002 : Step(969): len = 65868.7, overlap = 151.75
PHY-3002 : Step(970): len = 65876.1, overlap = 153.5
PHY-3002 : Step(971): len = 65597.3, overlap = 149
PHY-3002 : Step(972): len = 65384.3, overlap = 149.25
PHY-3002 : Step(973): len = 65286.1, overlap = 153.5
PHY-3002 : Step(974): len = 65228.6, overlap = 154.25
PHY-3002 : Step(975): len = 64905.4, overlap = 151.75
PHY-3002 : Step(976): len = 64487.6, overlap = 152
PHY-3002 : Step(977): len = 64436.2, overlap = 150.25
PHY-3002 : Step(978): len = 64487.8, overlap = 150
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.37912e-05
PHY-3002 : Step(979): len = 67476, overlap = 161.25
PHY-3002 : Step(980): len = 70022.4, overlap = 163.25
PHY-3002 : Step(981): len = 71073.4, overlap = 154.25
PHY-3002 : Step(982): len = 71133.9, overlap = 154.25
PHY-3002 : Step(983): len = 71041.5, overlap = 154
PHY-3002 : Step(984): len = 71122.8, overlap = 158.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.6115e-05
PHY-3002 : Step(985): len = 73259.7, overlap = 160.5
PHY-3002 : Step(986): len = 75179.5, overlap = 160.5
PHY-3002 : Step(987): len = 76684.8, overlap = 162
PHY-3002 : Step(988): len = 77362.5, overlap = 161.25
PHY-3002 : Step(989): len = 77758.2, overlap = 158
PHY-3002 : Step(990): len = 77979.9, overlap = 165.75
PHY-3002 : Step(991): len = 77909.4, overlap = 160
PHY-3002 : Step(992): len = 78341.9, overlap = 158
PHY-3002 : Step(993): len = 78782.8, overlap = 147.5
PHY-3002 : Step(994): len = 78541, overlap = 146
PHY-3002 : Step(995): len = 78710.1, overlap = 146.75
PHY-3002 : Step(996): len = 79291.3, overlap = 142.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 8.21892e-05
PHY-3002 : Step(997): len = 80425.4, overlap = 142
PHY-3002 : Step(998): len = 81751, overlap = 139.5
PHY-3002 : Step(999): len = 82795.6, overlap = 130.5
PHY-3002 : Step(1000): len = 84271.1, overlap = 125.5
PHY-3002 : Step(1001): len = 85504.3, overlap = 126.5
PHY-3002 : Step(1002): len = 85752.9, overlap = 119.75
PHY-3002 : Step(1003): len = 86118.8, overlap = 113
PHY-3002 : Step(1004): len = 86164.2, overlap = 106.5
PHY-3002 : Step(1005): len = 86449, overlap = 105.75
PHY-3002 : Step(1006): len = 86389.4, overlap = 95
PHY-3002 : Step(1007): len = 86569.6, overlap = 93
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000159891
PHY-3002 : Step(1008): len = 87532, overlap = 95.25
PHY-3002 : Step(1009): len = 88167.3, overlap = 90.75
PHY-3002 : Step(1010): len = 88896.3, overlap = 90.75
PHY-3002 : Step(1011): len = 89618.9, overlap = 90.75
PHY-3002 : Step(1012): len = 89857.7, overlap = 90.75
PHY-3002 : Step(1013): len = 89875.8, overlap = 92.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00025056
PHY-3002 : Step(1014): len = 90228.3, overlap = 90.25
PHY-3002 : Step(1015): len = 90695.1, overlap = 90.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050352s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (155.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.01672e-06
PHY-3002 : Step(1016): len = 112775, overlap = 29.25
PHY-3002 : Step(1017): len = 110270, overlap = 30
PHY-3002 : Step(1018): len = 108083, overlap = 34.25
PHY-3002 : Step(1019): len = 107106, overlap = 36.5
PHY-3002 : Step(1020): len = 106478, overlap = 38
PHY-3002 : Step(1021): len = 105607, overlap = 40.25
PHY-3002 : Step(1022): len = 104794, overlap = 44
PHY-3002 : Step(1023): len = 104348, overlap = 45.25
PHY-3002 : Step(1024): len = 103845, overlap = 45.5
PHY-3002 : Step(1025): len = 103060, overlap = 48.5
PHY-3002 : Step(1026): len = 102201, overlap = 47.75
PHY-3002 : Step(1027): len = 101772, overlap = 48.25
PHY-3002 : Step(1028): len = 101371, overlap = 48.25
PHY-3002 : Step(1029): len = 100894, overlap = 48
PHY-3002 : Step(1030): len = 100699, overlap = 48
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.03345e-06
PHY-3002 : Step(1031): len = 100669, overlap = 48
PHY-3002 : Step(1032): len = 100638, overlap = 47.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15632e-05
PHY-3002 : Step(1033): len = 100786, overlap = 47
PHY-3002 : Step(1034): len = 100897, overlap = 46.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.53172e-05
PHY-3002 : Step(1035): len = 100788, overlap = 45.75
PHY-3002 : Step(1036): len = 101088, overlap = 44.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.97798e-06
PHY-3002 : Step(1037): len = 100917, overlap = 70.25
PHY-3002 : Step(1038): len = 101304, overlap = 70.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.30027e-05
PHY-3002 : Step(1039): len = 101513, overlap = 70.25
PHY-3002 : Step(1040): len = 103297, overlap = 69.5
PHY-3002 : Step(1041): len = 104366, overlap = 67
PHY-3002 : Step(1042): len = 105092, overlap = 67
PHY-3002 : Step(1043): len = 106258, overlap = 62.75
PHY-3002 : Step(1044): len = 107425, overlap = 59.5
PHY-3002 : Step(1045): len = 107429, overlap = 58.75
PHY-3002 : Step(1046): len = 107337, overlap = 59
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.60054e-05
PHY-3002 : Step(1047): len = 108228, overlap = 57.25
PHY-3002 : Step(1048): len = 109476, overlap = 50.25
PHY-3002 : Step(1049): len = 109866, overlap = 48.5
PHY-3002 : Step(1050): len = 109803, overlap = 48.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.384213s wall, 0.437500s user + 0.187500s system = 0.625000s CPU (162.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000191272
PHY-3002 : Step(1051): len = 125258, overlap = 9.75
PHY-3002 : Step(1052): len = 122581, overlap = 15.5
PHY-3002 : Step(1053): len = 120464, overlap = 23.75
PHY-3002 : Step(1054): len = 119899, overlap = 24
PHY-3002 : Step(1055): len = 119706, overlap = 24.5
PHY-3002 : Step(1056): len = 119788, overlap = 27.25
PHY-3002 : Step(1057): len = 119650, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000382544
PHY-3002 : Step(1058): len = 120429, overlap = 23
PHY-3002 : Step(1059): len = 120933, overlap = 21
PHY-3002 : Step(1060): len = 121126, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000765087
PHY-3002 : Step(1061): len = 121354, overlap = 22
PHY-3002 : Step(1062): len = 121354, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035083s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.1%)

PHY-3001 : Legalized: Len = 124060, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 1, deltaY = 3.
PHY-3001 : Final: Len = 124122, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 431672, over cnt = 45(0%), over = 51, worst = 2
PHY-1002 : len = 431832, over cnt = 35(0%), over = 36, worst = 2
PHY-1002 : len = 431648, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 431536, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 419128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.990728s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (112.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 799 has valid locations, 21 needs to be replaced
PHY-3001 : design contains 874 instances, 758 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9626, tnet num: 1858, tinst num: 874, tnode num: 10579, tedge num: 16658.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1858 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.319996s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (102.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 126693
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1063): len = 126522, overlap = 0
PHY-3002 : Step(1064): len = 126522, overlap = 0
PHY-3002 : Step(1065): len = 126357, overlap = 0
PHY-3002 : Step(1066): len = 126357, overlap = 0
PHY-3002 : Step(1067): len = 126325, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005960s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.84924e-05
PHY-3002 : Step(1068): len = 126286, overlap = 1
PHY-3002 : Step(1069): len = 126286, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.39262e-05
PHY-3002 : Step(1070): len = 126288, overlap = 3
PHY-3002 : Step(1071): len = 126288, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020692s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (226.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000529637
PHY-3002 : Step(1072): len = 126401, overlap = 1.25
PHY-3002 : Step(1073): len = 126396, overlap = 2
PHY-3002 : Step(1074): len = 126408, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 126601, Over = 0
PHY-3001 : Final: Len = 126601, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  26.377430s wall, 57.359375s user + 15.250000s system = 72.609375s CPU (275.3%)

RUN-1004 : used memory is 549 MB, reserved memory is 534 MB, peak memory is 1089 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 705 to 572
PHY-1001 : Pin misalignment score is improved from 572 to 561
PHY-1001 : Pin misalignment score is improved from 561 to 558
PHY-1001 : Pin misalignment score is improved from 558 to 558
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 876 instances
RUN-1001 : 388 mslices, 370 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1860 nets
RUN-1001 : 1209 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 86 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 435328, over cnt = 49(0%), over = 56, worst = 2
PHY-1002 : len = 435448, over cnt = 33(0%), over = 35, worst = 2
PHY-1002 : len = 435136, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 434928, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 419096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.186905s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (105.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 287 to 31
PHY-1001 : End pin swap;  0.050078s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (156.0%)

PHY-1001 : End global routing;  3.003207s wall, 3.000000s user + 0.062500s system = 3.062500s CPU (102.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.750245s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (104.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 651280, over cnt = 103(0%), over = 103, worst = 1
PHY-1001 : End Routed; 15.416536s wall, 17.593750s user + 0.484375s system = 18.078125s CPU (117.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 643208, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : End DR Iter 1; 1.503553s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (94.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 642200, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.175799s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (88.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 642024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 642024
PHY-1001 : End DR Iter 3; 0.063603s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (147.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  21.452365s wall, 23.187500s user + 0.890625s system = 24.078125s CPU (112.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  24.946603s wall, 26.625000s user + 1.000000s system = 27.625000s CPU (110.7%)

RUN-1004 : used memory is 629 MB, reserved memory is 613 MB, peak memory is 1089 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1452   out of  19600    7.41%
#reg                  241   out of  19600    1.23%
#le                  1507
  #lut only          1266   out of   1507   84.01%
  #reg only            55   out of   1507    3.65%
  #lut&reg            186   out of   1507   12.34%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.309923s wall, 1.218750s user + 0.062500s system = 1.281250s CPU (97.8%)

RUN-1004 : used memory is 629 MB, reserved memory is 613 MB, peak memory is 1089 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9626, tnet num: 1858, tinst num: 874, tnode num: 10579, tedge num: 16658.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1858 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.491331s wall, 1.375000s user + 0.109375s system = 1.484375s CPU (99.5%)

RUN-1004 : used memory is 934 MB, reserved memory is 917 MB, peak memory is 1089 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 876
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1860, pip num: 30221
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1857 valid insts, and 75609 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  6.770422s wall, 40.406250s user + 0.156250s system = 40.562500s CPU (599.1%)

RUN-1004 : used memory is 954 MB, reserved memory is 939 MB, peak memory is 1089 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  2.277876s wall, 2.046875s user + 0.125000s system = 2.171875s CPU (95.3%)

RUN-1004 : used memory is 1081 MB, reserved memory is 1059 MB, peak memory is 1089 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.676477s wall, 1.015625s user + 0.359375s system = 1.375000s CPU (17.9%)

RUN-1004 : used memory is 1110 MB, reserved memory is 1090 MB, peak memory is 1110 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  10.644680s wall, 3.312500s user + 0.500000s system = 3.812500s CPU (35.8%)

RUN-1004 : used memory is 1048 MB, reserved memory is 1027 MB, peak memory is 1110 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  2.265624s wall, 2.250000s user + 0.046875s system = 2.296875s CPU (101.4%)

RUN-1004 : used memory is 1083 MB, reserved memory is 1062 MB, peak memory is 1110 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.643975s wall, 1.156250s user + 0.562500s system = 1.718750s CPU (22.5%)

RUN-1004 : used memory is 1110 MB, reserved memory is 1090 MB, peak memory is 1111 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  10.613058s wall, 3.687500s user + 0.656250s system = 4.343750s CPU (40.9%)

RUN-1004 : used memory is 1036 MB, reserved memory is 1014 MB, peak memory is 1111 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(68)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(69)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(70)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(74)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(75)
HDL-5007 WARNING: 'vga_rden' should be on the sensitivity list in top.v(76)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 28 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4343/188 useful/useless nets, 4006/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3333 instances.
SYN-1015 : Optimize round 1, 4587 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4756/190 useful/useless nets, 4430/2148 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2231 better
SYN-1014 : Optimize round 3
SYN-1032 : 4755/0 useful/useless nets, 4429/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.035648s wall, 1.859375s user + 0.062500s system = 1.921875s CPU (94.4%)

RUN-1004 : used memory is 556 MB, reserved memory is 538 MB, peak memory is 1111 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3556
  #and               1945
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                288
  #bufif1               1
  #MX21               522
  #FADD                 0
  #DFF                220
  #LATCH                0
#MACRO_ADD             45
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            584

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3335   |220    |286    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5401/0 useful/useless nets, 4819/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5184/0 useful/useless nets, 4602/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7459/0 useful/useless nets, 6944/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5473/0 useful/useless nets, 4975/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 41 macro adder
SYN-1032 : 7940/23 useful/useless nets, 7442/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 27426, tnet num: 7939, tinst num: 7426, tnode num: 30857, tedge num: 41295.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7939 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1043 (3.89), #lev = 22 (4.02)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.60 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6605 instances into 939 LUTs, name keeping = 36%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2244/1 useful/useless nets, 1747/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2241/0 useful/useless nets, 1744/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 19 carry chain into lslice
SYN-4007 : Packing 231 adder to BLE ...
SYN-4008 : Packed 231 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 934 LUT to BLE ...
SYN-4008 : Packed 934 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 35 SEQ (967 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 779 single LUT's are left
SYN-4006 : 68 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1002/1305 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1416   out of  19600    7.22%
#reg                  229   out of  19600    1.17%
#le                  1471
  #lut only          1242   out of   1471   84.43%
  #reg only            55   out of   1471    3.74%
  #lut&reg            174   out of   1471   11.83%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1471  |1416  |229   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.448565s wall, 4.250000s user + 0.093750s system = 4.343750s CPU (97.6%)

RUN-1004 : used memory is 573 MB, reserved memory is 556 MB, peak memory is 1111 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.303594s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (99.5%)

RUN-1004 : used memory is 574 MB, reserved memory is 556 MB, peak memory is 1111 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 858 instances
RUN-1001 : 370 mslices, 370 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1842 nets
RUN-1001 : 1214 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 52 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 856 instances, 740 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9428, tnet num: 1840, tinst num: 856, tnode num: 10333, tedge num: 16418.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.333715s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (98.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 582217
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1075): len = 483955, overlap = 139.5
PHY-3002 : Step(1076): len = 423007, overlap = 137.25
PHY-3002 : Step(1077): len = 388264, overlap = 137.25
PHY-3002 : Step(1078): len = 366412, overlap = 137.25
PHY-3002 : Step(1079): len = 348750, overlap = 139.5
PHY-3002 : Step(1080): len = 333876, overlap = 139.5
PHY-3002 : Step(1081): len = 320028, overlap = 139.5
PHY-3002 : Step(1082): len = 308164, overlap = 139.5
PHY-3002 : Step(1083): len = 296390, overlap = 139.5
PHY-3002 : Step(1084): len = 285972, overlap = 139.5
PHY-3002 : Step(1085): len = 275617, overlap = 139.5
PHY-3002 : Step(1086): len = 265821, overlap = 139.5
PHY-3002 : Step(1087): len = 256303, overlap = 139.5
PHY-3002 : Step(1088): len = 246878, overlap = 139.5
PHY-3002 : Step(1089): len = 238113, overlap = 139.5
PHY-3002 : Step(1090): len = 229601, overlap = 139.5
PHY-3002 : Step(1091): len = 221867, overlap = 142.25
PHY-3002 : Step(1092): len = 213665, overlap = 146
PHY-3002 : Step(1093): len = 205930, overlap = 147.25
PHY-3002 : Step(1094): len = 198390, overlap = 146.25
PHY-3002 : Step(1095): len = 191099, overlap = 147
PHY-3002 : Step(1096): len = 183565, overlap = 146.75
PHY-3002 : Step(1097): len = 176470, overlap = 146.5
PHY-3002 : Step(1098): len = 169085, overlap = 148.75
PHY-3002 : Step(1099): len = 162285, overlap = 149.75
PHY-3002 : Step(1100): len = 154442, overlap = 149.75
PHY-3002 : Step(1101): len = 147538, overlap = 148.5
PHY-3002 : Step(1102): len = 140691, overlap = 147.25
PHY-3002 : Step(1103): len = 134073, overlap = 147
PHY-3002 : Step(1104): len = 127256, overlap = 145.75
PHY-3002 : Step(1105): len = 120972, overlap = 146.75
PHY-3002 : Step(1106): len = 113403, overlap = 145.25
PHY-3002 : Step(1107): len = 107929, overlap = 147.5
PHY-3002 : Step(1108): len = 100900, overlap = 148.75
PHY-3002 : Step(1109): len = 94793.1, overlap = 149.75
PHY-3002 : Step(1110): len = 88499.9, overlap = 150.75
PHY-3002 : Step(1111): len = 83478.5, overlap = 151.25
PHY-3002 : Step(1112): len = 76336.6, overlap = 156.75
PHY-3002 : Step(1113): len = 70673.2, overlap = 161.25
PHY-3002 : Step(1114): len = 65588.8, overlap = 164
PHY-3002 : Step(1115): len = 59203.7, overlap = 166
PHY-3002 : Step(1116): len = 56069.1, overlap = 166
PHY-3002 : Step(1117): len = 51901.6, overlap = 172.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43474e-07
PHY-3002 : Step(1118): len = 51755.3, overlap = 173.5
PHY-3002 : Step(1119): len = 56314.4, overlap = 176.25
PHY-3002 : Step(1120): len = 55298, overlap = 171.75
PHY-3002 : Step(1121): len = 53863.6, overlap = 173.25
PHY-3002 : Step(1122): len = 51404.6, overlap = 184
PHY-3002 : Step(1123): len = 50875.4, overlap = 182.25
PHY-3002 : Step(1124): len = 50258.4, overlap = 182
PHY-3002 : Step(1125): len = 49007.8, overlap = 183
PHY-3002 : Step(1126): len = 47750.6, overlap = 184
PHY-3002 : Step(1127): len = 47114.8, overlap = 181.5
PHY-3002 : Step(1128): len = 47443.4, overlap = 185.75
PHY-3002 : Step(1129): len = 45470.7, overlap = 187.5
PHY-3002 : Step(1130): len = 44178.1, overlap = 188
PHY-3002 : Step(1131): len = 42596, overlap = 187
PHY-3002 : Step(1132): len = 42408.1, overlap = 187.25
PHY-3002 : Step(1133): len = 41824.7, overlap = 189.5
PHY-3002 : Step(1134): len = 41678, overlap = 192
PHY-3002 : Step(1135): len = 42007.4, overlap = 192.25
PHY-3002 : Step(1136): len = 41555.7, overlap = 193.25
PHY-3002 : Step(1137): len = 40897.8, overlap = 193.75
PHY-3002 : Step(1138): len = 40650.2, overlap = 191.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.48695e-06
PHY-3002 : Step(1139): len = 43007.3, overlap = 191.5
PHY-3002 : Step(1140): len = 44373.1, overlap = 191.5
PHY-3002 : Step(1141): len = 46388.2, overlap = 191.25
PHY-3002 : Step(1142): len = 46573.9, overlap = 195.25
PHY-3002 : Step(1143): len = 44837.4, overlap = 195.5
PHY-3002 : Step(1144): len = 44502.2, overlap = 195.5
PHY-3002 : Step(1145): len = 44172.9, overlap = 196
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.97389e-06
PHY-3002 : Step(1146): len = 48559.8, overlap = 195.5
PHY-3002 : Step(1147): len = 50483, overlap = 195
PHY-3002 : Step(1148): len = 51300.8, overlap = 183.25
PHY-3002 : Step(1149): len = 51775.2, overlap = 183
PHY-3002 : Step(1150): len = 52352.5, overlap = 177.5
PHY-3002 : Step(1151): len = 52110.9, overlap = 170
PHY-3002 : Step(1152): len = 51174.4, overlap = 169.25
PHY-3002 : Step(1153): len = 50808.4, overlap = 163.75
PHY-3002 : Step(1154): len = 50988, overlap = 165
PHY-3002 : Step(1155): len = 51096.5, overlap = 168.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.94779e-06
PHY-3002 : Step(1156): len = 55709.8, overlap = 168.75
PHY-3002 : Step(1157): len = 57958.6, overlap = 163.75
PHY-3002 : Step(1158): len = 58270.6, overlap = 167.75
PHY-3002 : Step(1159): len = 58479.5, overlap = 160.5
PHY-3002 : Step(1160): len = 58921.4, overlap = 157.5
PHY-3002 : Step(1161): len = 59039.8, overlap = 157
PHY-3002 : Step(1162): len = 58881.8, overlap = 155.75
PHY-3002 : Step(1163): len = 58867.1, overlap = 163
PHY-3002 : Step(1164): len = 59217.7, overlap = 168.75
PHY-3002 : Step(1165): len = 59200.3, overlap = 166.5
PHY-3002 : Step(1166): len = 58894, overlap = 166.75
PHY-3002 : Step(1167): len = 59001.8, overlap = 162.5
PHY-3002 : Step(1168): len = 58945.7, overlap = 158
PHY-3002 : Step(1169): len = 58901.1, overlap = 160.5
PHY-3002 : Step(1170): len = 58987.5, overlap = 161
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.18956e-05
PHY-3002 : Step(1171): len = 62935, overlap = 158.75
PHY-3002 : Step(1172): len = 64450.4, overlap = 149.75
PHY-3002 : Step(1173): len = 65327.1, overlap = 152
PHY-3002 : Step(1174): len = 65868.7, overlap = 151.75
PHY-3002 : Step(1175): len = 65876.1, overlap = 153.5
PHY-3002 : Step(1176): len = 65597.3, overlap = 149
PHY-3002 : Step(1177): len = 65384.3, overlap = 149.25
PHY-3002 : Step(1178): len = 65286.1, overlap = 153.5
PHY-3002 : Step(1179): len = 65228.6, overlap = 154.25
PHY-3002 : Step(1180): len = 64905.4, overlap = 151.75
PHY-3002 : Step(1181): len = 64487.6, overlap = 152
PHY-3002 : Step(1182): len = 64436.2, overlap = 150.25
PHY-3002 : Step(1183): len = 64487.8, overlap = 150
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.37912e-05
PHY-3002 : Step(1184): len = 67476, overlap = 161.25
PHY-3002 : Step(1185): len = 70022.4, overlap = 163.25
PHY-3002 : Step(1186): len = 71073.4, overlap = 154.25
PHY-3002 : Step(1187): len = 71133.9, overlap = 154.25
PHY-3002 : Step(1188): len = 71041.5, overlap = 154
PHY-3002 : Step(1189): len = 71122.8, overlap = 158.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.6115e-05
PHY-3002 : Step(1190): len = 73259.7, overlap = 160.5
PHY-3002 : Step(1191): len = 75179.5, overlap = 160.5
PHY-3002 : Step(1192): len = 76684.8, overlap = 162
PHY-3002 : Step(1193): len = 77362.5, overlap = 161.25
PHY-3002 : Step(1194): len = 77758.2, overlap = 158
PHY-3002 : Step(1195): len = 77979.9, overlap = 165.75
PHY-3002 : Step(1196): len = 77909.4, overlap = 160
PHY-3002 : Step(1197): len = 78341.9, overlap = 158
PHY-3002 : Step(1198): len = 78782.8, overlap = 147.5
PHY-3002 : Step(1199): len = 78541, overlap = 146
PHY-3002 : Step(1200): len = 78710.1, overlap = 146.75
PHY-3002 : Step(1201): len = 79291.3, overlap = 142.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 8.21892e-05
PHY-3002 : Step(1202): len = 80425.4, overlap = 142
PHY-3002 : Step(1203): len = 81751, overlap = 139.5
PHY-3002 : Step(1204): len = 82795.6, overlap = 130.5
PHY-3002 : Step(1205): len = 84271.1, overlap = 125.5
PHY-3002 : Step(1206): len = 85504.3, overlap = 126.5
PHY-3002 : Step(1207): len = 85752.9, overlap = 119.75
PHY-3002 : Step(1208): len = 86118.8, overlap = 113
PHY-3002 : Step(1209): len = 86164.2, overlap = 106.5
PHY-3002 : Step(1210): len = 86449, overlap = 105.75
PHY-3002 : Step(1211): len = 86389.4, overlap = 95
PHY-3002 : Step(1212): len = 86569.6, overlap = 93
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000159891
PHY-3002 : Step(1213): len = 87532, overlap = 95.25
PHY-3002 : Step(1214): len = 88167.3, overlap = 90.75
PHY-3002 : Step(1215): len = 88896.3, overlap = 90.75
PHY-3002 : Step(1216): len = 89618.9, overlap = 90.75
PHY-3002 : Step(1217): len = 89857.7, overlap = 90.75
PHY-3002 : Step(1218): len = 89875.8, overlap = 92.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00025056
PHY-3002 : Step(1219): len = 90228.3, overlap = 90.25
PHY-3002 : Step(1220): len = 90695.1, overlap = 90.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051638s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (151.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.01672e-06
PHY-3002 : Step(1221): len = 112775, overlap = 29.25
PHY-3002 : Step(1222): len = 110270, overlap = 30
PHY-3002 : Step(1223): len = 108083, overlap = 34.25
PHY-3002 : Step(1224): len = 107106, overlap = 36.5
PHY-3002 : Step(1225): len = 106478, overlap = 38
PHY-3002 : Step(1226): len = 105607, overlap = 40.25
PHY-3002 : Step(1227): len = 104794, overlap = 44
PHY-3002 : Step(1228): len = 104348, overlap = 45.25
PHY-3002 : Step(1229): len = 103845, overlap = 45.5
PHY-3002 : Step(1230): len = 103060, overlap = 48.5
PHY-3002 : Step(1231): len = 102201, overlap = 47.75
PHY-3002 : Step(1232): len = 101772, overlap = 48.25
PHY-3002 : Step(1233): len = 101371, overlap = 48.25
PHY-3002 : Step(1234): len = 100894, overlap = 48
PHY-3002 : Step(1235): len = 100699, overlap = 48
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.03345e-06
PHY-3002 : Step(1236): len = 100669, overlap = 48
PHY-3002 : Step(1237): len = 100638, overlap = 47.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15632e-05
PHY-3002 : Step(1238): len = 100786, overlap = 47
PHY-3002 : Step(1239): len = 100897, overlap = 46.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.53172e-05
PHY-3002 : Step(1240): len = 100788, overlap = 45.75
PHY-3002 : Step(1241): len = 101088, overlap = 44.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.97798e-06
PHY-3002 : Step(1242): len = 100917, overlap = 70.25
PHY-3002 : Step(1243): len = 101304, overlap = 70.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.30027e-05
PHY-3002 : Step(1244): len = 101513, overlap = 70.25
PHY-3002 : Step(1245): len = 103297, overlap = 69.5
PHY-3002 : Step(1246): len = 104366, overlap = 67
PHY-3002 : Step(1247): len = 105092, overlap = 67
PHY-3002 : Step(1248): len = 106258, overlap = 62.75
PHY-3002 : Step(1249): len = 107425, overlap = 59.5
PHY-3002 : Step(1250): len = 107429, overlap = 58.75
PHY-3002 : Step(1251): len = 107337, overlap = 59
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.60054e-05
PHY-3002 : Step(1252): len = 108228, overlap = 57.25
PHY-3002 : Step(1253): len = 109476, overlap = 50.25
PHY-3002 : Step(1254): len = 109866, overlap = 48.5
PHY-3002 : Step(1255): len = 109803, overlap = 48.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.425617s wall, 0.328125s user + 0.250000s system = 0.578125s CPU (135.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000191272
PHY-3002 : Step(1256): len = 125258, overlap = 9.75
PHY-3002 : Step(1257): len = 122581, overlap = 15.5
PHY-3002 : Step(1258): len = 120464, overlap = 23.75
PHY-3002 : Step(1259): len = 119899, overlap = 24
PHY-3002 : Step(1260): len = 119706, overlap = 24.5
PHY-3002 : Step(1261): len = 119788, overlap = 27.25
PHY-3002 : Step(1262): len = 119650, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000382544
PHY-3002 : Step(1263): len = 120429, overlap = 23
PHY-3002 : Step(1264): len = 120933, overlap = 21
PHY-3002 : Step(1265): len = 121126, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000765087
PHY-3002 : Step(1266): len = 121354, overlap = 22
PHY-3002 : Step(1267): len = 121354, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035000s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (178.6%)

PHY-3001 : Legalized: Len = 124060, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 1, deltaY = 3.
PHY-3001 : Final: Len = 124122, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 431672, over cnt = 45(0%), over = 51, worst = 2
PHY-1002 : len = 431832, over cnt = 35(0%), over = 36, worst = 2
PHY-1002 : len = 431648, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 431536, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 419128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.008429s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (91.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 799 has valid locations, 21 needs to be replaced
PHY-3001 : design contains 874 instances, 758 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9626, tnet num: 1858, tinst num: 874, tnode num: 10579, tedge num: 16658.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1858 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.318987s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (112.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 126693
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1268): len = 126522, overlap = 0
PHY-3002 : Step(1269): len = 126522, overlap = 0
PHY-3002 : Step(1270): len = 126357, overlap = 0
PHY-3002 : Step(1271): len = 126357, overlap = 0
PHY-3002 : Step(1272): len = 126325, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006211s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.84924e-05
PHY-3002 : Step(1273): len = 126286, overlap = 1
PHY-3002 : Step(1274): len = 126286, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.39262e-05
PHY-3002 : Step(1275): len = 126288, overlap = 3
PHY-3002 : Step(1276): len = 126288, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020224s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000529637
PHY-3002 : Step(1277): len = 126401, overlap = 1.25
PHY-3002 : Step(1278): len = 126396, overlap = 2
PHY-3002 : Step(1279): len = 126408, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009848s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (158.7%)

PHY-3001 : Legalized: Len = 126601, Over = 0
PHY-3001 : Final: Len = 126601, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  21.959712s wall, 46.437500s user + 12.234375s system = 58.671875s CPU (267.2%)

RUN-1004 : used memory is 582 MB, reserved memory is 564 MB, peak memory is 1111 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 705 to 572
PHY-1001 : Pin misalignment score is improved from 572 to 561
PHY-1001 : Pin misalignment score is improved from 561 to 558
PHY-1001 : Pin misalignment score is improved from 558 to 558
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 876 instances
RUN-1001 : 388 mslices, 370 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1860 nets
RUN-1001 : 1209 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 86 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 435328, over cnt = 49(0%), over = 56, worst = 2
PHY-1002 : len = 435448, over cnt = 33(0%), over = 35, worst = 2
PHY-1002 : len = 435136, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 434928, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 419096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.244181s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (110.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 287 to 31
PHY-1001 : End pin swap;  0.048584s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.5%)

PHY-1001 : End global routing;  3.034437s wall, 3.171875s user + 0.000000s system = 3.171875s CPU (104.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.715170s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (102.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 651280, over cnt = 103(0%), over = 103, worst = 1
PHY-1001 : End Routed; 15.360178s wall, 17.734375s user + 0.859375s system = 18.593750s CPU (121.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 643208, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : End DR Iter 1; 1.446165s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 642200, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.178504s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (131.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 642024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 642024
PHY-1001 : End DR Iter 3; 0.062071s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (201.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  21.381318s wall, 23.531250s user + 1.234375s system = 24.765625s CPU (115.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  24.853231s wall, 27.140625s user + 1.234375s system = 28.375000s CPU (114.2%)

RUN-1004 : used memory is 676 MB, reserved memory is 657 MB, peak memory is 1111 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1452   out of  19600    7.41%
#reg                  241   out of  19600    1.23%
#le                  1507
  #lut only          1266   out of   1507   84.01%
  #reg only            55   out of   1507    3.65%
  #lut&reg            186   out of   1507   12.34%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.237878s wall, 1.171875s user + 0.093750s system = 1.265625s CPU (102.2%)

RUN-1004 : used memory is 676 MB, reserved memory is 657 MB, peak memory is 1111 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9626, tnet num: 1858, tinst num: 874, tnode num: 10579, tedge num: 16658.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1858 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.633189s wall, 1.468750s user + 0.171875s system = 1.640625s CPU (100.5%)

RUN-1004 : used memory is 979 MB, reserved memory is 960 MB, peak memory is 1111 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 876
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1860, pip num: 30221
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1857 valid insts, and 75609 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  6.517638s wall, 39.796875s user + 0.171875s system = 39.968750s CPU (613.2%)

RUN-1004 : used memory is 992 MB, reserved memory is 971 MB, peak memory is 1111 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  2.365720s wall, 2.281250s user + 0.109375s system = 2.390625s CPU (101.1%)

RUN-1004 : used memory is 1102 MB, reserved memory is 1081 MB, peak memory is 1111 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.708950s wall, 0.890625s user + 0.312500s system = 1.203125s CPU (15.6%)

RUN-1004 : used memory is 1132 MB, reserved memory is 1111 MB, peak memory is 1132 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  10.774357s wall, 3.390625s user + 0.484375s system = 3.875000s CPU (36.0%)

RUN-1004 : used memory is 1070 MB, reserved memory is 1048 MB, peak memory is 1132 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(68)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(69)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(70)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(74)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(75)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(76)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 28 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4343/188 useful/useless nets, 4006/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3333 instances.
SYN-1015 : Optimize round 1, 4587 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4756/190 useful/useless nets, 4430/2148 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2231 better
SYN-1014 : Optimize round 3
SYN-1032 : 4755/0 useful/useless nets, 4429/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.931891s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (93.0%)

RUN-1004 : used memory is 615 MB, reserved memory is 597 MB, peak memory is 1132 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3556
  #and               1945
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                288
  #bufif1               1
  #MX21               522
  #FADD                 0
  #DFF                220
  #LATCH                0
#MACRO_ADD             45
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            584

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3335   |220    |286    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5401/0 useful/useless nets, 4819/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5184/0 useful/useless nets, 4602/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7459/0 useful/useless nets, 6944/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5473/0 useful/useless nets, 4975/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 41 macro adder
SYN-1032 : 7940/23 useful/useless nets, 7442/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 27426, tnet num: 7939, tinst num: 7426, tnode num: 30857, tedge num: 41295.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7939 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1043 (3.89), #lev = 22 (4.02)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.60 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6605 instances into 939 LUTs, name keeping = 36%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2244/1 useful/useless nets, 1747/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2241/0 useful/useless nets, 1744/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 19 carry chain into lslice
SYN-4007 : Packing 231 adder to BLE ...
SYN-4008 : Packed 231 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 934 LUT to BLE ...
SYN-4008 : Packed 934 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 35 SEQ (967 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 779 single LUT's are left
SYN-4006 : 68 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1002/1305 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1416   out of  19600    7.22%
#reg                  229   out of  19600    1.17%
#le                  1471
  #lut only          1242   out of   1471   84.43%
  #reg only            55   out of   1471    3.74%
  #lut&reg            174   out of   1471   11.83%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1471  |1416  |229   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.465944s wall, 4.343750s user + 0.093750s system = 4.437500s CPU (99.4%)

RUN-1004 : used memory is 631 MB, reserved memory is 612 MB, peak memory is 1132 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.582840s wall, 1.484375s user + 0.109375s system = 1.593750s CPU (100.7%)

RUN-1004 : used memory is 632 MB, reserved memory is 613 MB, peak memory is 1132 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 858 instances
RUN-1001 : 370 mslices, 370 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1842 nets
RUN-1001 : 1214 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 52 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 856 instances, 740 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9428, tnet num: 1840, tinst num: 856, tnode num: 10333, tedge num: 16418.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.280317s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (83.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 582217
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1280): len = 483955, overlap = 139.5
PHY-3002 : Step(1281): len = 423007, overlap = 137.25
PHY-3002 : Step(1282): len = 388264, overlap = 137.25
PHY-3002 : Step(1283): len = 366412, overlap = 137.25
PHY-3002 : Step(1284): len = 348750, overlap = 139.5
PHY-3002 : Step(1285): len = 333876, overlap = 139.5
PHY-3002 : Step(1286): len = 320028, overlap = 139.5
PHY-3002 : Step(1287): len = 308164, overlap = 139.5
PHY-3002 : Step(1288): len = 296390, overlap = 139.5
PHY-3002 : Step(1289): len = 285972, overlap = 139.5
PHY-3002 : Step(1290): len = 275617, overlap = 139.5
PHY-3002 : Step(1291): len = 265821, overlap = 139.5
PHY-3002 : Step(1292): len = 256303, overlap = 139.5
PHY-3002 : Step(1293): len = 246878, overlap = 139.5
PHY-3002 : Step(1294): len = 238113, overlap = 139.5
PHY-3002 : Step(1295): len = 229601, overlap = 139.5
PHY-3002 : Step(1296): len = 221867, overlap = 142.25
PHY-3002 : Step(1297): len = 213665, overlap = 146
PHY-3002 : Step(1298): len = 205930, overlap = 147.25
PHY-3002 : Step(1299): len = 198390, overlap = 146.25
PHY-3002 : Step(1300): len = 191099, overlap = 147
PHY-3002 : Step(1301): len = 183565, overlap = 146.75
PHY-3002 : Step(1302): len = 176470, overlap = 146.5
PHY-3002 : Step(1303): len = 169085, overlap = 148.75
PHY-3002 : Step(1304): len = 162285, overlap = 149.75
PHY-3002 : Step(1305): len = 154442, overlap = 149.75
PHY-3002 : Step(1306): len = 147538, overlap = 148.5
PHY-3002 : Step(1307): len = 140691, overlap = 147.25
PHY-3002 : Step(1308): len = 134073, overlap = 147
PHY-3002 : Step(1309): len = 127256, overlap = 145.75
PHY-3002 : Step(1310): len = 120972, overlap = 146.75
PHY-3002 : Step(1311): len = 113403, overlap = 145.25
PHY-3002 : Step(1312): len = 107929, overlap = 147.5
PHY-3002 : Step(1313): len = 100900, overlap = 148.75
PHY-3002 : Step(1314): len = 94793.1, overlap = 149.75
PHY-3002 : Step(1315): len = 88499.9, overlap = 150.75
PHY-3002 : Step(1316): len = 83478.5, overlap = 151.25
PHY-3002 : Step(1317): len = 76336.6, overlap = 156.75
PHY-3002 : Step(1318): len = 70673.2, overlap = 161.25
PHY-3002 : Step(1319): len = 65588.8, overlap = 164
PHY-3002 : Step(1320): len = 59203.7, overlap = 166
PHY-3002 : Step(1321): len = 56069.1, overlap = 166
PHY-3002 : Step(1322): len = 51901.6, overlap = 172.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43474e-07
PHY-3002 : Step(1323): len = 51755.3, overlap = 173.5
PHY-3002 : Step(1324): len = 56314.4, overlap = 176.25
PHY-3002 : Step(1325): len = 55298, overlap = 171.75
PHY-3002 : Step(1326): len = 53863.6, overlap = 173.25
PHY-3002 : Step(1327): len = 51404.6, overlap = 184
PHY-3002 : Step(1328): len = 50875.4, overlap = 182.25
PHY-3002 : Step(1329): len = 50258.4, overlap = 182
PHY-3002 : Step(1330): len = 49007.8, overlap = 183
PHY-3002 : Step(1331): len = 47750.6, overlap = 184
PHY-3002 : Step(1332): len = 47114.8, overlap = 181.5
PHY-3002 : Step(1333): len = 47443.4, overlap = 185.75
PHY-3002 : Step(1334): len = 45470.7, overlap = 187.5
PHY-3002 : Step(1335): len = 44178.1, overlap = 188
PHY-3002 : Step(1336): len = 42596, overlap = 187
PHY-3002 : Step(1337): len = 42408.1, overlap = 187.25
PHY-3002 : Step(1338): len = 41824.7, overlap = 189.5
PHY-3002 : Step(1339): len = 41678, overlap = 192
PHY-3002 : Step(1340): len = 42007.4, overlap = 192.25
PHY-3002 : Step(1341): len = 41555.7, overlap = 193.25
PHY-3002 : Step(1342): len = 40897.8, overlap = 193.75
PHY-3002 : Step(1343): len = 40650.2, overlap = 191.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.48695e-06
PHY-3002 : Step(1344): len = 43007.3, overlap = 191.5
PHY-3002 : Step(1345): len = 44373.1, overlap = 191.5
PHY-3002 : Step(1346): len = 46388.2, overlap = 191.25
PHY-3002 : Step(1347): len = 46573.9, overlap = 195.25
PHY-3002 : Step(1348): len = 44837.4, overlap = 195.5
PHY-3002 : Step(1349): len = 44502.2, overlap = 195.5
PHY-3002 : Step(1350): len = 44172.9, overlap = 196
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.97389e-06
PHY-3002 : Step(1351): len = 48559.8, overlap = 195.5
PHY-3002 : Step(1352): len = 50483, overlap = 195
PHY-3002 : Step(1353): len = 51300.8, overlap = 183.25
PHY-3002 : Step(1354): len = 51775.2, overlap = 183
PHY-3002 : Step(1355): len = 52352.5, overlap = 177.5
PHY-3002 : Step(1356): len = 52110.9, overlap = 170
PHY-3002 : Step(1357): len = 51174.4, overlap = 169.25
PHY-3002 : Step(1358): len = 50808.4, overlap = 163.75
PHY-3002 : Step(1359): len = 50988, overlap = 165
PHY-3002 : Step(1360): len = 51096.5, overlap = 168.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.94779e-06
PHY-3002 : Step(1361): len = 55709.8, overlap = 168.75
PHY-3002 : Step(1362): len = 57958.6, overlap = 163.75
PHY-3002 : Step(1363): len = 58270.6, overlap = 167.75
PHY-3002 : Step(1364): len = 58479.5, overlap = 160.5
PHY-3002 : Step(1365): len = 58921.4, overlap = 157.5
PHY-3002 : Step(1366): len = 59039.8, overlap = 157
PHY-3002 : Step(1367): len = 58881.8, overlap = 155.75
PHY-3002 : Step(1368): len = 58867.1, overlap = 163
PHY-3002 : Step(1369): len = 59217.7, overlap = 168.75
PHY-3002 : Step(1370): len = 59200.3, overlap = 166.5
PHY-3002 : Step(1371): len = 58894, overlap = 166.75
PHY-3002 : Step(1372): len = 59001.8, overlap = 162.5
PHY-3002 : Step(1373): len = 58945.7, overlap = 158
PHY-3002 : Step(1374): len = 58901.1, overlap = 160.5
PHY-3002 : Step(1375): len = 58987.5, overlap = 161
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.18956e-05
PHY-3002 : Step(1376): len = 62935, overlap = 158.75
PHY-3002 : Step(1377): len = 64450.4, overlap = 149.75
PHY-3002 : Step(1378): len = 65327.1, overlap = 152
PHY-3002 : Step(1379): len = 65868.7, overlap = 151.75
PHY-3002 : Step(1380): len = 65876.1, overlap = 153.5
PHY-3002 : Step(1381): len = 65597.3, overlap = 149
PHY-3002 : Step(1382): len = 65384.3, overlap = 149.25
PHY-3002 : Step(1383): len = 65286.1, overlap = 153.5
PHY-3002 : Step(1384): len = 65228.6, overlap = 154.25
PHY-3002 : Step(1385): len = 64905.4, overlap = 151.75
PHY-3002 : Step(1386): len = 64487.6, overlap = 152
PHY-3002 : Step(1387): len = 64436.2, overlap = 150.25
PHY-3002 : Step(1388): len = 64487.8, overlap = 150
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.37912e-05
PHY-3002 : Step(1389): len = 67476, overlap = 161.25
PHY-3002 : Step(1390): len = 70022.4, overlap = 163.25
PHY-3002 : Step(1391): len = 71073.4, overlap = 154.25
PHY-3002 : Step(1392): len = 71133.9, overlap = 154.25
PHY-3002 : Step(1393): len = 71041.5, overlap = 154
PHY-3002 : Step(1394): len = 71122.8, overlap = 158.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.6115e-05
PHY-3002 : Step(1395): len = 73259.7, overlap = 160.5
PHY-3002 : Step(1396): len = 75179.5, overlap = 160.5
PHY-3002 : Step(1397): len = 76684.8, overlap = 162
PHY-3002 : Step(1398): len = 77362.5, overlap = 161.25
PHY-3002 : Step(1399): len = 77758.2, overlap = 158
PHY-3002 : Step(1400): len = 77979.9, overlap = 165.75
PHY-3002 : Step(1401): len = 77909.4, overlap = 160
PHY-3002 : Step(1402): len = 78341.9, overlap = 158
PHY-3002 : Step(1403): len = 78782.8, overlap = 147.5
PHY-3002 : Step(1404): len = 78541, overlap = 146
PHY-3002 : Step(1405): len = 78710.1, overlap = 146.75
PHY-3002 : Step(1406): len = 79291.3, overlap = 142.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 8.21892e-05
PHY-3002 : Step(1407): len = 80425.4, overlap = 142
PHY-3002 : Step(1408): len = 81751, overlap = 139.5
PHY-3002 : Step(1409): len = 82795.6, overlap = 130.5
PHY-3002 : Step(1410): len = 84271.1, overlap = 125.5
PHY-3002 : Step(1411): len = 85504.3, overlap = 126.5
PHY-3002 : Step(1412): len = 85752.9, overlap = 119.75
PHY-3002 : Step(1413): len = 86118.8, overlap = 113
PHY-3002 : Step(1414): len = 86164.2, overlap = 106.5
PHY-3002 : Step(1415): len = 86449, overlap = 105.75
PHY-3002 : Step(1416): len = 86389.4, overlap = 95
PHY-3002 : Step(1417): len = 86569.6, overlap = 93
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000159891
PHY-3002 : Step(1418): len = 87532, overlap = 95.25
PHY-3002 : Step(1419): len = 88167.3, overlap = 90.75
PHY-3002 : Step(1420): len = 88896.3, overlap = 90.75
PHY-3002 : Step(1421): len = 89618.9, overlap = 90.75
PHY-3002 : Step(1422): len = 89857.7, overlap = 90.75
PHY-3002 : Step(1423): len = 89875.8, overlap = 92.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00025056
PHY-3002 : Step(1424): len = 90228.3, overlap = 90.25
PHY-3002 : Step(1425): len = 90695.1, overlap = 90.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058118s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (188.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.01672e-06
PHY-3002 : Step(1426): len = 112775, overlap = 29.25
PHY-3002 : Step(1427): len = 110270, overlap = 30
PHY-3002 : Step(1428): len = 108083, overlap = 34.25
PHY-3002 : Step(1429): len = 107106, overlap = 36.5
PHY-3002 : Step(1430): len = 106478, overlap = 38
PHY-3002 : Step(1431): len = 105607, overlap = 40.25
PHY-3002 : Step(1432): len = 104794, overlap = 44
PHY-3002 : Step(1433): len = 104348, overlap = 45.25
PHY-3002 : Step(1434): len = 103845, overlap = 45.5
PHY-3002 : Step(1435): len = 103060, overlap = 48.5
PHY-3002 : Step(1436): len = 102201, overlap = 47.75
PHY-3002 : Step(1437): len = 101772, overlap = 48.25
PHY-3002 : Step(1438): len = 101371, overlap = 48.25
PHY-3002 : Step(1439): len = 100894, overlap = 48
PHY-3002 : Step(1440): len = 100699, overlap = 48
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.03345e-06
PHY-3002 : Step(1441): len = 100669, overlap = 48
PHY-3002 : Step(1442): len = 100638, overlap = 47.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15632e-05
PHY-3002 : Step(1443): len = 100786, overlap = 47
PHY-3002 : Step(1444): len = 100897, overlap = 46.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.53172e-05
PHY-3002 : Step(1445): len = 100788, overlap = 45.75
PHY-3002 : Step(1446): len = 101088, overlap = 44.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.97798e-06
PHY-3002 : Step(1447): len = 100917, overlap = 70.25
PHY-3002 : Step(1448): len = 101304, overlap = 70.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.30027e-05
PHY-3002 : Step(1449): len = 101513, overlap = 70.25
PHY-3002 : Step(1450): len = 103297, overlap = 69.5
PHY-3002 : Step(1451): len = 104366, overlap = 67
PHY-3002 : Step(1452): len = 105092, overlap = 67
PHY-3002 : Step(1453): len = 106258, overlap = 62.75
PHY-3002 : Step(1454): len = 107425, overlap = 59.5
PHY-3002 : Step(1455): len = 107429, overlap = 58.75
PHY-3002 : Step(1456): len = 107337, overlap = 59
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.60054e-05
PHY-3002 : Step(1457): len = 108228, overlap = 57.25
PHY-3002 : Step(1458): len = 109476, overlap = 50.25
PHY-3002 : Step(1459): len = 109866, overlap = 48.5
PHY-3002 : Step(1460): len = 109803, overlap = 48.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.222470s wall, 0.281250s user + 0.125000s system = 0.406250s CPU (182.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000191272
PHY-3002 : Step(1461): len = 125258, overlap = 9.75
PHY-3002 : Step(1462): len = 122581, overlap = 15.5
PHY-3002 : Step(1463): len = 120464, overlap = 23.75
PHY-3002 : Step(1464): len = 119899, overlap = 24
PHY-3002 : Step(1465): len = 119706, overlap = 24.5
PHY-3002 : Step(1466): len = 119788, overlap = 27.25
PHY-3002 : Step(1467): len = 119650, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000382544
PHY-3002 : Step(1468): len = 120429, overlap = 23
PHY-3002 : Step(1469): len = 120933, overlap = 21
PHY-3002 : Step(1470): len = 121126, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000765087
PHY-3002 : Step(1471): len = 121354, overlap = 22
PHY-3002 : Step(1472): len = 121354, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036714s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.1%)

PHY-3001 : Legalized: Len = 124060, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 1, deltaY = 3.
PHY-3001 : Final: Len = 124122, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 431672, over cnt = 45(0%), over = 51, worst = 2
PHY-1002 : len = 431832, over cnt = 35(0%), over = 36, worst = 2
PHY-1002 : len = 431648, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 431536, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 419128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.529351s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (104.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 799 has valid locations, 21 needs to be replaced
PHY-3001 : design contains 874 instances, 758 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9626, tnet num: 1858, tinst num: 874, tnode num: 10579, tedge num: 16658.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1858 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.490564s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (105.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 126693
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1473): len = 126522, overlap = 0
PHY-3002 : Step(1474): len = 126522, overlap = 0
PHY-3002 : Step(1475): len = 126357, overlap = 0
PHY-3002 : Step(1476): len = 126357, overlap = 0
PHY-3002 : Step(1477): len = 126325, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009098s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.84924e-05
PHY-3002 : Step(1478): len = 126286, overlap = 1
PHY-3002 : Step(1479): len = 126286, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.39262e-05
PHY-3002 : Step(1480): len = 126288, overlap = 3
PHY-3002 : Step(1481): len = 126288, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034934s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (178.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000529637
PHY-3002 : Step(1482): len = 126401, overlap = 1.25
PHY-3002 : Step(1483): len = 126396, overlap = 2
PHY-3002 : Step(1484): len = 126408, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013322s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.3%)

PHY-3001 : Legalized: Len = 126601, Over = 0
PHY-3001 : Final: Len = 126601, Over = 0
RUN-1003 : finish command "place -eco" in  1.416443s wall, 1.828125s user + 0.515625s system = 2.343750s CPU (165.5%)

RUN-1004 : used memory is 638 MB, reserved memory is 619 MB, peak memory is 1132 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  29.788840s wall, 60.718750s user + 15.890625s system = 76.609375s CPU (257.2%)

RUN-1004 : used memory is 638 MB, reserved memory is 619 MB, peak memory is 1132 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 705 to 572
PHY-1001 : Pin misalignment score is improved from 572 to 561
PHY-1001 : Pin misalignment score is improved from 561 to 558
PHY-1001 : Pin misalignment score is improved from 558 to 558
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 876 instances
RUN-1001 : 388 mslices, 370 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1860 nets
RUN-1001 : 1209 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 86 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 435328, over cnt = 49(0%), over = 56, worst = 2
PHY-1002 : len = 435448, over cnt = 33(0%), over = 35, worst = 2
PHY-1002 : len = 435136, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 434928, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 419096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.768265s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (106.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 287 to 31
PHY-1001 : End pin swap;  0.088869s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.5%)

PHY-1001 : End global routing;  4.676535s wall, 4.828125s user + 0.015625s system = 4.843750s CPU (103.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.975797s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (100.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 651280, over cnt = 103(0%), over = 103, worst = 1
PHY-1001 : End Routed; 19.482181s wall, 21.406250s user + 0.562500s system = 21.968750s CPU (112.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 643208, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : End DR Iter 1; 2.201682s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (100.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 642200, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.226193s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 642024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 642024
PHY-1001 : End DR Iter 3; 0.074071s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (84.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  28.951330s wall, 30.328125s user + 1.109375s system = 31.437500s CPU (108.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  34.353684s wall, 35.937500s user + 1.140625s system = 37.078125s CPU (107.9%)

RUN-1004 : used memory is 690 MB, reserved memory is 668 MB, peak memory is 1132 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1452   out of  19600    7.41%
#reg                  241   out of  19600    1.23%
#le                  1507
  #lut only          1266   out of   1507   84.01%
  #reg only            55   out of   1507    3.65%
  #lut&reg            186   out of   1507   12.34%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  2.032302s wall, 1.890625s user + 0.109375s system = 2.000000s CPU (98.4%)

RUN-1004 : used memory is 690 MB, reserved memory is 668 MB, peak memory is 1132 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9626, tnet num: 1858, tinst num: 874, tnode num: 10579, tedge num: 16658.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1858 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  2.677348s wall, 2.546875s user + 0.203125s system = 2.750000s CPU (102.7%)

RUN-1004 : used memory is 994 MB, reserved memory is 971 MB, peak memory is 1132 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 876
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1860, pip num: 30221
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1857 valid insts, and 75609 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  10.804977s wall, 64.578125s user + 0.234375s system = 64.812500s CPU (599.8%)

RUN-1004 : used memory is 1011 MB, reserved memory is 987 MB, peak memory is 1132 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  2.337889s wall, 2.265625s user + 0.046875s system = 2.312500s CPU (98.9%)

RUN-1004 : used memory is 1134 MB, reserved memory is 1110 MB, peak memory is 1136 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.558925s wall, 0.671875s user + 0.312500s system = 0.984375s CPU (13.0%)

RUN-1004 : used memory is 1163 MB, reserved memory is 1140 MB, peak memory is 1164 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  10.591354s wall, 3.187500s user + 0.453125s system = 3.640625s CPU (34.4%)

RUN-1004 : used memory is 1102 MB, reserved memory is 1078 MB, peak memory is 1164 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(68)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(69)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(70)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(74)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(75)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(76)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 32 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4339/188 useful/useless nets, 4002/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 937 distributor mux.
SYN-1016 : Merged 3325 instances.
SYN-1015 : Optimize round 1, 4575 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4760/190 useful/useless nets, 4434/2140 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2223 better
SYN-1014 : Optimize round 3
SYN-1032 : 4759/0 useful/useless nets, 4433/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.918214s wall, 1.765625s user + 0.078125s system = 1.843750s CPU (96.1%)

RUN-1004 : used memory is 796 MB, reserved memory is 771 MB, peak memory is 1164 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3548
  #and               1945
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                288
  #bufif1               1
  #MX21               514
  #FADD                 0
  #DFF                220
  #LATCH                0
#MACRO_ADD             45
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            596

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3327   |220    |286    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5405/0 useful/useless nets, 4823/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5188/0 useful/useless nets, 4606/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7463/0 useful/useless nets, 6948/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5477/0 useful/useless nets, 4979/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 41 macro adder
SYN-1032 : 7944/23 useful/useless nets, 7446/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 27438, tnet num: 7943, tinst num: 7430, tnode num: 30869, tedge num: 41311.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7943 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1039 (3.82), #lev = 22 (4.14)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.64 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6609 instances into 948 LUTs, name keeping = 36%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2253/1 useful/useless nets, 1756/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2250/0 useful/useless nets, 1753/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 19 carry chain into lslice
SYN-4007 : Packing 231 adder to BLE ...
SYN-4008 : Packed 231 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 943 LUT to BLE ...
SYN-4008 : Packed 943 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 31 SEQ (1011 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 792 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1015/1318 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1422   out of  19600    7.26%
#reg                  229   out of  19600    1.17%
#le                  1481
  #lut only          1252   out of   1481   84.54%
  #reg only            59   out of   1481    3.98%
  #lut&reg            170   out of   1481   11.48%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1481  |1422  |229   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.482284s wall, 4.328125s user + 0.093750s system = 4.421875s CPU (98.7%)

RUN-1004 : used memory is 801 MB, reserved memory is 775 MB, peak memory is 1164 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.223000s wall, 1.203125s user + 0.062500s system = 1.265625s CPU (103.5%)

RUN-1004 : used memory is 801 MB, reserved memory is 775 MB, peak memory is 1164 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 862 instances
RUN-1001 : 372 mslices, 372 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1852 nets
RUN-1001 : 1210 nets have 2 pins
RUN-1001 : 406 nets have [3 - 5] pins
RUN-1001 : 108 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 81 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 860 instances, 744 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9409, tnet num: 1850, tinst num: 860, tnode num: 10312, tedge num: 16362.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.259767s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 574481
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1485): len = 466622, overlap = 139.5
PHY-3002 : Step(1486): len = 402382, overlap = 135
PHY-3002 : Step(1487): len = 378095, overlap = 135
PHY-3002 : Step(1488): len = 360919, overlap = 135
PHY-3002 : Step(1489): len = 347435, overlap = 135
PHY-3002 : Step(1490): len = 334559, overlap = 137.25
PHY-3002 : Step(1491): len = 322511, overlap = 137.25
PHY-3002 : Step(1492): len = 311103, overlap = 137.25
PHY-3002 : Step(1493): len = 300511, overlap = 137.25
PHY-3002 : Step(1494): len = 290332, overlap = 137.25
PHY-3002 : Step(1495): len = 280502, overlap = 137.25
PHY-3002 : Step(1496): len = 271171, overlap = 137.25
PHY-3002 : Step(1497): len = 261703, overlap = 137.25
PHY-3002 : Step(1498): len = 253172, overlap = 137.25
PHY-3002 : Step(1499): len = 244116, overlap = 137.25
PHY-3002 : Step(1500): len = 235809, overlap = 137.25
PHY-3002 : Step(1501): len = 227617, overlap = 137.25
PHY-3002 : Step(1502): len = 219819, overlap = 137.5
PHY-3002 : Step(1503): len = 211905, overlap = 137.25
PHY-3002 : Step(1504): len = 204265, overlap = 138
PHY-3002 : Step(1505): len = 196717, overlap = 139
PHY-3002 : Step(1506): len = 189851, overlap = 140.75
PHY-3002 : Step(1507): len = 183542, overlap = 139.75
PHY-3002 : Step(1508): len = 177090, overlap = 140.5
PHY-3002 : Step(1509): len = 170784, overlap = 142.5
PHY-3002 : Step(1510): len = 164518, overlap = 143
PHY-3002 : Step(1511): len = 158330, overlap = 144.25
PHY-3002 : Step(1512): len = 152294, overlap = 145.25
PHY-3002 : Step(1513): len = 146222, overlap = 146
PHY-3002 : Step(1514): len = 140963, overlap = 146.25
PHY-3002 : Step(1515): len = 135509, overlap = 147.25
PHY-3002 : Step(1516): len = 128976, overlap = 148
PHY-3002 : Step(1517): len = 123742, overlap = 149.75
PHY-3002 : Step(1518): len = 119205, overlap = 149.75
PHY-3002 : Step(1519): len = 113162, overlap = 150.75
PHY-3002 : Step(1520): len = 106987, overlap = 150.5
PHY-3002 : Step(1521): len = 101606, overlap = 151
PHY-3002 : Step(1522): len = 96940.8, overlap = 150.25
PHY-3002 : Step(1523): len = 92761.1, overlap = 150
PHY-3002 : Step(1524): len = 87272.4, overlap = 150.75
PHY-3002 : Step(1525): len = 81750.5, overlap = 150.5
PHY-3002 : Step(1526): len = 77370.8, overlap = 151.5
PHY-3002 : Step(1527): len = 73684.5, overlap = 152.25
PHY-3002 : Step(1528): len = 68155.1, overlap = 151
PHY-3002 : Step(1529): len = 63711.2, overlap = 151.75
PHY-3002 : Step(1530): len = 60505.1, overlap = 153.25
PHY-3002 : Step(1531): len = 56177.4, overlap = 158.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.68382e-07
PHY-3002 : Step(1532): len = 55836.3, overlap = 159
PHY-3002 : Step(1533): len = 58767.4, overlap = 163.5
PHY-3002 : Step(1534): len = 58335.6, overlap = 166.75
PHY-3002 : Step(1535): len = 56944.9, overlap = 169
PHY-3002 : Step(1536): len = 55445.1, overlap = 171.5
PHY-3002 : Step(1537): len = 53935.6, overlap = 167.25
PHY-3002 : Step(1538): len = 52150.8, overlap = 174
PHY-3002 : Step(1539): len = 51099.3, overlap = 182.25
PHY-3002 : Step(1540): len = 50204.6, overlap = 181
PHY-3002 : Step(1541): len = 48545.6, overlap = 189.25
PHY-3002 : Step(1542): len = 47318, overlap = 195.25
PHY-3002 : Step(1543): len = 46501.2, overlap = 193.75
PHY-3002 : Step(1544): len = 45730.9, overlap = 196.25
PHY-3002 : Step(1545): len = 44740.1, overlap = 203
PHY-3002 : Step(1546): len = 44085.8, overlap = 203.25
PHY-3002 : Step(1547): len = 43376.2, overlap = 203.5
PHY-3002 : Step(1548): len = 42922.1, overlap = 201.25
PHY-3002 : Step(1549): len = 42073.6, overlap = 204
PHY-3002 : Step(1550): len = 41364.4, overlap = 208.5
PHY-3002 : Step(1551): len = 41459, overlap = 205.5
PHY-3002 : Step(1552): len = 40994.9, overlap = 206.75
PHY-3002 : Step(1553): len = 39854.5, overlap = 210.75
PHY-3002 : Step(1554): len = 39099.1, overlap = 210.25
PHY-3002 : Step(1555): len = 38461.3, overlap = 211.25
PHY-3002 : Step(1556): len = 37873.4, overlap = 212
PHY-3002 : Step(1557): len = 37307.8, overlap = 209.5
PHY-3002 : Step(1558): len = 37401.1, overlap = 208
PHY-3002 : Step(1559): len = 36944.9, overlap = 207.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33676e-06
PHY-3002 : Step(1560): len = 38324.9, overlap = 202.75
PHY-3002 : Step(1561): len = 39361, overlap = 203
PHY-3002 : Step(1562): len = 41616.2, overlap = 200.25
PHY-3002 : Step(1563): len = 42722.5, overlap = 199.5
PHY-3002 : Step(1564): len = 42630.4, overlap = 200.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.67353e-06
PHY-3002 : Step(1565): len = 45294.1, overlap = 200.5
PHY-3002 : Step(1566): len = 46994.3, overlap = 196.25
PHY-3002 : Step(1567): len = 50288.4, overlap = 201.5
PHY-3002 : Step(1568): len = 50936.4, overlap = 200
PHY-3002 : Step(1569): len = 49717.5, overlap = 194.25
PHY-3002 : Step(1570): len = 48639.8, overlap = 191.5
PHY-3002 : Step(1571): len = 47654.6, overlap = 180.75
PHY-3002 : Step(1572): len = 47589.5, overlap = 175.25
PHY-3002 : Step(1573): len = 47501.4, overlap = 174.5
PHY-3002 : Step(1574): len = 47566.7, overlap = 172
PHY-3002 : Step(1575): len = 47571.7, overlap = 172.5
PHY-3002 : Step(1576): len = 47499.1, overlap = 168.25
PHY-3002 : Step(1577): len = 48021.5, overlap = 168
PHY-3002 : Step(1578): len = 48661.1, overlap = 166
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.34706e-06
PHY-3002 : Step(1579): len = 52252.2, overlap = 170.5
PHY-3002 : Step(1580): len = 54363.7, overlap = 166.75
PHY-3002 : Step(1581): len = 54609.3, overlap = 164.5
PHY-3002 : Step(1582): len = 54464.2, overlap = 151.25
PHY-3002 : Step(1583): len = 54739.7, overlap = 142.5
PHY-3002 : Step(1584): len = 54672.2, overlap = 142.5
PHY-3002 : Step(1585): len = 53862.1, overlap = 141.5
PHY-3002 : Step(1586): len = 53124, overlap = 142.75
PHY-3002 : Step(1587): len = 52999.7, overlap = 146
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.06941e-05
PHY-3002 : Step(1588): len = 56645.1, overlap = 139
PHY-3002 : Step(1589): len = 58516.8, overlap = 131.5
PHY-3002 : Step(1590): len = 58309.6, overlap = 127.5
PHY-3002 : Step(1591): len = 58379, overlap = 128
PHY-3002 : Step(1592): len = 59203.5, overlap = 131.5
PHY-3002 : Step(1593): len = 59407.7, overlap = 136.5
PHY-3002 : Step(1594): len = 59424.8, overlap = 140.75
PHY-3002 : Step(1595): len = 60132.4, overlap = 142
PHY-3002 : Step(1596): len = 60558.7, overlap = 137.25
PHY-3002 : Step(1597): len = 60353.3, overlap = 138.75
PHY-3002 : Step(1598): len = 60182.7, overlap = 128.25
PHY-3002 : Step(1599): len = 59999.8, overlap = 129.25
PHY-3002 : Step(1600): len = 60178.5, overlap = 127.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.13882e-05
PHY-3002 : Step(1601): len = 62372.1, overlap = 131.75
PHY-3002 : Step(1602): len = 63992.3, overlap = 127.25
PHY-3002 : Step(1603): len = 64250.8, overlap = 131.75
PHY-3002 : Step(1604): len = 65210.1, overlap = 131.5
PHY-3002 : Step(1605): len = 65995.2, overlap = 131.5
PHY-3002 : Step(1606): len = 66345.4, overlap = 131.25
PHY-3002 : Step(1607): len = 66203.9, overlap = 136.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.27765e-05
PHY-3002 : Step(1608): len = 67701.7, overlap = 136.5
PHY-3002 : Step(1609): len = 69622.9, overlap = 136.25
PHY-3002 : Step(1610): len = 70948.4, overlap = 125
PHY-3002 : Step(1611): len = 71517.1, overlap = 124.75
PHY-3002 : Step(1612): len = 71543.9, overlap = 123
PHY-3002 : Step(1613): len = 71934.2, overlap = 121
PHY-3002 : Step(1614): len = 72452.4, overlap = 114.75
PHY-3002 : Step(1615): len = 72609.5, overlap = 115.75
PHY-3002 : Step(1616): len = 73120.1, overlap = 116
PHY-3002 : Step(1617): len = 73212.9, overlap = 117.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 8.55529e-05
PHY-3002 : Step(1618): len = 74444.1, overlap = 117
PHY-3002 : Step(1619): len = 75982.7, overlap = 116.5
PHY-3002 : Step(1620): len = 76241.7, overlap = 111.75
PHY-3002 : Step(1621): len = 76409, overlap = 111.75
PHY-3002 : Step(1622): len = 76707.8, overlap = 117.75
PHY-3002 : Step(1623): len = 77237.9, overlap = 119.5
PHY-3002 : Step(1624): len = 77487.2, overlap = 119.25
PHY-3002 : Step(1625): len = 77723.5, overlap = 118.75
PHY-3002 : Step(1626): len = 77714.6, overlap = 118
PHY-3002 : Step(1627): len = 77714, overlap = 113.75
PHY-3002 : Step(1628): len = 77663.7, overlap = 108.5
PHY-3002 : Step(1629): len = 77550.6, overlap = 107.75
PHY-3002 : Step(1630): len = 77419.4, overlap = 107.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000171106
PHY-3002 : Step(1631): len = 78132.1, overlap = 110
PHY-3002 : Step(1632): len = 78920.2, overlap = 110
PHY-3002 : Step(1633): len = 79073.9, overlap = 105.5
PHY-3002 : Step(1634): len = 79627.9, overlap = 105
PHY-3002 : Step(1635): len = 80055.9, overlap = 102.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000284828
PHY-3002 : Step(1636): len = 80340.7, overlap = 97.75
PHY-3002 : Step(1637): len = 80622.9, overlap = 95.5
PHY-3002 : Step(1638): len = 81537, overlap = 95.75
PHY-3002 : Step(1639): len = 81788.6, overlap = 95.5
PHY-3002 : Step(1640): len = 81969.5, overlap = 95.25
PHY-3002 : Step(1641): len = 82161.1, overlap = 93
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000490573
PHY-3002 : Step(1642): len = 82313.5, overlap = 92.75
PHY-3002 : Step(1643): len = 82829.2, overlap = 92.25
PHY-3002 : Step(1644): len = 83266.7, overlap = 90.25
PHY-3002 : Step(1645): len = 83364.9, overlap = 90.25
PHY-3002 : Step(1646): len = 83401.2, overlap = 90
PHY-3002 : Step(1647): len = 83532.9, overlap = 94.5
PHY-3002 : Step(1648): len = 83843.8, overlap = 94
PHY-3002 : Step(1649): len = 84002.1, overlap = 93.75
PHY-3002 : Step(1650): len = 84280.7, overlap = 91.25
PHY-3002 : Step(1651): len = 84662.7, overlap = 93.5
PHY-3002 : Step(1652): len = 84739.5, overlap = 93.25
PHY-3002 : Step(1653): len = 84833.7, overlap = 93.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000789571
PHY-3002 : Step(1654): len = 84884.8, overlap = 92.5
PHY-3002 : Step(1655): len = 85181.6, overlap = 92.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0010532
PHY-3002 : Step(1656): len = 85167.3, overlap = 92.25
PHY-3002 : Step(1657): len = 85263.7, overlap = 91.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.136431s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (148.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.03294e-06
PHY-3002 : Step(1658): len = 98983.3, overlap = 46
PHY-3002 : Step(1659): len = 97831.9, overlap = 45
PHY-3002 : Step(1660): len = 96410.1, overlap = 44.25
PHY-3002 : Step(1661): len = 95360.8, overlap = 43
PHY-3002 : Step(1662): len = 94667.7, overlap = 43.5
PHY-3002 : Step(1663): len = 94248.7, overlap = 44.25
PHY-3002 : Step(1664): len = 93524.4, overlap = 44.75
PHY-3002 : Step(1665): len = 93366.5, overlap = 44.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.06589e-06
PHY-3002 : Step(1666): len = 93447.2, overlap = 44.5
PHY-3002 : Step(1667): len = 93378.2, overlap = 44.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.21318e-05
PHY-3002 : Step(1668): len = 93465.2, overlap = 44.5
PHY-3002 : Step(1669): len = 93627.9, overlap = 43.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.42635e-05
PHY-3002 : Step(1670): len = 93852.5, overlap = 43.25
PHY-3002 : Step(1671): len = 94669.3, overlap = 42.75
PHY-3002 : Step(1672): len = 95689.6, overlap = 42.25
PHY-3002 : Step(1673): len = 95745, overlap = 41.5
PHY-3002 : Step(1674): len = 95621.5, overlap = 41.25
PHY-3002 : Step(1675): len = 95639.8, overlap = 41
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.48684e-05
PHY-3002 : Step(1676): len = 96417, overlap = 39.25
PHY-3002 : Step(1677): len = 97639.2, overlap = 35.25
PHY-3002 : Step(1678): len = 98811.4, overlap = 33
PHY-3002 : Step(1679): len = 98654.1, overlap = 33.25
PHY-3002 : Step(1680): len = 98713.1, overlap = 33
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.08828e-05
PHY-3002 : Step(1681): len = 98622.7, overlap = 56.5
PHY-3002 : Step(1682): len = 98730.4, overlap = 52
PHY-3002 : Step(1683): len = 98857.1, overlap = 50.5
PHY-3002 : Step(1684): len = 98958.6, overlap = 51.25
PHY-3002 : Step(1685): len = 99138.7, overlap = 51
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.17656e-05
PHY-3002 : Step(1686): len = 99771.8, overlap = 48.25
PHY-3002 : Step(1687): len = 100559, overlap = 46.25
PHY-3002 : Step(1688): len = 101683, overlap = 41.25
PHY-3002 : Step(1689): len = 101566, overlap = 40.75
PHY-3002 : Step(1690): len = 101602, overlap = 40.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.19522e-05
PHY-3002 : Step(1691): len = 102334, overlap = 38
PHY-3002 : Step(1692): len = 104142, overlap = 33.75
PHY-3002 : Step(1693): len = 104732, overlap = 32
PHY-3002 : Step(1694): len = 105238, overlap = 30.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.720493s wall, 0.796875s user + 0.656250s system = 1.453125s CPU (201.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000220272
PHY-3002 : Step(1695): len = 116731, overlap = 3.75
PHY-3002 : Step(1696): len = 114474, overlap = 8
PHY-3002 : Step(1697): len = 112405, overlap = 16
PHY-3002 : Step(1698): len = 111844, overlap = 18
PHY-3002 : Step(1699): len = 111563, overlap = 20.75
PHY-3002 : Step(1700): len = 111328, overlap = 23.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000440545
PHY-3002 : Step(1701): len = 111763, overlap = 19.5
PHY-3002 : Step(1702): len = 111928, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000881089
PHY-3002 : Step(1703): len = 112177, overlap = 19.75
PHY-3002 : Step(1704): len = 112292, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034555s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.4%)

PHY-3001 : Legalized: Len = 114668, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 114762, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 413296, over cnt = 78(0%), over = 103, worst = 4
PHY-1002 : len = 413776, over cnt = 44(0%), over = 56, worst = 4
PHY-1002 : len = 414064, over cnt = 27(0%), over = 36, worst = 4
PHY-1002 : len = 414064, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 397848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.968724s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (116.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 803 has valid locations, 21 needs to be replaced
PHY-3001 : design contains 878 instances, 762 slices, 40 macros(188 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9607, tnet num: 1868, tinst num: 878, tnode num: 10558, tedge num: 16602.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1868 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.308396s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (101.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 117494
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1705): len = 116917, overlap = 0
PHY-3002 : Step(1706): len = 116917, overlap = 0
PHY-3002 : Step(1707): len = 116594, overlap = 0
PHY-3002 : Step(1708): len = 116634, overlap = 0
PHY-3002 : Step(1709): len = 116634, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005637s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.98046e-05
PHY-3002 : Step(1710): len = 116512, overlap = 1.75
PHY-3002 : Step(1711): len = 116507, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.96093e-05
PHY-3002 : Step(1712): len = 116518, overlap = 1.75
PHY-3002 : Step(1713): len = 116518, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000159219
PHY-3002 : Step(1714): len = 116504, overlap = 1.75
PHY-3002 : Step(1715): len = 116504, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.53812e-05
PHY-3002 : Step(1716): len = 116511, overlap = 3.5
PHY-3002 : Step(1717): len = 116511, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022611s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (207.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00059529
PHY-3002 : Step(1718): len = 116868, overlap = 1.75
PHY-3002 : Step(1719): len = 116888, overlap = 1.75
PHY-3002 : Step(1720): len = 116957, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008799s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 117059, Over = 0
PHY-3001 : Final: Len = 117059, Over = 0
RUN-1003 : finish command "place -eco" in  1.103622s wall, 1.640625s user + 0.546875s system = 2.187500s CPU (198.2%)

RUN-1004 : used memory is 801 MB, reserved memory is 775 MB, peak memory is 1164 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  29.515241s wall, 61.890625s user + 17.125000s system = 79.015625s CPU (267.7%)

RUN-1004 : used memory is 801 MB, reserved memory is 775 MB, peak memory is 1164 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 732 to 577
PHY-1001 : Pin misalignment score is improved from 577 to 568
PHY-1001 : Pin misalignment score is improved from 568 to 567
PHY-1001 : Pin misalignment score is improved from 567 to 567
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 880 instances
RUN-1001 : 390 mslices, 372 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1870 nets
RUN-1001 : 1205 nets have 2 pins
RUN-1001 : 400 nets have [3 - 5] pins
RUN-1001 : 114 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 89 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 418280, over cnt = 85(0%), over = 112, worst = 4
PHY-1002 : len = 418984, over cnt = 46(0%), over = 57, worst = 4
PHY-1002 : len = 419032, over cnt = 41(0%), over = 51, worst = 4
PHY-1002 : len = 419064, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 400504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.161888s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (100.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 282 to 24
PHY-1001 : End pin swap;  0.047961s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.7%)

PHY-1001 : End global routing;  3.020040s wall, 2.953125s user + 0.031250s system = 2.984375s CPU (98.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.844448s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (98.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 622512, over cnt = 58(0%), over = 58, worst = 1
PHY-1001 : End Routed; 13.106573s wall, 15.046875s user + 1.000000s system = 16.046875s CPU (122.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 619992, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.405633s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (104.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 619504, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.158420s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (98.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 619152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 619152
PHY-1001 : End DR Iter 3; 0.143618s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  18.109939s wall, 19.843750s user + 1.218750s system = 21.062500s CPU (116.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  21.575048s wall, 23.312500s user + 1.250000s system = 24.562500s CPU (113.8%)

RUN-1004 : used memory is 801 MB, reserved memory is 774 MB, peak memory is 1164 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1458   out of  19600    7.44%
#reg                  241   out of  19600    1.23%
#le                  1517
  #lut only          1276   out of   1517   84.11%
  #reg only            59   out of   1517    3.89%
  #lut&reg            182   out of   1517   12.00%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.191566s wall, 1.140625s user + 0.062500s system = 1.203125s CPU (101.0%)

RUN-1004 : used memory is 801 MB, reserved memory is 774 MB, peak memory is 1164 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9607, tnet num: 1868, tinst num: 878, tnode num: 10558, tedge num: 16602.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1868 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.583683s wall, 1.453125s user + 0.125000s system = 1.578125s CPU (99.6%)

RUN-1004 : used memory is 1101 MB, reserved memory is 1075 MB, peak memory is 1164 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 880
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1870, pip num: 29398
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1864 valid insts, and 73924 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  6.466414s wall, 39.468750s user + 0.140625s system = 39.609375s CPU (612.5%)

RUN-1004 : used memory is 1105 MB, reserved memory is 1078 MB, peak memory is 1167 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  2.253833s wall, 2.031250s user + 0.125000s system = 2.156250s CPU (95.7%)

RUN-1004 : used memory is 1149 MB, reserved memory is 1121 MB, peak memory is 1167 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.698030s wall, 1.000000s user + 0.453125s system = 1.453125s CPU (18.9%)

RUN-1004 : used memory is 1178 MB, reserved memory is 1151 MB, peak memory is 1178 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  10.654914s wall, 3.234375s user + 0.640625s system = 3.875000s CPU (36.4%)

RUN-1004 : used memory is 1111 MB, reserved memory is 1083 MB, peak memory is 1178 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-5007 WARNING: 'hsync_cnt' should be on the sensitivity list in top.v(90)
HDL-5007 WARNING: 'hsync_cnt' should be on the sensitivity list in top.v(93)
HDL-5007 WARNING: 'vsync_cnt' should be on the sensitivity list in top.v(94)
HDL-5007 WARNING: 'vsync_cnt' should be on the sensitivity list in top.v(96)
HDL-5007 WARNING: 'hsync_cnt' should be on the sensitivity list in top.v(101)
HDL-5007 WARNING: 'vsync_cnt' should be on the sensitivity list in top.v(102)
HDL-5007 WARNING: 'hsync_cnt' should be on the sensitivity list in top.v(103)
HDL-5007 WARNING: 'hsync_cnt' should be on the sensitivity list in top.v(104)
HDL-5007 WARNING: 'vga_rddat' should be on the sensitivity list in top.v(112)
HDL-5007 WARNING: 'vga_rddat' should be on the sensitivity list in top.v(113)
HDL-5007 WARNING: 'vga_rddat' should be on the sensitivity list in top.v(114)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(119)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(120)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(121)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-5015 WARNING: Found latch in "camera_top", name: "box_en_reg", d: "n11", q: "box_en" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b0", d: "vsync_cnt[0]", q: "ini_v[0]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b1", d: "vsync_cnt[1]", q: "ini_v[1]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b10", d: "vsync_cnt[10]", q: "ini_v[10]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b2", d: "vsync_cnt[2]", q: "ini_v[2]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b3", d: "vsync_cnt[3]", q: "ini_v[3]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b4", d: "vsync_cnt[4]", q: "ini_v[4]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b5", d: "vsync_cnt[5]", q: "ini_v[5]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b6", d: "vsync_cnt[6]", q: "ini_v[6]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b7", d: "vsync_cnt[7]", q: "ini_v[7]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b8", d: "vsync_cnt[8]", q: "ini_v[8]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b9", d: "vsync_cnt[9]", q: "ini_v[9]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b0", d: "hsync_cnt[0]", q: "ini_h[0]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b1", d: "hsync_cnt[1]", q: "ini_h[1]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b10", d: "hsync_cnt[10]", q: "ini_h[10]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b2", d: "hsync_cnt[2]", q: "ini_h[2]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b3", d: "hsync_cnt[3]", q: "ini_h[3]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b4", d: "hsync_cnt[4]", q: "ini_h[4]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b5", d: "hsync_cnt[5]", q: "ini_h[5]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b6", d: "hsync_cnt[6]", q: "ini_h[6]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b7", d: "hsync_cnt[7]", q: "ini_h[7]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b8", d: "hsync_cnt[8]", q: "ini_h[8]" // top.v(123)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b9", d: "hsync_cnt[9]", q: "ini_h[9]" // top.v(123)
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/188 useful/useless nets, 4091/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 935 distributor mux.
SYN-1016 : Merged 3329 instances.
SYN-1015 : Optimize round 1, 4577 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4912/190 useful/useless nets, 4524/2140 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2223 better
SYN-1014 : Optimize round 3
SYN-1032 : 4911/0 useful/useless nets, 4523/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.093901s wall, 1.968750s user + 0.046875s system = 2.015625s CPU (96.3%)

RUN-1004 : used memory is 585 MB, reserved memory is 758 MB, peak memory is 1178 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3594
  #and               1962
  #nand                 0
  #or                 584
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                290
  #bufif1               1
  #MX21               514
  #FADD                 0
  #DFF                220
  #LATCH               23
#MACRO_ADD             66
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            619

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3350   |243    |307    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_rtl.db" in  1.022681s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (84.0%)

RUN-1004 : used memory is 592 MB, reserved memory is 758 MB, peak memory is 1178 MB
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5557/0 useful/useless nets, 4913/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5340/0 useful/useless nets, 4696/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7615/0 useful/useless nets, 7038/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5629/0 useful/useless nets, 5069/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 62 macro adder
SYN-1032 : 8355/23 useful/useless nets, 7795/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 28697, tnet num: 8355, tinst num: 7775, tnode num: 32326, tedge num: 43125.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1091 (3.80), #lev = 24 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.63 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6655 instances into 971 LUTs, name keeping = 38%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2635/1 useful/useless nets, 2076/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2632/0 useful/useless nets, 2073/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 252 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 431 adder to BLE ...
SYN-4008 : Packed 431 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 966 LUT to BLE ...
SYN-4008 : Packed 966 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 125 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (125 nodes)...
SYN-4004 : #1: Packed 59 SEQ (978 nodes)...
SYN-4005 : Packed 59 SEQ with LUT/SLICE
SYN-4006 : 796 single LUT's are left
SYN-4006 : 66 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1032/1460 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1652   out of  19600    8.43%
#reg                  252   out of  19600    1.29%
#le                  1714
  #lut only          1462   out of   1714   85.30%
  #reg only            62   out of   1714    3.62%
  #lut&reg            190   out of   1714   11.09%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1714  |1652  |252   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.779375s wall, 4.593750s user + 0.062500s system = 4.656250s CPU (97.4%)

RUN-1004 : used memory is 607 MB, reserved memory is 756 MB, peak memory is 1178 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.209812s wall, 1.156250s user + 0.062500s system = 1.218750s CPU (100.7%)

RUN-1004 : used memory is 608 MB, reserved memory is 756 MB, peak memory is 1178 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (96 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4024 : Net "n58" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net n58 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net n58 to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 980 instances
RUN-1001 : 431 mslices, 430 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2086 nets
RUN-1001 : 1511 nets have 2 pins
RUN-1001 : 342 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 77 nets have [11 - 20] pins
RUN-1001 : 79 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 978 instances, 861 slices, 61 macros(313 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 10057, tnet num: 2084, tinst num: 978, tnode num: 10986, tedge num: 17418.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 52 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2084 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.303262s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (108.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 626444
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.947286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1721): len = 522356, overlap = 139.5
PHY-3002 : Step(1722): len = 463382, overlap = 139.5
PHY-3002 : Step(1723): len = 430185, overlap = 135
PHY-3002 : Step(1724): len = 408993, overlap = 135
PHY-3002 : Step(1725): len = 392585, overlap = 139.5
PHY-3002 : Step(1726): len = 377243, overlap = 137.25
PHY-3002 : Step(1727): len = 363206, overlap = 139.5
PHY-3002 : Step(1728): len = 350419, overlap = 139.5
PHY-3002 : Step(1729): len = 337865, overlap = 139.5
PHY-3002 : Step(1730): len = 325281, overlap = 139.5
PHY-3002 : Step(1731): len = 313913, overlap = 139.5
PHY-3002 : Step(1732): len = 302983, overlap = 139.5
PHY-3002 : Step(1733): len = 293047, overlap = 140
PHY-3002 : Step(1734): len = 282837, overlap = 140.25
PHY-3002 : Step(1735): len = 272917, overlap = 140.75
PHY-3002 : Step(1736): len = 263142, overlap = 142.75
PHY-3002 : Step(1737): len = 253438, overlap = 145
PHY-3002 : Step(1738): len = 244171, overlap = 146.5
PHY-3002 : Step(1739): len = 234825, overlap = 146.25
PHY-3002 : Step(1740): len = 226741, overlap = 145.75
PHY-3002 : Step(1741): len = 218251, overlap = 145.5
PHY-3002 : Step(1742): len = 209217, overlap = 145.5
PHY-3002 : Step(1743): len = 201588, overlap = 147.75
PHY-3002 : Step(1744): len = 194092, overlap = 148.75
PHY-3002 : Step(1745): len = 186880, overlap = 149
PHY-3002 : Step(1746): len = 179647, overlap = 148.75
PHY-3002 : Step(1747): len = 172636, overlap = 149.5
PHY-3002 : Step(1748): len = 165572, overlap = 149
PHY-3002 : Step(1749): len = 158772, overlap = 149
PHY-3002 : Step(1750): len = 151843, overlap = 148.5
PHY-3002 : Step(1751): len = 145897, overlap = 148.25
PHY-3002 : Step(1752): len = 140246, overlap = 148.5
PHY-3002 : Step(1753): len = 133271, overlap = 147.5
PHY-3002 : Step(1754): len = 124565, overlap = 147.75
PHY-3002 : Step(1755): len = 119677, overlap = 149.25
PHY-3002 : Step(1756): len = 113698, overlap = 150.25
PHY-3002 : Step(1757): len = 105720, overlap = 152
PHY-3002 : Step(1758): len = 100326, overlap = 152.5
PHY-3002 : Step(1759): len = 94747, overlap = 154.75
PHY-3002 : Step(1760): len = 86795.7, overlap = 155.75
PHY-3002 : Step(1761): len = 81079.8, overlap = 155.75
PHY-3002 : Step(1762): len = 77154.2, overlap = 156
PHY-3002 : Step(1763): len = 70981.3, overlap = 158.25
PHY-3002 : Step(1764): len = 63263.8, overlap = 168.5
PHY-3002 : Step(1765): len = 60213.1, overlap = 172
PHY-3002 : Step(1766): len = 56342.8, overlap = 178
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02336e-06
PHY-3002 : Step(1767): len = 56786.3, overlap = 178.25
PHY-3002 : Step(1768): len = 68571.8, overlap = 176.5
PHY-3002 : Step(1769): len = 69577, overlap = 175
PHY-3002 : Step(1770): len = 61397.1, overlap = 174.75
PHY-3002 : Step(1771): len = 59702.9, overlap = 175.75
PHY-3002 : Step(1772): len = 59118, overlap = 180.5
PHY-3002 : Step(1773): len = 59714.3, overlap = 183.75
PHY-3002 : Step(1774): len = 59517.3, overlap = 181
PHY-3002 : Step(1775): len = 56662.1, overlap = 180.75
PHY-3002 : Step(1776): len = 54844.4, overlap = 180.75
PHY-3002 : Step(1777): len = 53375.1, overlap = 180
PHY-3002 : Step(1778): len = 52367.7, overlap = 179
PHY-3002 : Step(1779): len = 51080.7, overlap = 176.5
PHY-3002 : Step(1780): len = 49867.3, overlap = 176.25
PHY-3002 : Step(1781): len = 49217.6, overlap = 172.25
PHY-3002 : Step(1782): len = 48318.1, overlap = 173.5
PHY-3002 : Step(1783): len = 48447, overlap = 173.5
PHY-3002 : Step(1784): len = 47860.1, overlap = 173.25
PHY-3002 : Step(1785): len = 47233.6, overlap = 173.5
PHY-3002 : Step(1786): len = 46514, overlap = 174.25
PHY-3002 : Step(1787): len = 45899.6, overlap = 175.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.04672e-06
PHY-3002 : Step(1788): len = 50100.7, overlap = 180
PHY-3002 : Step(1789): len = 52241.2, overlap = 181.75
PHY-3002 : Step(1790): len = 52603, overlap = 180.5
PHY-3002 : Step(1791): len = 51523.8, overlap = 181.25
PHY-3002 : Step(1792): len = 51008.6, overlap = 176.75
PHY-3002 : Step(1793): len = 51198.2, overlap = 182.25
PHY-3002 : Step(1794): len = 50591.5, overlap = 178.75
PHY-3002 : Step(1795): len = 49788.8, overlap = 174
PHY-3002 : Step(1796): len = 49578.4, overlap = 167
PHY-3002 : Step(1797): len = 49691.8, overlap = 167.5
PHY-3002 : Step(1798): len = 49759.6, overlap = 166.5
PHY-3002 : Step(1799): len = 49529.4, overlap = 172.25
PHY-3002 : Step(1800): len = 49249.7, overlap = 169.5
PHY-3002 : Step(1801): len = 49032.4, overlap = 171.75
PHY-3002 : Step(1802): len = 48784.3, overlap = 171.75
PHY-3002 : Step(1803): len = 48371.6, overlap = 165.5
PHY-3002 : Step(1804): len = 47979, overlap = 162.75
PHY-3002 : Step(1805): len = 47845.7, overlap = 165.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.09344e-06
PHY-3002 : Step(1806): len = 51870.6, overlap = 172.25
PHY-3002 : Step(1807): len = 53523.8, overlap = 174.25
PHY-3002 : Step(1808): len = 52726.6, overlap = 169.75
PHY-3002 : Step(1809): len = 52537.5, overlap = 168.25
PHY-3002 : Step(1810): len = 53216.7, overlap = 169.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.18688e-06
PHY-3002 : Step(1811): len = 56083.2, overlap = 169.5
PHY-3002 : Step(1812): len = 57581.5, overlap = 169
PHY-3002 : Step(1813): len = 58838.3, overlap = 168.25
PHY-3002 : Step(1814): len = 59642.4, overlap = 175.5
PHY-3002 : Step(1815): len = 58660.3, overlap = 175.5
PHY-3002 : Step(1816): len = 58249.6, overlap = 169
PHY-3002 : Step(1817): len = 58661.9, overlap = 163.25
PHY-3002 : Step(1818): len = 58896.7, overlap = 162
PHY-3002 : Step(1819): len = 59228.5, overlap = 159.25
PHY-3002 : Step(1820): len = 59772.8, overlap = 164.25
PHY-3002 : Step(1821): len = 60139.6, overlap = 163.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.63738e-05
PHY-3002 : Step(1822): len = 63492.2, overlap = 161.5
PHY-3002 : Step(1823): len = 67523.6, overlap = 157.5
PHY-3002 : Step(1824): len = 69151, overlap = 164.75
PHY-3002 : Step(1825): len = 70127.8, overlap = 153.5
PHY-3002 : Step(1826): len = 70127.7, overlap = 150.5
PHY-3002 : Step(1827): len = 69431.5, overlap = 154
PHY-3002 : Step(1828): len = 69125.1, overlap = 159.5
PHY-3002 : Step(1829): len = 69394.6, overlap = 159
PHY-3002 : Step(1830): len = 69780.4, overlap = 155.5
PHY-3002 : Step(1831): len = 70074.7, overlap = 155.75
PHY-3002 : Step(1832): len = 69932.9, overlap = 146.25
PHY-3002 : Step(1833): len = 69859.3, overlap = 149
PHY-3002 : Step(1834): len = 70054.4, overlap = 149.25
PHY-3002 : Step(1835): len = 69712, overlap = 150.25
PHY-3002 : Step(1836): len = 69577, overlap = 150.75
PHY-3002 : Step(1837): len = 69820.5, overlap = 150.75
PHY-3002 : Step(1838): len = 69960.7, overlap = 149
PHY-3002 : Step(1839): len = 70096, overlap = 149.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.27475e-05
PHY-3002 : Step(1840): len = 72394.5, overlap = 147
PHY-3002 : Step(1841): len = 74458.5, overlap = 144.25
PHY-3002 : Step(1842): len = 75577.6, overlap = 143.5
PHY-3002 : Step(1843): len = 76156.8, overlap = 142.5
PHY-3002 : Step(1844): len = 76234.7, overlap = 142.5
PHY-3002 : Step(1845): len = 76090.2, overlap = 142.5
PHY-3002 : Step(1846): len = 75970, overlap = 139.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.43189e-05
PHY-3002 : Step(1847): len = 77848, overlap = 139.5
PHY-3002 : Step(1848): len = 79975.4, overlap = 134.75
PHY-3002 : Step(1849): len = 81726.2, overlap = 130.25
PHY-3002 : Step(1850): len = 82687.5, overlap = 124.5
PHY-3002 : Step(1851): len = 81837.8, overlap = 130.75
PHY-3002 : Step(1852): len = 81624.8, overlap = 124
PHY-3002 : Step(1853): len = 82056.7, overlap = 125
PHY-3002 : Step(1854): len = 82338.1, overlap = 127.25
PHY-3002 : Step(1855): len = 82469.2, overlap = 129.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000128638
PHY-3002 : Step(1856): len = 83643.6, overlap = 127
PHY-3002 : Step(1857): len = 84705.8, overlap = 127
PHY-3002 : Step(1858): len = 85876, overlap = 127
PHY-3002 : Step(1859): len = 86353.5, overlap = 124.75
PHY-3002 : Step(1860): len = 86531.8, overlap = 125.5
PHY-3002 : Step(1861): len = 87056.3, overlap = 127.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00022225
PHY-3002 : Step(1862): len = 87827.3, overlap = 127.75
PHY-3002 : Step(1863): len = 88464.7, overlap = 127.75
PHY-3002 : Step(1864): len = 88729, overlap = 125.5
PHY-3002 : Step(1865): len = 91022.6, overlap = 124.75
PHY-3002 : Step(1866): len = 92744.8, overlap = 124.25
PHY-3002 : Step(1867): len = 92765.1, overlap = 126.5
PHY-3002 : Step(1868): len = 92623.2, overlap = 121.25
PHY-3002 : Step(1869): len = 92573, overlap = 120.75
PHY-3002 : Step(1870): len = 92530.3, overlap = 120.75
PHY-3002 : Step(1871): len = 92735.6, overlap = 118.5
PHY-3002 : Step(1872): len = 93160.4, overlap = 114
PHY-3002 : Step(1873): len = 93630.8, overlap = 115.5
PHY-3002 : Step(1874): len = 93536.8, overlap = 115.5
PHY-3002 : Step(1875): len = 93508.2, overlap = 113.5
PHY-3002 : Step(1876): len = 93625.2, overlap = 111.5
PHY-3002 : Step(1877): len = 93845.5, overlap = 110.25
PHY-3002 : Step(1878): len = 93927.2, overlap = 107.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000429311
PHY-3002 : Step(1879): len = 94304, overlap = 107.25
PHY-3002 : Step(1880): len = 94930.2, overlap = 107
PHY-3002 : Step(1881): len = 95723.5, overlap = 104.25
PHY-3002 : Step(1882): len = 96213.7, overlap = 103.5
PHY-3002 : Step(1883): len = 96948.6, overlap = 103.5
PHY-3002 : Step(1884): len = 97069.5, overlap = 102.75
PHY-3002 : Step(1885): len = 97211.4, overlap = 102.5
PHY-3002 : Step(1886): len = 97319.9, overlap = 98
PHY-3002 : Step(1887): len = 97327.7, overlap = 98
PHY-3002 : Step(1888): len = 97270.7, overlap = 97.75
PHY-3002 : Step(1889): len = 97393, overlap = 97.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000664586
PHY-3002 : Step(1890): len = 97546.1, overlap = 97.25
PHY-3002 : Step(1891): len = 97952, overlap = 97.25
PHY-3002 : Step(1892): len = 98201.7, overlap = 92.75
PHY-3002 : Step(1893): len = 98397.2, overlap = 92.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00111048
PHY-3002 : Step(1894): len = 98458.9, overlap = 95
PHY-3002 : Step(1895): len = 98781.5, overlap = 95
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055053s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (85.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.947286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.28402e-06
PHY-3002 : Step(1896): len = 110148, overlap = 41
PHY-3002 : Step(1897): len = 108013, overlap = 42.75
PHY-3002 : Step(1898): len = 107081, overlap = 44.25
PHY-3002 : Step(1899): len = 106294, overlap = 43.25
PHY-3002 : Step(1900): len = 105351, overlap = 45.25
PHY-3002 : Step(1901): len = 104773, overlap = 45.5
PHY-3002 : Step(1902): len = 104481, overlap = 46.25
PHY-3002 : Step(1903): len = 104129, overlap = 45
PHY-3002 : Step(1904): len = 103704, overlap = 46
PHY-3002 : Step(1905): len = 103317, overlap = 47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.56804e-06
PHY-3002 : Step(1906): len = 103279, overlap = 47.75
PHY-3002 : Step(1907): len = 103180, overlap = 47.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.71361e-05
PHY-3002 : Step(1908): len = 103458, overlap = 46.25
PHY-3002 : Step(1909): len = 103783, overlap = 44.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.81857e-05
PHY-3002 : Step(1910): len = 104091, overlap = 42.5
PHY-3002 : Step(1911): len = 104860, overlap = 41.5
PHY-3002 : Step(1912): len = 106765, overlap = 36
PHY-3002 : Step(1913): len = 107054, overlap = 34.75
PHY-3002 : Step(1914): len = 107010, overlap = 35
PHY-3002 : Step(1915): len = 107045, overlap = 34.5
PHY-3002 : Step(1916): len = 107136, overlap = 33.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.39271e-05
PHY-3002 : Step(1917): len = 107618, overlap = 33
PHY-3002 : Step(1918): len = 109429, overlap = 29.5
PHY-3002 : Step(1919): len = 111593, overlap = 26
PHY-3002 : Step(1920): len = 111847, overlap = 25.75
PHY-3002 : Step(1921): len = 111697, overlap = 25
PHY-3002 : Step(1922): len = 111509, overlap = 25.5
PHY-3002 : Step(1923): len = 111534, overlap = 25.5
PHY-3002 : Step(1924): len = 111578, overlap = 26
PHY-3002 : Step(1925): len = 111726, overlap = 27.5
PHY-3002 : Step(1926): len = 111945, overlap = 28
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000107854
PHY-3002 : Step(1927): len = 112273, overlap = 27.25
PHY-3002 : Step(1928): len = 112631, overlap = 27.25
PHY-3002 : Step(1929): len = 113802, overlap = 26.25
PHY-3002 : Step(1930): len = 114472, overlap = 25
PHY-3002 : Step(1931): len = 114562, overlap = 24.75
PHY-3002 : Step(1932): len = 114476, overlap = 24
PHY-3002 : Step(1933): len = 114436, overlap = 24.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000215708
PHY-3002 : Step(1934): len = 114552, overlap = 23.75
PHY-3002 : Step(1935): len = 114567, overlap = 23.5
PHY-3002 : Step(1936): len = 114921, overlap = 23.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.947286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.90161e-05
PHY-3002 : Step(1937): len = 114862, overlap = 46
PHY-3002 : Step(1938): len = 114690, overlap = 43.75
PHY-3002 : Step(1939): len = 114710, overlap = 39
PHY-3002 : Step(1940): len = 114481, overlap = 38.5
PHY-3002 : Step(1941): len = 114286, overlap = 37.5
PHY-3002 : Step(1942): len = 114182, overlap = 38.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.80323e-05
PHY-3002 : Step(1943): len = 114460, overlap = 37.5
PHY-3002 : Step(1944): len = 115066, overlap = 34.75
PHY-3002 : Step(1945): len = 115862, overlap = 32
PHY-3002 : Step(1946): len = 116382, overlap = 27
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000116065
PHY-3002 : Step(1947): len = 116644, overlap = 25.25
PHY-3002 : Step(1948): len = 117381, overlap = 23
PHY-3002 : Step(1949): len = 117989, overlap = 22.75
PHY-3002 : Step(1950): len = 118445, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.782675s wall, 0.906250s user + 0.640625s system = 1.546875s CPU (197.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.947286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000269641
PHY-3002 : Step(1951): len = 126249, overlap = 4
PHY-3002 : Step(1952): len = 124449, overlap = 10.25
PHY-3002 : Step(1953): len = 123189, overlap = 13.5
PHY-3002 : Step(1954): len = 122362, overlap = 19
PHY-3002 : Step(1955): len = 122051, overlap = 19.5
PHY-3002 : Step(1956): len = 121693, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000539282
PHY-3002 : Step(1957): len = 122085, overlap = 21.5
PHY-3002 : Step(1958): len = 122255, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107856
PHY-3002 : Step(1959): len = 122316, overlap = 21
PHY-3002 : Step(1960): len = 122368, overlap = 21
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036382s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.9%)

PHY-3001 : Legalized: Len = 125410, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 5, deltaY = 6.
PHY-3001 : Final: Len = 125554, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 430448, over cnt = 89(0%), over = 105, worst = 2
PHY-1002 : len = 430824, over cnt = 64(0%), over = 73, worst = 2
PHY-1002 : len = 430672, over cnt = 38(0%), over = 43, worst = 2
PHY-1002 : len = 430360, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 412560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.964330s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (106.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 920 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 994 instances, 877 slices, 61 macros(313 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 10147, tnet num: 2100, tinst num: 994, tnode num: 11126, tedge num: 17554.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 52 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2100 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.391045s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (103.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 127611
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.946306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1961): len = 127625, overlap = 0
PHY-3002 : Step(1962): len = 127625, overlap = 0
PHY-3002 : Step(1963): len = 127422, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.946306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.794e-05
PHY-3002 : Step(1964): len = 127399, overlap = 0
PHY-3002 : Step(1965): len = 127399, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.946306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.50481e-05
PHY-3002 : Step(1966): len = 127382, overlap = 1.5
PHY-3002 : Step(1967): len = 127382, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053740s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (116.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.946306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00012741
PHY-3002 : Step(1968): len = 127369, overlap = 1
PHY-3002 : Step(1969): len = 127369, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008677s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (180.1%)

PHY-3001 : Legalized: Len = 127374, Over = 0
PHY-3001 : Final: Len = 127374, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  35.437838s wall, 78.093750s user + 22.312500s system = 100.406250s CPU (283.3%)

RUN-1004 : used memory is 618 MB, reserved memory is 756 MB, peak memory is 1178 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 737 to 611
PHY-1001 : Pin misalignment score is improved from 611 to 609
PHY-1001 : Pin misalignment score is improved from 609 to 608
PHY-1001 : Pin misalignment score is improved from 608 to 608
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 996 instances
RUN-1001 : 437 mslices, 440 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2102 nets
RUN-1001 : 1507 nets have 2 pins
RUN-1001 : 342 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 83 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 431288, over cnt = 102(0%), over = 117, worst = 2
PHY-1002 : len = 431528, over cnt = 78(0%), over = 88, worst = 2
PHY-1002 : len = 431712, over cnt = 47(0%), over = 52, worst = 2
PHY-1002 : len = 431192, over cnt = 28(0%), over = 28, worst = 1
PHY-1002 : len = 412728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.170775s wall, 1.343750s user + 0.031250s system = 1.375000s CPU (117.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 344 to 33
PHY-1001 : End pin swap;  0.055944s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (111.7%)

PHY-1001 : End global routing;  3.172515s wall, 3.328125s user + 0.046875s system = 3.375000s CPU (106.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net n58_gclk_net will be merged with clock n58
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.965425s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (102.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 647416, over cnt = 87(0%), over = 87, worst = 1
PHY-1001 : End Routed; 15.240529s wall, 17.609375s user + 0.515625s system = 18.125000s CPU (118.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 641192, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : End DR Iter 1; 1.133024s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (104.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 640728, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.118035s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 640696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.052427s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (149.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 640656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 640656
PHY-1001 : End DR Iter 4; 0.047047s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net n58_gclk_net will be merged with clock n58
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  21.224547s wall, 23.296875s user + 0.968750s system = 24.265625s CPU (114.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  24.987707s wall, 27.187500s user + 1.031250s system = 28.218750s CPU (112.9%)

RUN-1004 : used memory is 667 MB, reserved memory is 761 MB, peak memory is 1178 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1664   out of  19600    8.49%
#reg                  262   out of  19600    1.34%
#le                  1736
  #lut only          1474   out of   1736   84.91%
  #reg only            72   out of   1736    4.15%
  #lut&reg            190   out of   1736   10.94%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.323741s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (99.2%)

RUN-1004 : used memory is 667 MB, reserved memory is 761 MB, peak memory is 1178 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 10147, tnet num: 2100, tinst num: 994, tnode num: 11126, tedge num: 17554.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 52 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net n58_gclk_net will be merged with clock n58
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2100 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 9, clk_num = 5.
TMR-5009 WARNING: There are(is) 5 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.654209s wall, 1.593750s user + 0.078125s system = 1.671875s CPU (101.1%)

RUN-1004 : used memory is 970 MB, reserved memory is 1064 MB, peak memory is 1178 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 996
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2102, pip num: 30847
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1893 valid insts, and 80006 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  6.687300s wall, 39.593750s user + 0.234375s system = 39.828125s CPU (595.6%)

RUN-1004 : used memory is 978 MB, reserved memory is 1067 MB, peak memory is 1178 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  2.473798s wall, 2.328125s user + 0.140625s system = 2.468750s CPU (99.8%)

RUN-1004 : used memory is 1089 MB, reserved memory is 1164 MB, peak memory is 1178 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.696442s wall, 0.937500s user + 0.312500s system = 1.250000s CPU (16.2%)

RUN-1004 : used memory is 1119 MB, reserved memory is 1195 MB, peak memory is 1178 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  10.865780s wall, 3.531250s user + 0.531250s system = 4.062500s CPU (37.4%)

RUN-1004 : used memory is 1067 MB, reserved memory is 1143 MB, peak memory is 1178 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-5007 WARNING: variable 'box_en' may be used before assigned in always_comb or always @* block : might cause synthesis - simulation differences in top.v(90)
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-5015 WARNING: Found latch in "camera_top", name: "box_en_reg", d: "n11", q: "box_en" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b0", d: "vsync_cnt[0]", q: "ini_v[0]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b1", d: "vsync_cnt[1]", q: "ini_v[1]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b10", d: "vsync_cnt[10]", q: "ini_v[10]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b2", d: "vsync_cnt[2]", q: "ini_v[2]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b3", d: "vsync_cnt[3]", q: "ini_v[3]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b4", d: "vsync_cnt[4]", q: "ini_v[4]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b5", d: "vsync_cnt[5]", q: "ini_v[5]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b6", d: "vsync_cnt[6]", q: "ini_v[6]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b7", d: "vsync_cnt[7]", q: "ini_v[7]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b8", d: "vsync_cnt[8]", q: "ini_v[8]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b9", d: "vsync_cnt[9]", q: "ini_v[9]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b0", d: "hsync_cnt[0]", q: "ini_h[0]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b1", d: "hsync_cnt[1]", q: "ini_h[1]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b10", d: "hsync_cnt[10]", q: "ini_h[10]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b2", d: "hsync_cnt[2]", q: "ini_h[2]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b3", d: "hsync_cnt[3]", q: "ini_h[3]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b4", d: "hsync_cnt[4]", q: "ini_h[4]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b5", d: "hsync_cnt[5]", q: "ini_h[5]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b6", d: "hsync_cnt[6]", q: "ini_h[6]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b7", d: "hsync_cnt[7]", q: "ini_h[7]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b8", d: "hsync_cnt[8]", q: "ini_h[8]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b9", d: "hsync_cnt[9]", q: "ini_h[9]" // top.v(121)
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/188 useful/useless nets, 4091/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 935 distributor mux.
SYN-1016 : Merged 3329 instances.
SYN-1015 : Optimize round 1, 4577 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4912/190 useful/useless nets, 4524/2140 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2223 better
SYN-1014 : Optimize round 3
SYN-1032 : 4911/0 useful/useless nets, 4523/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.200294s wall, 1.968750s user + 0.031250s system = 2.000000s CPU (90.9%)

RUN-1004 : used memory is 731 MB, reserved memory is 814 MB, peak memory is 1178 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3594
  #and               1962
  #nand                 0
  #or                 584
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                290
  #bufif1               1
  #MX21               514
  #FADD                 0
  #DFF                220
  #LATCH               23
#MACRO_ADD             66
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            619

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3350   |243    |307    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_rtl.db" in  1.054258s wall, 0.828125s user + 0.078125s system = 0.906250s CPU (86.0%)

RUN-1004 : used memory is 731 MB, reserved memory is 814 MB, peak memory is 1178 MB
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5557/0 useful/useless nets, 4913/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5340/0 useful/useless nets, 4696/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7615/0 useful/useless nets, 7038/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5629/0 useful/useless nets, 5069/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 62 macro adder
SYN-1032 : 8355/23 useful/useless nets, 7795/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 28697, tnet num: 8355, tinst num: 7775, tnode num: 32326, tedge num: 43125.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1091 (3.80), #lev = 24 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.62 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6655 instances into 971 LUTs, name keeping = 38%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2635/1 useful/useless nets, 2076/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2632/0 useful/useless nets, 2073/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 252 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 431 adder to BLE ...
SYN-4008 : Packed 431 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 966 LUT to BLE ...
SYN-4008 : Packed 966 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 125 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (125 nodes)...
SYN-4004 : #1: Packed 59 SEQ (978 nodes)...
SYN-4005 : Packed 59 SEQ with LUT/SLICE
SYN-4006 : 796 single LUT's are left
SYN-4006 : 66 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1032/1460 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1652   out of  19600    8.43%
#reg                  252   out of  19600    1.29%
#le                  1714
  #lut only          1462   out of   1714   85.30%
  #reg only            62   out of   1714    3.62%
  #lut&reg            190   out of   1714   11.09%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1714  |1652  |252   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.838840s wall, 4.468750s user + 0.093750s system = 4.562500s CPU (94.3%)

RUN-1004 : used memory is 732 MB, reserved memory is 814 MB, peak memory is 1178 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.310581s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (95.4%)

RUN-1004 : used memory is 731 MB, reserved memory is 813 MB, peak memory is 1178 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (96 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4024 : Net "n58" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net n58 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net n58 to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 980 instances
RUN-1001 : 431 mslices, 430 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2086 nets
RUN-1001 : 1511 nets have 2 pins
RUN-1001 : 342 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 77 nets have [11 - 20] pins
RUN-1001 : 79 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 978 instances, 861 slices, 61 macros(313 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 10057, tnet num: 2084, tinst num: 978, tnode num: 10986, tedge num: 17418.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 52 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2084 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.296250s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (105.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 626444
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.947286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1970): len = 522356, overlap = 139.5
PHY-3002 : Step(1971): len = 463382, overlap = 139.5
PHY-3002 : Step(1972): len = 430185, overlap = 135
PHY-3002 : Step(1973): len = 408993, overlap = 135
PHY-3002 : Step(1974): len = 392585, overlap = 139.5
PHY-3002 : Step(1975): len = 377243, overlap = 137.25
PHY-3002 : Step(1976): len = 363206, overlap = 139.5
PHY-3002 : Step(1977): len = 350419, overlap = 139.5
PHY-3002 : Step(1978): len = 337865, overlap = 139.5
PHY-3002 : Step(1979): len = 325281, overlap = 139.5
PHY-3002 : Step(1980): len = 313913, overlap = 139.5
PHY-3002 : Step(1981): len = 302983, overlap = 139.5
PHY-3002 : Step(1982): len = 293047, overlap = 140
PHY-3002 : Step(1983): len = 282837, overlap = 140.25
PHY-3002 : Step(1984): len = 272917, overlap = 140.75
PHY-3002 : Step(1985): len = 263142, overlap = 142.75
PHY-3002 : Step(1986): len = 253438, overlap = 145
PHY-3002 : Step(1987): len = 244171, overlap = 146.5
PHY-3002 : Step(1988): len = 234825, overlap = 146.25
PHY-3002 : Step(1989): len = 226741, overlap = 145.75
PHY-3002 : Step(1990): len = 218251, overlap = 145.5
PHY-3002 : Step(1991): len = 209217, overlap = 145.5
PHY-3002 : Step(1992): len = 201588, overlap = 147.75
PHY-3002 : Step(1993): len = 194092, overlap = 148.75
PHY-3002 : Step(1994): len = 186880, overlap = 149
PHY-3002 : Step(1995): len = 179647, overlap = 148.75
PHY-3002 : Step(1996): len = 172636, overlap = 149.5
PHY-3002 : Step(1997): len = 165572, overlap = 149
PHY-3002 : Step(1998): len = 158772, overlap = 149
PHY-3002 : Step(1999): len = 151843, overlap = 148.5
PHY-3002 : Step(2000): len = 145897, overlap = 148.25
PHY-3002 : Step(2001): len = 140246, overlap = 148.5
PHY-3002 : Step(2002): len = 133271, overlap = 147.5
PHY-3002 : Step(2003): len = 124565, overlap = 147.75
PHY-3002 : Step(2004): len = 119677, overlap = 149.25
PHY-3002 : Step(2005): len = 113698, overlap = 150.25
PHY-3002 : Step(2006): len = 105720, overlap = 152
PHY-3002 : Step(2007): len = 100326, overlap = 152.5
PHY-3002 : Step(2008): len = 94747, overlap = 154.75
PHY-3002 : Step(2009): len = 86795.7, overlap = 155.75
PHY-3002 : Step(2010): len = 81079.8, overlap = 155.75
PHY-3002 : Step(2011): len = 77154.2, overlap = 156
PHY-3002 : Step(2012): len = 70981.3, overlap = 158.25
PHY-3002 : Step(2013): len = 63263.8, overlap = 168.5
PHY-3002 : Step(2014): len = 60213.1, overlap = 172
PHY-3002 : Step(2015): len = 56342.8, overlap = 178
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02336e-06
PHY-3002 : Step(2016): len = 56786.3, overlap = 178.25
PHY-3002 : Step(2017): len = 68571.8, overlap = 176.5
PHY-3002 : Step(2018): len = 69577, overlap = 175
PHY-3002 : Step(2019): len = 61397.1, overlap = 174.75
PHY-3002 : Step(2020): len = 59702.9, overlap = 175.75
PHY-3002 : Step(2021): len = 59118, overlap = 180.5
PHY-3002 : Step(2022): len = 59714.3, overlap = 183.75
PHY-3002 : Step(2023): len = 59517.3, overlap = 181
PHY-3002 : Step(2024): len = 56662.1, overlap = 180.75
PHY-3002 : Step(2025): len = 54844.4, overlap = 180.75
PHY-3002 : Step(2026): len = 53375.1, overlap = 180
PHY-3002 : Step(2027): len = 52367.7, overlap = 179
PHY-3002 : Step(2028): len = 51080.7, overlap = 176.5
PHY-3002 : Step(2029): len = 49867.3, overlap = 176.25
PHY-3002 : Step(2030): len = 49217.6, overlap = 172.25
PHY-3002 : Step(2031): len = 48318.1, overlap = 173.5
PHY-3002 : Step(2032): len = 48447, overlap = 173.5
PHY-3002 : Step(2033): len = 47860.1, overlap = 173.25
PHY-3002 : Step(2034): len = 47233.6, overlap = 173.5
PHY-3002 : Step(2035): len = 46514, overlap = 174.25
PHY-3002 : Step(2036): len = 45899.6, overlap = 175.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.04672e-06
PHY-3002 : Step(2037): len = 50100.7, overlap = 180
PHY-3002 : Step(2038): len = 52241.2, overlap = 181.75
PHY-3002 : Step(2039): len = 52603, overlap = 180.5
PHY-3002 : Step(2040): len = 51523.8, overlap = 181.25
PHY-3002 : Step(2041): len = 51008.6, overlap = 176.75
PHY-3002 : Step(2042): len = 51198.2, overlap = 182.25
PHY-3002 : Step(2043): len = 50591.5, overlap = 178.75
PHY-3002 : Step(2044): len = 49788.8, overlap = 174
PHY-3002 : Step(2045): len = 49578.4, overlap = 167
PHY-3002 : Step(2046): len = 49691.8, overlap = 167.5
PHY-3002 : Step(2047): len = 49759.6, overlap = 166.5
PHY-3002 : Step(2048): len = 49529.4, overlap = 172.25
PHY-3002 : Step(2049): len = 49249.7, overlap = 169.5
PHY-3002 : Step(2050): len = 49032.4, overlap = 171.75
PHY-3002 : Step(2051): len = 48784.3, overlap = 171.75
PHY-3002 : Step(2052): len = 48371.6, overlap = 165.5
PHY-3002 : Step(2053): len = 47979, overlap = 162.75
PHY-3002 : Step(2054): len = 47845.7, overlap = 165.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.09344e-06
PHY-3002 : Step(2055): len = 51870.6, overlap = 172.25
PHY-3002 : Step(2056): len = 53523.8, overlap = 174.25
PHY-3002 : Step(2057): len = 52726.6, overlap = 169.75
PHY-3002 : Step(2058): len = 52537.5, overlap = 168.25
PHY-3002 : Step(2059): len = 53216.7, overlap = 169.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.18688e-06
PHY-3002 : Step(2060): len = 56083.2, overlap = 169.5
PHY-3002 : Step(2061): len = 57581.5, overlap = 169
PHY-3002 : Step(2062): len = 58838.3, overlap = 168.25
PHY-3002 : Step(2063): len = 59642.4, overlap = 175.5
PHY-3002 : Step(2064): len = 58660.3, overlap = 175.5
PHY-3002 : Step(2065): len = 58249.6, overlap = 169
PHY-3002 : Step(2066): len = 58661.9, overlap = 163.25
PHY-3002 : Step(2067): len = 58896.7, overlap = 162
PHY-3002 : Step(2068): len = 59228.5, overlap = 159.25
PHY-3002 : Step(2069): len = 59772.8, overlap = 164.25
PHY-3002 : Step(2070): len = 60139.6, overlap = 163.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.63738e-05
PHY-3002 : Step(2071): len = 63492.2, overlap = 161.5
PHY-3002 : Step(2072): len = 67523.6, overlap = 157.5
PHY-3002 : Step(2073): len = 69151, overlap = 164.75
PHY-3002 : Step(2074): len = 70127.8, overlap = 153.5
PHY-3002 : Step(2075): len = 70127.7, overlap = 150.5
PHY-3002 : Step(2076): len = 69431.5, overlap = 154
PHY-3002 : Step(2077): len = 69125.1, overlap = 159.5
PHY-3002 : Step(2078): len = 69394.6, overlap = 159
PHY-3002 : Step(2079): len = 69780.4, overlap = 155.5
PHY-3002 : Step(2080): len = 70074.7, overlap = 155.75
PHY-3002 : Step(2081): len = 69932.9, overlap = 146.25
PHY-3002 : Step(2082): len = 69859.3, overlap = 149
PHY-3002 : Step(2083): len = 70054.4, overlap = 149.25
PHY-3002 : Step(2084): len = 69712, overlap = 150.25
PHY-3002 : Step(2085): len = 69577, overlap = 150.75
PHY-3002 : Step(2086): len = 69820.5, overlap = 150.75
PHY-3002 : Step(2087): len = 69960.7, overlap = 149
PHY-3002 : Step(2088): len = 70096, overlap = 149.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.27475e-05
PHY-3002 : Step(2089): len = 72394.5, overlap = 147
PHY-3002 : Step(2090): len = 74458.5, overlap = 144.25
PHY-3002 : Step(2091): len = 75577.6, overlap = 143.5
PHY-3002 : Step(2092): len = 76156.8, overlap = 142.5
PHY-3002 : Step(2093): len = 76234.7, overlap = 142.5
PHY-3002 : Step(2094): len = 76090.2, overlap = 142.5
PHY-3002 : Step(2095): len = 75970, overlap = 139.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.43189e-05
PHY-3002 : Step(2096): len = 77848, overlap = 139.5
PHY-3002 : Step(2097): len = 79975.4, overlap = 134.75
PHY-3002 : Step(2098): len = 81726.2, overlap = 130.25
PHY-3002 : Step(2099): len = 82687.5, overlap = 124.5
PHY-3002 : Step(2100): len = 81837.8, overlap = 130.75
PHY-3002 : Step(2101): len = 81624.8, overlap = 124
PHY-3002 : Step(2102): len = 82056.7, overlap = 125
PHY-3002 : Step(2103): len = 82338.1, overlap = 127.25
PHY-3002 : Step(2104): len = 82469.2, overlap = 129.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000128638
PHY-3002 : Step(2105): len = 83643.6, overlap = 127
PHY-3002 : Step(2106): len = 84705.8, overlap = 127
PHY-3002 : Step(2107): len = 85876, overlap = 127
PHY-3002 : Step(2108): len = 86353.5, overlap = 124.75
PHY-3002 : Step(2109): len = 86531.8, overlap = 125.5
PHY-3002 : Step(2110): len = 87056.3, overlap = 127.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00022225
PHY-3002 : Step(2111): len = 87827.3, overlap = 127.75
PHY-3002 : Step(2112): len = 88464.7, overlap = 127.75
PHY-3002 : Step(2113): len = 88729, overlap = 125.5
PHY-3002 : Step(2114): len = 91022.6, overlap = 124.75
PHY-3002 : Step(2115): len = 92744.8, overlap = 124.25
PHY-3002 : Step(2116): len = 92765.1, overlap = 126.5
PHY-3002 : Step(2117): len = 92623.2, overlap = 121.25
PHY-3002 : Step(2118): len = 92573, overlap = 120.75
PHY-3002 : Step(2119): len = 92530.3, overlap = 120.75
PHY-3002 : Step(2120): len = 92735.6, overlap = 118.5
PHY-3002 : Step(2121): len = 93160.4, overlap = 114
PHY-3002 : Step(2122): len = 93630.8, overlap = 115.5
PHY-3002 : Step(2123): len = 93536.8, overlap = 115.5
PHY-3002 : Step(2124): len = 93508.2, overlap = 113.5
PHY-3002 : Step(2125): len = 93625.2, overlap = 111.5
PHY-3002 : Step(2126): len = 93845.5, overlap = 110.25
PHY-3002 : Step(2127): len = 93927.2, overlap = 107.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000429311
PHY-3002 : Step(2128): len = 94304, overlap = 107.25
PHY-3002 : Step(2129): len = 94930.2, overlap = 107
PHY-3002 : Step(2130): len = 95723.5, overlap = 104.25
PHY-3002 : Step(2131): len = 96213.7, overlap = 103.5
PHY-3002 : Step(2132): len = 96948.6, overlap = 103.5
PHY-3002 : Step(2133): len = 97069.5, overlap = 102.75
PHY-3002 : Step(2134): len = 97211.4, overlap = 102.5
PHY-3002 : Step(2135): len = 97319.9, overlap = 98
PHY-3002 : Step(2136): len = 97327.7, overlap = 98
PHY-3002 : Step(2137): len = 97270.7, overlap = 97.75
PHY-3002 : Step(2138): len = 97393, overlap = 97.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000664586
PHY-3002 : Step(2139): len = 97546.1, overlap = 97.25
PHY-3002 : Step(2140): len = 97952, overlap = 97.25
PHY-3002 : Step(2141): len = 98201.7, overlap = 92.75
PHY-3002 : Step(2142): len = 98397.2, overlap = 92.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00111048
PHY-3002 : Step(2143): len = 98458.9, overlap = 95
PHY-3002 : Step(2144): len = 98781.5, overlap = 95
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.054121s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (144.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.947286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.28402e-06
PHY-3002 : Step(2145): len = 110148, overlap = 41
PHY-3002 : Step(2146): len = 108013, overlap = 42.75
PHY-3002 : Step(2147): len = 107081, overlap = 44.25
PHY-3002 : Step(2148): len = 106294, overlap = 43.25
PHY-3002 : Step(2149): len = 105351, overlap = 45.25
PHY-3002 : Step(2150): len = 104773, overlap = 45.5
PHY-3002 : Step(2151): len = 104481, overlap = 46.25
PHY-3002 : Step(2152): len = 104129, overlap = 45
PHY-3002 : Step(2153): len = 103704, overlap = 46
PHY-3002 : Step(2154): len = 103317, overlap = 47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.56804e-06
PHY-3002 : Step(2155): len = 103279, overlap = 47.75
PHY-3002 : Step(2156): len = 103180, overlap = 47.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.71361e-05
PHY-3002 : Step(2157): len = 103458, overlap = 46.25
PHY-3002 : Step(2158): len = 103783, overlap = 44.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.81857e-05
PHY-3002 : Step(2159): len = 104091, overlap = 42.5
PHY-3002 : Step(2160): len = 104860, overlap = 41.5
PHY-3002 : Step(2161): len = 106765, overlap = 36
PHY-3002 : Step(2162): len = 107054, overlap = 34.75
PHY-3002 : Step(2163): len = 107010, overlap = 35
PHY-3002 : Step(2164): len = 107045, overlap = 34.5
PHY-3002 : Step(2165): len = 107136, overlap = 33.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.39271e-05
PHY-3002 : Step(2166): len = 107618, overlap = 33
PHY-3002 : Step(2167): len = 109429, overlap = 29.5
PHY-3002 : Step(2168): len = 111593, overlap = 26
PHY-3002 : Step(2169): len = 111847, overlap = 25.75
PHY-3002 : Step(2170): len = 111697, overlap = 25
PHY-3002 : Step(2171): len = 111509, overlap = 25.5
PHY-3002 : Step(2172): len = 111534, overlap = 25.5
PHY-3002 : Step(2173): len = 111578, overlap = 26
PHY-3002 : Step(2174): len = 111726, overlap = 27.5
PHY-3002 : Step(2175): len = 111945, overlap = 28
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000107854
PHY-3002 : Step(2176): len = 112273, overlap = 27.25
PHY-3002 : Step(2177): len = 112631, overlap = 27.25
PHY-3002 : Step(2178): len = 113802, overlap = 26.25
PHY-3002 : Step(2179): len = 114472, overlap = 25
PHY-3002 : Step(2180): len = 114562, overlap = 24.75
PHY-3002 : Step(2181): len = 114476, overlap = 24
PHY-3002 : Step(2182): len = 114436, overlap = 24.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000215708
PHY-3002 : Step(2183): len = 114552, overlap = 23.75
PHY-3002 : Step(2184): len = 114567, overlap = 23.5
PHY-3002 : Step(2185): len = 114921, overlap = 23.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.947286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.90161e-05
PHY-3002 : Step(2186): len = 114862, overlap = 46
PHY-3002 : Step(2187): len = 114690, overlap = 43.75
PHY-3002 : Step(2188): len = 114710, overlap = 39
PHY-3002 : Step(2189): len = 114481, overlap = 38.5
PHY-3002 : Step(2190): len = 114286, overlap = 37.5
PHY-3002 : Step(2191): len = 114182, overlap = 38.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.80323e-05
PHY-3002 : Step(2192): len = 114460, overlap = 37.5
PHY-3002 : Step(2193): len = 115066, overlap = 34.75
PHY-3002 : Step(2194): len = 115862, overlap = 32
PHY-3002 : Step(2195): len = 116382, overlap = 27
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000116065
PHY-3002 : Step(2196): len = 116644, overlap = 25.25
PHY-3002 : Step(2197): len = 117381, overlap = 23
PHY-3002 : Step(2198): len = 117989, overlap = 22.75
PHY-3002 : Step(2199): len = 118445, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.786374s wall, 1.000000s user + 0.515625s system = 1.515625s CPU (192.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.947286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000269641
PHY-3002 : Step(2200): len = 126249, overlap = 4
PHY-3002 : Step(2201): len = 124449, overlap = 10.25
PHY-3002 : Step(2202): len = 123189, overlap = 13.5
PHY-3002 : Step(2203): len = 122362, overlap = 19
PHY-3002 : Step(2204): len = 122051, overlap = 19.5
PHY-3002 : Step(2205): len = 121693, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000539282
PHY-3002 : Step(2206): len = 122085, overlap = 21.5
PHY-3002 : Step(2207): len = 122255, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107856
PHY-3002 : Step(2208): len = 122316, overlap = 21
PHY-3002 : Step(2209): len = 122368, overlap = 21
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035055s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.1%)

PHY-3001 : Legalized: Len = 125410, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 5, deltaY = 6.
PHY-3001 : Final: Len = 125554, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 430448, over cnt = 89(0%), over = 105, worst = 2
PHY-1002 : len = 430824, over cnt = 64(0%), over = 73, worst = 2
PHY-1002 : len = 430672, over cnt = 38(0%), over = 43, worst = 2
PHY-1002 : len = 430360, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 412560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.985028s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (107.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 920 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 994 instances, 877 slices, 61 macros(313 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 10147, tnet num: 2100, tinst num: 994, tnode num: 11126, tedge num: 17554.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 52 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2100 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.337116s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (111.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 127611
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.946306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2210): len = 127625, overlap = 0
PHY-3002 : Step(2211): len = 127625, overlap = 0
PHY-3002 : Step(2212): len = 127422, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005854s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.946306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.794e-05
PHY-3002 : Step(2213): len = 127399, overlap = 0
PHY-3002 : Step(2214): len = 127399, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.946306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.50481e-05
PHY-3002 : Step(2215): len = 127382, overlap = 1.5
PHY-3002 : Step(2216): len = 127382, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053895s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (173.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.946306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00012741
PHY-3002 : Step(2217): len = 127369, overlap = 1
PHY-3002 : Step(2218): len = 127369, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008923s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.1%)

PHY-3001 : Legalized: Len = 127374, Over = 0
PHY-3001 : Final: Len = 127374, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  34.410126s wall, 76.796875s user + 19.703125s system = 96.500000s CPU (280.4%)

RUN-1004 : used memory is 735 MB, reserved memory is 813 MB, peak memory is 1178 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 737 to 611
PHY-1001 : Pin misalignment score is improved from 611 to 609
PHY-1001 : Pin misalignment score is improved from 609 to 608
PHY-1001 : Pin misalignment score is improved from 608 to 608
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 996 instances
RUN-1001 : 437 mslices, 440 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2102 nets
RUN-1001 : 1507 nets have 2 pins
RUN-1001 : 342 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 83 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 431288, over cnt = 102(0%), over = 117, worst = 2
PHY-1002 : len = 431528, over cnt = 78(0%), over = 88, worst = 2
PHY-1002 : len = 431712, over cnt = 47(0%), over = 52, worst = 2
PHY-1002 : len = 431192, over cnt = 28(0%), over = 28, worst = 1
PHY-1002 : len = 412728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.230501s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (104.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 344 to 33
PHY-1001 : End pin swap;  0.056840s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (137.4%)

PHY-1001 : End global routing;  3.114992s wall, 3.156250s user + 0.046875s system = 3.203125s CPU (102.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net n58_gclk_net will be merged with clock n58
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.939346s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (103.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 647416, over cnt = 87(0%), over = 87, worst = 1
PHY-1001 : End Routed; 15.109210s wall, 17.484375s user + 0.546875s system = 18.031250s CPU (119.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 641192, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : End DR Iter 1; 0.989236s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (101.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 640728, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.120549s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (116.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 640696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.060287s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (129.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 640656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 640656
PHY-1001 : End DR Iter 4; 0.067549s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net n58_gclk_net will be merged with clock n58
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  20.923230s wall, 23.031250s user + 0.859375s system = 23.890625s CPU (114.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  24.549515s wall, 26.703125s user + 0.906250s system = 27.609375s CPU (112.5%)

RUN-1004 : used memory is 738 MB, reserved memory is 809 MB, peak memory is 1178 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1664   out of  19600    8.49%
#reg                  262   out of  19600    1.34%
#le                  1736
  #lut only          1474   out of   1736   84.91%
  #reg only            72   out of   1736    4.15%
  #lut&reg            190   out of   1736   10.94%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.329354s wall, 1.234375s user + 0.046875s system = 1.281250s CPU (96.4%)

RUN-1004 : used memory is 738 MB, reserved memory is 809 MB, peak memory is 1178 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 10147, tnet num: 2100, tinst num: 994, tnode num: 11126, tedge num: 17554.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 52 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net n58_gclk_net will be merged with clock n58
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2100 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 9, clk_num = 5.
TMR-5009 WARNING: There are(is) 5 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.680185s wall, 1.531250s user + 0.156250s system = 1.687500s CPU (100.4%)

RUN-1004 : used memory is 1042 MB, reserved memory is 1112 MB, peak memory is 1178 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 996
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2102, pip num: 30843
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1893 valid insts, and 79998 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  6.801792s wall, 40.203125s user + 0.312500s system = 40.515625s CPU (595.7%)

RUN-1004 : used memory is 1046 MB, reserved memory is 1116 MB, peak memory is 1178 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  2.249666s wall, 2.203125s user + 0.046875s system = 2.250000s CPU (100.0%)

RUN-1004 : used memory is 1119 MB, reserved memory is 1190 MB, peak memory is 1178 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.695114s wall, 0.781250s user + 0.437500s system = 1.218750s CPU (15.8%)

RUN-1004 : used memory is 1148 MB, reserved memory is 1220 MB, peak memory is 1178 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.641887s wall, 3.218750s user + 0.546875s system = 3.765625s CPU (35.4%)

RUN-1004 : used memory is 1080 MB, reserved memory is 1151 MB, peak memory is 1178 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-5007 WARNING: variable 'box_en' may be used before assigned in always_comb or always @* block : might cause synthesis - simulation differences in top.v(90)
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-5015 WARNING: Found latch in "camera_top", name: "box_en_reg", d: "n13", q: "box_en" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b0", d: "vsync_cnt[0]", q: "ini_v[0]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b1", d: "vsync_cnt[1]", q: "ini_v[1]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b10", d: "vsync_cnt[10]", q: "ini_v[10]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b2", d: "vsync_cnt[2]", q: "ini_v[2]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b3", d: "vsync_cnt[3]", q: "ini_v[3]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b4", d: "vsync_cnt[4]", q: "ini_v[4]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b5", d: "vsync_cnt[5]", q: "ini_v[5]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b6", d: "vsync_cnt[6]", q: "ini_v[6]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b7", d: "vsync_cnt[7]", q: "ini_v[7]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b8", d: "vsync_cnt[8]", q: "ini_v[8]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg0_b9", d: "vsync_cnt[9]", q: "ini_v[9]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b0", d: "hsync_cnt[0]", q: "ini_h[0]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b1", d: "hsync_cnt[1]", q: "ini_h[1]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b10", d: "hsync_cnt[10]", q: "ini_h[10]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b2", d: "hsync_cnt[2]", q: "ini_h[2]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b3", d: "hsync_cnt[3]", q: "ini_h[3]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b4", d: "hsync_cnt[4]", q: "ini_h[4]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b5", d: "hsync_cnt[5]", q: "ini_h[5]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b6", d: "hsync_cnt[6]", q: "ini_h[6]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b7", d: "hsync_cnt[7]", q: "ini_h[7]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b8", d: "hsync_cnt[8]", q: "ini_h[8]" // top.v(121)
SYN-5015 WARNING: Found latch in "camera_top", name: "reg1_b9", d: "hsync_cnt[9]", q: "ini_h[9]" // top.v(121)
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4492/188 useful/useless nets, 4093/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 935 distributor mux.
SYN-1016 : Merged 3329 instances.
SYN-1015 : Optimize round 1, 4577 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4914/190 useful/useless nets, 4526/2140 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2223 better
SYN-1014 : Optimize round 3
SYN-1032 : 4913/0 useful/useless nets, 4525/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.029751s wall, 1.984375s user + 0.031250s system = 2.015625s CPU (99.3%)

RUN-1004 : used memory is 758 MB, reserved memory is 827 MB, peak memory is 1178 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3595
  #and               1963
  #nand                 0
  #or                 584
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                290
  #bufif1               1
  #MX21               514
  #FADD                 0
  #DFF                220
  #LATCH               23
#MACRO_ADD             67
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            619

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3351   |243    |308    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_rtl.db" in  1.061117s wall, 0.906250s user + 0.078125s system = 0.984375s CPU (92.8%)

RUN-1004 : used memory is 758 MB, reserved memory is 827 MB, peak memory is 1178 MB
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5559/0 useful/useless nets, 4915/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5342/0 useful/useless nets, 4698/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7617/0 useful/useless nets, 7040/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5631/0 useful/useless nets, 5071/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 63 macro adder
SYN-1032 : 8369/23 useful/useless nets, 7809/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 28736, tnet num: 8369, tinst num: 7789, tnode num: 32365, tedge num: 43175.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1070 (3.86), #lev = 24 (4.07)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.66 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6656 instances into 983 LUTs, name keeping = 37%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2660/1 useful/useless nets, 2101/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2657/0 useful/useless nets, 2098/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 252 DFF/LATCH to SEQ ...
SYN-4009 : Pack 25 carry chain into lslice
SYN-4007 : Packing 444 adder to BLE ...
SYN-4008 : Packed 444 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 978 LUT to BLE ...
SYN-4008 : Packed 978 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 125 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (125 nodes)...
SYN-4004 : #1: Packed 59 SEQ (989 nodes)...
SYN-4005 : Packed 59 SEQ with LUT/SLICE
SYN-4006 : 808 single LUT's are left
SYN-4006 : 66 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1044/1479 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1677   out of  19600    8.56%
#reg                  252   out of  19600    1.29%
#le                  1736
  #lut only          1484   out of   1736   85.48%
  #reg only            59   out of   1736    3.40%
  #lut&reg            193   out of   1736   11.12%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1736  |1677  |252   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.919866s wall, 4.890625s user + 0.125000s system = 5.015625s CPU (101.9%)

RUN-1004 : used memory is 758 MB, reserved memory is 827 MB, peak memory is 1178 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.442555s wall, 1.421875s user + 0.093750s system = 1.515625s CPU (105.1%)

RUN-1004 : used memory is 758 MB, reserved memory is 827 MB, peak memory is 1178 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (94 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4024 : Net "n60" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net n60 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net n60 to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 991 instances
RUN-1001 : 436 mslices, 436 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2104 nets
RUN-1001 : 1531 nets have 2 pins
RUN-1001 : 345 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 989 instances, 872 slices, 62 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 10130, tnet num: 2102, tinst num: 989, tnode num: 11056, tedge num: 17525.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 54 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.325884s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (110.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 623310
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.946612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2219): len = 528788, overlap = 139.5
PHY-3002 : Step(2220): len = 478548, overlap = 139.5
PHY-3002 : Step(2221): len = 447519, overlap = 139.5
PHY-3002 : Step(2222): len = 424403, overlap = 137.25
PHY-3002 : Step(2223): len = 406347, overlap = 137.25
PHY-3002 : Step(2224): len = 391156, overlap = 135
PHY-3002 : Step(2225): len = 377392, overlap = 137.25
PHY-3002 : Step(2226): len = 364394, overlap = 137.25
PHY-3002 : Step(2227): len = 352605, overlap = 137.25
PHY-3002 : Step(2228): len = 341162, overlap = 137.25
PHY-3002 : Step(2229): len = 330891, overlap = 137.25
PHY-3002 : Step(2230): len = 320149, overlap = 137.25
PHY-3002 : Step(2231): len = 310061, overlap = 138
PHY-3002 : Step(2232): len = 299674, overlap = 140
PHY-3002 : Step(2233): len = 289683, overlap = 141
PHY-3002 : Step(2234): len = 280438, overlap = 140
PHY-3002 : Step(2235): len = 271108, overlap = 137.75
PHY-3002 : Step(2236): len = 261935, overlap = 137.75
PHY-3002 : Step(2237): len = 252793, overlap = 141
PHY-3002 : Step(2238): len = 243802, overlap = 143.25
PHY-3002 : Step(2239): len = 234758, overlap = 143.75
PHY-3002 : Step(2240): len = 225943, overlap = 144
PHY-3002 : Step(2241): len = 216946, overlap = 144.75
PHY-3002 : Step(2242): len = 208985, overlap = 145.25
PHY-3002 : Step(2243): len = 201426, overlap = 145.5
PHY-3002 : Step(2244): len = 193172, overlap = 146.25
PHY-3002 : Step(2245): len = 184333, overlap = 148.25
PHY-3002 : Step(2246): len = 177772, overlap = 148.75
PHY-3002 : Step(2247): len = 170698, overlap = 149.5
PHY-3002 : Step(2248): len = 162522, overlap = 150.25
PHY-3002 : Step(2249): len = 155063, overlap = 151
PHY-3002 : Step(2250): len = 148178, overlap = 151.25
PHY-3002 : Step(2251): len = 139987, overlap = 152.25
PHY-3002 : Step(2252): len = 133192, overlap = 152.5
PHY-3002 : Step(2253): len = 125371, overlap = 152.5
PHY-3002 : Step(2254): len = 117743, overlap = 153.25
PHY-3002 : Step(2255): len = 110968, overlap = 153
PHY-3002 : Step(2256): len = 104018, overlap = 152.75
PHY-3002 : Step(2257): len = 95831.9, overlap = 154.75
PHY-3002 : Step(2258): len = 90482.5, overlap = 155.25
PHY-3002 : Step(2259): len = 84637.4, overlap = 157.75
PHY-3002 : Step(2260): len = 76787.1, overlap = 159
PHY-3002 : Step(2261): len = 70490.9, overlap = 161
PHY-3002 : Step(2262): len = 66445.7, overlap = 166.25
PHY-3002 : Step(2263): len = 62828.7, overlap = 174.25
PHY-3002 : Step(2264): len = 53070.4, overlap = 187.5
PHY-3002 : Step(2265): len = 49361.4, overlap = 187.25
PHY-3002 : Step(2266): len = 48085.4, overlap = 188.25
PHY-3002 : Step(2267): len = 40951.7, overlap = 201.5
PHY-3002 : Step(2268): len = 41229.1, overlap = 195.5
PHY-3002 : Step(2269): len = 39319.6, overlap = 196.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1641e-06
PHY-3002 : Step(2270): len = 42041.5, overlap = 198.25
PHY-3002 : Step(2271): len = 53531.5, overlap = 204
PHY-3002 : Step(2272): len = 59576.9, overlap = 192.25
PHY-3002 : Step(2273): len = 52565.2, overlap = 189
PHY-3002 : Step(2274): len = 50780.8, overlap = 190
PHY-3002 : Step(2275): len = 49661.1, overlap = 193.5
PHY-3002 : Step(2276): len = 48570.8, overlap = 190.25
PHY-3002 : Step(2277): len = 47941, overlap = 191.5
PHY-3002 : Step(2278): len = 48032.9, overlap = 193.5
PHY-3002 : Step(2279): len = 48162.7, overlap = 195.5
PHY-3002 : Step(2280): len = 48125.7, overlap = 198
PHY-3002 : Step(2281): len = 47946.8, overlap = 197
PHY-3002 : Step(2282): len = 47147.6, overlap = 197.25
PHY-3002 : Step(2283): len = 46645.7, overlap = 197.5
PHY-3002 : Step(2284): len = 45789.2, overlap = 199.25
PHY-3002 : Step(2285): len = 45324.5, overlap = 199.5
PHY-3002 : Step(2286): len = 44943.1, overlap = 199.5
PHY-3002 : Step(2287): len = 44733.2, overlap = 201.25
PHY-3002 : Step(2288): len = 44769.1, overlap = 201.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.3282e-06
PHY-3002 : Step(2289): len = 48524.4, overlap = 201.75
PHY-3002 : Step(2290): len = 49497.9, overlap = 201
PHY-3002 : Step(2291): len = 49545.2, overlap = 199.5
PHY-3002 : Step(2292): len = 50154.7, overlap = 197.25
PHY-3002 : Step(2293): len = 50720.3, overlap = 196.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.65641e-06
PHY-3002 : Step(2294): len = 54907.7, overlap = 196.5
PHY-3002 : Step(2295): len = 56471.8, overlap = 194
PHY-3002 : Step(2296): len = 56305.9, overlap = 195.75
PHY-3002 : Step(2297): len = 56238.2, overlap = 189.75
PHY-3002 : Step(2298): len = 57319.8, overlap = 180.25
PHY-3002 : Step(2299): len = 57751, overlap = 172
PHY-3002 : Step(2300): len = 57217.8, overlap = 170.75
PHY-3002 : Step(2301): len = 57032, overlap = 162.25
PHY-3002 : Step(2302): len = 57798.4, overlap = 158.5
PHY-3002 : Step(2303): len = 57809.6, overlap = 159
PHY-3002 : Step(2304): len = 57899.4, overlap = 158.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.31281e-06
PHY-3002 : Step(2305): len = 62049.2, overlap = 165
PHY-3002 : Step(2306): len = 65232.6, overlap = 161.5
PHY-3002 : Step(2307): len = 65374.5, overlap = 160.5
PHY-3002 : Step(2308): len = 66178.7, overlap = 152
PHY-3002 : Step(2309): len = 67578.8, overlap = 143
PHY-3002 : Step(2310): len = 67735.6, overlap = 137.5
PHY-3002 : Step(2311): len = 68295.3, overlap = 137.75
PHY-3002 : Step(2312): len = 67748, overlap = 136.5
PHY-3002 : Step(2313): len = 66603.8, overlap = 137.25
PHY-3002 : Step(2314): len = 66751.5, overlap = 139
PHY-3002 : Step(2315): len = 67512.9, overlap = 148.25
PHY-3002 : Step(2316): len = 67423.8, overlap = 145.5
PHY-3002 : Step(2317): len = 67744.4, overlap = 151.5
PHY-3002 : Step(2318): len = 68694.3, overlap = 140.75
PHY-3002 : Step(2319): len = 68301, overlap = 152.5
PHY-3002 : Step(2320): len = 67947.2, overlap = 154.5
PHY-3002 : Step(2321): len = 67575.4, overlap = 154.75
PHY-3002 : Step(2322): len = 66929.2, overlap = 159.5
PHY-3002 : Step(2323): len = 66774.9, overlap = 159.25
PHY-3002 : Step(2324): len = 66989.6, overlap = 158.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.86256e-05
PHY-3002 : Step(2325): len = 70458, overlap = 156.5
PHY-3002 : Step(2326): len = 72458.2, overlap = 156.5
PHY-3002 : Step(2327): len = 72036.2, overlap = 156.5
PHY-3002 : Step(2328): len = 71954.3, overlap = 154
PHY-3002 : Step(2329): len = 72340.2, overlap = 158.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.69437e-05
PHY-3002 : Step(2330): len = 75690.8, overlap = 158
PHY-3002 : Step(2331): len = 77330.1, overlap = 148.75
PHY-3002 : Step(2332): len = 78418.5, overlap = 139.5
PHY-3002 : Step(2333): len = 78786.5, overlap = 135
PHY-3002 : Step(2334): len = 78362.4, overlap = 130.5
PHY-3002 : Step(2335): len = 77951.3, overlap = 132.75
PHY-3002 : Step(2336): len = 77650.4, overlap = 139.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.172e-05
PHY-3002 : Step(2337): len = 79954.5, overlap = 137.25
PHY-3002 : Step(2338): len = 81613, overlap = 132.75
PHY-3002 : Step(2339): len = 82825.3, overlap = 130.25
PHY-3002 : Step(2340): len = 83365.5, overlap = 125.75
PHY-3002 : Step(2341): len = 83841, overlap = 125.5
PHY-3002 : Step(2342): len = 83986.1, overlap = 125.25
PHY-3002 : Step(2343): len = 83531.6, overlap = 125.25
PHY-3002 : Step(2344): len = 83191.9, overlap = 127.25
PHY-3002 : Step(2345): len = 83265.1, overlap = 127.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000140593
PHY-3002 : Step(2346): len = 84709.4, overlap = 127.25
PHY-3002 : Step(2347): len = 85814.5, overlap = 127.25
PHY-3002 : Step(2348): len = 86669.1, overlap = 125
PHY-3002 : Step(2349): len = 88275.5, overlap = 122
PHY-3002 : Step(2350): len = 89766.4, overlap = 117.25
PHY-3002 : Step(2351): len = 89932.4, overlap = 117
PHY-3002 : Step(2352): len = 89552.6, overlap = 116.75
PHY-3002 : Step(2353): len = 88799.1, overlap = 117
PHY-3002 : Step(2354): len = 88267.3, overlap = 115
PHY-3002 : Step(2355): len = 88081.5, overlap = 121.75
PHY-3002 : Step(2356): len = 87677.5, overlap = 121.75
PHY-3002 : Step(2357): len = 87463, overlap = 121.5
PHY-3002 : Step(2358): len = 86931.9, overlap = 119
PHY-3002 : Step(2359): len = 86947.4, overlap = 108.5
PHY-3002 : Step(2360): len = 86938.9, overlap = 110.75
PHY-3002 : Step(2361): len = 87382.4, overlap = 110.75
PHY-3002 : Step(2362): len = 87854.1, overlap = 113
PHY-3002 : Step(2363): len = 87817.9, overlap = 110.5
PHY-3002 : Step(2364): len = 87532.7, overlap = 112.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000246366
PHY-3002 : Step(2365): len = 88107.8, overlap = 112.25
PHY-3002 : Step(2366): len = 88521, overlap = 112.25
PHY-3002 : Step(2367): len = 88713.1, overlap = 112.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000438271
PHY-3002 : Step(2368): len = 88968.6, overlap = 112.25
PHY-3002 : Step(2369): len = 89592.4, overlap = 110
PHY-3002 : Step(2370): len = 90216, overlap = 109.5
PHY-3002 : Step(2371): len = 90302.8, overlap = 109.25
PHY-3002 : Step(2372): len = 90377.9, overlap = 108.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019875s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (314.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.946612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.27737e-06
PHY-3002 : Step(2373): len = 114032, overlap = 50
PHY-3002 : Step(2374): len = 112300, overlap = 51.5
PHY-3002 : Step(2375): len = 110718, overlap = 51.5
PHY-3002 : Step(2376): len = 110212, overlap = 49.5
PHY-3002 : Step(2377): len = 109004, overlap = 50.5
PHY-3002 : Step(2378): len = 107664, overlap = 51.75
PHY-3002 : Step(2379): len = 106475, overlap = 53
PHY-3002 : Step(2380): len = 106053, overlap = 53.75
PHY-3002 : Step(2381): len = 105350, overlap = 53.75
PHY-3002 : Step(2382): len = 105225, overlap = 53.75
PHY-3002 : Step(2383): len = 104901, overlap = 53.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.55475e-06
PHY-3002 : Step(2384): len = 104922, overlap = 53.75
PHY-3002 : Step(2385): len = 104938, overlap = 54.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.71095e-05
PHY-3002 : Step(2386): len = 105160, overlap = 55.75
PHY-3002 : Step(2387): len = 105297, overlap = 55.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.97905e-05
PHY-3002 : Step(2388): len = 105869, overlap = 53
PHY-3002 : Step(2389): len = 106526, overlap = 52
PHY-3002 : Step(2390): len = 107574, overlap = 48.25
PHY-3002 : Step(2391): len = 107453, overlap = 47.75
PHY-3002 : Step(2392): len = 107440, overlap = 47.75
PHY-3002 : Step(2393): len = 107551, overlap = 47.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.95811e-05
PHY-3002 : Step(2394): len = 108129, overlap = 47.25
PHY-3002 : Step(2395): len = 109485, overlap = 45.25
PHY-3002 : Step(2396): len = 110530, overlap = 43.5
PHY-3002 : Step(2397): len = 110415, overlap = 41
PHY-3002 : Step(2398): len = 110480, overlap = 40.5
PHY-3002 : Step(2399): len = 110597, overlap = 39.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.946612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.38118e-05
PHY-3002 : Step(2400): len = 110473, overlap = 65.5
PHY-3002 : Step(2401): len = 110882, overlap = 62.25
PHY-3002 : Step(2402): len = 111387, overlap = 60.75
PHY-3002 : Step(2403): len = 111441, overlap = 59.5
PHY-3002 : Step(2404): len = 111296, overlap = 59.5
PHY-3002 : Step(2405): len = 111478, overlap = 58.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.74377e-05
PHY-3002 : Step(2406): len = 111785, overlap = 56.75
PHY-3002 : Step(2407): len = 114087, overlap = 45.75
PHY-3002 : Step(2408): len = 114897, overlap = 43.75
PHY-3002 : Step(2409): len = 114742, overlap = 43
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.48753e-05
PHY-3002 : Step(2410): len = 115492, overlap = 43
PHY-3002 : Step(2411): len = 116559, overlap = 41.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000109751
PHY-3002 : Step(2412): len = 116571, overlap = 39.75
PHY-3002 : Step(2413): len = 118394, overlap = 33.75
PHY-3002 : Step(2414): len = 119245, overlap = 31.25
PHY-3002 : Step(2415): len = 119159, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.229302s wall, 0.343750s user + 0.171875s system = 0.515625s CPU (224.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.946612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000291539
PHY-3002 : Step(2416): len = 128729, overlap = 7.75
PHY-3002 : Step(2417): len = 127091, overlap = 13.5
PHY-3002 : Step(2418): len = 125745, overlap = 18
PHY-3002 : Step(2419): len = 124908, overlap = 22.25
PHY-3002 : Step(2420): len = 124434, overlap = 23.25
PHY-3002 : Step(2421): len = 124190, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000583078
PHY-3002 : Step(2422): len = 124542, overlap = 24.25
PHY-3002 : Step(2423): len = 124659, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00116616
PHY-3002 : Step(2424): len = 124693, overlap = 23.75
PHY-3002 : Step(2425): len = 124760, overlap = 22.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015001s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.2%)

PHY-3001 : Legalized: Len = 128184, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : 14 instances has been re-located, deltaX = 14, deltaY = 9.
PHY-3001 : Final: Len = 128354, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 434192, over cnt = 107(0%), over = 135, worst = 4
PHY-1002 : len = 434504, over cnt = 71(0%), over = 90, worst = 4
PHY-1002 : len = 434248, over cnt = 42(0%), over = 50, worst = 4
PHY-1002 : len = 432880, over cnt = 18(0%), over = 20, worst = 2
PHY-1002 : len = 401704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.008395s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (105.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 931 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1005 instances, 888 slices, 62 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 10220, tnet num: 2118, tinst num: 1005, tnode num: 11196, tedge num: 17661.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 54 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2118 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.370511s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (109.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 130248
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.945633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2426): len = 129875, overlap = 0
PHY-3002 : Step(2427): len = 129875, overlap = 0
PHY-3002 : Step(2428): len = 129740, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006068s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (257.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.945633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.87528e-05
PHY-3002 : Step(2429): len = 129763, overlap = 0
PHY-3002 : Step(2430): len = 129763, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.945633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.07197e-05
PHY-3002 : Step(2431): len = 129720, overlap = 1.5
PHY-3002 : Step(2432): len = 129720, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044657s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (209.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.945633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000105734
PHY-3002 : Step(2433): len = 129831, overlap = 1.5
PHY-3002 : Step(2434): len = 129803, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009015s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (346.6%)

PHY-3001 : Legalized: Len = 129825, Over = 0
PHY-3001 : Final: Len = 129825, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  13.538772s wall, 27.625000s user + 6.312500s system = 33.937500s CPU (250.7%)

RUN-1004 : used memory is 759 MB, reserved memory is 827 MB, peak memory is 1178 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 730 to 589
PHY-1001 : Pin misalignment score is improved from 589 to 583
PHY-1001 : Pin misalignment score is improved from 583 to 583
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1007 instances
RUN-1001 : 448 mslices, 440 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2120 nets
RUN-1001 : 1527 nets have 2 pins
RUN-1001 : 345 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 83 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 430472, over cnt = 110(0%), over = 136, worst = 4
PHY-1002 : len = 430808, over cnt = 73(0%), over = 90, worst = 4
PHY-1002 : len = 430528, over cnt = 50(0%), over = 57, worst = 4
PHY-1002 : len = 428344, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 404984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.251094s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (101.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 324 to 26
PHY-1001 : End pin swap;  0.061033s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.4%)

PHY-1001 : End global routing;  3.554257s wall, 3.546875s user + 0.031250s system = 3.578125s CPU (100.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net n60_gclk_net will be merged with clock n60
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 1.201081s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 656584, over cnt = 105(0%), over = 106, worst = 2
PHY-1001 : End Routed; 14.245391s wall, 16.750000s user + 0.406250s system = 17.156250s CPU (120.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 652968, over cnt = 40(0%), over = 40, worst = 1
PHY-1001 : End DR Iter 1; 0.309822s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (95.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 652264, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.097059s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (112.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 652040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 652040
PHY-1001 : End DR Iter 3; 0.055254s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net n60_gclk_net will be merged with clock n60
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  19.045780s wall, 21.390625s user + 0.609375s system = 22.000000s CPU (115.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  23.065952s wall, 25.406250s user + 0.640625s system = 26.046875s CPU (112.9%)

RUN-1004 : used memory is 759 MB, reserved memory is 827 MB, peak memory is 1178 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1689   out of  19600    8.62%
#reg                  262   out of  19600    1.34%
#le                  1758
  #lut only          1496   out of   1758   85.10%
  #reg only            69   out of   1758    3.92%
  #lut&reg            193   out of   1758   10.98%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.053056s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (99.4%)

RUN-1004 : used memory is 759 MB, reserved memory is 827 MB, peak memory is 1178 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 10220, tnet num: 2118, tinst num: 1005, tnode num: 11196, tedge num: 17661.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 54 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net n60_gclk_net will be merged with clock n60
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2118 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 9, clk_num = 5.
TMR-5009 WARNING: There are(is) 5 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.348004s wall, 1.281250s user + 0.078125s system = 1.359375s CPU (100.8%)

RUN-1004 : used memory is 1062 MB, reserved memory is 1130 MB, peak memory is 1178 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1007
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2120, pip num: 30791
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1929 valid insts, and 80016 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.531239s wall, 34.250000s user + 0.187500s system = 34.437500s CPU (622.6%)

RUN-1004 : used memory is 1066 MB, reserved memory is 1134 MB, peak memory is 1178 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  1.925316s wall, 1.859375s user + 0.078125s system = 1.937500s CPU (100.6%)

RUN-1004 : used memory is 1151 MB, reserved memory is 1217 MB, peak memory is 1178 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.067273s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (3.3%)

RUN-1004 : used memory is 1180 MB, reserved memory is 1247 MB, peak memory is 1181 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.574285s wall, 2.187500s user + 0.171875s system = 2.359375s CPU (24.6%)

RUN-1004 : used memory is 1122 MB, reserved memory is 1188 MB, peak memory is 1181 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-5007 WARNING: using initial value of 'ini_h' since it is never assigned in top.v(80)
HDL-5007 WARNING: using initial value of 'ini_v' since it is never assigned in top.v(81)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4364/188 useful/useless nets, 4027/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 937 distributor mux.
SYN-1016 : Merged 3329 instances.
SYN-1015 : Optimize round 1, 4579 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4786/190 useful/useless nets, 4460/2140 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2223 better
SYN-1014 : Optimize round 3
SYN-1032 : 4785/0 useful/useless nets, 4459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.579838s wall, 1.562500s user + 0.046875s system = 1.609375s CPU (101.9%)

RUN-1004 : used memory is 795 MB, reserved memory is 860 MB, peak memory is 1181 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3563
  #and               1956
  #nand                 0
  #or                 583
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                289
  #bufif1               1
  #MX21               514
  #FADD                 0
  #DFF                220
  #LATCH                0
#MACRO_ADD             55
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            597

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3342   |220    |296    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5431/0 useful/useless nets, 4849/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5214/0 useful/useless nets, 4632/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7489/0 useful/useless nets, 6974/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5503/0 useful/useless nets, 5005/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 51 macro adder
SYN-1032 : 8090/23 useful/useless nets, 7592/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 27855, tnet num: 8089, tinst num: 7576, tnode num: 31286, tedge num: 41853.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8089 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1049 (3.81), #lev = 25 (4.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6625 instances into 956 LUTs, name keeping = 36%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2391/1 useful/useless nets, 1894/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2388/0 useful/useless nets, 1891/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 19 carry chain into lslice
SYN-4007 : Packing 361 adder to BLE ...
SYN-4008 : Packed 361 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 951 LUT to BLE ...
SYN-4008 : Packed 951 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 35 SEQ (967 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 796 single LUT's are left
SYN-4006 : 68 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1019/1392 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1535   out of  19600    7.83%
#reg                  229   out of  19600    1.17%
#le                  1592
  #lut only          1363   out of   1592   85.62%
  #reg only            57   out of   1592    3.58%
  #lut&reg            172   out of   1592   10.80%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1592  |1535  |229   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  3.665052s wall, 3.531250s user + 0.156250s system = 3.687500s CPU (100.6%)

RUN-1004 : used memory is 795 MB, reserved memory is 859 MB, peak memory is 1181 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (97 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 917 instances
RUN-1001 : 400 mslices, 399 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1929 nets
RUN-1001 : 1359 nets have 2 pins
RUN-1001 : 337 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 74 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 915 instances, 799 slices, 50 macros(258 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9526, tnet num: 1927, tinst num: 915, tnode num: 10421, tedge num: 16443.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1927 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.238210s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (104.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 590296
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.951082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2435): len = 478627, overlap = 139.5
PHY-3002 : Step(2436): len = 438797, overlap = 139.5
PHY-3002 : Step(2437): len = 413595, overlap = 139.5
PHY-3002 : Step(2438): len = 393979, overlap = 135
PHY-3002 : Step(2439): len = 377639, overlap = 135
PHY-3002 : Step(2440): len = 361843, overlap = 137.25
PHY-3002 : Step(2441): len = 349178, overlap = 135
PHY-3002 : Step(2442): len = 335752, overlap = 135
PHY-3002 : Step(2443): len = 324645, overlap = 137.25
PHY-3002 : Step(2444): len = 312952, overlap = 137.25
PHY-3002 : Step(2445): len = 303176, overlap = 137.25
PHY-3002 : Step(2446): len = 292199, overlap = 137.25
PHY-3002 : Step(2447): len = 282681, overlap = 137.25
PHY-3002 : Step(2448): len = 272830, overlap = 137.25
PHY-3002 : Step(2449): len = 263936, overlap = 137.25
PHY-3002 : Step(2450): len = 255054, overlap = 137.25
PHY-3002 : Step(2451): len = 246686, overlap = 137.25
PHY-3002 : Step(2452): len = 238025, overlap = 137.25
PHY-3002 : Step(2453): len = 229815, overlap = 137.5
PHY-3002 : Step(2454): len = 221364, overlap = 137.5
PHY-3002 : Step(2455): len = 213345, overlap = 137.5
PHY-3002 : Step(2456): len = 205225, overlap = 137.75
PHY-3002 : Step(2457): len = 197364, overlap = 137.25
PHY-3002 : Step(2458): len = 189529, overlap = 139.5
PHY-3002 : Step(2459): len = 182505, overlap = 142
PHY-3002 : Step(2460): len = 175977, overlap = 145.5
PHY-3002 : Step(2461): len = 169338, overlap = 147.5
PHY-3002 : Step(2462): len = 162947, overlap = 148
PHY-3002 : Step(2463): len = 156519, overlap = 148.75
PHY-3002 : Step(2464): len = 150268, overlap = 150.25
PHY-3002 : Step(2465): len = 144078, overlap = 151
PHY-3002 : Step(2466): len = 137347, overlap = 151.5
PHY-3002 : Step(2467): len = 130264, overlap = 151.5
PHY-3002 : Step(2468): len = 124808, overlap = 151.25
PHY-3002 : Step(2469): len = 119961, overlap = 151.5
PHY-3002 : Step(2470): len = 113377, overlap = 152.25
PHY-3002 : Step(2471): len = 108298, overlap = 151
PHY-3002 : Step(2472): len = 102972, overlap = 153.5
PHY-3002 : Step(2473): len = 96727.3, overlap = 154.75
PHY-3002 : Step(2474): len = 91405.8, overlap = 156.75
PHY-3002 : Step(2475): len = 86828.5, overlap = 160.5
PHY-3002 : Step(2476): len = 81539.6, overlap = 166.25
PHY-3002 : Step(2477): len = 73708.7, overlap = 178
PHY-3002 : Step(2478): len = 70061.3, overlap = 180.5
PHY-3002 : Step(2479): len = 66295.3, overlap = 183.5
PHY-3002 : Step(2480): len = 58137.8, overlap = 191.75
PHY-3002 : Step(2481): len = 54138.7, overlap = 196.5
PHY-3002 : Step(2482): len = 52499.4, overlap = 199
PHY-3002 : Step(2483): len = 42939.9, overlap = 206.5
PHY-3002 : Step(2484): len = 42536.6, overlap = 206.75
PHY-3002 : Step(2485): len = 41249.7, overlap = 204.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.50277e-06
PHY-3002 : Step(2486): len = 42371.8, overlap = 205.5
PHY-3002 : Step(2487): len = 57142.3, overlap = 204.75
PHY-3002 : Step(2488): len = 67229.1, overlap = 199
PHY-3002 : Step(2489): len = 61084.7, overlap = 203.25
PHY-3002 : Step(2490): len = 57926, overlap = 196.75
PHY-3002 : Step(2491): len = 56394.9, overlap = 195.5
PHY-3002 : Step(2492): len = 56283.8, overlap = 193
PHY-3002 : Step(2493): len = 57345.4, overlap = 197
PHY-3002 : Step(2494): len = 57191.9, overlap = 188
PHY-3002 : Step(2495): len = 56624.5, overlap = 187.75
PHY-3002 : Step(2496): len = 55603.6, overlap = 188
PHY-3002 : Step(2497): len = 54639.9, overlap = 186
PHY-3002 : Step(2498): len = 53604, overlap = 189.75
PHY-3002 : Step(2499): len = 52479.8, overlap = 186.75
PHY-3002 : Step(2500): len = 51203.3, overlap = 188.5
PHY-3002 : Step(2501): len = 50315.2, overlap = 187.5
PHY-3002 : Step(2502): len = 50342.8, overlap = 187
PHY-3002 : Step(2503): len = 50340.6, overlap = 186
PHY-3002 : Step(2504): len = 49697.1, overlap = 185.5
PHY-3002 : Step(2505): len = 49040.8, overlap = 187.75
PHY-3002 : Step(2506): len = 48520.1, overlap = 186.25
PHY-3002 : Step(2507): len = 48491.4, overlap = 185.75
PHY-3002 : Step(2508): len = 47916.7, overlap = 187
PHY-3002 : Step(2509): len = 46958.7, overlap = 186.5
PHY-3002 : Step(2510): len = 46435.4, overlap = 188.25
PHY-3002 : Step(2511): len = 46104.4, overlap = 187.75
PHY-3002 : Step(2512): len = 45930.2, overlap = 188.25
PHY-3002 : Step(2513): len = 45775.8, overlap = 177.25
PHY-3002 : Step(2514): len = 45819.4, overlap = 168.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.00555e-06
PHY-3002 : Step(2515): len = 49163.4, overlap = 166
PHY-3002 : Step(2516): len = 50647, overlap = 170.25
PHY-3002 : Step(2517): len = 50306.3, overlap = 167.25
PHY-3002 : Step(2518): len = 50116.9, overlap = 166.5
PHY-3002 : Step(2519): len = 50512.2, overlap = 165.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.01109e-06
PHY-3002 : Step(2520): len = 53896.3, overlap = 165.25
PHY-3002 : Step(2521): len = 56139.7, overlap = 167.25
PHY-3002 : Step(2522): len = 56841.4, overlap = 159.75
PHY-3002 : Step(2523): len = 57489.9, overlap = 154.25
PHY-3002 : Step(2524): len = 58191.9, overlap = 148.75
PHY-3002 : Step(2525): len = 57889.8, overlap = 147.25
PHY-3002 : Step(2526): len = 57808.8, overlap = 144.5
PHY-3002 : Step(2527): len = 57279.1, overlap = 144.25
PHY-3002 : Step(2528): len = 56718, overlap = 146.5
PHY-3002 : Step(2529): len = 56595, overlap = 146.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.20023e-05
PHY-3002 : Step(2530): len = 60195.6, overlap = 149.25
PHY-3002 : Step(2531): len = 62629.8, overlap = 155.25
PHY-3002 : Step(2532): len = 64085, overlap = 151.5
PHY-3002 : Step(2533): len = 65117.8, overlap = 152.25
PHY-3002 : Step(2534): len = 65795.7, overlap = 152.25
PHY-3002 : Step(2535): len = 65520.2, overlap = 152
PHY-3002 : Step(2536): len = 65204.6, overlap = 154.75
PHY-3002 : Step(2537): len = 64632.8, overlap = 157.25
PHY-3002 : Step(2538): len = 63898.2, overlap = 153.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.40046e-05
PHY-3002 : Step(2539): len = 67515.5, overlap = 153.75
PHY-3002 : Step(2540): len = 69837.6, overlap = 149.5
PHY-3002 : Step(2541): len = 70615.6, overlap = 143.5
PHY-3002 : Step(2542): len = 70528.4, overlap = 148.25
PHY-3002 : Step(2543): len = 70251, overlap = 150.25
PHY-3002 : Step(2544): len = 70024.3, overlap = 150.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.72718e-05
PHY-3002 : Step(2545): len = 72159.8, overlap = 148.5
PHY-3002 : Step(2546): len = 73897.3, overlap = 137.25
PHY-3002 : Step(2547): len = 74634, overlap = 137.25
PHY-3002 : Step(2548): len = 74801.9, overlap = 132.5
PHY-3002 : Step(2549): len = 74883.4, overlap = 132.25
PHY-3002 : Step(2550): len = 74829.2, overlap = 134.5
PHY-3002 : Step(2551): len = 74562.2, overlap = 132.25
PHY-3002 : Step(2552): len = 74020.9, overlap = 144
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.45436e-05
PHY-3002 : Step(2553): len = 75316.2, overlap = 132.75
PHY-3002 : Step(2554): len = 76536, overlap = 125.75
PHY-3002 : Step(2555): len = 76932.2, overlap = 128
PHY-3002 : Step(2556): len = 77280.1, overlap = 128
PHY-3002 : Step(2557): len = 77450.3, overlap = 127.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000183886
PHY-3002 : Step(2558): len = 77991.7, overlap = 127.75
PHY-3002 : Step(2559): len = 78460.4, overlap = 132
PHY-3002 : Step(2560): len = 78947.8, overlap = 131.75
PHY-3002 : Step(2561): len = 80474.6, overlap = 128.5
PHY-3002 : Step(2562): len = 81395.7, overlap = 123.5
PHY-3002 : Step(2563): len = 81348.8, overlap = 128
PHY-3002 : Step(2564): len = 81155.9, overlap = 130.25
PHY-3002 : Step(2565): len = 80895.7, overlap = 128
PHY-3002 : Step(2566): len = 80728.7, overlap = 130.25
PHY-3002 : Step(2567): len = 80549.6, overlap = 127.25
PHY-3002 : Step(2568): len = 80603.6, overlap = 129.5
PHY-3002 : Step(2569): len = 80642, overlap = 125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000312276
PHY-3002 : Step(2570): len = 80918.9, overlap = 124.75
PHY-3002 : Step(2571): len = 81297.7, overlap = 124.5
PHY-3002 : Step(2572): len = 81824, overlap = 124.25
PHY-3002 : Step(2573): len = 81821.1, overlap = 126.5
PHY-3002 : Step(2574): len = 81819.1, overlap = 128.25
PHY-3002 : Step(2575): len = 81868.9, overlap = 127.5
PHY-3002 : Step(2576): len = 82193.5, overlap = 122
PHY-3002 : Step(2577): len = 82371, overlap = 122
PHY-3002 : Step(2578): len = 82509, overlap = 122
PHY-3002 : Step(2579): len = 82764.6, overlap = 121.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000422998
PHY-3002 : Step(2580): len = 82883.8, overlap = 119.75
PHY-3002 : Step(2581): len = 83034.5, overlap = 119.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00050509
PHY-3002 : Step(2582): len = 83109.5, overlap = 119.75
PHY-3002 : Step(2583): len = 83526.7, overlap = 118.75
PHY-3002 : Step(2584): len = 85285.4, overlap = 114.25
PHY-3002 : Step(2585): len = 85657.3, overlap = 114
PHY-3002 : Step(2586): len = 85556.5, overlap = 114
PHY-3002 : Step(2587): len = 85659.9, overlap = 114
PHY-3002 : Step(2588): len = 85761.8, overlap = 113.5
PHY-3002 : Step(2589): len = 85986.6, overlap = 114
PHY-3002 : Step(2590): len = 86195.3, overlap = 113.5
PHY-3002 : Step(2591): len = 86380.2, overlap = 109
PHY-3002 : Step(2592): len = 86550.1, overlap = 109
PHY-3002 : Step(2593): len = 86965.7, overlap = 112
PHY-3002 : Step(2594): len = 87044.6, overlap = 111.25
PHY-3002 : Step(2595): len = 87199.8, overlap = 111
PHY-3002 : Step(2596): len = 87313.6, overlap = 106.5
PHY-3002 : Step(2597): len = 87599.5, overlap = 105.75
PHY-3002 : Step(2598): len = 87782.6, overlap = 101.25
PHY-3002 : Step(2599): len = 88106.3, overlap = 103
PHY-3002 : Step(2600): len = 88227.2, overlap = 102.5
PHY-3002 : Step(2601): len = 88416.3, overlap = 102.25
PHY-3002 : Step(2602): len = 88501.9, overlap = 102
PHY-3002 : Step(2603): len = 88653.3, overlap = 104.5
PHY-3002 : Step(2604): len = 88698.6, overlap = 104.5
PHY-3002 : Step(2605): len = 88808.8, overlap = 104.25
PHY-3002 : Step(2606): len = 88850.3, overlap = 104.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000849859
PHY-3002 : Step(2607): len = 88957.6, overlap = 104
PHY-3002 : Step(2608): len = 89292.9, overlap = 103.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00111643
PHY-3002 : Step(2609): len = 89318.4, overlap = 103.5
PHY-3002 : Step(2610): len = 89380.1, overlap = 103.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018134s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.951082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73203e-06
PHY-3002 : Step(2611): len = 103948, overlap = 55.75
PHY-3002 : Step(2612): len = 101795, overlap = 57
PHY-3002 : Step(2613): len = 100079, overlap = 59
PHY-3002 : Step(2614): len = 99499.4, overlap = 58.5
PHY-3002 : Step(2615): len = 99113.3, overlap = 58.5
PHY-3002 : Step(2616): len = 98172.1, overlap = 59.25
PHY-3002 : Step(2617): len = 97488.5, overlap = 59
PHY-3002 : Step(2618): len = 97293.9, overlap = 59.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.46407e-06
PHY-3002 : Step(2619): len = 97214.9, overlap = 59
PHY-3002 : Step(2620): len = 97250.9, overlap = 59.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49281e-05
PHY-3002 : Step(2621): len = 97149.4, overlap = 59.25
PHY-3002 : Step(2622): len = 97403.6, overlap = 59.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.18521e-05
PHY-3002 : Step(2623): len = 97200.1, overlap = 59.25
PHY-3002 : Step(2624): len = 98308.1, overlap = 59
PHY-3002 : Step(2625): len = 99219.4, overlap = 57.5
PHY-3002 : Step(2626): len = 99072.7, overlap = 58
PHY-3002 : Step(2627): len = 98845.7, overlap = 56.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.37041e-05
PHY-3002 : Step(2628): len = 98762.4, overlap = 55.25
PHY-3002 : Step(2629): len = 99059.4, overlap = 53.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.94466e-05
PHY-3002 : Step(2630): len = 99299.4, overlap = 52
PHY-3002 : Step(2631): len = 100553, overlap = 52.75
PHY-3002 : Step(2632): len = 102844, overlap = 45.25
PHY-3002 : Step(2633): len = 103518, overlap = 43.5
PHY-3002 : Step(2634): len = 104467, overlap = 40.75
PHY-3002 : Step(2635): len = 106260, overlap = 34.75
PHY-3002 : Step(2636): len = 106417, overlap = 32.75
PHY-3002 : Step(2637): len = 106320, overlap = 31.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000138893
PHY-3002 : Step(2638): len = 106665, overlap = 29.5
PHY-3002 : Step(2639): len = 107907, overlap = 26.25
PHY-3002 : Step(2640): len = 108175, overlap = 24.75
PHY-3002 : Step(2641): len = 108114, overlap = 24.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000277786
PHY-3002 : Step(2642): len = 108491, overlap = 24.5
PHY-3002 : Step(2643): len = 109239, overlap = 24
PHY-3002 : Step(2644): len = 109591, overlap = 22.75
PHY-3002 : Step(2645): len = 109703, overlap = 21.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.951082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.80505e-05
PHY-3002 : Step(2646): len = 109613, overlap = 40.5
PHY-3002 : Step(2647): len = 109272, overlap = 37.75
PHY-3002 : Step(2648): len = 109120, overlap = 37
PHY-3002 : Step(2649): len = 108946, overlap = 35.25
PHY-3002 : Step(2650): len = 108756, overlap = 36.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.6101e-05
PHY-3002 : Step(2651): len = 109775, overlap = 35.25
PHY-3002 : Step(2652): len = 110231, overlap = 32.25
PHY-3002 : Step(2653): len = 110716, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000152202
PHY-3002 : Step(2654): len = 111472, overlap = 29.5
PHY-3002 : Step(2655): len = 112111, overlap = 28
PHY-3002 : Step(2656): len = 112331, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.265334s wall, 0.328125s user + 0.218750s system = 0.546875s CPU (206.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.951082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000497507
PHY-3002 : Step(2657): len = 120797, overlap = 2.75
PHY-3002 : Step(2658): len = 119126, overlap = 6.25
PHY-3002 : Step(2659): len = 117188, overlap = 13
PHY-3002 : Step(2660): len = 116329, overlap = 18.75
PHY-3002 : Step(2661): len = 116125, overlap = 19.25
PHY-3002 : Step(2662): len = 115724, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000995013
PHY-3002 : Step(2663): len = 115993, overlap = 20.5
PHY-3002 : Step(2664): len = 115993, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00199003
PHY-3002 : Step(2665): len = 116122, overlap = 20.25
PHY-3002 : Step(2666): len = 116244, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010624s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.1%)

PHY-3001 : Legalized: Len = 118824, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 118856, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 447656, over cnt = 57(0%), over = 68, worst = 2
PHY-1002 : len = 447880, over cnt = 36(0%), over = 39, worst = 2
PHY-1002 : len = 446856, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 444864, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 414960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.753584s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (99.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 858 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 931 instances, 815 slices, 50 macros(258 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9682, tnet num: 1943, tinst num: 931, tnode num: 10621, tedge num: 16639.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1943 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.258051s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (96.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 121775
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.950102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2667): len = 121282, overlap = 0
PHY-3002 : Step(2668): len = 121282, overlap = 0
PHY-3002 : Step(2669): len = 120677, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004607s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (339.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.950102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000201093
PHY-3002 : Step(2670): len = 120738, overlap = 0
PHY-3002 : Step(2671): len = 120738, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.950102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.45095e-05
PHY-3002 : Step(2672): len = 120687, overlap = 1.25
PHY-3002 : Step(2673): len = 120687, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039144s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (199.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.950102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000190124
PHY-3002 : Step(2674): len = 120844, overlap = 1.25
PHY-3002 : Step(2675): len = 120844, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007468s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 121036, Over = 0
PHY-3001 : Final: Len = 121036, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  15.017904s wall, 29.906250s user + 6.796875s system = 36.703125s CPU (244.4%)

RUN-1004 : used memory is 794 MB, reserved memory is 858 MB, peak memory is 1181 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 720 to 574
PHY-1001 : Pin misalignment score is improved from 574 to 571
PHY-1001 : Pin misalignment score is improved from 571 to 570
PHY-1001 : Pin misalignment score is improved from 570 to 570
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 933 instances
RUN-1001 : 406 mslices, 409 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1945 nets
RUN-1001 : 1349 nets have 2 pins
RUN-1001 : 333 nets have [3 - 5] pins
RUN-1001 : 90 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 83 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 449720, over cnt = 60(0%), over = 71, worst = 2
PHY-1002 : len = 449896, over cnt = 41(0%), over = 45, worst = 2
PHY-1002 : len = 448728, over cnt = 20(0%), over = 23, worst = 2
PHY-1002 : len = 448560, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 415792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.899262s wall, 0.953125s user + 0.046875s system = 1.000000s CPU (111.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 299 to 20
PHY-1001 : End pin swap;  0.041613s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (150.2%)

PHY-1001 : End global routing;  2.374345s wall, 2.453125s user + 0.046875s system = 2.500000s CPU (105.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.466498s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (103.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 631560, over cnt = 85(0%), over = 85, worst = 1
PHY-1001 : End Routed; 10.524979s wall, 12.421875s user + 0.296875s system = 12.718750s CPU (120.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 627824, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.286419s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (114.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 627480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.066140s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (118.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 627472, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 627472
PHY-1001 : End DR Iter 3; 0.030337s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.159929s wall, 15.875000s user + 0.593750s system = 16.468750s CPU (116.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.896286s wall, 18.687500s user + 0.656250s system = 19.343750s CPU (114.5%)

RUN-1004 : used memory is 789 MB, reserved memory is 853 MB, peak memory is 1181 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1559   out of  19600    7.95%
#reg                  239   out of  19600    1.22%
#le                  1620
  #lut only          1381   out of   1620   85.25%
  #reg only            61   out of   1620    3.77%
  #lut&reg            178   out of   1620   10.99%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.010355s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (99.0%)

RUN-1004 : used memory is 789 MB, reserved memory is 853 MB, peak memory is 1181 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9682, tnet num: 1943, tinst num: 931, tnode num: 10621, tedge num: 16639.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1943 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.330211s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (103.4%)

RUN-1004 : used memory is 1092 MB, reserved memory is 1156 MB, peak memory is 1181 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 933
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1945, pip num: 29696
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1844 valid insts, and 76058 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.298822s wall, 32.125000s user + 0.046875s system = 32.171875s CPU (607.2%)

RUN-1004 : used memory is 1096 MB, reserved memory is 1160 MB, peak memory is 1181 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  1.738489s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (99.8%)

RUN-1004 : used memory is 1163 MB, reserved memory is 1228 MB, peak memory is 1181 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.113772s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (2.9%)

RUN-1004 : used memory is 1193 MB, reserved memory is 1258 MB, peak memory is 1193 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.422930s wall, 2.000000s user + 0.109375s system = 2.109375s CPU (22.4%)

RUN-1004 : used memory is 1136 MB, reserved memory is 1200 MB, peak memory is 1193 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-5007 WARNING: using initial value of 'ini_h' since it is never assigned in top.v(80)
HDL-5007 WARNING: using initial value of 'ini_v' since it is never assigned in top.v(81)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4364/188 useful/useless nets, 4027/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 937 distributor mux.
SYN-1016 : Merged 3329 instances.
SYN-1015 : Optimize round 1, 4579 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4786/190 useful/useless nets, 4460/2140 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2223 better
SYN-1014 : Optimize round 3
SYN-1032 : 4785/0 useful/useless nets, 4459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.501892s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (98.8%)

RUN-1004 : used memory is 813 MB, reserved memory is 878 MB, peak memory is 1193 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3563
  #and               1956
  #nand                 0
  #or                 583
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                289
  #bufif1               1
  #MX21               514
  #FADD                 0
  #DFF                220
  #LATCH                0
#MACRO_ADD             55
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            597

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3342   |220    |296    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5431/0 useful/useless nets, 4849/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5214/0 useful/useless nets, 4632/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7489/0 useful/useless nets, 6974/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5503/0 useful/useless nets, 5005/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 51 macro adder
SYN-1032 : 8090/23 useful/useless nets, 7592/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 27855, tnet num: 8089, tinst num: 7576, tnode num: 31286, tedge num: 41853.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8089 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1049 (3.81), #lev = 25 (4.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6625 instances into 956 LUTs, name keeping = 36%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2391/1 useful/useless nets, 1894/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2388/0 useful/useless nets, 1891/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 19 carry chain into lslice
SYN-4007 : Packing 361 adder to BLE ...
SYN-4008 : Packed 361 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 951 LUT to BLE ...
SYN-4008 : Packed 951 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 35 SEQ (967 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 796 single LUT's are left
SYN-4006 : 68 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1019/1392 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1535   out of  19600    7.83%
#reg                  229   out of  19600    1.17%
#le                  1592
  #lut only          1363   out of   1592   85.62%
  #reg only            57   out of   1592    3.58%
  #lut&reg            172   out of   1592   10.80%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1592  |1535  |229   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  3.687119s wall, 3.593750s user + 0.031250s system = 3.625000s CPU (98.3%)

RUN-1004 : used memory is 811 MB, reserved memory is 875 MB, peak memory is 1193 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.003086s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (99.7%)

RUN-1004 : used memory is 811 MB, reserved memory is 875 MB, peak memory is 1193 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (97 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 917 instances
RUN-1001 : 400 mslices, 399 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1929 nets
RUN-1001 : 1359 nets have 2 pins
RUN-1001 : 337 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 74 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 915 instances, 799 slices, 50 macros(258 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9526, tnet num: 1927, tinst num: 915, tnode num: 10421, tedge num: 16443.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1927 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.229838s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 590296
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.951082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2676): len = 478627, overlap = 139.5
PHY-3002 : Step(2677): len = 438797, overlap = 139.5
PHY-3002 : Step(2678): len = 413595, overlap = 139.5
PHY-3002 : Step(2679): len = 393979, overlap = 135
PHY-3002 : Step(2680): len = 377639, overlap = 135
PHY-3002 : Step(2681): len = 361843, overlap = 137.25
PHY-3002 : Step(2682): len = 349178, overlap = 135
PHY-3002 : Step(2683): len = 335752, overlap = 135
PHY-3002 : Step(2684): len = 324645, overlap = 137.25
PHY-3002 : Step(2685): len = 312952, overlap = 137.25
PHY-3002 : Step(2686): len = 303176, overlap = 137.25
PHY-3002 : Step(2687): len = 292199, overlap = 137.25
PHY-3002 : Step(2688): len = 282681, overlap = 137.25
PHY-3002 : Step(2689): len = 272830, overlap = 137.25
PHY-3002 : Step(2690): len = 263936, overlap = 137.25
PHY-3002 : Step(2691): len = 255054, overlap = 137.25
PHY-3002 : Step(2692): len = 246686, overlap = 137.25
PHY-3002 : Step(2693): len = 238025, overlap = 137.25
PHY-3002 : Step(2694): len = 229815, overlap = 137.5
PHY-3002 : Step(2695): len = 221364, overlap = 137.5
PHY-3002 : Step(2696): len = 213345, overlap = 137.5
PHY-3002 : Step(2697): len = 205225, overlap = 137.75
PHY-3002 : Step(2698): len = 197364, overlap = 137.25
PHY-3002 : Step(2699): len = 189529, overlap = 139.5
PHY-3002 : Step(2700): len = 182505, overlap = 142
PHY-3002 : Step(2701): len = 175977, overlap = 145.5
PHY-3002 : Step(2702): len = 169338, overlap = 147.5
PHY-3002 : Step(2703): len = 162947, overlap = 148
PHY-3002 : Step(2704): len = 156519, overlap = 148.75
PHY-3002 : Step(2705): len = 150268, overlap = 150.25
PHY-3002 : Step(2706): len = 144078, overlap = 151
PHY-3002 : Step(2707): len = 137347, overlap = 151.5
PHY-3002 : Step(2708): len = 130264, overlap = 151.5
PHY-3002 : Step(2709): len = 124808, overlap = 151.25
PHY-3002 : Step(2710): len = 119961, overlap = 151.5
PHY-3002 : Step(2711): len = 113377, overlap = 152.25
PHY-3002 : Step(2712): len = 108298, overlap = 151
PHY-3002 : Step(2713): len = 102972, overlap = 153.5
PHY-3002 : Step(2714): len = 96727.3, overlap = 154.75
PHY-3002 : Step(2715): len = 91405.8, overlap = 156.75
PHY-3002 : Step(2716): len = 86828.5, overlap = 160.5
PHY-3002 : Step(2717): len = 81539.6, overlap = 166.25
PHY-3002 : Step(2718): len = 73708.7, overlap = 178
PHY-3002 : Step(2719): len = 70061.3, overlap = 180.5
PHY-3002 : Step(2720): len = 66295.3, overlap = 183.5
PHY-3002 : Step(2721): len = 58137.8, overlap = 191.75
PHY-3002 : Step(2722): len = 54138.7, overlap = 196.5
PHY-3002 : Step(2723): len = 52499.4, overlap = 199
PHY-3002 : Step(2724): len = 42939.9, overlap = 206.5
PHY-3002 : Step(2725): len = 42536.6, overlap = 206.75
PHY-3002 : Step(2726): len = 41249.7, overlap = 204.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.50277e-06
PHY-3002 : Step(2727): len = 42371.8, overlap = 205.5
PHY-3002 : Step(2728): len = 57142.3, overlap = 204.75
PHY-3002 : Step(2729): len = 67229.1, overlap = 199
PHY-3002 : Step(2730): len = 61084.7, overlap = 203.25
PHY-3002 : Step(2731): len = 57926, overlap = 196.75
PHY-3002 : Step(2732): len = 56394.9, overlap = 195.5
PHY-3002 : Step(2733): len = 56283.8, overlap = 193
PHY-3002 : Step(2734): len = 57345.4, overlap = 197
PHY-3002 : Step(2735): len = 57191.9, overlap = 188
PHY-3002 : Step(2736): len = 56624.5, overlap = 187.75
PHY-3002 : Step(2737): len = 55603.6, overlap = 188
PHY-3002 : Step(2738): len = 54639.9, overlap = 186
PHY-3002 : Step(2739): len = 53604, overlap = 189.75
PHY-3002 : Step(2740): len = 52479.8, overlap = 186.75
PHY-3002 : Step(2741): len = 51203.3, overlap = 188.5
PHY-3002 : Step(2742): len = 50315.2, overlap = 187.5
PHY-3002 : Step(2743): len = 50342.8, overlap = 187
PHY-3002 : Step(2744): len = 50340.6, overlap = 186
PHY-3002 : Step(2745): len = 49697.1, overlap = 185.5
PHY-3002 : Step(2746): len = 49040.8, overlap = 187.75
PHY-3002 : Step(2747): len = 48520.1, overlap = 186.25
PHY-3002 : Step(2748): len = 48491.4, overlap = 185.75
PHY-3002 : Step(2749): len = 47916.7, overlap = 187
PHY-3002 : Step(2750): len = 46958.7, overlap = 186.5
PHY-3002 : Step(2751): len = 46435.4, overlap = 188.25
PHY-3002 : Step(2752): len = 46104.4, overlap = 187.75
PHY-3002 : Step(2753): len = 45930.2, overlap = 188.25
PHY-3002 : Step(2754): len = 45775.8, overlap = 177.25
PHY-3002 : Step(2755): len = 45819.4, overlap = 168.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.00555e-06
PHY-3002 : Step(2756): len = 49163.4, overlap = 166
PHY-3002 : Step(2757): len = 50647, overlap = 170.25
PHY-3002 : Step(2758): len = 50306.3, overlap = 167.25
PHY-3002 : Step(2759): len = 50116.9, overlap = 166.5
PHY-3002 : Step(2760): len = 50512.2, overlap = 165.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.01109e-06
PHY-3002 : Step(2761): len = 53896.3, overlap = 165.25
PHY-3002 : Step(2762): len = 56139.7, overlap = 167.25
PHY-3002 : Step(2763): len = 56841.4, overlap = 159.75
PHY-3002 : Step(2764): len = 57489.9, overlap = 154.25
PHY-3002 : Step(2765): len = 58191.9, overlap = 148.75
PHY-3002 : Step(2766): len = 57889.8, overlap = 147.25
PHY-3002 : Step(2767): len = 57808.8, overlap = 144.5
PHY-3002 : Step(2768): len = 57279.1, overlap = 144.25
PHY-3002 : Step(2769): len = 56718, overlap = 146.5
PHY-3002 : Step(2770): len = 56595, overlap = 146.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.20023e-05
PHY-3002 : Step(2771): len = 60195.6, overlap = 149.25
PHY-3002 : Step(2772): len = 62629.8, overlap = 155.25
PHY-3002 : Step(2773): len = 64085, overlap = 151.5
PHY-3002 : Step(2774): len = 65117.8, overlap = 152.25
PHY-3002 : Step(2775): len = 65795.7, overlap = 152.25
PHY-3002 : Step(2776): len = 65520.2, overlap = 152
PHY-3002 : Step(2777): len = 65204.6, overlap = 154.75
PHY-3002 : Step(2778): len = 64632.8, overlap = 157.25
PHY-3002 : Step(2779): len = 63898.2, overlap = 153.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.40046e-05
PHY-3002 : Step(2780): len = 67515.5, overlap = 153.75
PHY-3002 : Step(2781): len = 69837.6, overlap = 149.5
PHY-3002 : Step(2782): len = 70615.6, overlap = 143.5
PHY-3002 : Step(2783): len = 70528.4, overlap = 148.25
PHY-3002 : Step(2784): len = 70251, overlap = 150.25
PHY-3002 : Step(2785): len = 70024.3, overlap = 150.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.72718e-05
PHY-3002 : Step(2786): len = 72159.8, overlap = 148.5
PHY-3002 : Step(2787): len = 73897.3, overlap = 137.25
PHY-3002 : Step(2788): len = 74634, overlap = 137.25
PHY-3002 : Step(2789): len = 74801.9, overlap = 132.5
PHY-3002 : Step(2790): len = 74883.4, overlap = 132.25
PHY-3002 : Step(2791): len = 74829.2, overlap = 134.5
PHY-3002 : Step(2792): len = 74562.2, overlap = 132.25
PHY-3002 : Step(2793): len = 74020.9, overlap = 144
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.45436e-05
PHY-3002 : Step(2794): len = 75316.2, overlap = 132.75
PHY-3002 : Step(2795): len = 76536, overlap = 125.75
PHY-3002 : Step(2796): len = 76932.2, overlap = 128
PHY-3002 : Step(2797): len = 77280.1, overlap = 128
PHY-3002 : Step(2798): len = 77450.3, overlap = 127.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000183886
PHY-3002 : Step(2799): len = 77991.7, overlap = 127.75
PHY-3002 : Step(2800): len = 78460.4, overlap = 132
PHY-3002 : Step(2801): len = 78947.8, overlap = 131.75
PHY-3002 : Step(2802): len = 80474.6, overlap = 128.5
PHY-3002 : Step(2803): len = 81395.7, overlap = 123.5
PHY-3002 : Step(2804): len = 81348.8, overlap = 128
PHY-3002 : Step(2805): len = 81155.9, overlap = 130.25
PHY-3002 : Step(2806): len = 80895.7, overlap = 128
PHY-3002 : Step(2807): len = 80728.7, overlap = 130.25
PHY-3002 : Step(2808): len = 80549.6, overlap = 127.25
PHY-3002 : Step(2809): len = 80603.6, overlap = 129.5
PHY-3002 : Step(2810): len = 80642, overlap = 125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000312276
PHY-3002 : Step(2811): len = 80918.9, overlap = 124.75
PHY-3002 : Step(2812): len = 81297.7, overlap = 124.5
PHY-3002 : Step(2813): len = 81824, overlap = 124.25
PHY-3002 : Step(2814): len = 81821.1, overlap = 126.5
PHY-3002 : Step(2815): len = 81819.1, overlap = 128.25
PHY-3002 : Step(2816): len = 81868.9, overlap = 127.5
PHY-3002 : Step(2817): len = 82193.5, overlap = 122
PHY-3002 : Step(2818): len = 82371, overlap = 122
PHY-3002 : Step(2819): len = 82509, overlap = 122
PHY-3002 : Step(2820): len = 82764.6, overlap = 121.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000422998
PHY-3002 : Step(2821): len = 82883.8, overlap = 119.75
PHY-3002 : Step(2822): len = 83034.5, overlap = 119.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00050509
PHY-3002 : Step(2823): len = 83109.5, overlap = 119.75
PHY-3002 : Step(2824): len = 83526.7, overlap = 118.75
PHY-3002 : Step(2825): len = 85285.4, overlap = 114.25
PHY-3002 : Step(2826): len = 85657.3, overlap = 114
PHY-3002 : Step(2827): len = 85556.5, overlap = 114
PHY-3002 : Step(2828): len = 85659.9, overlap = 114
PHY-3002 : Step(2829): len = 85761.8, overlap = 113.5
PHY-3002 : Step(2830): len = 85986.6, overlap = 114
PHY-3002 : Step(2831): len = 86195.3, overlap = 113.5
PHY-3002 : Step(2832): len = 86380.2, overlap = 109
PHY-3002 : Step(2833): len = 86550.1, overlap = 109
PHY-3002 : Step(2834): len = 86965.7, overlap = 112
PHY-3002 : Step(2835): len = 87044.6, overlap = 111.25
PHY-3002 : Step(2836): len = 87199.8, overlap = 111
PHY-3002 : Step(2837): len = 87313.6, overlap = 106.5
PHY-3002 : Step(2838): len = 87599.5, overlap = 105.75
PHY-3002 : Step(2839): len = 87782.6, overlap = 101.25
PHY-3002 : Step(2840): len = 88106.3, overlap = 103
PHY-3002 : Step(2841): len = 88227.2, overlap = 102.5
PHY-3002 : Step(2842): len = 88416.3, overlap = 102.25
PHY-3002 : Step(2843): len = 88501.9, overlap = 102
PHY-3002 : Step(2844): len = 88653.3, overlap = 104.5
PHY-3002 : Step(2845): len = 88698.6, overlap = 104.5
PHY-3002 : Step(2846): len = 88808.8, overlap = 104.25
PHY-3002 : Step(2847): len = 88850.3, overlap = 104.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000849859
PHY-3002 : Step(2848): len = 88957.6, overlap = 104
PHY-3002 : Step(2849): len = 89292.9, overlap = 103.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00111643
PHY-3002 : Step(2850): len = 89318.4, overlap = 103.5
PHY-3002 : Step(2851): len = 89380.1, overlap = 103.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016876s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (370.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.951082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73203e-06
PHY-3002 : Step(2852): len = 103948, overlap = 55.75
PHY-3002 : Step(2853): len = 101795, overlap = 57
PHY-3002 : Step(2854): len = 100079, overlap = 59
PHY-3002 : Step(2855): len = 99499.4, overlap = 58.5
PHY-3002 : Step(2856): len = 99113.3, overlap = 58.5
PHY-3002 : Step(2857): len = 98172.1, overlap = 59.25
PHY-3002 : Step(2858): len = 97488.5, overlap = 59
PHY-3002 : Step(2859): len = 97293.9, overlap = 59.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.46407e-06
PHY-3002 : Step(2860): len = 97214.9, overlap = 59
PHY-3002 : Step(2861): len = 97250.9, overlap = 59.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49281e-05
PHY-3002 : Step(2862): len = 97149.4, overlap = 59.25
PHY-3002 : Step(2863): len = 97403.6, overlap = 59.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.18521e-05
PHY-3002 : Step(2864): len = 97200.1, overlap = 59.25
PHY-3002 : Step(2865): len = 98308.1, overlap = 59
PHY-3002 : Step(2866): len = 99219.4, overlap = 57.5
PHY-3002 : Step(2867): len = 99072.7, overlap = 58
PHY-3002 : Step(2868): len = 98845.7, overlap = 56.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.37041e-05
PHY-3002 : Step(2869): len = 98762.4, overlap = 55.25
PHY-3002 : Step(2870): len = 99059.4, overlap = 53.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.94466e-05
PHY-3002 : Step(2871): len = 99299.4, overlap = 52
PHY-3002 : Step(2872): len = 100553, overlap = 52.75
PHY-3002 : Step(2873): len = 102844, overlap = 45.25
PHY-3002 : Step(2874): len = 103518, overlap = 43.5
PHY-3002 : Step(2875): len = 104467, overlap = 40.75
PHY-3002 : Step(2876): len = 106260, overlap = 34.75
PHY-3002 : Step(2877): len = 106417, overlap = 32.75
PHY-3002 : Step(2878): len = 106320, overlap = 31.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000138893
PHY-3002 : Step(2879): len = 106665, overlap = 29.5
PHY-3002 : Step(2880): len = 107907, overlap = 26.25
PHY-3002 : Step(2881): len = 108175, overlap = 24.75
PHY-3002 : Step(2882): len = 108114, overlap = 24.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000277786
PHY-3002 : Step(2883): len = 108491, overlap = 24.5
PHY-3002 : Step(2884): len = 109239, overlap = 24
PHY-3002 : Step(2885): len = 109591, overlap = 22.75
PHY-3002 : Step(2886): len = 109703, overlap = 21.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.951082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.80505e-05
PHY-3002 : Step(2887): len = 109613, overlap = 40.5
PHY-3002 : Step(2888): len = 109272, overlap = 37.75
PHY-3002 : Step(2889): len = 109120, overlap = 37
PHY-3002 : Step(2890): len = 108946, overlap = 35.25
PHY-3002 : Step(2891): len = 108756, overlap = 36.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.6101e-05
PHY-3002 : Step(2892): len = 109775, overlap = 35.25
PHY-3002 : Step(2893): len = 110231, overlap = 32.25
PHY-3002 : Step(2894): len = 110716, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000152202
PHY-3002 : Step(2895): len = 111472, overlap = 29.5
PHY-3002 : Step(2896): len = 112111, overlap = 28
PHY-3002 : Step(2897): len = 112331, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.262124s wall, 0.265625s user + 0.187500s system = 0.453125s CPU (172.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.951082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000497507
PHY-3002 : Step(2898): len = 120797, overlap = 2.75
PHY-3002 : Step(2899): len = 119126, overlap = 6.25
PHY-3002 : Step(2900): len = 117188, overlap = 13
PHY-3002 : Step(2901): len = 116329, overlap = 18.75
PHY-3002 : Step(2902): len = 116125, overlap = 19.25
PHY-3002 : Step(2903): len = 115724, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000995013
PHY-3002 : Step(2904): len = 115993, overlap = 20.5
PHY-3002 : Step(2905): len = 115993, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00199003
PHY-3002 : Step(2906): len = 116122, overlap = 20.25
PHY-3002 : Step(2907): len = 116244, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010480s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (149.1%)

PHY-3001 : Legalized: Len = 118824, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 118856, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 447656, over cnt = 57(0%), over = 68, worst = 2
PHY-1002 : len = 447880, over cnt = 36(0%), over = 39, worst = 2
PHY-1002 : len = 446856, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 444864, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 414960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.825277s wall, 0.890625s user + 0.093750s system = 0.984375s CPU (119.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 858 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 931 instances, 815 slices, 50 macros(258 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9682, tnet num: 1943, tinst num: 931, tnode num: 10621, tedge num: 16639.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1943 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.266811s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (105.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 121775
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.950102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2908): len = 121282, overlap = 0
PHY-3002 : Step(2909): len = 121282, overlap = 0
PHY-3002 : Step(2910): len = 120677, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005371s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.950102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000201093
PHY-3002 : Step(2911): len = 120738, overlap = 0
PHY-3002 : Step(2912): len = 120738, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.950102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.45095e-05
PHY-3002 : Step(2913): len = 120687, overlap = 1.25
PHY-3002 : Step(2914): len = 120687, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038680s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (202.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.950102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000190124
PHY-3002 : Step(2915): len = 120844, overlap = 1.25
PHY-3002 : Step(2916): len = 120844, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007965s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 121036, Over = 0
PHY-3001 : Final: Len = 121036, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  14.872697s wall, 28.125000s user + 7.421875s system = 35.546875s CPU (239.0%)

RUN-1004 : used memory is 809 MB, reserved memory is 873 MB, peak memory is 1193 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 720 to 574
PHY-1001 : Pin misalignment score is improved from 574 to 571
PHY-1001 : Pin misalignment score is improved from 571 to 570
PHY-1001 : Pin misalignment score is improved from 570 to 570
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 933 instances
RUN-1001 : 406 mslices, 409 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1945 nets
RUN-1001 : 1349 nets have 2 pins
RUN-1001 : 333 nets have [3 - 5] pins
RUN-1001 : 90 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 83 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 449720, over cnt = 60(0%), over = 71, worst = 2
PHY-1002 : len = 449896, over cnt = 41(0%), over = 45, worst = 2
PHY-1002 : len = 448728, over cnt = 20(0%), over = 23, worst = 2
PHY-1002 : len = 448560, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 415792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.931412s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (110.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 299 to 20
PHY-1001 : End pin swap;  0.039080s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (119.9%)

PHY-1001 : End global routing;  2.391138s wall, 2.468750s user + 0.015625s system = 2.484375s CPU (103.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.452796s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 631560, over cnt = 85(0%), over = 85, worst = 1
PHY-1001 : End Routed; 10.653671s wall, 12.531250s user + 0.156250s system = 12.687500s CPU (119.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 627824, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.294208s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (111.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 627480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.064195s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 627472, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 627472
PHY-1001 : End DR Iter 3; 0.027695s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (225.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.384426s wall, 16.125000s user + 0.390625s system = 16.515625s CPU (114.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.141104s wall, 18.984375s user + 0.406250s system = 19.390625s CPU (113.1%)

RUN-1004 : used memory is 811 MB, reserved memory is 875 MB, peak memory is 1193 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1559   out of  19600    7.95%
#reg                  239   out of  19600    1.22%
#le                  1620
  #lut only          1381   out of   1620   85.25%
  #reg only            61   out of   1620    3.77%
  #lut&reg            178   out of   1620   10.99%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9682, tnet num: 1943, tinst num: 931, tnode num: 10621, tedge num: 16639.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1943 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.262872s wall, 1.203125s user + 0.078125s system = 1.281250s CPU (101.5%)

RUN-1004 : used memory is 1113 MB, reserved memory is 1178 MB, peak memory is 1193 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 933
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1945, pip num: 29696
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1844 valid insts, and 76058 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.570897s wall, 32.796875s user + 0.062500s system = 32.859375s CPU (589.8%)

RUN-1004 : used memory is 1117 MB, reserved memory is 1181 MB, peak memory is 1193 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  1.725599s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (99.6%)

RUN-1004 : used memory is 1187 MB, reserved memory is 1251 MB, peak memory is 1193 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.088364s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (3.7%)

RUN-1004 : used memory is 1216 MB, reserved memory is 1281 MB, peak memory is 1216 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.381311s wall, 2.046875s user + 0.109375s system = 2.156250s CPU (23.0%)

RUN-1004 : used memory is 1166 MB, reserved memory is 1231 MB, peak memory is 1216 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4347/188 useful/useless nets, 4010/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 937 distributor mux.
SYN-1016 : Merged 3329 instances.
SYN-1015 : Optimize round 1, 4579 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4769/190 useful/useless nets, 4443/2140 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2223 better
SYN-1014 : Optimize round 3
SYN-1032 : 4768/0 useful/useless nets, 4442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.541115s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (96.3%)

RUN-1004 : used memory is 841 MB, reserved memory is 905 MB, peak memory is 1216 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3552
  #and               1948
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                289
  #bufif1               1
  #MX21               514
  #FADD                 0
  #DFF                220
  #LATCH                0
#MACRO_ADD             49
#MACRO_EQ             238
#MACRO_MULT             1
#MACRO_MUX            597

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3331   |220    |290    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 48 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5414/0 useful/useless nets, 4832/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5197/0 useful/useless nets, 4615/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7472/0 useful/useless nets, 6957/0 useful/useless insts
SYN-1016 : Merged 1969 instances.
SYN-2501 : Optimize round 1, 3807 better
SYN-2501 : Optimize round 2
SYN-1032 : 5486/0 useful/useless nets, 4988/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 45 macro adder
SYN-1032 : 8001/23 useful/useless nets, 7503/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 27606, tnet num: 8000, tinst num: 7487, tnode num: 31037, tedge num: 41533.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8000 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1046 (3.83), #lev = 23 (4.11)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6614 instances into 940 LUTs, name keeping = 36%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2297/1 useful/useless nets, 1800/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2294/0 useful/useless nets, 1797/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 19 carry chain into lslice
SYN-4007 : Packing 283 adder to BLE ...
SYN-4008 : Packed 283 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 935 LUT to BLE ...
SYN-4008 : Packed 935 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 36 SEQ (956 nodes)...
SYN-4005 : Packed 36 SEQ with LUT/SLICE
SYN-4006 : 779 single LUT's are left
SYN-4006 : 67 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1002/1333 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1458   out of  19600    7.44%
#reg                  229   out of  19600    1.17%
#le                  1517
  #lut only          1288   out of   1517   84.90%
  #reg only            59   out of   1517    3.89%
  #lut&reg            170   out of   1517   11.21%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1517  |1458  |229   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  3.693611s wall, 3.609375s user + 0.031250s system = 3.640625s CPU (98.6%)

RUN-1004 : used memory is 835 MB, reserved memory is 899 MB, peak memory is 1216 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (97 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 881 instances
RUN-1001 : 382 mslices, 381 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1873 nets
RUN-1001 : 1271 nets have 2 pins
RUN-1001 : 369 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 79 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 879 instances, 763 slices, 44 macros(216 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9429, tnet num: 1871, tinst num: 879, tnode num: 10325, tedge num: 16370.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.231123s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (114.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 582575
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2917): len = 478345, overlap = 139.5
PHY-3002 : Step(2918): len = 422888, overlap = 139.5
PHY-3002 : Step(2919): len = 392354, overlap = 137.25
PHY-3002 : Step(2920): len = 371649, overlap = 137.25
PHY-3002 : Step(2921): len = 354767, overlap = 137.25
PHY-3002 : Step(2922): len = 341150, overlap = 135
PHY-3002 : Step(2923): len = 328606, overlap = 137.25
PHY-3002 : Step(2924): len = 317647, overlap = 139.5
PHY-3002 : Step(2925): len = 306652, overlap = 139.5
PHY-3002 : Step(2926): len = 296248, overlap = 139.5
PHY-3002 : Step(2927): len = 286262, overlap = 139.5
PHY-3002 : Step(2928): len = 276443, overlap = 139.5
PHY-3002 : Step(2929): len = 267408, overlap = 139.5
PHY-3002 : Step(2930): len = 258145, overlap = 139.5
PHY-3002 : Step(2931): len = 249332, overlap = 139.5
PHY-3002 : Step(2932): len = 240995, overlap = 139.5
PHY-3002 : Step(2933): len = 232700, overlap = 139.5
PHY-3002 : Step(2934): len = 224565, overlap = 139.5
PHY-3002 : Step(2935): len = 216332, overlap = 140
PHY-3002 : Step(2936): len = 209075, overlap = 141.5
PHY-3002 : Step(2937): len = 201431, overlap = 144
PHY-3002 : Step(2938): len = 193645, overlap = 146.25
PHY-3002 : Step(2939): len = 186480, overlap = 149
PHY-3002 : Step(2940): len = 180699, overlap = 150.25
PHY-3002 : Step(2941): len = 174342, overlap = 151.75
PHY-3002 : Step(2942): len = 167917, overlap = 153.5
PHY-3002 : Step(2943): len = 161544, overlap = 154.25
PHY-3002 : Step(2944): len = 155354, overlap = 154.5
PHY-3002 : Step(2945): len = 149165, overlap = 154.75
PHY-3002 : Step(2946): len = 143202, overlap = 154.75
PHY-3002 : Step(2947): len = 137329, overlap = 154.75
PHY-3002 : Step(2948): len = 131572, overlap = 154.75
PHY-3002 : Step(2949): len = 126555, overlap = 154.75
PHY-3002 : Step(2950): len = 121919, overlap = 154.75
PHY-3002 : Step(2951): len = 116659, overlap = 154.75
PHY-3002 : Step(2952): len = 110686, overlap = 155.75
PHY-3002 : Step(2953): len = 105282, overlap = 156.25
PHY-3002 : Step(2954): len = 100175, overlap = 156
PHY-3002 : Step(2955): len = 94925.9, overlap = 155
PHY-3002 : Step(2956): len = 90018.3, overlap = 155.75
PHY-3002 : Step(2957): len = 84452.1, overlap = 156
PHY-3002 : Step(2958): len = 78801.9, overlap = 159.75
PHY-3002 : Step(2959): len = 74587.9, overlap = 160.25
PHY-3002 : Step(2960): len = 69676, overlap = 161.25
PHY-3002 : Step(2961): len = 63943.8, overlap = 154
PHY-3002 : Step(2962): len = 60761.6, overlap = 155.5
PHY-3002 : Step(2963): len = 56591, overlap = 166.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.3865e-07
PHY-3002 : Step(2964): len = 55744.1, overlap = 166.75
PHY-3002 : Step(2965): len = 57502.8, overlap = 169
PHY-3002 : Step(2966): len = 57549.5, overlap = 168
PHY-3002 : Step(2967): len = 56889, overlap = 161
PHY-3002 : Step(2968): len = 55537.7, overlap = 172.5
PHY-3002 : Step(2969): len = 54017.3, overlap = 171.75
PHY-3002 : Step(2970): len = 52198.6, overlap = 170.5
PHY-3002 : Step(2971): len = 49885.7, overlap = 169.75
PHY-3002 : Step(2972): len = 47966.3, overlap = 175.5
PHY-3002 : Step(2973): len = 47388.6, overlap = 182
PHY-3002 : Step(2974): len = 47303.3, overlap = 185.75
PHY-3002 : Step(2975): len = 47588.7, overlap = 189.5
PHY-3002 : Step(2976): len = 46705.3, overlap = 189.75
PHY-3002 : Step(2977): len = 45661, overlap = 192.5
PHY-3002 : Step(2978): len = 44519.7, overlap = 186
PHY-3002 : Step(2979): len = 43760, overlap = 184.5
PHY-3002 : Step(2980): len = 43000.8, overlap = 175.25
PHY-3002 : Step(2981): len = 42801, overlap = 173.25
PHY-3002 : Step(2982): len = 42521.7, overlap = 173.75
PHY-3002 : Step(2983): len = 42192.2, overlap = 176.75
PHY-3002 : Step(2984): len = 42229, overlap = 177.5
PHY-3002 : Step(2985): len = 42143.2, overlap = 177.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.8773e-06
PHY-3002 : Step(2986): len = 44996.1, overlap = 178.5
PHY-3002 : Step(2987): len = 46260.9, overlap = 178.25
PHY-3002 : Step(2988): len = 47355.1, overlap = 178.5
PHY-3002 : Step(2989): len = 47341.7, overlap = 177.75
PHY-3002 : Step(2990): len = 46601, overlap = 173.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.7546e-06
PHY-3002 : Step(2991): len = 51310.1, overlap = 168.5
PHY-3002 : Step(2992): len = 53920.7, overlap = 163.75
PHY-3002 : Step(2993): len = 55575.2, overlap = 158.75
PHY-3002 : Step(2994): len = 56171.3, overlap = 155.75
PHY-3002 : Step(2995): len = 55692.8, overlap = 157.5
PHY-3002 : Step(2996): len = 54884.4, overlap = 158.5
PHY-3002 : Step(2997): len = 53739.3, overlap = 155
PHY-3002 : Step(2998): len = 53408.5, overlap = 154.5
PHY-3002 : Step(2999): len = 53875, overlap = 156.75
PHY-3002 : Step(3000): len = 53991.3, overlap = 153.5
PHY-3002 : Step(3001): len = 54328.8, overlap = 152
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.5092e-06
PHY-3002 : Step(3002): len = 58896.4, overlap = 158.75
PHY-3002 : Step(3003): len = 61476.7, overlap = 150.5
PHY-3002 : Step(3004): len = 61972.5, overlap = 150.75
PHY-3002 : Step(3005): len = 62345.7, overlap = 148.25
PHY-3002 : Step(3006): len = 62822.2, overlap = 152.25
PHY-3002 : Step(3007): len = 63105.3, overlap = 164.25
PHY-3002 : Step(3008): len = 63577.4, overlap = 169.75
PHY-3002 : Step(3009): len = 63797.4, overlap = 167.75
PHY-3002 : Step(3010): len = 63843.2, overlap = 165.5
PHY-3002 : Step(3011): len = 63877.3, overlap = 165.25
PHY-3002 : Step(3012): len = 63955.3, overlap = 167
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.50184e-05
PHY-3002 : Step(3013): len = 67918.2, overlap = 164.75
PHY-3002 : Step(3014): len = 70181.6, overlap = 160.75
PHY-3002 : Step(3015): len = 71460.1, overlap = 159
PHY-3002 : Step(3016): len = 72111.6, overlap = 158.5
PHY-3002 : Step(3017): len = 72023.5, overlap = 156.25
PHY-3002 : Step(3018): len = 71386.7, overlap = 151.5
PHY-3002 : Step(3019): len = 70943.4, overlap = 153.5
PHY-3002 : Step(3020): len = 70539.4, overlap = 156.5
PHY-3002 : Step(3021): len = 69985.7, overlap = 153.5
PHY-3002 : Step(3022): len = 69888.3, overlap = 152.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78646e-05
PHY-3002 : Step(3023): len = 72933, overlap = 145.25
PHY-3002 : Step(3024): len = 74889.5, overlap = 138.5
PHY-3002 : Step(3025): len = 76193.5, overlap = 139.25
PHY-3002 : Step(3026): len = 76305.7, overlap = 135
PHY-3002 : Step(3027): len = 75981.1, overlap = 130.75
PHY-3002 : Step(3028): len = 76011.1, overlap = 131
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.26862e-05
PHY-3002 : Step(3029): len = 78624.7, overlap = 130.75
PHY-3002 : Step(3030): len = 80086.1, overlap = 126.25
PHY-3002 : Step(3031): len = 81393.9, overlap = 128.25
PHY-3002 : Step(3032): len = 82540.2, overlap = 123.25
PHY-3002 : Step(3033): len = 83043.9, overlap = 114.25
PHY-3002 : Step(3034): len = 82569.9, overlap = 114.5
PHY-3002 : Step(3035): len = 83441.4, overlap = 114.5
PHY-3002 : Step(3036): len = 83836.5, overlap = 114.5
PHY-3002 : Step(3037): len = 83535.2, overlap = 124
PHY-3002 : Step(3038): len = 83221.8, overlap = 123.5
PHY-3002 : Step(3039): len = 83274.3, overlap = 121.25
PHY-3002 : Step(3040): len = 83488.3, overlap = 124
PHY-3002 : Step(3041): len = 83596, overlap = 135
PHY-3002 : Step(3042): len = 83249.7, overlap = 130.5
PHY-3002 : Step(3043): len = 83235.9, overlap = 133.25
PHY-3002 : Step(3044): len = 83324.2, overlap = 135.25
PHY-3002 : Step(3045): len = 83462.7, overlap = 130
PHY-3002 : Step(3046): len = 83557.4, overlap = 127.5
PHY-3002 : Step(3047): len = 83617.7, overlap = 130
PHY-3002 : Step(3048): len = 83679.7, overlap = 129.75
PHY-3002 : Step(3049): len = 83495.6, overlap = 130.5
PHY-3002 : Step(3050): len = 83678, overlap = 127.75
PHY-3002 : Step(3051): len = 83810.1, overlap = 128
PHY-3002 : Step(3052): len = 84058.2, overlap = 125
PHY-3002 : Step(3053): len = 83819.7, overlap = 117.75
PHY-3002 : Step(3054): len = 83854, overlap = 124.25
PHY-3002 : Step(3055): len = 83639.7, overlap = 124.5
PHY-3002 : Step(3056): len = 83501.9, overlap = 127
PHY-3002 : Step(3057): len = 83629.6, overlap = 123.5
PHY-3002 : Step(3058): len = 83796.5, overlap = 123.75
PHY-3002 : Step(3059): len = 83591.7, overlap = 124.25
PHY-3002 : Step(3060): len = 83428.5, overlap = 124.5
PHY-3002 : Step(3061): len = 83314.8, overlap = 122.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000105372
PHY-3002 : Step(3062): len = 84915.3, overlap = 125
PHY-3002 : Step(3063): len = 85667.3, overlap = 127.5
PHY-3002 : Step(3064): len = 86506.4, overlap = 127.75
PHY-3002 : Step(3065): len = 87374.8, overlap = 127.75
PHY-3002 : Step(3066): len = 87764.1, overlap = 129.75
PHY-3002 : Step(3067): len = 87860.3, overlap = 129.75
PHY-3002 : Step(3068): len = 88017.8, overlap = 127.5
PHY-3002 : Step(3069): len = 87977.5, overlap = 125
PHY-3002 : Step(3070): len = 87864.6, overlap = 125.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000210745
PHY-3002 : Step(3071): len = 88848.8, overlap = 125.5
PHY-3002 : Step(3072): len = 89551, overlap = 125.25
PHY-3002 : Step(3073): len = 90277.7, overlap = 120.5
PHY-3002 : Step(3074): len = 90742.3, overlap = 122.75
PHY-3002 : Step(3075): len = 90730.9, overlap = 122.75
PHY-3002 : Step(3076): len = 91203.3, overlap = 125.5
PHY-3002 : Step(3077): len = 91687.5, overlap = 125.5
PHY-3002 : Step(3078): len = 91892, overlap = 121
PHY-3002 : Step(3079): len = 92041, overlap = 121
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00042149
PHY-3002 : Step(3080): len = 92435.2, overlap = 121
PHY-3002 : Step(3081): len = 92855.6, overlap = 121
PHY-3002 : Step(3082): len = 93763.7, overlap = 118.75
PHY-3002 : Step(3083): len = 94630.1, overlap = 111.75
PHY-3002 : Step(3084): len = 94849.7, overlap = 109.75
PHY-3002 : Step(3085): len = 94911.9, overlap = 110
PHY-3002 : Step(3086): len = 94955.2, overlap = 109.25
PHY-3002 : Step(3087): len = 94980.8, overlap = 109
PHY-3002 : Step(3088): len = 94949.4, overlap = 106.25
PHY-3002 : Step(3089): len = 94950.2, overlap = 106
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000842979
PHY-3002 : Step(3090): len = 95193.6, overlap = 103.75
PHY-3002 : Step(3091): len = 95441.2, overlap = 103
PHY-3002 : Step(3092): len = 95923.5, overlap = 105.25
PHY-3002 : Step(3093): len = 96152.4, overlap = 107.5
PHY-3002 : Step(3094): len = 95970.6, overlap = 102.75
PHY-3002 : Step(3095): len = 96063, overlap = 105
PHY-3002 : Step(3096): len = 96252.2, overlap = 102.75
PHY-3002 : Step(3097): len = 96424.2, overlap = 102.75
PHY-3002 : Step(3098): len = 96535.9, overlap = 100.5
PHY-3002 : Step(3099): len = 96805.8, overlap = 100.5
PHY-3002 : Step(3100): len = 97040.4, overlap = 95.75
PHY-3002 : Step(3101): len = 97175.4, overlap = 95.5
PHY-3002 : Step(3102): len = 97296.1, overlap = 94.75
PHY-3002 : Step(3103): len = 97591.4, overlap = 95
PHY-3002 : Step(3104): len = 97915.2, overlap = 99
PHY-3002 : Step(3105): len = 98060.7, overlap = 98.75
PHY-3002 : Step(3106): len = 98117.2, overlap = 94
PHY-3002 : Step(3107): len = 98148.3, overlap = 94
PHY-3002 : Step(3108): len = 98265.3, overlap = 91.75
PHY-3002 : Step(3109): len = 98380.1, overlap = 91.5
PHY-3002 : Step(3110): len = 98505, overlap = 91.25
PHY-3002 : Step(3111): len = 98604.4, overlap = 91.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0014546
PHY-3002 : Step(3112): len = 98672.8, overlap = 91.25
PHY-3002 : Step(3113): len = 98878.1, overlap = 91.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00226654
PHY-3002 : Step(3114): len = 98912.2, overlap = 91.25
PHY-3002 : Step(3115): len = 99060.8, overlap = 93.25
PHY-3002 : Step(3116): len = 99234.4, overlap = 95.5
PHY-3002 : Step(3117): len = 99264.2, overlap = 95.5
PHY-3002 : Step(3118): len = 99263.6, overlap = 95.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031187s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.99028e-06
PHY-3002 : Step(3119): len = 107503, overlap = 50
PHY-3002 : Step(3120): len = 105928, overlap = 47.75
PHY-3002 : Step(3121): len = 104429, overlap = 47.5
PHY-3002 : Step(3122): len = 103662, overlap = 47.5
PHY-3002 : Step(3123): len = 102712, overlap = 48.75
PHY-3002 : Step(3124): len = 101884, overlap = 49.75
PHY-3002 : Step(3125): len = 100392, overlap = 49.5
PHY-3002 : Step(3126): len = 99549.4, overlap = 50.25
PHY-3002 : Step(3127): len = 99066.4, overlap = 50.5
PHY-3002 : Step(3128): len = 98749.3, overlap = 51
PHY-3002 : Step(3129): len = 98385.4, overlap = 51.25
PHY-3002 : Step(3130): len = 98243.6, overlap = 52
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.98056e-06
PHY-3002 : Step(3131): len = 98183, overlap = 51.25
PHY-3002 : Step(3132): len = 98220.2, overlap = 51.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.19611e-05
PHY-3002 : Step(3133): len = 98447.6, overlap = 52
PHY-3002 : Step(3134): len = 98876.9, overlap = 51.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0948e-05
PHY-3002 : Step(3135): len = 99072.7, overlap = 73.5
PHY-3002 : Step(3136): len = 99496.6, overlap = 71.75
PHY-3002 : Step(3137): len = 100091, overlap = 70.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.1896e-05
PHY-3002 : Step(3138): len = 100575, overlap = 70
PHY-3002 : Step(3139): len = 101604, overlap = 67.75
PHY-3002 : Step(3140): len = 105010, overlap = 59.25
PHY-3002 : Step(3141): len = 106347, overlap = 55
PHY-3002 : Step(3142): len = 106386, overlap = 54.25
PHY-3002 : Step(3143): len = 106696, overlap = 49.75
PHY-3002 : Step(3144): len = 106958, overlap = 47.5
PHY-3002 : Step(3145): len = 107072, overlap = 45.5
PHY-3002 : Step(3146): len = 107092, overlap = 42.75
PHY-3002 : Step(3147): len = 106903, overlap = 40.75
PHY-3002 : Step(3148): len = 106814, overlap = 39
PHY-3002 : Step(3149): len = 106645, overlap = 39.25
PHY-3002 : Step(3150): len = 106525, overlap = 39.5
PHY-3002 : Step(3151): len = 106320, overlap = 40.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.3792e-05
PHY-3002 : Step(3152): len = 106585, overlap = 40.5
PHY-3002 : Step(3153): len = 107344, overlap = 39.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.7584e-05
PHY-3002 : Step(3154): len = 107977, overlap = 36.5
PHY-3002 : Step(3155): len = 108942, overlap = 32.75
PHY-3002 : Step(3156): len = 110192, overlap = 27.75
PHY-3002 : Step(3157): len = 110342, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.216096s wall, 0.312500s user + 0.171875s system = 0.484375s CPU (224.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000273979
PHY-3002 : Step(3158): len = 118544, overlap = 6.5
PHY-3002 : Step(3159): len = 117016, overlap = 10.5
PHY-3002 : Step(3160): len = 114926, overlap = 16.5
PHY-3002 : Step(3161): len = 113857, overlap = 21.5
PHY-3002 : Step(3162): len = 113437, overlap = 23.5
PHY-3002 : Step(3163): len = 113219, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000547958
PHY-3002 : Step(3164): len = 113474, overlap = 24.25
PHY-3002 : Step(3165): len = 113601, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109592
PHY-3002 : Step(3166): len = 113815, overlap = 22.5
PHY-3002 : Step(3167): len = 113863, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010331s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 116605, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 116621, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 429904, over cnt = 96(0%), over = 119, worst = 4
PHY-1002 : len = 429976, over cnt = 84(0%), over = 106, worst = 4
PHY-1002 : len = 430064, over cnt = 68(0%), over = 84, worst = 2
PHY-1002 : len = 424672, over cnt = 43(0%), over = 54, worst = 2
PHY-1002 : len = 395992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.767121s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (101.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 48 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 822 has valid locations, 20 needs to be replaced
PHY-3001 : design contains 896 instances, 780 slices, 44 macros(216 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9631, tnet num: 1888, tinst num: 896, tnode num: 10571, tedge num: 16617.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1888 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.257825s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (115.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 119553
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.952245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3168): len = 119205, overlap = 0
PHY-3002 : Step(3169): len = 119205, overlap = 0
PHY-3002 : Step(3170): len = 118946, overlap = 0
PHY-3002 : Step(3171): len = 118801, overlap = 0
PHY-3002 : Step(3172): len = 118801, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004845s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.26948e-05
PHY-3002 : Step(3173): len = 118700, overlap = 1
PHY-3002 : Step(3174): len = 118700, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.07899e-05
PHY-3002 : Step(3175): len = 118712, overlap = 3
PHY-3002 : Step(3176): len = 118712, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00014158
PHY-3002 : Step(3177): len = 118676, overlap = 3
PHY-3002 : Step(3178): len = 118676, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00028316
PHY-3002 : Step(3179): len = 118742, overlap = 2.75
PHY-3002 : Step(3180): len = 118742, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029267s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (213.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000741313
PHY-3002 : Step(3181): len = 118858, overlap = 1.5
PHY-3002 : Step(3182): len = 118846, overlap = 1.5
PHY-3002 : Step(3183): len = 118890, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007228s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 119138, Over = 0
PHY-3001 : Final: Len = 119138, Over = 0
RUN-1003 : finish command "place -eco" in  1.101233s wall, 1.531250s user + 0.453125s system = 1.984375s CPU (180.2%)

RUN-1004 : used memory is 835 MB, reserved memory is 899 MB, peak memory is 1216 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  15.735730s wall, 29.046875s user + 7.906250s system = 36.953125s CPU (234.8%)

RUN-1004 : used memory is 835 MB, reserved memory is 899 MB, peak memory is 1216 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 719 to 567
PHY-1001 : Pin misalignment score is improved from 567 to 560
PHY-1001 : Pin misalignment score is improved from 560 to 561
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 898 instances
RUN-1001 : 393 mslices, 387 lslices, 48 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1890 nets
RUN-1001 : 1262 nets have 2 pins
RUN-1001 : 363 nets have [3 - 5] pins
RUN-1001 : 98 nets have [6 - 10] pins
RUN-1001 : 74 nets have [11 - 20] pins
RUN-1001 : 89 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 432536, over cnt = 94(0%), over = 121, worst = 4
PHY-1002 : len = 432576, over cnt = 80(0%), over = 103, worst = 4
PHY-1002 : len = 432728, over cnt = 66(0%), over = 83, worst = 2
PHY-1002 : len = 427312, over cnt = 44(0%), over = 54, worst = 2
PHY-1002 : len = 400856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.901481s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (105.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 283 to 22
PHY-1001 : End pin swap;  0.039275s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.6%)

PHY-1001 : End global routing;  2.351931s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (102.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.604832s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (103.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 654736, over cnt = 113(0%), over = 113, worst = 1
PHY-1001 : End Routed; 10.595062s wall, 12.343750s user + 0.390625s system = 12.734375s CPU (120.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 647248, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : End DR Iter 1; 0.628666s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (104.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 646168, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.086013s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 645984, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.032897s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (95.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 645984, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 645984
PHY-1001 : End DR Iter 4; 0.028148s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (277.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.842073s wall, 16.390625s user + 0.734375s system = 17.125000s CPU (115.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.500491s wall, 19.140625s user + 0.734375s system = 19.875000s CPU (113.6%)

RUN-1004 : used memory is 831 MB, reserved memory is 894 MB, peak memory is 1216 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    48
  #input               16
  #output              31
  #inout                1

Utilization Statistics
#lut                 1492   out of  19600    7.61%
#reg                  240   out of  19600    1.22%
#le                  1551
  #lut only          1311   out of   1551   84.53%
  #reg only            59   out of   1551    3.80%
  #lut&reg            181   out of   1551   11.67%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   48   out of    188   25.53%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 9631, tnet num: 1888, tinst num: 896, tnode num: 10571, tedge num: 16617.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1888 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.265930s wall, 1.218750s user + 0.125000s system = 1.343750s CPU (106.1%)

RUN-1004 : used memory is 1132 MB, reserved memory is 1196 MB, peak memory is 1216 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 898
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1890, pip num: 30299
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1925 valid insts, and 76431 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.392196s wall, 33.531250s user + 0.125000s system = 33.656250s CPU (624.2%)

RUN-1004 : used memory is 1135 MB, reserved memory is 1199 MB, peak memory is 1216 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  1.762386s wall, 1.781250s user + 0.046875s system = 1.828125s CPU (103.7%)

RUN-1004 : used memory is 1209 MB, reserved memory is 1274 MB, peak memory is 1216 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  6.748916s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 1238 MB, reserved memory is 1304 MB, peak memory is 1239 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.065254s wall, 2.031250s user + 0.093750s system = 2.125000s CPU (23.4%)

RUN-1004 : used memory is 1192 MB, reserved memory is 1257 MB, peak memory is 1239 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-5007 WARNING: /* in comment in top.v(88)
HDL-8007 ERROR: syntax error near '=' in top.v(102)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(102)
HDL-8007 ERROR: syntax error near '=' in top.v(103)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(103)
HDL-8007 ERROR: syntax error near '=' in top.v(104)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(104)
HDL-8007 ERROR: syntax error near '=' in top.v(108)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(108)
HDL-8007 ERROR: syntax error near '=' in top.v(109)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(109)
HDL-8007 ERROR: syntax error near '=' in top.v(110)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(110)
HDL-8007 ERROR: syntax error near '=' in top.v(115)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(115)
HDL-8007 ERROR: syntax error near '=' in top.v(116)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(116)
HDL-8007 ERROR: syntax error near '=' in top.v(117)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(117)
HDL-8007 ERROR: */ outside comment in top.v(119)
HDL-8007 ERROR: 'hsync_cnt' is not a constant in top.v(100)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(204)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-5007 WARNING: /* in comment in top.v(88)
HDL-8007 ERROR: syntax error near '=' in top.v(102)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(102)
HDL-8007 ERROR: syntax error near '=' in top.v(103)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(103)
HDL-8007 ERROR: syntax error near '=' in top.v(104)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(104)
HDL-8007 ERROR: syntax error near '=' in top.v(108)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(108)
HDL-8007 ERROR: syntax error near '=' in top.v(109)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(109)
HDL-8007 ERROR: syntax error near '=' in top.v(110)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(110)
HDL-8007 ERROR: syntax error near '=' in top.v(115)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(115)
HDL-8007 ERROR: syntax error near '=' in top.v(116)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(116)
HDL-8007 ERROR: syntax error near '=' in top.v(117)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in top.v(117)
HDL-8007 ERROR: */ outside comment in top.v(119)
HDL-8007 ERROR: 'hsync_cnt' is not a constant in top.v(99)
HDL-8007 ERROR: 'ini_h' is not declared in top.v(99)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(204)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-5007 WARNING: /* in comment in top.v(88)
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
