Here, I am writing a Verilog HDL code for Full Adder (i.e 1-Bit inputs) in Behavirol Level Modelling
Also, the Verilog Testbench code for the simulation or veriication purpose
