#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0110B578 .scope module, "ALU_TESTBENCH" "ALU_TESTBENCH" 2 104;
 .timescale -9 -10;
v011000B0_0 .var "DATA1", 31 0;
v01100210_0 .var "DATA2", 31 0;
v011006E0_0 .net "RESULT", 31 0, v010FFEA0_0; 1 drivers
v01100420_0 .var "SELECT", 4 0;
v01100478_0 .net "SIGN", 0 0, L_01154558; 1 drivers
v01100528_0 .net "SLTU", 0 0, L_01154608; 1 drivers
v01144148_0 .net "ZERO", 0 0, L_01152AE0; 1 drivers
S_0110CB40 .scope module, "ALU_TEST" "ALU" 2 111, 2 3, S_0110B578;
 .timescale -9 -10;
L_01152DF0/d .functor AND 32, v011000B0_0, v01100210_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_01152DF0 .delay (10,10,10) L_01152DF0/d;
L_01152CA0/d .functor OR 32, v011000B0_0, v01100210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01152CA0 .delay (10,10,10) L_01152CA0/d;
L_01152A70/d .functor XOR 32, v011000B0_0, v01100210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01152A70 .delay (10,10,10) L_01152A70/d;
L_011529C8/d .functor BUFZ 32, v01100210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_011529C8 .delay (30,30,30) L_011529C8/d;
L_01152AE0 .functor NOT 1, L_01153E20, C4<0>, C4<0>, C4<0>;
v01100A50_0 .net "ADD_RES", 31 0, L_011539A8; 1 drivers
v01100B58_0 .net "AND_RES", 31 0, L_01152DF0; 1 drivers
v01100BB0_0 .net "DATA1", 31 0, v011000B0_0; 1 drivers
v01100C08_0 .net "DATA2", 31 0, v01100210_0; 1 drivers
v01100C60_0 .net "DIVU_RES", 31 0, L_01154660; 1 drivers
v011008F0_0 .net "DIV_RES", 31 0, L_01153C68; 1 drivers
v01100948_0 .alias "EQUAL", 0 0, v01144148_0;
v011002C0_0 .net "FWD_RES", 31 0, L_011529C8; 1 drivers
v01100318_0 .net "MULHSU_RES", 31 0, L_01154030; 1 drivers
v01100790_0 .net "MULHU_RES", 31 0, L_01154088; 1 drivers
v01100160_0 .net "MULH_RES", 31 0, L_01154500; 1 drivers
v011007E8_0 .net "MUL_RES", 31 0, L_01153CC0; 1 drivers
v010FFD40_0 .net "OR_RES", 31 0, L_01152CA0; 1 drivers
v010FFDF0_0 .net "REMU_RES", 31 0, L_01153D70; 1 drivers
v01100370_0 .net "REM_RES", 31 0, L_011540E0; 1 drivers
v010FFEA0_0 .var "RESULT", 31 0;
v01100580_0 .net "SELECT", 4 0, v01100420_0; 1 drivers
v011003C8_0 .alias "SIGNEDLT", 0 0, v01100478_0;
v01100738_0 .net "SLL_RES", 31 0, L_01153B60; 1 drivers
v01100108_0 .net "SLTU_RES", 31 0, L_01153DC8; 1 drivers
v010FFEF8_0 .net "SLT_RES", 31 0, L_01153E78; 1 drivers
v010FFFA8_0 .net "SRA_RES", 31 0, L_01154348; 1 drivers
v01100268_0 .net "SRL_RES", 31 0, L_011546B8; 1 drivers
v011004D0_0 .net "SUB_RES", 31 0, L_01153AB0; 1 drivers
v010FFD98_0 .alias "UNSIGNEDLT", 0 0, v01100528_0;
v011005D8_0 .net "XOR_RES", 31 0, L_01152A70; 1 drivers
v01100630_0 .net *"_s34", 0 0, L_01153F28; 1 drivers
v01100058_0 .net *"_s36", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v01100688_0 .net *"_s38", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v011001B8_0 .net *"_s42", 0 0, L_01153D18; 1 drivers
v01100000_0 .net *"_s44", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v010FFE48_0 .net *"_s46", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v010FFF50_0 .net *"_s51", 0 0, L_01153E20; 1 drivers
E_010E3750/0 .event edge, v01100580_0, v011002C0_0, v01100A50_0, v011004D0_0;
E_010E3750/1 .event edge, v01100738_0, v010FFEF8_0, v01100108_0, v011005D8_0;
E_010E3750/2 .event edge, v01100268_0, v010FFFA8_0, v010FFD40_0, v01100B58_0;
E_010E3750/3 .event edge, v011007E8_0, v01100160_0, v01100318_0, v01100790_0;
E_010E3750/4 .event edge, v011008F0_0, v01100C60_0, v01100370_0, v010FFDF0_0;
E_010E3750 .event/or E_010E3750/0, E_010E3750/1, E_010E3750/2, E_010E3750/3, E_010E3750/4;
L_011539A8 .delay (20,20,20) L_011539A8/d;
L_011539A8/d .arith/sum 32, v011000B0_0, v01100210_0;
L_01153AB0 .delay (20,20,20) L_01153AB0/d;
L_01153AB0/d .arith/sub 32, v011000B0_0, v01100210_0;
L_01153B60 .delay (10,10,10) L_01153B60/d;
L_01153B60/d .shift/l 32, v011000B0_0, v01100210_0;
L_011546B8 .delay (10,10,10) L_011546B8/d;
L_011546B8/d .shift/r 32, v011000B0_0, v01100210_0;
L_01154348 .delay (10,10,10) L_01154348/d;
L_01154348/d .shift/r 32, v011000B0_0, v01100210_0;
L_01153CC0 .delay (30,30,30) L_01153CC0/d;
L_01153CC0/d .arith/mult 32, v011000B0_0, v01100210_0;
L_01154500 .delay (30,30,30) L_01154500/d;
L_01154500/d .arith/mult 32, v011000B0_0, v01100210_0;
L_01154088 .delay (30,30,30) L_01154088/d;
L_01154088/d .arith/mult 32, v011000B0_0, v01100210_0;
L_01154030 .delay (30,30,30) L_01154030/d;
L_01154030/d .arith/mult 32, v011000B0_0, v01100210_0;
L_01153C68 .delay (30,30,30) L_01153C68/d;
L_01153C68/d .arith/div 32, v011000B0_0, v01100210_0;
L_01154660 .delay (30,30,30) L_01154660/d;
L_01154660/d .arith/div 32, v011000B0_0, v01100210_0;
L_011540E0 .delay (30,30,30) L_011540E0/d;
L_011540E0/d .arith/mod.s 32, v011000B0_0, v01100210_0;
L_01153D70 .delay (30,30,30) L_01153D70/d;
L_01153D70/d .arith/mod 32, v011000B0_0, v01100210_0;
L_01153F28 .cmp/gt.s 32, v01100210_0, v011000B0_0;
L_01153E78 .delay (10,10,10) L_01153E78/d;
L_01153E78/d .functor MUXZ 32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000001>, L_01153F28, C4<>;
L_01153D18 .cmp/gt 32, v01100210_0, v011000B0_0;
L_01153DC8 .delay (10,10,10) L_01153DC8/d;
L_01153DC8/d .functor MUXZ 32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000001>, L_01153D18, C4<>;
L_01153E20 .reduce/or v010FFEA0_0;
L_01154558 .part v010FFEA0_0, 31, 1;
L_01154608 .part L_01153DC8, 0, 1;
S_0110C0A0 .scope module, "BRANCH_JUMP_TB" "BRANCH_JUMP_TB" 3 78;
 .timescale -9 -10;
v01145830_0 .var "ALU_JUMP_IMM", 31 0;
v011457D8_0 .var "BRANCH", 0 0;
v01145620_0 .var "BRANCH_ADDR", 31 0;
v01145678_0 .net "BRANCH_JUMP_OUT", 31 0, v01144880_0; 1 drivers
v01145728_0 .var "EQUAL", 0 0;
v01145AF0_0 .var "FUNCTION3", 2 0;
v011454C0_0 .var "JUMP", 0 0;
v01145B48_0 .net "PCMUX", 0 0, v01144778_0; 1 drivers
v011450A0_0 .net "REG_FLUSH", 0 0, v011441F8_0; 1 drivers
v01145150_0 .var "RESET", 0 0;
v01145780_0 .var "SIGNED_LT", 0 0;
v01145258_0 .var "UNSIGNED_LT", 0 0;
v01145938_0 .var "clk", 0 0;
E_010E3C70 .event posedge, v01145938_0;
S_0110D118 .scope module, "dut" "BRANCH_JUMP" 3 89, 3 5, S_0110C0A0;
 .timescale -9 -10;
L_01152F40 .functor NOT 1, L_011545B0, C4<0>, C4<0>, C4<0>;
L_01152F78 .functor NOT 1, L_01154138, C4<0>, C4<0>, C4<0>;
L_01153020 .functor AND 1, L_01152F40, L_01152F78, C4<1>, C4<1>;
L_01153058 .functor NOT 1, L_01154190, C4<0>, C4<0>, C4<0>;
L_011522C8 .functor AND 1, L_01153020, L_01153058, C4<1>, C4<1>;
L_011524C0/d .functor AND 1, L_011522C8, v01145728_0, C4<1>, C4<1>;
L_011524C0 .delay (10,10,10) L_011524C0/d;
L_01152300 .functor NOT 1, L_01154240, C4<0>, C4<0>, C4<0>;
L_01152338 .functor AND 1, L_01153C10, L_01152300, C4<1>, C4<1>;
L_011521E8 .functor AND 1, L_01152338, L_01153ED0, C4<1>, C4<1>;
L_01152760 .functor NOT 1, v01145780_0, C4<0>, C4<0>, C4<0>;
L_011525D8/d .functor AND 1, L_011521E8, L_01152760, C4<1>, C4<1>;
L_011525D8 .delay (10,10,10) L_011525D8/d;
L_011521B0 .functor NOT 1, L_011543F8, C4<0>, C4<0>, C4<0>;
L_011523A8 .functor NOT 1, L_01153F80, C4<0>, C4<0>, C4<0>;
L_01152418 .functor AND 1, L_011521B0, L_011523A8, C4<1>, C4<1>;
L_01152648 .functor AND 1, L_01152418, L_01154298, C4<1>, C4<1>;
L_010F8A48 .functor NOT 1, v01145728_0, C4<0>, C4<0>, C4<0>;
L_011555E8/d .functor AND 1, L_01152648, L_010F8A48, C4<1>, C4<1>;
L_011555E8 .delay (10,10,10) L_011555E8/d;
L_01155230 .functor NOT 1, L_011542F0, C4<0>, C4<0>, C4<0>;
L_01155460 .functor AND 1, L_011541E8, L_01155230, C4<1>, C4<1>;
L_011554D0 .functor NOT 1, L_01154450, C4<0>, C4<0>, C4<0>;
L_01155498 .functor AND 1, L_01155460, L_011554D0, C4<1>, C4<1>;
L_01155118 .functor NOT 1, v01145728_0, C4<0>, C4<0>, C4<0>;
L_011551F8 .functor AND 1, L_01155498, L_01155118, C4<1>, C4<1>;
L_01155738/d .functor AND 1, L_011551F8, v01145780_0, C4<1>, C4<1>;
L_01155738 .delay (10,10,10) L_01155738/d;
L_01155578 .functor AND 1, L_011543A0, L_011544A8, C4<1>, C4<1>;
L_01155620 .functor NOT 1, L_01154DF0, C4<0>, C4<0>, C4<0>;
L_01155690 .functor AND 1, L_01155578, L_01155620, C4<1>, C4<1>;
L_011556C8 .functor NOT 1, v01145728_0, C4<0>, C4<0>, C4<0>;
L_01155188 .functor AND 1, L_01155690, L_011556C8, C4<1>, C4<1>;
L_01155428/d .functor AND 1, L_01155188, v01145258_0, C4<1>, C4<1>;
L_01155428 .delay (10,10,10) L_01155428/d;
L_011558F8 .functor AND 1, L_01154A80, L_01154F50, C4<1>, C4<1>;
L_01155C08 .functor AND 1, L_011558F8, L_011548C8, C4<1>, C4<1>;
L_01155EA8 .functor NOT 1, v01145258_0, C4<0>, C4<0>, C4<0>;
L_01155D90/d .functor AND 1, L_01155C08, L_01155EA8, C4<1>, C4<1>;
L_01155D90 .delay (10,10,10) L_01155D90/d;
v011447D0_0 .net "ALU_JUMP_IMM", 31 0, v01145830_0; 1 drivers
v01144568_0 .net "BEQ", 0 0, L_011524C0; 1 drivers
v011446C8_0 .net "BGE", 0 0, L_011525D8; 1 drivers
v011445C0_0 .net "BGEU", 0 0, L_01155D90; 1 drivers
v01144618_0 .net "BLT", 0 0, L_01155738; 1 drivers
v01144670_0 .net "BLTU", 0 0, L_01155428; 1 drivers
v011449E0_0 .net "BNE", 0 0, L_011555E8; 1 drivers
v01144A90_0 .net "BRANCH", 0 0, v011457D8_0; 1 drivers
v01144720_0 .net "BRANCH_ADDR", 31 0, v01145620_0; 1 drivers
v01144880_0 .var "BRANCH_JUMP_OUT", 31 0;
v01144828_0 .net "EQUAL", 0 0, v01145728_0; 1 drivers
v01144098_0 .net "FUNCTION3", 2 0, v01145AF0_0; 1 drivers
v011441A0_0 .net "JUMP", 0 0, v011454C0_0; 1 drivers
v01144778_0 .var "PCMUX", 0 0;
v011441F8_0 .var "REG_FLUSH", 0 0;
v01144B40_0 .net "RESET", 0 0, v01145150_0; 1 drivers
v011448D8_0 .net "SIGNED_LT", 0 0, v01145780_0; 1 drivers
v01144930_0 .net "UNSIGNED_LT", 0 0, v01145258_0; 1 drivers
v01144250_0 .net *"_s1", 0 0, L_011545B0; 1 drivers
v01144A38_0 .net *"_s100", 0 0, L_01155EA8; 1 drivers
v01144988_0 .net *"_s11", 0 0, L_01154190; 1 drivers
v01144AE8_0 .net *"_s12", 0 0, L_01153058; 1 drivers
v01144460_0 .net *"_s14", 0 0, L_011522C8; 1 drivers
v01144510_0 .net *"_s19", 0 0, L_01153C10; 1 drivers
v011440F0_0 .net *"_s2", 0 0, L_01152F40; 1 drivers
v011442A8_0 .net *"_s21", 0 0, L_01154240; 1 drivers
v011443B0_0 .net *"_s22", 0 0, L_01152300; 1 drivers
v01144300_0 .net *"_s24", 0 0, L_01152338; 1 drivers
v01144358_0 .net *"_s27", 0 0, L_01153ED0; 1 drivers
v01144408_0 .net *"_s28", 0 0, L_011521E8; 1 drivers
v011444B8_0 .net *"_s30", 0 0, L_01152760; 1 drivers
v01144E00_0 .net *"_s35", 0 0, L_011543F8; 1 drivers
v01144C48_0 .net *"_s36", 0 0, L_011521B0; 1 drivers
v01144BF0_0 .net *"_s39", 0 0, L_01153F80; 1 drivers
v01144F08_0 .net *"_s40", 0 0, L_011523A8; 1 drivers
v01144CA0_0 .net *"_s42", 0 0, L_01152418; 1 drivers
v01144FB8_0 .net *"_s45", 0 0, L_01154298; 1 drivers
v01144F60_0 .net *"_s46", 0 0, L_01152648; 1 drivers
v01144EB0_0 .net *"_s48", 0 0, L_010F8A48; 1 drivers
v01145010_0 .net *"_s5", 0 0, L_01154138; 1 drivers
v01144B98_0 .net *"_s53", 0 0, L_011541E8; 1 drivers
v01144CF8_0 .net *"_s55", 0 0, L_011542F0; 1 drivers
v01144DA8_0 .net *"_s56", 0 0, L_01155230; 1 drivers
v01144D50_0 .net *"_s58", 0 0, L_01155460; 1 drivers
v01144E58_0 .net *"_s6", 0 0, L_01152F78; 1 drivers
v01145BA0_0 .net *"_s61", 0 0, L_01154450; 1 drivers
v01145DB0_0 .net *"_s62", 0 0, L_011554D0; 1 drivers
v01145D00_0 .net *"_s64", 0 0, L_01155498; 1 drivers
v01145D58_0 .net *"_s66", 0 0, L_01155118; 1 drivers
v01145CA8_0 .net *"_s68", 0 0, L_011551F8; 1 drivers
v01145BF8_0 .net *"_s73", 0 0, L_011543A0; 1 drivers
v01145C50_0 .net *"_s75", 0 0, L_011544A8; 1 drivers
v01145EB8_0 .net *"_s76", 0 0, L_01155578; 1 drivers
v01145E60_0 .net *"_s79", 0 0, L_01154DF0; 1 drivers
v01145E08_0 .net *"_s8", 0 0, L_01153020; 1 drivers
v01146018_0 .net *"_s80", 0 0, L_01155620; 1 drivers
v01145F10_0 .net *"_s82", 0 0, L_01155690; 1 drivers
v01145F68_0 .net *"_s84", 0 0, L_011556C8; 1 drivers
v01145FC0_0 .net *"_s86", 0 0, L_01155188; 1 drivers
v01145518_0 .net *"_s91", 0 0, L_01154A80; 1 drivers
v01145200_0 .net *"_s93", 0 0, L_01154F50; 1 drivers
v011456D0_0 .net *"_s94", 0 0, L_011558F8; 1 drivers
v011458E0_0 .net *"_s97", 0 0, L_011548C8; 1 drivers
v01145308_0 .net *"_s98", 0 0, L_01155C08; 1 drivers
E_010E3A10 .event edge, v011441A0_0, v011447D0_0, v01144720_0;
E_010E3AB0 .event edge, v01144B40_0;
E_010E3BD0/0 .event edge, v01144A90_0, v01144568_0, v011446C8_0, v011449E0_0;
E_010E3BD0/1 .event edge, v01144618_0, v01144670_0, v011445C0_0, v011441A0_0;
E_010E3BD0 .event/or E_010E3BD0/0, E_010E3BD0/1;
L_011545B0 .part v01145AF0_0, 2, 1;
L_01154138 .part v01145AF0_0, 1, 1;
L_01154190 .part v01145AF0_0, 0, 1;
L_01153C10 .part v01145AF0_0, 2, 1;
L_01154240 .part v01145AF0_0, 1, 1;
L_01153ED0 .part v01145AF0_0, 0, 1;
L_011543F8 .part v01145AF0_0, 2, 1;
L_01153F80 .part v01145AF0_0, 1, 1;
L_01154298 .part v01145AF0_0, 0, 1;
L_011541E8 .part v01145AF0_0, 2, 1;
L_011542F0 .part v01145AF0_0, 1, 1;
L_01154450 .part v01145AF0_0, 0, 1;
L_011543A0 .part v01145AF0_0, 2, 1;
L_011544A8 .part v01145AF0_0, 1, 1;
L_01154DF0 .part v01145AF0_0, 0, 1;
L_01154A80 .part v01145AF0_0, 2, 1;
L_01154F50 .part v01145AF0_0, 1, 1;
L_011548C8 .part v01145AF0_0, 0, 1;
S_0110C920 .scope module, "CPU" "CPU" 4 22;
 .timescale -9 -10;
L_01155DC8 .functor OR 1, v01149C70_0, v01146310_0, C4<0>, C4<0>;
v0114FFD0_0 .net "ALUOP", 4 0, v0114F780_0; 1 drivers
v0114FD10_0 .net "ALUOP_OUT", 4 0, v0114E650_0; 1 drivers
v01150028_0 .net "BRANCH", 0 0, v0114EF98_0; 1 drivers
v0114FE18_0 .net "BRANCH_OR_JUMP_ADDR", 31 0, v0114A490_0; 1 drivers
v01150290_0 .net "BRANCH_OUT", 0 0, v0114E440_0; 1 drivers
v01150130_0 .net "BUSYWAIT", 0 0, L_01155DC8; 1 drivers
v0114FB58_0 .net "CACHE_READ_OUT", 31 0, v01149F30_0; 1 drivers
v011500D8_0 .net "CACHE_READ_OUT_MEM_WB", 31 0, v01147370_0; 1 drivers
v01150188_0 .net "CLK", 0 0, C4<z>; 0 drivers
v0114FB00_0 .net "DATA1", 31 0, L_01154768; 1 drivers
v0114FA50_0 .net "DATA2", 31 0, L_01154EF8; 1 drivers
v0114FC08_0 .net "DATA_CORRECTING_OUT", 31 0, v01147898_0; 1 drivers
v0114FC60_0 .net "DATA_MEM_READ_OUT", 127 0, v01148320_0; 1 drivers
v01150238_0 .net "DATA_MEM_WRITE_OUT", 127 0, v01149B10_0; 1 drivers
v01150340_0 .net "D_BUSYWAIT", 0 0, v01149C70_0; 1 drivers
v0114F9A0_0 .net "EQ_FLAG", 0 0, L_01155AB8; 1 drivers
v0114F9F8_0 .net "FUNCT3_OUT", 2 0, v0114E7B0_0; 1 drivers
v01150810_0 .net "FUNCT3_OUT_EX_MEM", 2 0, v0114AA10_0; 1 drivers
v01150760_0 .net "INSTRUCTION", 31 0, v01145888_0; 1 drivers
v011506B0_0 .net "IN_REG", 31 0, L_01158948; 1 drivers
v011504F8_0 .net "I_BUSYWAIT", 0 0, v01146310_0; 1 drivers
v01150550_0 .net "I_MEM_BUSYWAIT", 0 0, v01145A98_0; 1 drivers
v01150708_0 .net "I_MEM_READ", 0 0, v01146470_0; 1 drivers
v01150448_0 .net "JUMP", 0 0, v0114F258_0; 1 drivers
v01150868_0 .net "JUMP_OUT", 0 0, v0114E4F0_0; 1 drivers
v011507B8_0 .net "LTU_FLAG", 0 0, L_01158160; 1 drivers
v011504A0_0 .net "LT_FLAG", 0 0, L_011582C0; 1 drivers
v011503F0_0 .net "MEM_ADDRESS_TO_CACHE", 27 0, v01146628_0; 1 drivers
v011505A8_0 .net "MEM_BLOCK_ADDR", 27 0, v01149D20_0; 1 drivers
v01150600_0 .net "MEM_BUSYWAIT", 0 0, v011482C8_0; 1 drivers
v01150658_0 .net "MEM_MEM_READ", 0 0, v011496F0_0; 1 drivers
v01151838_0 .net "MEM_MEM_WRITE", 0 0, v01149640_0; 1 drivers
v01151AF8_0 .net "MEM_READ", 0 0, v0114F410_0; 1 drivers
v01151680_0 .net "MEM_READINST", 127 0, v01146F70_0; 1 drivers
v011514C8_0 .net "MEM_READ_OUT", 0 0, v0114E700_0; 1 drivers
v011511B0_0 .net "MEM_READ_OUT_EX_MEM", 0 0, v0114A540_0; 1 drivers
v01151AA0_0 .net "MEM_WB_INADDRESS", 4 0, v011477E8_0; 1 drivers
v01151890_0 .net "MEM_WRITE", 0 0, v0114F2B0_0; 1 drivers
v01151208_0 .net "MEM_WRITE_OUT", 0 0, v0114EC80_0; 1 drivers
v01151B50_0 .net "MEM_WRITE_OUT_EX_MEM", 0 0, v0114A6A0_0; 1 drivers
v011516D8_0 .net "MUXDATAMEM_SELECT", 0 0, v011502E8_0; 1 drivers
v01151368_0 .net "MUXDATAMEM_SELECT_OUT", 0 0, v0114EDE0_0; 1 drivers
v011513C0_0 .net "MUXDATAMEM_SELECT_OUT_EX_MEM", 0 0, v0114A8B0_0; 1 drivers
v011518E8_0 .net "MUXDATAMEM_SELECT_OUT_MEM_WB", 0 0, v011479A0_0; 1 drivers
v011515D0_0 .net "MUXIMMTYPE_SELECT", 2 0, v0114F830_0; 1 drivers
v01151418_0 .net "MUXIMM_SELECT", 0 0, v0114F468_0; 1 drivers
v01151260_0 .net "MUXIMM_SELECT_OUT", 0 0, v0114E808_0; 1 drivers
v01151628_0 .net "MUXJAL_OUT", 31 0, L_01158108; 1 drivers
v01151BA8_0 .net "MUXJAL_OUT_EX_MEM", 31 0, v01149278_0; 1 drivers
v01151940_0 .net "MUXJAL_OUT_MEM_WB", 31 0, v01147AA8_0; 1 drivers
v01151788_0 .net "MUXJAL_SELECT", 0 0, v0114FF78_0; 1 drivers
v01151730_0 .net "MUXJAL_SELECT_OUT", 0 0, v0114ECD8_0; 1 drivers
v01151578_0 .net "MUXPC_SELECT", 0 0, v0114F308_0; 1 drivers
v01151100_0 .net "MUXPC_SELECT_OUT", 0 0, v0114E5F8_0; 1 drivers
v01151470_0 .net "OUT1_OUT", 31 0, v0114E6A8_0; 1 drivers
v01151520_0 .net "OUT1_REG", 31 0, v0114FAA8_0; 1 drivers
v011517E0_0 .net "OUT2_OUT", 31 0, v0114E758_0; 1 drivers
v01151998_0 .net "OUT2_OUT_EX_MEM", 31 0, v0114A598_0; 1 drivers
v011519F0_0 .net "OUT2_REG", 31 0, v0114FBB0_0; 1 drivers
v01151A48_0 .net "PC", 31 0, v01147C08_0; 1 drivers
v01151158_0 .net "PC_DIRECT_OUT_IN", 31 0, v011459E8_0; 1 drivers
v011512B8_0 .net "PC_DIRECT_OUT_OUT", 31 0, v0114E8B8_0; 1 drivers
v01151310_0 .net "PC_MUX_CONTROL", 0 0, v0114A438_0; 1 drivers
v01152078_0 .net "PC_MUX_OUT", 31 0, L_01158B00; 1 drivers
v01151E68_0 .net "PC_PLUS_4", 31 0, L_01158DC0; 1 drivers
v01151DB8_0 .net "PC_PLUS_4_OUT_IN", 31 0, v011453B8_0; 1 drivers
v01151D08_0 .net "PC_PLUS_4_OUT_OUT", 31 0, v0114F518_0; 1 drivers
v01151C00_0 .net "RD_OUT", 4 0, v0114F728_0; 1 drivers
v01151CB0_0 .net "RD_OUT_EX_MEM", 4 0, v0114AAC0_0; 1 drivers
v01151FC8_0 .net "READINST", 31 0, v01146680_0; 1 drivers
v01152020_0 .net "REG_FLUSH", 0 0, v0114AEE0_0; 1 drivers
v01151D60_0 .net "RESET", 0 0, C4<z>; 0 drivers
v01151E10_0 .net "RESULT_ALU", 31 0, v0114E128_0; 1 drivers
v01151EC0_0 .net "SIGN_ZERO_EXTEND", 31 0, v0114F048_0; 1 drivers
v01151F18_0 .net "SIGN_ZERO_EXTEND_OUT", 31 0, v0114F570_0; 1 drivers
v01151F70_0 .net "TO_DATA_MEM", 31 0, v01147528_0; 1 drivers
v01151C58_0 .net "WRITE_ENABLE", 0 0, v01150080_0; 1 drivers
v01153A00_0 .net "WRITE_ENABLE_OUT", 0 0, v0114F200_0; 1 drivers
v01153378_0 .net "WRITE_ENABLE_OUT_EX_MEM", 0 0, v0114A9B8_0; 1 drivers
v011533D0_0 .net "WRITE_REG", 0 0, v01147420_0; 1 drivers
L_01154FA8 .part v01145888_0, 15, 5;
L_01154818 .part v01145888_0, 20, 5;
L_011547C0 .part v01145888_0, 7, 5;
L_01154978 .part v01145888_0, 12, 3;
S_010CFCC8 .scope module, "regfile" "register_file" 4 72, 5 3, S_0110C920;
 .timescale -9 -10;
v0114FDC0_0 .alias "clk", 0 0, v01150188_0;
v0114FE70_0 .var/i "i", 31 0;
v0114FEC8_0 .net "read1", 4 0, L_01154FA8; 1 drivers
v0114FF20_0 .net "read2", 4 0, L_01154818; 1 drivers
v0114FAA8_0 .var "read_data1", 31 0;
v0114FBB0_0 .var "read_data2", 31 0;
v01150398_0 .alias "reg_write", 4 0, v01151AA0_0;
v0114F8F0 .array "regs", 31 0, 31 0;
v011501E0_0 .alias "rst", 0 0, v01151D60_0;
v0114F948_0 .alias "write_data", 31 0, v011506B0_0;
v0114FD68_0 .alias "writeenable", 0 0, v011533D0_0;
S_010CF228 .scope module, "controlunit" "CONTROL_UNIT" 4 73, 6 5, S_0110C920;
 .timescale -9 -10;
v0114F780_0 .var "ALUOP", 4 0;
v0114EF98_0 .var "BRANCH", 0 0;
v0114F0F8_0 .net "FUNCTION3", 2 0, L_01154920; 1 drivers
v0114F360_0 .net "FUNCTION7", 6 0, L_01154D40; 1 drivers
v0114F830_0 .var "IMME_SELECT", 2 0;
v0114F150_0 .alias "INSTRUCTION", 31 0, v01150760_0;
v0114F258_0 .var "JUMP", 0 0;
v0114F410_0 .var "MEMREAD", 0 0;
v0114F2B0_0 .var "MEMWRITE", 0 0;
v0114F308_0 .var "MUX1_SELECT", 0 0;
v0114F468_0 .var "MUX2_SELECT", 0 0;
v0114FF78_0 .var "MUX3_SELECT", 0 0;
v011502E8_0 .var "MUX4_SELECT", 0 0;
v0114FCB8_0 .net "OPCODE", 6 0, L_01154870; 1 drivers
v01150080_0 .var "WRITEENABLE", 0 0;
E_010E9030 .event edge, v0114F360_0, v0114F0F8_0, v0114FCB8_0;
L_01154870 .part v01145888_0, 0, 7;
L_01154920 .part v01145888_0, 12, 3;
L_01154D40 .part v01145888_0, 25, 7;
S_010CF4D0 .scope module, "signZeroExtend" "Sign_Zero_Extend" 4 74, 7 1, S_0110C920;
 .timescale -9 -10;
v0114F1A8_0 .var "B_TYPE", 31 0;
v0114F3B8_0 .alias "INSTRUCTION", 31 0, v01150760_0;
v0114F0A0_0 .var "I_TYPE", 31 0;
v0114F620_0 .var "J_TYPE", 31 0;
v0114F048_0 .var "OUT", 31 0;
v0114EF40_0 .alias "SELECT", 2 0, v011515D0_0;
v0114F678_0 .var "S_TYPE", 31 0;
v0114F6D0_0 .var "U_TYPE", 31 0;
E_010E8D30/0 .event edge, v01145888_0, v0114EF40_0, v0114F0A0_0, v0114F678_0;
E_010E8D30/1 .event edge, v0114F6D0_0, v0114F1A8_0, v0114F620_0;
E_010E8D30 .event/or E_010E8D30/0, E_010E8D30/1;
S_010CF3C0 .scope module, "reg2" "PIPEREG2" 4 75, 8 54, S_0110C920;
 .timescale -9 -10;
v0114ED88_0 .alias "ALUOP_IN", 4 0, v0114FFD0_0;
v0114E650_0 .var "ALUOP_OUT", 4 0;
v0114ED30_0 .alias "BRANCH_IN", 0 0, v01150028_0;
v0114E440_0 .var "BRANCH_OUT", 0 0;
v0114EA70_0 .alias "BUSYWAIT", 0 0, v01150130_0;
v0114EAC8_0 .alias "CLK", 0 0, v01150188_0;
v0114E968_0 .net "FUNCT3_IN", 2 0, L_01154978; 1 drivers
v0114E7B0_0 .var "FUNCT3_OUT", 2 0;
v0114E860_0 .alias "JUMP_IN", 0 0, v01150448_0;
v0114E4F0_0 .var "JUMP_OUT", 0 0;
v0114EA18_0 .alias "MEM_READ_IN", 0 0, v01151AF8_0;
v0114E700_0 .var "MEM_READ_OUT", 0 0;
v0114E5A0_0 .alias "MEM_WRITE_IN", 0 0, v01151890_0;
v0114EC80_0 .var "MEM_WRITE_OUT", 0 0;
v0114EB20_0 .alias "MUXDATAMEM_SELECT_IN", 0 0, v011516D8_0;
v0114EDE0_0 .var "MUXDATAMEM_SELECT_OUT", 0 0;
v0114EE38_0 .alias "MUXIMM_SELECT_IN", 0 0, v01151418_0;
v0114E808_0 .var "MUXIMM_SELECT_OUT", 0 0;
v0114EBD0_0 .alias "MUXJAL_SELECT_IN", 0 0, v01151788_0;
v0114ECD8_0 .var "MUXJAL_SELECT_OUT", 0 0;
v0114E548_0 .alias "MUXPC_SELECT_IN", 0 0, v01151578_0;
v0114E5F8_0 .var "MUXPC_SELECT_OUT", 0 0;
v0114EC28_0 .alias "OUT1_IN", 31 0, v01151520_0;
v0114E6A8_0 .var "OUT1_OUT", 31 0;
v0114EE90_0 .alias "OUT2_IN", 31 0, v011519F0_0;
v0114E758_0 .var "OUT2_OUT", 31 0;
v0114E910_0 .alias "PC_DIRECT_OUT_IN", 31 0, v01151158_0;
v0114E8B8_0 .var "PC_DIRECT_OUT_OUT", 31 0;
v0114F4C0_0 .alias "PC_PLUS_4_OUT_IN", 31 0, v01151DB8_0;
v0114F518_0 .var "PC_PLUS_4_OUT_OUT", 31 0;
v0114EFF0_0 .net "RD_IN", 4 0, L_011547C0; 1 drivers
v0114F728_0 .var "RD_OUT", 4 0;
v0114F7D8_0 .alias "RESET", 0 0, v01152020_0;
v0114EEE8_0 .alias "SIGN_ZERO_EXTEND", 31 0, v01151EC0_0;
v0114F570_0 .var "SIGN_ZERO_EXTEND_OUT", 31 0;
v0114F5C8_0 .alias "WRITE_ENABLE_IN", 0 0, v01151C58_0;
v0114F200_0 .var "WRITE_ENABLE_OUT", 0 0;
E_010E8ED0/0 .event edge, v01145990_0, v0114F5C8_0, v0114EB20_0, v0114EA18_0;
E_010E8ED0/1 .event edge, v0114E5A0_0, v0114EBD0_0, v0114EE38_0, v0114E548_0;
E_010E8ED0/2 .event edge, v0114ED30_0, v0114E860_0, v0114E968_0, v0114ED88_0;
E_010E8ED0/3 .event edge, v0114EFF0_0, v011459E8_0, v0114EEE8_0, v011453B8_0;
E_010E8ED0/4 .event edge, v0114EC28_0, v0114EE90_0;
E_010E8ED0 .event/or E_010E8ED0/0, E_010E8ED0/1, E_010E8ED0/2, E_010E8ED0/3, E_010E8ED0/4;
S_0110C810 .scope module, "Mux1" "MUX_A" 4 85, 9 4, S_0110C920;
 .timescale -9 -10;
v0114EB78_0 .alias "INPUT1", 31 0, v01151470_0;
v0114E3E8_0 .alias "INPUT2", 31 0, v011512B8_0;
v0114E498_0 .alias "OUT", 31 0, v0114FB00_0;
v0114E9C0_0 .alias "SELECT", 0 0, v01151100_0;
L_01154768 .functor MUXZ 32, v0114E6A8_0, v0114E8B8_0, v0114E5F8_0, C4<>;
S_0110C700 .scope module, "Mux2" "MUX_A" 4 86, 9 4, S_0110C920;
 .timescale -9 -10;
v0114E288_0 .alias "INPUT1", 31 0, v011517E0_0;
v0114D998_0 .alias "INPUT2", 31 0, v01151F18_0;
v0114DC00_0 .alias "OUT", 31 0, v0114FA50_0;
v0114DC58_0 .alias "SELECT", 0 0, v01151260_0;
L_01154EF8 .functor MUXZ 32, v0114E758_0, v0114F570_0, v0114E808_0, C4<>;
S_0110C678 .scope module, "alu" "ALU" 4 87, 2 3, S_0110C920;
 .timescale -9 -10;
L_01155AF0/d .functor AND 32, L_01154768, L_01154EF8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_01155AF0 .delay (10,10,10) L_01155AF0/d;
L_01155BD0/d .functor OR 32, L_01154768, L_01154EF8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01155BD0 .delay (10,10,10) L_01155BD0/d;
L_01155EE0/d .functor XOR 32, L_01154768, L_01154EF8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01155EE0 .delay (10,10,10) L_01155EE0/d;
L_01155818/d .functor BUFZ 32, L_01154EF8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01155818 .delay (30,30,30) L_01155818/d;
L_01155AB8 .functor NOT 1, L_01158000, C4<0>, C4<0>, C4<0>;
v0114BC80_0 .net "ADD_RES", 31 0, L_01154B88; 1 drivers
v0114BD88_0 .net "AND_RES", 31 0, L_01155AF0; 1 drivers
v0114BBD0_0 .alias "DATA1", 31 0, v0114FB00_0;
v0114BEE8_0 .alias "DATA2", 31 0, v0114FA50_0;
v0114BF98_0 .net "DIVU_RES", 31 0, L_01154CE8; 1 drivers
v0114D8E8_0 .net "DIV_RES", 31 0, L_01154C90; 1 drivers
v0114D9F0_0 .alias "EQUAL", 0 0, v0114F9A0_0;
v0114DD60_0 .net "FWD_RES", 31 0, L_01155818; 1 drivers
v0114DDB8_0 .net "MULHSU_RES", 31 0, L_01154710; 1 drivers
v0114DA48_0 .net "MULHU_RES", 31 0, L_01154C38; 1 drivers
v0114DAA0_0 .net "MULH_RES", 31 0, L_01154BE0; 1 drivers
v0114DB50_0 .net "MUL_RES", 31 0, L_01154D98; 1 drivers
v0114DE10_0 .net "OR_RES", 31 0, L_01155BD0; 1 drivers
v0114E078_0 .net "REMU_RES", 31 0, L_01155000; 1 drivers
v0114E338_0 .net "REM_RES", 31 0, L_01154E48; 1 drivers
v0114E128_0 .var "RESULT", 31 0;
v0114E180_0 .alias "SELECT", 4 0, v0114FD10_0;
v0114DE68_0 .alias "SIGNEDLT", 0 0, v011504A0_0;
v0114DCB0_0 .net "SLL_RES", 31 0, L_01154AD8; 1 drivers
v0114DF70_0 .net "SLTU_RES", 31 0, L_011581B8; 1 drivers
v0114E2E0_0 .net "SLT_RES", 31 0, L_01154EA0; 1 drivers
v0114DD08_0 .net "SRA_RES", 31 0, L_01154B30; 1 drivers
v0114E1D8_0 .net "SRL_RES", 31 0, L_01154A28; 1 drivers
v0114E0D0_0 .net "SUB_RES", 31 0, L_011549D0; 1 drivers
v0114DBA8_0 .alias "UNSIGNEDLT", 0 0, v011507B8_0;
v0114E390_0 .net "XOR_RES", 31 0, L_01155EE0; 1 drivers
v0114DF18_0 .net *"_s34", 0 0, L_01155058; 1 drivers
v0114DAF8_0 .net *"_s36", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0114D940_0 .net *"_s38", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0114DFC8_0 .net *"_s42", 0 0, L_01157EA0; 1 drivers
v0114E230_0 .net *"_s44", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0114E020_0 .net *"_s46", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0114DEC0_0 .net *"_s51", 0 0, L_01158000; 1 drivers
E_010E8F50/0 .event edge, v0114E180_0, v0114DD60_0, v0114BC80_0, v0114E0D0_0;
E_010E8F50/1 .event edge, v0114DCB0_0, v0114E2E0_0, v0114DF70_0, v0114E390_0;
E_010E8F50/2 .event edge, v0114E1D8_0, v0114DD08_0, v0114DE10_0, v0114BD88_0;
E_010E8F50/3 .event edge, v0114DB50_0, v0114DAA0_0, v0114DDB8_0, v0114DA48_0;
E_010E8F50/4 .event edge, v0114D8E8_0, v0114BF98_0, v0114E338_0, v0114E078_0;
E_010E8F50 .event/or E_010E8F50/0, E_010E8F50/1, E_010E8F50/2, E_010E8F50/3, E_010E8F50/4;
L_01154B88 .delay (20,20,20) L_01154B88/d;
L_01154B88/d .arith/sum 32, L_01154768, L_01154EF8;
L_011549D0 .delay (20,20,20) L_011549D0/d;
L_011549D0/d .arith/sub 32, L_01154768, L_01154EF8;
L_01154AD8 .delay (10,10,10) L_01154AD8/d;
L_01154AD8/d .shift/l 32, L_01154768, L_01154EF8;
L_01154A28 .delay (10,10,10) L_01154A28/d;
L_01154A28/d .shift/r 32, L_01154768, L_01154EF8;
L_01154B30 .delay (10,10,10) L_01154B30/d;
L_01154B30/d .shift/r 32, L_01154768, L_01154EF8;
L_01154D98 .delay (30,30,30) L_01154D98/d;
L_01154D98/d .arith/mult 32, L_01154768, L_01154EF8;
L_01154BE0 .delay (30,30,30) L_01154BE0/d;
L_01154BE0/d .arith/mult 32, L_01154768, L_01154EF8;
L_01154C38 .delay (30,30,30) L_01154C38/d;
L_01154C38/d .arith/mult 32, L_01154768, L_01154EF8;
L_01154710 .delay (30,30,30) L_01154710/d;
L_01154710/d .arith/mult 32, L_01154768, L_01154EF8;
L_01154C90 .delay (30,30,30) L_01154C90/d;
L_01154C90/d .arith/div 32, L_01154768, L_01154EF8;
L_01154CE8 .delay (30,30,30) L_01154CE8/d;
L_01154CE8/d .arith/div 32, L_01154768, L_01154EF8;
L_01154E48 .delay (30,30,30) L_01154E48/d;
L_01154E48/d .arith/mod.s 32, L_01154768, L_01154EF8;
L_01155000 .delay (30,30,30) L_01155000/d;
L_01155000/d .arith/mod 32, L_01154768, L_01154EF8;
L_01155058 .cmp/gt.s 32, L_01154EF8, L_01154768;
L_01154EA0 .delay (10,10,10) L_01154EA0/d;
L_01154EA0/d .functor MUXZ 32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000001>, L_01155058, C4<>;
L_01157EA0 .cmp/gt 32, L_01154EF8, L_01154768;
L_011581B8 .delay (10,10,10) L_011581B8/d;
L_011581B8/d .functor MUXZ 32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000001>, L_01157EA0, C4<>;
L_01158000 .reduce/or v0114E128_0;
L_011582C0 .part v0114E128_0, 31, 1;
L_01158160 .part L_011581B8, 0, 1;
S_0110D008 .scope module, "Mux3" "MUX_A" 4 88, 9 4, S_0110C920;
 .timescale -9 -10;
v0114BFF0_0 .alias "INPUT1", 31 0, v01151E10_0;
v0114BDE0_0 .alias "INPUT2", 31 0, v01151D08_0;
v0114C048_0 .alias "OUT", 31 0, v01151628_0;
v0114BD30_0 .alias "SELECT", 0 0, v01151730_0;
L_01158108 .functor MUXZ 32, v0114E128_0, v0114F518_0, v0114ECD8_0, C4<>;
S_0110CF80 .scope module, "branchjump" "BRANCH_JUMP" 4 89, 3 5, S_0110C920;
 .timescale -9 -10;
L_01155B60 .functor NOT 1, L_01157EF8, C4<0>, C4<0>, C4<0>;
L_01155CB0 .functor NOT 1, L_01157C90, C4<0>, C4<0>, C4<0>;
L_01155F50 .functor AND 1, L_01155B60, L_01155CB0, C4<1>, C4<1>;
L_01156030 .functor NOT 1, L_01157F50, C4<0>, C4<0>, C4<0>;
L_011560A0 .functor AND 1, L_01155F50, L_01156030, C4<1>, C4<1>;
L_010F8B28/d .functor AND 1, L_011560A0, L_01155AB8, C4<1>, C4<1>;
L_010F8B28 .delay (10,10,10) L_010F8B28/d;
L_010F8B98 .functor NOT 1, L_011584D0, C4<0>, C4<0>, C4<0>;
L_010F8EA8 .functor AND 1, L_01157FA8, L_010F8B98, C4<1>, C4<1>;
L_01152728 .functor AND 1, L_010F8EA8, L_01158058, C4<1>, C4<1>;
L_0115B280 .functor NOT 1, L_011582C0, C4<0>, C4<0>, C4<0>;
L_0115B2B8/d .functor AND 1, L_01152728, L_0115B280, C4<1>, C4<1>;
L_0115B2B8 .delay (10,10,10) L_0115B2B8/d;
L_0115B398 .functor NOT 1, L_01158630, C4<0>, C4<0>, C4<0>;
L_0115B2F0 .functor NOT 1, L_01158688, C4<0>, C4<0>, C4<0>;
L_0115B7F8 .functor AND 1, L_0115B398, L_0115B2F0, C4<1>, C4<1>;
L_0115B718 .functor AND 1, L_0115B7F8, L_01158210, C4<1>, C4<1>;
L_0115B478 .functor NOT 1, L_01155AB8, C4<0>, C4<0>, C4<0>;
L_0115B5C8/d .functor AND 1, L_0115B718, L_0115B478, C4<1>, C4<1>;
L_0115B5C8 .delay (10,10,10) L_0115B5C8/d;
L_0115B670 .functor NOT 1, L_01157D40, C4<0>, C4<0>, C4<0>;
L_0115B6E0 .functor AND 1, L_01158580, L_0115B670, C4<1>, C4<1>;
L_0115B7C0 .functor NOT 1, L_011585D8, C4<0>, C4<0>, C4<0>;
L_0115B168 .functor AND 1, L_0115B6E0, L_0115B7C0, C4<1>, C4<1>;
L_0115B248 .functor NOT 1, L_01155AB8, C4<0>, C4<0>, C4<0>;
L_0115B440 .functor AND 1, L_0115B168, L_0115B248, C4<1>, C4<1>;
L_0115BCC8/d .functor AND 1, L_0115B440, L_011582C0, C4<1>, C4<1>;
L_0115BCC8 .delay (10,10,10) L_0115BCC8/d;
L_0115B408 .functor AND 1, L_01157E48, L_01158268, C4<1>, C4<1>;
L_0115BBB0 .functor NOT 1, L_01158318, C4<0>, C4<0>, C4<0>;
L_0115BBE8 .functor AND 1, L_0115B408, L_0115BBB0, C4<1>, C4<1>;
L_0115BA28 .functor NOT 1, L_01155AB8, C4<0>, C4<0>, C4<0>;
L_0115BC20 .functor AND 1, L_0115BBE8, L_0115BA28, C4<1>, C4<1>;
L_0115BDE0/d .functor AND 1, L_0115BC20, L_01158160, C4<1>, C4<1>;
L_0115BDE0 .delay (10,10,10) L_0115BDE0/d;
L_0115BB40 .functor AND 1, L_01158478, L_01157CE8, C4<1>, C4<1>;
L_0115BC58 .functor AND 1, L_0115BB40, L_01158370, C4<1>, C4<1>;
L_0115BD38 .functor NOT 1, L_01158160, C4<0>, C4<0>, C4<0>;
L_0115B980/d .functor AND 1, L_0115BC58, L_0115BD38, C4<1>, C4<1>;
L_0115B980 .delay (10,10,10) L_0115B980/d;
v0114A7A8_0 .alias "ALU_JUMP_IMM", 31 0, v01151F18_0;
v0114A4E8_0 .net "BEQ", 0 0, L_010F8B28; 1 drivers
v0114AB70_0 .net "BGE", 0 0, L_0115B2B8; 1 drivers
v0114A2D8_0 .net "BGEU", 0 0, L_0115B980; 1 drivers
v0114A120_0 .net "BLT", 0 0, L_0115BCC8; 1 drivers
v0114A330_0 .net "BLTU", 0 0, L_0115BDE0; 1 drivers
v0114A0C8_0 .net "BNE", 0 0, L_0115B5C8; 1 drivers
v0114A3E0_0 .alias "BRANCH", 0 0, v01150290_0;
v0114A178_0 .alias "BRANCH_ADDR", 31 0, v01151E10_0;
v0114A490_0 .var "BRANCH_JUMP_OUT", 31 0;
v0114A5F0_0 .alias "EQUAL", 0 0, v0114F9A0_0;
v0114A1D0_0 .alias "FUNCTION3", 2 0, v0114F9F8_0;
v0114A388_0 .alias "JUMP", 0 0, v01150868_0;
v0114A438_0 .var "PCMUX", 0 0;
v0114AEE0_0 .var "REG_FLUSH", 0 0;
v0114AC20_0 .alias "RESET", 0 0, v01151D60_0;
v0114AC78_0 .alias "SIGNED_LT", 0 0, v011504A0_0;
v0114ACD0_0 .alias "UNSIGNED_LT", 0 0, v011507B8_0;
v0114AF38_0 .net *"_s1", 0 0, L_01157EF8; 1 drivers
v0114AD80_0 .net *"_s100", 0 0, L_0115BD38; 1 drivers
v0114AD28_0 .net *"_s11", 0 0, L_01157F50; 1 drivers
v0114ABC8_0 .net *"_s12", 0 0, L_01156030; 1 drivers
v0114ADD8_0 .net *"_s14", 0 0, L_011560A0; 1 drivers
v0114AE30_0 .net *"_s19", 0 0, L_01157FA8; 1 drivers
v0114AE88_0 .net *"_s2", 0 0, L_01155B60; 1 drivers
v0114AF90_0 .net *"_s21", 0 0, L_011584D0; 1 drivers
v0114AFE8_0 .net *"_s22", 0 0, L_010F8B98; 1 drivers
v0114B040_0 .net *"_s24", 0 0, L_010F8EA8; 1 drivers
v0114B808_0 .net *"_s27", 0 0, L_01158058; 1 drivers
v0114B338_0 .net *"_s28", 0 0, L_01152728; 1 drivers
v0114B8B8_0 .net *"_s30", 0 0, L_0115B280; 1 drivers
v0114B6A8_0 .net *"_s35", 0 0, L_01158630; 1 drivers
v0114B548_0 .net *"_s36", 0 0, L_0115B398; 1 drivers
v0114B860_0 .net *"_s39", 0 0, L_01158688; 1 drivers
v0114BB20_0 .net *"_s40", 0 0, L_0115B2F0; 1 drivers
v0114BA70_0 .net *"_s42", 0 0, L_0115B7F8; 1 drivers
v0114BB78_0 .net *"_s45", 0 0, L_01158210; 1 drivers
v0114BAC8_0 .net *"_s46", 0 0, L_0115B718; 1 drivers
v0114B910_0 .net *"_s48", 0 0, L_0115B478; 1 drivers
v0114B758_0 .net *"_s5", 0 0, L_01157C90; 1 drivers
v0114B230_0 .net *"_s53", 0 0, L_01158580; 1 drivers
v0114B390_0 .net *"_s55", 0 0, L_01157D40; 1 drivers
v0114B440_0 .net *"_s56", 0 0, L_0115B670; 1 drivers
v0114B968_0 .net *"_s58", 0 0, L_0115B6E0; 1 drivers
v0114B0D0_0 .net *"_s6", 0 0, L_01155CB0; 1 drivers
v0114B128_0 .net *"_s61", 0 0, L_011585D8; 1 drivers
v0114B4F0_0 .net *"_s62", 0 0, L_0115B7C0; 1 drivers
v0114B3E8_0 .net *"_s64", 0 0, L_0115B168; 1 drivers
v0114B498_0 .net *"_s66", 0 0, L_0115B248; 1 drivers
v0114B288_0 .net *"_s68", 0 0, L_0115B440; 1 drivers
v0114B180_0 .net *"_s73", 0 0, L_01157E48; 1 drivers
v0114B1D8_0 .net *"_s75", 0 0, L_01158268; 1 drivers
v0114B2E0_0 .net *"_s76", 0 0, L_0115B408; 1 drivers
v0114B5A0_0 .net *"_s79", 0 0, L_01158318; 1 drivers
v0114BA18_0 .net *"_s8", 0 0, L_01155F50; 1 drivers
v0114B5F8_0 .net *"_s80", 0 0, L_0115BBB0; 1 drivers
v0114B650_0 .net *"_s82", 0 0, L_0115BBE8; 1 drivers
v0114B700_0 .net *"_s84", 0 0, L_0115BA28; 1 drivers
v0114B7B0_0 .net *"_s86", 0 0, L_0115BC20; 1 drivers
v0114B9C0_0 .net *"_s91", 0 0, L_01158478; 1 drivers
v0114BC28_0 .net *"_s93", 0 0, L_01157CE8; 1 drivers
v0114BE38_0 .net *"_s94", 0 0, L_0115BB40; 1 drivers
v0114BF40_0 .net *"_s97", 0 0, L_01158370; 1 drivers
v0114BCD8_0 .net *"_s98", 0 0, L_0115BC58; 1 drivers
E_010E8BB0 .event edge, v0114A388_0, v0114A7A8_0, v0114A178_0;
E_010E8BD0/0 .event edge, v0114A3E0_0, v0114A4E8_0, v0114AB70_0, v0114A0C8_0;
E_010E8BD0/1 .event edge, v0114A120_0, v0114A330_0, v0114A2D8_0, v0114A388_0;
E_010E8BD0 .event/or E_010E8BD0/0, E_010E8BD0/1;
L_01157EF8 .part v0114E7B0_0, 2, 1;
L_01157C90 .part v0114E7B0_0, 1, 1;
L_01157F50 .part v0114E7B0_0, 0, 1;
L_01157FA8 .part v0114E7B0_0, 2, 1;
L_011584D0 .part v0114E7B0_0, 1, 1;
L_01158058 .part v0114E7B0_0, 0, 1;
L_01158630 .part v0114E7B0_0, 2, 1;
L_01158688 .part v0114E7B0_0, 1, 1;
L_01158210 .part v0114E7B0_0, 0, 1;
L_01158580 .part v0114E7B0_0, 2, 1;
L_01157D40 .part v0114E7B0_0, 1, 1;
L_011585D8 .part v0114E7B0_0, 0, 1;
L_01157E48 .part v0114E7B0_0, 2, 1;
L_01158268 .part v0114E7B0_0, 1, 1;
L_01158318 .part v0114E7B0_0, 0, 1;
L_01158478 .part v0114E7B0_0, 2, 1;
L_01157CE8 .part v0114E7B0_0, 1, 1;
L_01158370 .part v0114E7B0_0, 0, 1;
S_0110CDE8 .scope module, "reg3" "PIPEREG3" 4 90, 8 164, S_0110C920;
 .timescale -9 -10;
v01149538_0 .alias "ALU_OUT_IN", 31 0, v01151628_0;
v01149278_0 .var "ALU_OUT_OUT", 31 0;
v0114A648_0 .alias "BUSYWAIT", 0 0, v01150130_0;
v0114A800_0 .alias "CLK", 0 0, v01150188_0;
v0114A228_0 .alias "FUNCT3_IN", 2 0, v0114F9F8_0;
v0114AA10_0 .var "FUNCT3_OUT", 2 0;
v0114AB18_0 .alias "MEM_READ_IN", 0 0, v011514C8_0;
v0114A540_0 .var "MEM_READ_OUT", 0 0;
v0114A750_0 .alias "MEM_WRITE_IN", 0 0, v01151208_0;
v0114A6A0_0 .var "MEM_WRITE_OUT", 0 0;
v0114AA68_0 .alias "MUXDATAMEM_SELECT_IN", 0 0, v01151368_0;
v0114A8B0_0 .var "MUXDATAMEM_SELECT_OUT", 0 0;
v0114A6F8_0 .alias "OUT2_IN", 31 0, v011517E0_0;
v0114A598_0 .var "OUT2_OUT", 31 0;
v0114A908_0 .alias "RD_IN", 4 0, v01151C00_0;
v0114AAC0_0 .var "RD_OUT", 4 0;
v0114A960_0 .alias "RESET", 0 0, v01152020_0;
v0114A858_0 .alias "WRITE_ENABLE_IN", 0 0, v01153A00_0;
v0114A9B8_0 .var "WRITE_ENABLE_OUT", 0 0;
E_010E8AF0/0 .event edge, v01145990_0, v0114A858_0, v0114AA68_0, v0114AB18_0;
E_010E8AF0/1 .event edge, v0114A750_0, v0114A228_0, v0114A908_0, v01149538_0;
E_010E8AF0/2 .event edge, v0114A6F8_0;
E_010E8AF0 .event/or E_010E8AF0/0, E_010E8AF0/1, E_010E8AF0/2;
S_0110CEF8 .scope module, "datacache" "DATA_CACHE" 4 98, 10 3, S_0110C920;
 .timescale -9 -10;
P_010FEA84 .param/l "CACHE_UPDATE" 10 166, C4<11>;
P_010FEA98 .param/l "IDLE" 10 166, C4<00>;
P_010FEAAC .param/l "MEM_MEM_READ_STATE" 10 166, C4<01>;
P_010FEAC0 .param/l "MEM_MEM_WRITE_STATE" 10 166, C4<10>;
L_0115BE88/d .functor BUFZ 1, L_011583C8, C4<0>, C4<0>, C4<0>;
L_0115BE88 .delay (10,10,10) L_0115BE88/d;
L_0115B868/d .functor BUFZ 1, L_011586E0, C4<0>, C4<0>, C4<0>;
L_0115B868 .delay (10,10,10) L_0115B868/d;
L_0115BFA0/d .functor BUFZ 25, L_01158420, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0115BFA0 .delay (10,10,10) L_0115BFA0/d;
L_0115C048 .functor AND 1, L_01157C38, L_0115BE88, C4<1>, C4<1>;
v01149D20_0 .var "BLOCK_ADDR", 27 0;
v01149C70_0 .var "BUSYWAIT", 0 0;
v01149D78 .array "CACHE_DATA", 0 7, 127 0;
v01149DD0 .array "CACHE_DIRTY", 0 7, 0 0;
v01149F30_0 .var "CACHE_READ_OUT", 31 0;
v01149E28 .array "CACHE_TAG", 0 7, 24 0;
v01149E80 .array "CACHE_VALID", 0 7, 0 0;
v01149488_0 .alias "CLK", 0 0, v01150188_0;
v01149380_0 .net "COMPARATORSIGNAL", 0 0, L_01157C38; 1 drivers
v011492D0_0 .var "DATA", 127 0;
v01149328_0 .alias "DATA_IN", 31 0, v01151F70_0;
v011497A0_0 .net "DIRTY", 0 0, L_0115B868; 1 drivers
v01149748_0 .net "HITSIGNAL", 0 0, L_0115C048; 1 drivers
v01149850_0 .alias "MEM_ADDRESS", 31 0, v01151BA8_0;
v011493D8_0 .alias "MEM_BUSYWAIT", 0 0, v01150600_0;
v01149B68_0 .alias "MEM_READ", 0 0, v011511B0_0;
v01149220_0 .alias "MEM_READ_OUT", 127 0, v0114FC60_0;
v011497F8_0 .var "MEM_READhit", 0 0;
v01149590_0 .alias "MEM_WRITE", 0 0, v01151B50_0;
v011496F0_0 .var "READ", 0 0;
v01149430_0 .alias "RESET", 0 0, v01151D60_0;
v011498A8_0 .net "TAG", 24 0, L_0115BFA0; 1 drivers
v011495E8_0 .net "VALID", 0 0, L_0115BE88; 1 drivers
v01149640_0 .var "WRITE", 0 0;
v01149B10_0 .var "WRITE_OUT", 127 0;
v01149900_0 .net *"_s0", 0 0, L_011583C8; 1 drivers
v01149958_0 .net *"_s12", 0 0, L_01158528; 1 drivers
v01149AB8_0 .net/s *"_s14", 0 0, C4<1>; 1 drivers
v011499B0_0 .net/s *"_s16", 0 0, C4<0>; 1 drivers
v011490C0_0 .net *"_s4", 0 0, L_011586E0; 1 drivers
v011494E0_0 .net *"_s8", 24 0, L_01158420; 1 drivers
v01149118_0 .var/i "i", 31 0;
v01149698_0 .var "index", 2 0;
v01149A08_0 .var "next_state", 1 0;
v01149A60_0 .var "offset", 1 0;
v01149170_0 .var "state", 1 0;
v011491C8_0 .var "tag", 24 0;
E_010E6650 .event edge, v01149170_0;
E_010E8B70/0 .event edge, v01149170_0, v01149B68_0, v01149590_0, v011497A0_0;
E_010E8B70/1 .event edge, v01149748_0, v011482C8_0;
E_010E8B70 .event/or E_010E8B70/0, E_010E8B70/1;
v01149D78_0 .array/port v01149D78, 0;
E_010E8950/0 .event edge, v011497F8_0, v01149A60_0, v01149698_0, v01149D78_0;
v01149D78_1 .array/port v01149D78, 1;
v01149D78_2 .array/port v01149D78, 2;
v01149D78_3 .array/port v01149D78, 3;
v01149D78_4 .array/port v01149D78, 4;
E_010E8950/1 .event edge, v01149D78_1, v01149D78_2, v01149D78_3, v01149D78_4;
v01149D78_5 .array/port v01149D78, 5;
v01149D78_6 .array/port v01149D78, 6;
v01149D78_7 .array/port v01149D78, 7;
E_010E8950/2 .event edge, v01149D78_5, v01149D78_6, v01149D78_7;
E_010E8950 .event/or E_010E8950/0, E_010E8950/1, E_010E8950/2;
E_010E89D0/0 .event edge, v01149698_0, v01147738_0, v01149D78_0, v01149D78_1;
E_010E89D0/1 .event edge, v01149D78_2, v01149D78_3, v01149D78_4, v01149D78_5;
E_010E89D0/2 .event edge, v01149D78_6, v01149D78_7;
E_010E89D0 .event/or E_010E89D0/0, E_010E89D0/1, E_010E89D0/2;
E_010E88D0 .event edge, v01149590_0, v01149B68_0;
E_010E88F0 .event edge, v01149590_0, v01149B68_0, v01147738_0;
L_011583C8 .array/port v01149E80, v01149698_0;
L_011586E0 .array/port v01149DD0, v01149698_0;
L_01158420 .array/port v01149E28, v01149698_0;
L_01158528 .cmp/eq 25, L_0115BFA0, v011491C8_0;
L_01157C38 .delay (9,9,9) L_01157C38/d;
L_01157C38/d .functor MUXZ 1, C4<0>, C4<1>, L_01158528, C4<>;
S_0110C5F0 .scope module, "dmem" "DATA_MEMORY" 4 100, 11 4, S_0110C920;
 .timescale -9 -10;
v01148588_0 .alias "ADDRESS", 27 0, v011505A8_0;
v011482C8_0 .var "BUSYWAIT", 0 0;
v01148638_0 .alias "CLOCK", 0 0, v01150188_0;
v01148848_0 .alias "IN", 127 0, v01150238_0;
v01148B08 .array "MEM_ARRAY", 0 1024, 127 0;
v01148320_0 .var "OUT", 127 0;
v011483D0_0 .alias "READ", 0 0, v01150658_0;
v01148428_0 .var "READACESS", 0 0;
v01148798_0 .alias "RESET", 0 0, v01151D60_0;
v01148480_0 .alias "WRITE", 0 0, v01151838_0;
v011484D8_0 .var "WRITEACESS", 0 0;
v01148530_0 .var *"_s10", 7 0; Local signal
v011487F0_0 .var *"_s11", 7 0; Local signal
v011488A0_0 .var *"_s12", 7 0; Local signal
v01148950_0 .var *"_s13", 7 0; Local signal
v011485E0_0 .var *"_s14", 7 0; Local signal
v01148110_0 .var *"_s15", 7 0; Local signal
v011489A8_0 .var *"_s16", 7 0; Local signal
v01148A00_0 .var *"_s17", 7 0; Local signal
v01148AB0_0 .var *"_s18", 127 0; Local signal
v01148A58_0 .var *"_s19", 127 0; Local signal
v011481C0_0 .var *"_s20", 127 0; Local signal
v01148F80_0 .var *"_s21", 127 0; Local signal
v01148E20_0 .var *"_s22", 127 0; Local signal
v01148FD8_0 .var *"_s23", 127 0; Local signal
v01149030_0 .var *"_s24", 127 0; Local signal
v01148E78_0 .var *"_s25", 127 0; Local signal
v01148C10_0 .var *"_s26", 127 0; Local signal
v01148BB8_0 .var *"_s27", 127 0; Local signal
v01148C68_0 .var *"_s28", 127 0; Local signal
v01148CC0_0 .var *"_s29", 127 0; Local signal
v01148DC8_0 .var *"_s3", 7 0; Local signal
v01148D18_0 .var *"_s30", 127 0; Local signal
v01148D70_0 .var *"_s31", 127 0; Local signal
v01148ED0_0 .var *"_s32", 127 0; Local signal
v01148F28_0 .var *"_s33", 127 0; Local signal
v01149FE0_0 .var *"_s4", 7 0; Local signal
v01149BC0_0 .var *"_s5", 7 0; Local signal
v01149C18_0 .var *"_s6", 7 0; Local signal
v0114A038_0 .var *"_s7", 7 0; Local signal
v01149CC8_0 .var *"_s8", 7 0; Local signal
v01149F88_0 .var *"_s9", 7 0; Local signal
v01149ED8_0 .var/i "i", 31 0;
E_010E8870 .event posedge, v011461B0_0;
E_010E8490 .event edge, v01148480_0, v011483D0_0;
S_0110C898 .scope module, "datacorrecting" "DATA_CORRECTING" 4 101, 12 3, S_0110C920;
 .timescale -9 -10;
v01147318_0 .alias "DATA2", 31 0, v01151998_0;
v011475D8_0 .alias "FUNCTION3", 2 0, v01150810_0;
v011470B0_0 .alias "IN_DATAMEM", 31 0, v0114FB58_0;
v01147630_0 .net "LB", 31 0, L_01158E70; 1 drivers
v01147160_0 .net "LBU", 31 0, L_01158F20; 1 drivers
v011471B8_0 .net "LH", 31 0, L_01158C60; 1 drivers
v01147478_0 .net "LHU", 31 0, L_01158A50; 1 drivers
v01147898_0 .var "OUT", 31 0;
v01147528_0 .var "OUT_DATAMEM", 31 0;
v01147580_0 .net "SB", 31 0, L_011587E8; 1 drivers
v011478F0_0 .net "SH", 31 0, L_01158CB8; 1 drivers
v01147688_0 .net *"_s1", 0 0, L_01157D98; 1 drivers
v011476E0_0 .net *"_s11", 7 0, L_01158EC8; 1 drivers
v011479F8_0 .net *"_s15", 0 0, L_01158F78; 1 drivers
v01147A50_0 .net *"_s16", 15 0, L_01158790; 1 drivers
v011486E8_0 .net *"_s19", 15 0, L_011589A0; 1 drivers
v01148270_0 .net *"_s2", 23 0, L_01157DF0; 1 drivers
v01148378_0 .net *"_s22", 15 0, C4<0000000000000000>; 1 drivers
v01148B60_0 .net *"_s25", 15 0, L_01158D68; 1 drivers
v011480B8_0 .net *"_s28", 23 0, C4<000000000000000000000000>; 1 drivers
v01148168_0 .net *"_s31", 7 0, L_011588F0; 1 drivers
v01148690_0 .net *"_s34", 15 0, C4<0000000000000000>; 1 drivers
v01148218_0 .net *"_s37", 15 0, L_01158840; 1 drivers
v011488F8_0 .net *"_s5", 7 0, L_01158738; 1 drivers
v01148740_0 .net *"_s8", 23 0, C4<000000000000000000000000>; 1 drivers
E_010E68F0 .event edge, v011475D8_0, v01147580_0, v011478F0_0, v01147318_0;
E_010E6C50/0 .event edge, v011475D8_0, v01147630_0, v011471B8_0, v011470B0_0;
E_010E6C50/1 .event edge, v01147160_0, v01147478_0;
E_010E6C50 .event/or E_010E6C50/0, E_010E6C50/1;
L_01157D98 .part v01149F30_0, 7, 1;
LS_01157DF0_0_0 .concat [ 1 1 1 1], L_01157D98, L_01157D98, L_01157D98, L_01157D98;
LS_01157DF0_0_4 .concat [ 1 1 1 1], L_01157D98, L_01157D98, L_01157D98, L_01157D98;
LS_01157DF0_0_8 .concat [ 1 1 1 1], L_01157D98, L_01157D98, L_01157D98, L_01157D98;
LS_01157DF0_0_12 .concat [ 1 1 1 1], L_01157D98, L_01157D98, L_01157D98, L_01157D98;
LS_01157DF0_0_16 .concat [ 1 1 1 1], L_01157D98, L_01157D98, L_01157D98, L_01157D98;
LS_01157DF0_0_20 .concat [ 1 1 1 1], L_01157D98, L_01157D98, L_01157D98, L_01157D98;
LS_01157DF0_1_0 .concat [ 4 4 4 4], LS_01157DF0_0_0, LS_01157DF0_0_4, LS_01157DF0_0_8, LS_01157DF0_0_12;
LS_01157DF0_1_4 .concat [ 4 4 0 0], LS_01157DF0_0_16, LS_01157DF0_0_20;
L_01157DF0 .concat [ 16 8 0 0], LS_01157DF0_1_0, LS_01157DF0_1_4;
L_01158738 .part v01147528_0, 0, 8;
L_01158E70 .concat [ 8 24 0 0], L_01158738, L_01157DF0;
L_01158EC8 .part v01149F30_0, 0, 8;
L_01158F20 .concat [ 8 24 0 0], L_01158EC8, C4<000000000000000000000000>;
L_01158F78 .part v01149F30_0, 15, 1;
LS_01158790_0_0 .concat [ 1 1 1 1], L_01158F78, L_01158F78, L_01158F78, L_01158F78;
LS_01158790_0_4 .concat [ 1 1 1 1], L_01158F78, L_01158F78, L_01158F78, L_01158F78;
LS_01158790_0_8 .concat [ 1 1 1 1], L_01158F78, L_01158F78, L_01158F78, L_01158F78;
LS_01158790_0_12 .concat [ 1 1 1 1], L_01158F78, L_01158F78, L_01158F78, L_01158F78;
L_01158790 .concat [ 4 4 4 4], LS_01158790_0_0, LS_01158790_0_4, LS_01158790_0_8, LS_01158790_0_12;
L_011589A0 .part v01149F30_0, 0, 16;
L_01158C60 .concat [ 16 16 0 0], L_011589A0, L_01158790;
L_01158D68 .part v01149F30_0, 0, 16;
L_01158A50 .concat [ 16 16 0 0], L_01158D68, C4<0000000000000000>;
L_011588F0 .part v0114A598_0, 0, 8;
L_011587E8 .concat [ 8 24 0 0], L_011588F0, C4<000000000000000000000000>;
L_01158840 .part v0114A598_0, 0, 16;
L_01158CB8 .concat [ 16 16 0 0], L_01158840, C4<0000000000000000>;
S_0110CD60 .scope module, "reg4" "PIPEREG4" 4 102, 8 231, S_0110C920;
 .timescale -9 -10;
v01147738_0 .alias "ALU_OUT_IN", 31 0, v01151BA8_0;
v01147AA8_0 .var "ALU_OUT_OUT", 31 0;
v011474D0_0 .alias "BUSYWAIT", 0 0, v01150130_0;
v01147948_0 .alias "CLK", 0 0, v01150188_0;
v01147840_0 .alias "DATA_OUT_IN", 31 0, v0114FC08_0;
v01147370_0 .var "DATA_OUT_OUT", 31 0;
v01147B00_0 .alias "MUXDATAMEM_SELECT_IN", 0 0, v011513C0_0;
v011479A0_0 .var "MUXDATAMEM_SELECT_OUT", 0 0;
v01147B58_0 .alias "RD_IN", 4 0, v01151CB0_0;
v011477E8_0 .var "RD_OUT", 4 0;
v01147790_0 .alias "RESET", 0 0, v01152020_0;
v01147108_0 .alias "WRITE_ENABLE_IN", 0 0, v01153378_0;
v01147420_0 .var "WRITE_ENABLE_OUT", 0 0;
E_010E6A30/0 .event edge, v01145990_0, v01147108_0, v011473C8_0, v01147B58_0;
E_010E6A30/1 .event edge, v01147738_0, v01147840_0;
E_010E6A30 .event/or E_010E6A30/0, E_010E6A30/1;
S_0110C9A8 .scope module, "Mux4" "MUX_A" 4 107, 9 4, S_0110C920;
 .timescale -9 -10;
v011472C0_0 .alias "INPUT1", 31 0, v01151940_0;
v01147210_0 .alias "INPUT2", 31 0, v011500D8_0;
v01147268_0 .alias "OUT", 31 0, v011506B0_0;
v011473C8_0 .alias "SELECT", 0 0, v011513C0_0;
L_01158948 .functor MUXZ 32, v01147AA8_0, v01147370_0, v0114A8B0_0, C4<>;
S_0110CCD8 .scope module, "Mux" "MUX_A" 4 108, 9 4, S_0110C920;
 .timescale -9 -10;
v01147CB8_0 .alias "INPUT1", 31 0, v01151E68_0;
v01148028_0 .alias "INPUT2", 31 0, v0114FE18_0;
v01147E18_0 .alias "OUT", 31 0, v01152078_0;
v01147E70_0 .alias "SELECT", 0 0, v01151310_0;
L_01158B00 .functor MUXZ 32, L_01158DC0, v0114A490_0, v0114A438_0, C4<>;
S_0110C568 .scope module, "pc" "PC" 4 109, 13 4, S_0110C920;
 .timescale -9 -10;
v01147BB0_0 .alias "BUSYWAIT", 0 0, v01150130_0;
v01147FD0_0 .alias "CLOCK", 0 0, v01150188_0;
v01147C08_0 .var "NEXTPC", 31 0;
v01147EC8_0 .alias "PC", 31 0, v01152078_0;
v01147C60_0 .alias "RESET", 0 0, v01151D60_0;
S_0110C4E0 .scope module, "pcadder" "adder_4" 4 110, 14 14, S_0110C920;
 .timescale -9 -10;
v01147DC0_0 .alias "IN1", 31 0, v01151A48_0;
v01147F20_0 .alias "OUT", 31 0, v01151E68_0;
v01147F78_0 .net *"_s0", 31 0, C4<00000000000000000000000000000100>; 1 drivers
L_01158DC0 .delay (10,10,10) L_01158DC0/d;
L_01158DC0/d .arith/sum 32, v01147C08_0, C4<00000000000000000000000000000100>;
S_0110CC50 .scope module, "instructioncache" "instruction_cache" 4 111, 15 3, S_0110C920;
 .timescale -9 -10;
P_010FCDBC .param/l "IDLE" 15 64, C4<00>;
P_010FCDD0 .param/l "READ_MEM" 15 64, C4<01>;
P_010FCDE4 .param/l "UPDATE_CACHE" 15 64, C4<10>;
L_0115C8E0/d .functor BUFZ 128, L_01158B58, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0115C8E0 .delay (10,10,10) L_0115C8E0/d;
L_0115CAA0/d .functor BUFZ 1, L_011589F8, C4<0>, C4<0>, C4<0>;
L_0115CAA0 .delay (10,10,10) L_0115CAA0/d;
L_0115CEC8/d .functor BUFZ 25, L_01158AA8, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0115CEC8 .delay (10,10,10) L_0115CEC8/d;
L_0115CD08 .functor AND 1, L_0115CAA0, L_01158FD0, C4<1>, C4<1>;
v01146260_0 .net *"_s0", 127 0, L_01158B58; 1 drivers
v01146AF8_0 .net *"_s12", 24 0, L_01158AA8; 1 drivers
v01146AA0_0 .net *"_s15", 2 0, L_01158BB0; 1 drivers
v01146B50_0 .net *"_s19", 24 0, L_01158C08; 1 drivers
v011460A8_0 .net *"_s20", 0 0, L_01159028; 1 drivers
v011462B8_0 .net/s *"_s22", 0 0, C4<1>; 1 drivers
v01146940_0 .net/s *"_s24", 0 0, C4<0>; 1 drivers
v011468E8_0 .net *"_s3", 2 0, L_01158898; 1 drivers
v011467E0_0 .net *"_s6", 0 0, L_011589F8; 1 drivers
v011464C8_0 .net *"_s9", 2 0, L_01158E18; 1 drivers
v011469F0_0 .alias "address", 31 0, v01151A48_0;
v01146310_0 .var "busywait", 0 0;
v01146100_0 .alias "clock", 0 0, v01150188_0;
v01146368_0 .net "data_out", 127 0, L_0115C8E0; 1 drivers
v011466D8_0 .net "hit", 0 0, L_0115CD08; 1 drivers
v011463C0_0 .var/i "i", 31 0;
v01146158 .array "inst_cache", 7 0, 127 0;
v01146838 .array "inst_tag", 7 0, 24 0;
v011465D0 .array "inst_valid", 7 0, 0 0;
v01146628_0 .var "mem_address", 27 0;
v01146730_0 .alias "mem_busywait", 0 0, v01150550_0;
v01146470_0 .var "mem_read", 0 0;
v01146890_0 .alias "mem_readinst", 127 0, v01151680_0;
v01146A48_0 .var "next_state", 1 0;
v01146680_0 .var "readinst", 31 0;
v011461B0_0 .alias "reset", 0 0, v01151D60_0;
v01146418_0 .var "state", 1 0;
v01146520_0 .net "tag_out", 24 0, L_0115CEC8; 1 drivers
v01147D68_0 .net "tag_status", 0 0, L_01158FD0; 1 drivers
v01147D10_0 .net "valid_out", 0 0, L_0115CAA0; 1 drivers
E_010E5F30 .event edge, v011461B0_0;
E_010E5D10/0 .event edge, v011461B0_0;
E_010E5D10/1 .event posedge, v01145570_0;
E_010E5D10 .event/or E_010E5D10/0, E_010E5D10/1;
E_010E61F0 .event edge, v01146418_0;
E_010E6230 .event edge, v01146418_0, v011466D8_0, v011455C8_0, v01145A98_0;
E_010E60D0 .event edge, v011466D8_0, v011455C8_0, v01146368_0;
E_010E6390 .event edge, v011455C8_0;
L_01158B58 .array/port v01146158, L_01158898;
L_01158898 .part v01147C08_0, 4, 3;
L_011589F8 .array/port v011465D0, L_01158E18;
L_01158E18 .part v01147C08_0, 4, 3;
L_01158AA8 .array/port v01146838, L_01158BB0;
L_01158BB0 .part v01147C08_0, 4, 3;
L_01158C08 .part v01147C08_0, 7, 25;
L_01159028 .cmp/eq 25, L_0115CEC8, L_01158C08;
L_01158FD0 .delay (10,10,10) L_01158FD0/d;
L_01158FD0/d .functor MUXZ 1, C4<0>, C4<1>, L_01159028, C4<>;
S_0110CA30 .scope module, "instmem" "INSTRUCTION_MEMORY" 4 112, 16 5, S_0110C920;
 .timescale -9 -10;
v01145410_0 .alias "BLOCK_ADDRESS", 27 0, v011503F0_0;
v01145A98_0 .var "BUSYWAIT", 0 0;
v011450F8_0 .alias "CLOCK", 0 0, v01150188_0;
v011451A8 .array "MEM_ARRAY", 0 1023, 7 0;
v01145468_0 .alias "READ", 0 0, v01150708_0;
v01146D08_0 .var "READACCESS", 0 0;
v01146F70_0 .var "READ_INST", 127 0;
v01146E10_0 .var *"_s10", 7 0; Local signal
v01146FC8_0 .var *"_s11", 7 0; Local signal
v01147020_0 .var *"_s12", 7 0; Local signal
v01146DB8_0 .var *"_s13", 7 0; Local signal
v01146F18_0 .var *"_s14", 7 0; Local signal
v01146EC0_0 .var *"_s15", 7 0; Local signal
v01146BA8_0 .var *"_s16", 7 0; Local signal
v01146C00_0 .var *"_s17", 7 0; Local signal
v01146C58_0 .var *"_s2", 7 0; Local signal
v01146D60_0 .var *"_s3", 7 0; Local signal
v01146CB0_0 .var *"_s4", 7 0; Local signal
v01146E68_0 .var *"_s5", 7 0; Local signal
v01146578_0 .var *"_s6", 7 0; Local signal
v01146208_0 .var *"_s7", 7 0; Local signal
v01146998_0 .var *"_s8", 7 0; Local signal
v01146788_0 .var *"_s9", 7 0; Local signal
E_010E5D90 .event posedge, v01145570_0;
E_010E5E50 .event edge, v01145468_0;
S_0110CBC8 .scope module, "reg1" "PIPEREG1" 4 113, 8 4, S_0110C920;
 .timescale -9 -10;
v01145990_0 .alias "BUSYWAIT", 0 0, v01150130_0;
v01145570_0 .alias "CLK", 0 0, v01150188_0;
v011452B0_0 .alias "INSTRIN", 31 0, v01151FC8_0;
v01145888_0 .var "INSTROUT", 31 0;
v01145360_0 .alias "NEXTPC", 31 0, v01151E68_0;
v011455C8_0 .alias "PC", 31 0, v01151A48_0;
v011459E8_0 .var "PCOUT", 31 0;
v011453B8_0 .var "PCOUT_NEXT", 31 0;
v01145A40_0 .alias "RESET", 0 0, v01152020_0;
E_010E5B50 .event edge, v01145990_0, v011452B0_0, v01145360_0, v011455C8_0;
E_010E5ED0 .event edge, v01145A40_0;
S_0110CE70 .scope module, "MUX_B" "MUX_B" 9 15;
 .timescale -9 -10;
v01153530_0 .net "INPUT1", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01153950_0 .net "INPUT2", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v011531C0_0 .net "INPUT3", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v011535E0_0 .net "OUT", 31 0, L_01159188; 1 drivers
v01153218_0 .net "SELECT", 1 0, C4<zz>; 0 drivers
v01153480_0 .net *"_s1", 0 0, L_01158D10; 1 drivers
v01153848_0 .net *"_s10", 31 0, L_01159130; 1 drivers
v01153638_0 .net *"_s3", 0 0, L_01159080; 1 drivers
v01153690_0 .net *"_s4", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v011532C8_0 .net *"_s6", 31 0, L_011590D8; 1 drivers
v01153320_0 .net *"_s9", 0 0, L_011591E0; 1 drivers
L_01158D10 .part C4<zz>, 1, 1;
L_01159080 .part C4<zz>, 0, 1;
L_011590D8 .functor MUXZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_01159080, C4<>;
L_011591E0 .part C4<zz>, 0, 1;
L_01159130 .functor MUXZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, L_011591E0, C4<>;
L_01159188 .functor MUXZ 32, L_01159130, L_011590D8, L_01158D10, C4<>;
S_0110CAB8 .scope module, "MUX_C" "MUX_C" 9 25;
 .timescale -9 -10;
v01153A58_0 .net "INPUT1", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01153B08_0 .net "INPUT2", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v011534D8_0 .net "INPUT3", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v011537F0_0 .net "INPUT4", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v011538A0_0 .net "INPUT5", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01153110_0 .var "OUT", 31 0;
v01153270_0 .net "SELECT", 2 0, C4<zzz>; 0 drivers
E_010E9290/0 .event edge, v01153270_0, v011538A0_0, v011537F0_0, v011534D8_0;
E_010E9290/1 .event edge, v01153B08_0, v01153A58_0;
E_010E9290 .event/or E_010E9290/0, E_010E9290/1;
S_0110C788 .scope module, "adder" "adder" 14 3;
 .timescale -9 -10;
v01153428_0 .net "IN1", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01153BB8_0 .net "IN2", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v011536E8_0 .var "OUT", 31 0;
E_010E92D0 .event edge, v01153428_0, v01153BB8_0;
S_0110D090 .scope module, "adder_4_tb" "adder_4_tb" 14 24;
 .timescale -9 -10;
v011538F8_0 .var "IN1", 31 0;
v01153588_0 .net "OUT", 31 0, L_01159810; 1 drivers
S_010CF910 .scope module, "adder" "adder_4" 14 29, 14 14, S_0110D090;
 .timescale -9 -10;
v01153740_0 .net "IN1", 31 0, v011538F8_0; 1 drivers
v01153168_0 .alias "OUT", 31 0, v01153588_0;
v01153798_0 .net *"_s0", 31 0, C4<00000000000000000000000000000100>; 1 drivers
L_01159810 .delay (10,10,10) L_01159810/d;
L_01159810/d .arith/sum 32, v011538F8_0, C4<00000000000000000000000000000100>;
    .scope S_0110CB40;
T_0 ;
    %wait E_010E3750;
    %load/v 8, v01100580_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 5;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 2, 5;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 3, 5;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 4, 5;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 5, 5;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 6, 5;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 7, 5;
    %jmp/1 T_0.7, 6;
    %cmpi/u 8, 8, 5;
    %jmp/1 T_0.8, 6;
    %cmpi/u 8, 9, 5;
    %jmp/1 T_0.9, 6;
    %cmpi/u 8, 10, 5;
    %jmp/1 T_0.10, 6;
    %cmpi/u 8, 11, 5;
    %jmp/1 T_0.11, 6;
    %cmpi/u 8, 12, 5;
    %jmp/1 T_0.12, 6;
    %cmpi/u 8, 13, 5;
    %jmp/1 T_0.13, 6;
    %cmpi/u 8, 14, 5;
    %jmp/1 T_0.14, 6;
    %cmpi/u 8, 15, 5;
    %jmp/1 T_0.15, 6;
    %cmpi/u 8, 16, 5;
    %jmp/1 T_0.16, 6;
    %cmpi/u 8, 17, 5;
    %jmp/1 T_0.17, 6;
    %cmpi/u 8, 18, 5;
    %jmp/1 T_0.18, 6;
    %set/v v010FFEA0_0, 0, 32;
    %jmp T_0.20;
T_0.0 ;
    %load/v 8, v011002C0_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.1 ;
    %load/v 8, v01100A50_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.2 ;
    %load/v 8, v011004D0_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.3 ;
    %load/v 8, v01100738_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.4 ;
    %load/v 8, v010FFEF8_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.5 ;
    %load/v 8, v01100108_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.6 ;
    %load/v 8, v011005D8_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.7 ;
    %load/v 8, v01100268_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.8 ;
    %load/v 8, v010FFFA8_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.9 ;
    %load/v 8, v010FFD40_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.10 ;
    %load/v 8, v01100B58_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.11 ;
    %load/v 8, v011007E8_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.12 ;
    %load/v 8, v01100160_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.13 ;
    %load/v 8, v01100318_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.14 ;
    %load/v 8, v01100790_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.15 ;
    %load/v 8, v011008F0_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.16 ;
    %load/v 8, v01100C60_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.17 ;
    %load/v 8, v01100370_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.18 ;
    %load/v 8, v010FFDF0_0, 32;
    %set/v v010FFEA0_0, 8, 32;
    %jmp T_0.20;
T_0.20 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0110B578;
T_1 ;
    %vpi_call 2 114 "$monitor", "DATA1: %b,DATA2: %b,SELECT: %b,RESULT: %b", v011000B0_0, v01100210_0, v01100420_0, v011006E0_0;
    %end;
    .thread T_1;
    .scope S_0110B578;
T_2 ;
    %movi 8, 30, 32;
    %set/v v011000B0_0, 8, 32;
    %movi 8, 35, 32;
    %set/v v01100210_0, 8, 32;
    %set/v v01100420_0, 0, 5;
    %delay 50, 0;
    %vpi_call 2 123 "$display", "Test 1 passed";
    %movi 8, 1, 5;
    %set/v v01100420_0, 8, 5;
    %delay 50, 0;
    %vpi_call 2 126 "$display", "Test 2 paassed";
    %movi 8, 2, 5;
    %set/v v01100420_0, 8, 5;
    %delay 50, 0;
    %vpi_call 2 129 "$display", "Test 3 passed";
    %movi 8, 3, 5;
    %set/v v01100420_0, 8, 5;
    %delay 50, 0;
    %vpi_call 2 132 "$display", "Test 4 passed";
    %movi 8, 4, 5;
    %set/v v01100420_0, 8, 5;
    %delay 50, 0;
    %vpi_call 2 135 "$display", "Test 5 passed";
    %end;
    .thread T_2;
    .scope S_0110D118;
T_3 ;
    %wait E_010E3BD0;
    %load/v 8, v01144A90_0, 1;
    %load/v 9, v01144568_0, 1;
    %load/v 10, v011446C8_0, 1;
    %or 9, 10, 1;
    %load/v 10, v011449E0_0, 1;
    %or 9, 10, 1;
    %load/v 10, v01144618_0, 1;
    %or 9, 10, 1;
    %load/v 10, v01144670_0, 1;
    %or 9, 10, 1;
    %load/v 10, v011445C0_0, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %load/v 9, v011441A0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v01144778_0, 1, 1;
    %set/v v011441F8_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %set/v v01144778_0, 0, 1;
    %set/v v011441F8_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0110D118;
T_4 ;
    %wait E_010E3AB0;
    %set/v v01144778_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0110D118;
T_5 ;
    %wait E_010E3A10;
    %load/v 8, v011441A0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v011447D0_0, 32;
    %set/v v01144880_0, 8, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v01144720_0, 32;
    %set/v v01144880_0, 8, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0110C0A0;
T_6 ;
    %delay 50, 0;
    %load/v 8, v01145938_0, 1;
    %inv 8, 1;
    %set/v v01145938_0, 8, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0110C0A0;
T_7 ;
    %set/v v01145150_0, 0, 1;
    %movi 8, 305419896, 32;
    %set/v v01145620_0, 8, 32;
    %movi 8, 2557891634, 32;
    %set/v v01145830_0, 8, 32;
    %movi 8, 5, 3;
    %set/v v01145AF0_0, 8, 3;
    %set/v v011457D8_0, 0, 1;
    %set/v v011454C0_0, 0, 1;
    %set/v v01145728_0, 1, 1;
    %set/v v01145780_0, 0, 1;
    %set/v v01145258_0, 0, 1;
    %set/v v01145150_0, 1, 1;
    %delay 100, 0;
    %set/v v01145150_0, 0, 1;
    %delay 200, 0;
    %set/v v011457D8_0, 1, 1;
    %delay 50, 0;
    %delay 200, 0;
    %set/v v011454C0_0, 1, 1;
    %delay 50, 0;
    %delay 200, 0;
    %vpi_call 3 141 "$finish";
    %end;
    .thread T_7;
    .scope S_0110C0A0;
T_8 ;
    %wait E_010E3C70;
    %vpi_call 3 146 "$display", "BRANCH_JUMP_OUT = %h, PCMUX = %b, REG_FLUSH = %b", v01145678_0, v01145B48_0, v011450A0_0;
    %jmp T_8;
    .thread T_8;
    .scope S_010CFCC8;
T_9 ;
    %wait E_010E5D90;
    %load/v 8, v011501E0_0, 1;
    %jmp/0xz  T_9.0, 8;
    %set/v v0114FE70_0, 0, 32;
T_9.2 ;
    %load/v 8, v0114FE70_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_9.3, 5;
    %ix/getv/s 3, v0114FE70_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0114F8F0, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0114FE70_0, 32;
    %set/v v0114FE70_0, 8, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0114FD68_0, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v01150398_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %jmp/0xz  T_9.6, 4;
    %delay 10, 0;
    %load/v 8, v0114F948_0, 32;
    %ix/getv 3, v01150398_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0114F8F0, 0, 8;
t_1 ;
T_9.6 ;
T_9.4 ;
    %delay 20, 0;
    %ix/getv 3, v0114FEC8_0;
    %load/av 8, v0114F8F0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0114FAA8_0, 0, 8;
    %delay 20, 0;
    %ix/getv 3, v0114FF20_0;
    %load/av 8, v0114F8F0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0114FBB0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_010CF228;
T_10 ;
    %wait E_010E9030;
    %load/v 8, v0114FCB8_0, 7;
    %cmpi/u 8, 51, 7;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 3, 7;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 19, 7;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 103, 7;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 35, 7;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 23, 7;
    %jmp/1 T_10.5, 6;
    %cmpi/u 8, 55, 7;
    %jmp/1 T_10.6, 6;
    %cmpi/u 8, 99, 7;
    %jmp/1 T_10.7, 6;
    %cmpi/u 8, 111, 7;
    %jmp/1 T_10.8, 6;
    %jmp T_10.9;
T_10.0 ;
    %delay 10, 0;
    %set/v v0114F830_0, 2, 3;
    %set/v v0114F308_0, 0, 1;
    %set/v v0114F468_0, 0, 1;
    %set/v v0114FF78_0, 0, 1;
    %set/v v011502E8_0, 0, 1;
    %set/v v01150080_0, 1, 1;
    %set/v v0114F410_0, 0, 1;
    %set/v v0114F2B0_0, 0, 1;
    %set/v v0114EF98_0, 0, 1;
    %set/v v0114F258_0, 0, 1;
    %load/v 8, v0114F0F8_0, 3;
    %load/v 11, v0114F360_0, 7;
    %cmpi/u 8, 0, 10;
    %jmp/1 T_10.10, 6;
    %cmpi/u 8, 256, 10;
    %jmp/1 T_10.11, 6;
    %cmpi/u 8, 1, 10;
    %jmp/1 T_10.12, 6;
    %cmpi/u 8, 2, 10;
    %jmp/1 T_10.13, 6;
    %cmpi/u 8, 3, 10;
    %jmp/1 T_10.14, 6;
    %cmpi/u 8, 4, 10;
    %jmp/1 T_10.15, 6;
    %cmpi/u 8, 5, 10;
    %jmp/1 T_10.16, 6;
    %cmpi/u 8, 261, 10;
    %jmp/1 T_10.17, 6;
    %cmpi/u 8, 6, 10;
    %jmp/1 T_10.18, 6;
    %cmpi/u 8, 7, 10;
    %jmp/1 T_10.19, 6;
    %cmpi/u 8, 8, 10;
    %jmp/1 T_10.20, 6;
    %cmpi/u 8, 9, 10;
    %jmp/1 T_10.21, 6;
    %cmpi/u 8, 10, 10;
    %jmp/1 T_10.22, 6;
    %cmpi/u 8, 11, 10;
    %jmp/1 T_10.23, 6;
    %cmpi/u 8, 12, 10;
    %jmp/1 T_10.24, 6;
    %cmpi/u 8, 13, 10;
    %jmp/1 T_10.25, 6;
    %cmpi/u 8, 14, 10;
    %jmp/1 T_10.26, 6;
    %cmpi/u 8, 15, 10;
    %jmp/1 T_10.27, 6;
    %jmp T_10.28;
T_10.10 ;
    %movi 8, 1, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.11 ;
    %movi 8, 2, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.12 ;
    %movi 8, 3, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.13 ;
    %movi 8, 4, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.14 ;
    %movi 8, 5, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.15 ;
    %movi 8, 6, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.16 ;
    %movi 8, 7, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.17 ;
    %movi 8, 8, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.18 ;
    %movi 8, 9, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.19 ;
    %movi 8, 10, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.20 ;
    %movi 8, 11, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.21 ;
    %movi 8, 12, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.22 ;
    %movi 8, 13, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.23 ;
    %movi 8, 14, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.24 ;
    %movi 8, 15, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.25 ;
    %movi 8, 16, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.26 ;
    %movi 8, 17, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.27 ;
    %movi 8, 18, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.28;
T_10.28 ;
    %jmp T_10.9;
T_10.1 ;
    %delay 10, 0;
    %movi 8, 1, 5;
    %set/v v0114F780_0, 8, 5;
    %set/v v0114F830_0, 0, 3;
    %set/v v0114F308_0, 0, 1;
    %set/v v0114F468_0, 1, 1;
    %set/v v0114FF78_0, 0, 1;
    %set/v v011502E8_0, 1, 1;
    %set/v v01150080_0, 1, 1;
    %set/v v0114F410_0, 1, 1;
    %set/v v0114F2B0_0, 0, 1;
    %set/v v0114EF98_0, 0, 1;
    %set/v v0114F258_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %delay 10, 0;
    %set/v v0114F830_0, 0, 3;
    %set/v v0114F308_0, 0, 1;
    %set/v v0114F468_0, 1, 1;
    %set/v v0114FF78_0, 0, 1;
    %set/v v011502E8_0, 0, 1;
    %set/v v01150080_0, 1, 1;
    %set/v v0114F410_0, 0, 1;
    %set/v v0114F2B0_0, 0, 1;
    %set/v v0114EF98_0, 0, 1;
    %set/v v0114F258_0, 0, 1;
    %load/v 8, v0114F0F8_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_10.29, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_10.30, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_10.31, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_10.32, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_10.33, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_10.34, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_10.35, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_10.36, 6;
    %jmp T_10.37;
T_10.29 ;
    %movi 8, 1, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.37;
T_10.30 ;
    %load/v 8, v0114F360_0, 7;
    %cmpi/u 8, 0, 7;
    %jmp/1 T_10.38, 6;
    %jmp T_10.39;
T_10.38 ;
    %movi 8, 3, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.39;
T_10.39 ;
    %jmp T_10.37;
T_10.31 ;
    %movi 8, 4, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.37;
T_10.32 ;
    %movi 8, 5, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.37;
T_10.33 ;
    %movi 8, 6, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.37;
T_10.34 ;
    %load/v 8, v0114F360_0, 7;
    %cmpi/u 8, 0, 7;
    %jmp/1 T_10.40, 6;
    %cmpi/u 8, 32, 7;
    %jmp/1 T_10.41, 6;
    %jmp T_10.42;
T_10.40 ;
    %movi 8, 7, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.42;
T_10.41 ;
    %movi 8, 8, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.42;
T_10.42 ;
    %jmp T_10.37;
T_10.35 ;
    %movi 8, 9, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.37;
T_10.36 ;
    %movi 8, 10, 5;
    %set/v v0114F780_0, 8, 5;
    %jmp T_10.37;
T_10.37 ;
    %jmp T_10.9;
T_10.3 ;
    %delay 10, 0;
    %movi 8, 1, 5;
    %set/v v0114F780_0, 8, 5;
    %set/v v0114F830_0, 0, 3;
    %set/v v0114F308_0, 0, 1;
    %set/v v0114F468_0, 1, 1;
    %set/v v0114FF78_0, 1, 1;
    %set/v v011502E8_0, 0, 1;
    %set/v v01150080_0, 1, 1;
    %set/v v0114F410_0, 0, 1;
    %set/v v0114F2B0_0, 0, 1;
    %set/v v0114EF98_0, 0, 1;
    %set/v v0114F258_0, 1, 1;
    %jmp T_10.9;
T_10.4 ;
    %delay 10, 0;
    %movi 8, 1, 5;
    %set/v v0114F780_0, 8, 5;
    %movi 8, 1, 3;
    %set/v v0114F830_0, 8, 3;
    %set/v v0114F308_0, 0, 1;
    %set/v v0114F468_0, 1, 1;
    %set/v v0114FF78_0, 0, 1;
    %set/v v011502E8_0, 2, 1;
    %set/v v01150080_0, 0, 1;
    %set/v v0114F410_0, 0, 1;
    %set/v v0114F2B0_0, 1, 1;
    %set/v v0114EF98_0, 0, 1;
    %set/v v0114F258_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %delay 10, 0;
    %movi 8, 1, 5;
    %set/v v0114F780_0, 8, 5;
    %movi 8, 2, 3;
    %set/v v0114F830_0, 8, 3;
    %set/v v0114F308_0, 1, 1;
    %set/v v0114F468_0, 1, 1;
    %set/v v0114FF78_0, 0, 1;
    %set/v v011502E8_0, 0, 1;
    %set/v v01150080_0, 1, 1;
    %set/v v0114F410_0, 0, 1;
    %set/v v0114F2B0_0, 0, 1;
    %set/v v0114EF98_0, 0, 1;
    %set/v v0114F258_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %delay 10, 0;
    %set/v v0114F780_0, 0, 5;
    %movi 8, 2, 3;
    %set/v v0114F830_0, 8, 3;
    %set/v v0114F308_0, 2, 1;
    %set/v v0114F468_0, 1, 1;
    %set/v v0114FF78_0, 0, 1;
    %set/v v011502E8_0, 0, 1;
    %set/v v01150080_0, 1, 1;
    %set/v v0114F410_0, 0, 1;
    %set/v v0114F2B0_0, 0, 1;
    %set/v v0114EF98_0, 0, 1;
    %set/v v0114F258_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %delay 10, 0;
    %movi 8, 2, 5;
    %set/v v0114F780_0, 8, 5;
    %movi 8, 3, 3;
    %set/v v0114F830_0, 8, 3;
    %set/v v0114F308_0, 1, 1;
    %set/v v0114F468_0, 1, 1;
    %set/v v0114FF78_0, 0, 1;
    %set/v v011502E8_0, 2, 1;
    %set/v v01150080_0, 0, 1;
    %set/v v0114F410_0, 0, 1;
    %set/v v0114F2B0_0, 0, 1;
    %set/v v0114EF98_0, 1, 1;
    %set/v v0114F258_0, 0, 1;
    %jmp T_10.9;
T_10.8 ;
    %delay 10, 0;
    %movi 8, 1, 5;
    %set/v v0114F780_0, 8, 5;
    %movi 8, 4, 3;
    %set/v v0114F830_0, 8, 3;
    %set/v v0114F308_0, 1, 1;
    %set/v v0114F468_0, 1, 1;
    %set/v v0114FF78_0, 1, 1;
    %set/v v011502E8_0, 0, 1;
    %set/v v01150080_0, 1, 1;
    %set/v v0114F410_0, 0, 1;
    %set/v v0114F2B0_0, 0, 1;
    %set/v v0114EF98_0, 0, 1;
    %set/v v0114F258_0, 1, 1;
    %jmp T_10.9;
T_10.9 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_010CF4D0;
T_11 ;
    %wait E_010E8D30;
    %delay 20, 0;
    %mov 8, 0, 12;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.0, 4;
    %load/x1p 40, v0114F3B8_0, 20;
    %jmp T_11.1;
T_11.0 ;
    %mov 40, 2, 20;
T_11.1 ;
    %mov 20, 40, 20; Move signal select into place
    %set/v v0114F6D0_0, 8, 32;
    %mov 40, 0, 1;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.2, 4;
    %load/x1p 61, v0114F3B8_0, 10;
    %jmp T_11.3;
T_11.2 ;
    %mov 61, 2, 10;
T_11.3 ;
    %mov 41, 61, 10; Move signal select into place
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.4, 4;
    %load/x1p 61, v0114F3B8_0, 1;
    %jmp T_11.5;
T_11.4 ;
    %mov 61, 2, 1;
T_11.5 ;
    %mov 51, 61, 1; Move signal select into place
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.6, 4;
    %load/x1p 61, v0114F3B8_0, 8;
    %jmp T_11.7;
T_11.6 ;
    %mov 61, 2, 8;
T_11.7 ;
    %mov 52, 61, 8; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.8, 4;
    %load/x1p 61, v0114F3B8_0, 1;
    %jmp T_11.9;
T_11.8 ;
    %mov 61, 2, 1;
T_11.9 ;
    %mov 60, 61, 1; Move signal select into place
    %mov 8, 40, 21;
    %mov 29, 0, 11;
    %set/v v0114F620_0, 8, 32;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.10, 4;
    %load/x1p 52, v0114F3B8_0, 5;
    %jmp T_11.11;
T_11.10 ;
    %mov 52, 2, 5;
T_11.11 ;
    %mov 40, 52, 5; Move signal select into place
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.12, 4;
    %load/x1p 52, v0114F3B8_0, 6;
    %jmp T_11.13;
T_11.12 ;
    %mov 52, 2, 6;
T_11.13 ;
    %mov 45, 52, 6; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.14, 4;
    %load/x1p 52, v0114F3B8_0, 1;
    %jmp T_11.15;
T_11.14 ;
    %mov 52, 2, 1;
T_11.15 ;
    %mov 51, 52, 1; Move signal select into place
    %mov 8, 40, 12;
    %mov 20, 0, 20;
    %set/v v0114F678_0, 8, 32;
    %mov 40, 0, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.16, 4;
    %load/x1p 53, v0114F3B8_0, 4;
    %jmp T_11.17;
T_11.16 ;
    %mov 53, 2, 4;
T_11.17 ;
    %mov 41, 53, 4; Move signal select into place
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.18, 4;
    %load/x1p 53, v0114F3B8_0, 6;
    %jmp T_11.19;
T_11.18 ;
    %mov 53, 2, 6;
T_11.19 ;
    %mov 45, 53, 6; Move signal select into place
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.20, 4;
    %load/x1p 53, v0114F3B8_0, 1;
    %jmp T_11.21;
T_11.20 ;
    %mov 53, 2, 1;
T_11.21 ;
    %mov 51, 53, 1; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.22, 4;
    %load/x1p 53, v0114F3B8_0, 1;
    %jmp T_11.23;
T_11.22 ;
    %mov 53, 2, 1;
T_11.23 ;
    %mov 52, 53, 1; Move signal select into place
    %mov 8, 40, 13;
    %mov 21, 0, 19;
    %set/v v0114F1A8_0, 8, 32;
    %load/v 8, v0114F3B8_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %cmpi/u 8, 19, 8;
    %mov 8, 4, 1;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.27, 4;
    %load/x1p 9, v0114F3B8_0, 3;
    %jmp T_11.28;
T_11.27 ;
    %mov 9, 2, 3;
T_11.28 ;
; Save base=9 wid=3 in lookaside.
    %cmpi/u 9, 5, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_11.24, 8;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.29, 4;
    %load/x1p 41, v0114F3B8_0, 5;
    %jmp T_11.30;
T_11.29 ;
    %mov 41, 2, 5;
T_11.30 ;
    %mov 9, 41, 5; Move signal select into place
    %mov 14, 0, 27;
    %jmp/1  T_11.26, 8;
T_11.24 ; End of true expr.
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.31, 4;
    %load/x1p 85, v0114F3B8_0, 11;
    %jmp T_11.32;
T_11.31 ;
    %mov 85, 2, 11;
T_11.32 ;
    %mov 73, 85, 11; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.33, 4;
    %load/x1p 85, v0114F3B8_0, 1;
    %jmp T_11.34;
T_11.33 ;
    %mov 85, 2, 1;
T_11.34 ;
    %mov 84, 85, 1; Move signal select into place
    %mov 41, 73, 12;
    %mov 53, 0, 20;
    %jmp/0  T_11.25, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_11.26;
T_11.25 ;
    %mov 9, 41, 32; Return false value
T_11.26 ;
    %set/v v0114F0A0_0, 9, 32;
    %load/v 8, v0114EF40_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_11.35, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_11.36, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_11.37, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_11.38, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_11.39, 6;
    %set/v v0114F048_0, 0, 32;
    %jmp T_11.41;
T_11.35 ;
    %load/v 8, v0114F0A0_0, 32;
    %set/v v0114F048_0, 8, 32;
    %jmp T_11.41;
T_11.36 ;
    %load/v 8, v0114F678_0, 32;
    %set/v v0114F048_0, 8, 32;
    %jmp T_11.41;
T_11.37 ;
    %load/v 8, v0114F6D0_0, 32;
    %set/v v0114F048_0, 8, 32;
    %jmp T_11.41;
T_11.38 ;
    %load/v 8, v0114F1A8_0, 32;
    %set/v v0114F048_0, 8, 32;
    %jmp T_11.41;
T_11.39 ;
    %load/v 8, v0114F620_0, 32;
    %set/v v0114F048_0, 8, 32;
    %jmp T_11.41;
T_11.41 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_010CF3C0;
T_12 ;
    %wait E_010E5ED0;
    %load/v 8, v0114F7D8_0, 1;
    %jmp/0xz  T_12.0, 8;
    %delay 10, 0;
    %set/v v0114F200_0, 0, 1;
    %set/v v0114EDE0_0, 0, 1;
    %set/v v0114E700_0, 0, 1;
    %set/v v0114EC80_0, 0, 1;
    %set/v v0114ECD8_0, 0, 1;
    %set/v v0114E808_0, 0, 1;
    %set/v v0114E5F8_0, 0, 1;
    %set/v v0114E440_0, 0, 1;
    %set/v v0114E4F0_0, 0, 1;
    %set/v v0114E7B0_0, 0, 3;
    %set/v v0114E650_0, 0, 5;
    %set/v v0114F728_0, 0, 5;
    %set/v v0114E8B8_0, 0, 32;
    %set/v v0114F570_0, 0, 32;
    %set/v v0114F518_0, 0, 32;
    %set/v v0114E6A8_0, 0, 32;
    %set/v v0114E758_0, 0, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_010CF3C0;
T_13 ;
    %wait E_010E8ED0;
    %load/v 8, v0114EA70_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %delay 20, 0;
    %load/v 8, v0114F5C8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0114F200_0, 0, 8;
    %load/v 8, v0114EB20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0114EDE0_0, 0, 8;
    %load/v 8, v0114EA18_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0114E700_0, 0, 8;
    %load/v 8, v0114E5A0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0114EC80_0, 0, 8;
    %load/v 8, v0114EBD0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0114ECD8_0, 0, 8;
    %load/v 8, v0114EE38_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0114E808_0, 0, 8;
    %load/v 8, v0114E548_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0114E5F8_0, 0, 8;
    %load/v 8, v0114ED30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0114E440_0, 0, 8;
    %load/v 8, v0114E860_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0114E4F0_0, 0, 8;
    %load/v 8, v0114E968_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0114E7B0_0, 0, 8;
    %load/v 8, v0114ED88_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0114E650_0, 0, 8;
    %load/v 8, v0114EFF0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0114F728_0, 0, 8;
    %load/v 8, v0114E910_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0114E8B8_0, 0, 8;
    %load/v 8, v0114EEE8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0114F570_0, 0, 8;
    %load/v 8, v0114F4C0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0114F518_0, 0, 8;
    %load/v 8, v0114EC28_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0114E6A8_0, 0, 8;
    %load/v 8, v0114EE90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0114E758_0, 0, 8;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0110C678;
T_14 ;
    %wait E_010E8F50;
    %load/v 8, v0114E180_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/1 T_14.0, 6;
    %cmpi/u 8, 1, 5;
    %jmp/1 T_14.1, 6;
    %cmpi/u 8, 2, 5;
    %jmp/1 T_14.2, 6;
    %cmpi/u 8, 3, 5;
    %jmp/1 T_14.3, 6;
    %cmpi/u 8, 4, 5;
    %jmp/1 T_14.4, 6;
    %cmpi/u 8, 5, 5;
    %jmp/1 T_14.5, 6;
    %cmpi/u 8, 6, 5;
    %jmp/1 T_14.6, 6;
    %cmpi/u 8, 7, 5;
    %jmp/1 T_14.7, 6;
    %cmpi/u 8, 8, 5;
    %jmp/1 T_14.8, 6;
    %cmpi/u 8, 9, 5;
    %jmp/1 T_14.9, 6;
    %cmpi/u 8, 10, 5;
    %jmp/1 T_14.10, 6;
    %cmpi/u 8, 11, 5;
    %jmp/1 T_14.11, 6;
    %cmpi/u 8, 12, 5;
    %jmp/1 T_14.12, 6;
    %cmpi/u 8, 13, 5;
    %jmp/1 T_14.13, 6;
    %cmpi/u 8, 14, 5;
    %jmp/1 T_14.14, 6;
    %cmpi/u 8, 15, 5;
    %jmp/1 T_14.15, 6;
    %cmpi/u 8, 16, 5;
    %jmp/1 T_14.16, 6;
    %cmpi/u 8, 17, 5;
    %jmp/1 T_14.17, 6;
    %cmpi/u 8, 18, 5;
    %jmp/1 T_14.18, 6;
    %set/v v0114E128_0, 0, 32;
    %jmp T_14.20;
T_14.0 ;
    %load/v 8, v0114DD60_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.1 ;
    %load/v 8, v0114BC80_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.2 ;
    %load/v 8, v0114E0D0_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.3 ;
    %load/v 8, v0114DCB0_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.4 ;
    %load/v 8, v0114E2E0_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.5 ;
    %load/v 8, v0114DF70_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.6 ;
    %load/v 8, v0114E390_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.7 ;
    %load/v 8, v0114E1D8_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.8 ;
    %load/v 8, v0114DD08_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.9 ;
    %load/v 8, v0114DE10_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.10 ;
    %load/v 8, v0114BD88_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.11 ;
    %load/v 8, v0114DB50_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.12 ;
    %load/v 8, v0114DAA0_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.13 ;
    %load/v 8, v0114DDB8_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.14 ;
    %load/v 8, v0114DA48_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.15 ;
    %load/v 8, v0114D8E8_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.16 ;
    %load/v 8, v0114BF98_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.17 ;
    %load/v 8, v0114E338_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.18 ;
    %load/v 8, v0114E078_0, 32;
    %set/v v0114E128_0, 8, 32;
    %jmp T_14.20;
T_14.20 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0110CF80;
T_15 ;
    %wait E_010E8BD0;
    %load/v 8, v0114A3E0_0, 1;
    %load/v 9, v0114A4E8_0, 1;
    %load/v 10, v0114AB70_0, 1;
    %or 9, 10, 1;
    %load/v 10, v0114A0C8_0, 1;
    %or 9, 10, 1;
    %load/v 10, v0114A120_0, 1;
    %or 9, 10, 1;
    %load/v 10, v0114A330_0, 1;
    %or 9, 10, 1;
    %load/v 10, v0114A2D8_0, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %load/v 9, v0114A388_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %set/v v0114A438_0, 1, 1;
    %set/v v0114AEE0_0, 1, 1;
    %jmp T_15.1;
T_15.0 ;
    %set/v v0114A438_0, 0, 1;
    %set/v v0114AEE0_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0110CF80;
T_16 ;
    %wait E_010E5F30;
    %set/v v0114A438_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0110CF80;
T_17 ;
    %wait E_010E8BB0;
    %load/v 8, v0114A388_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0114A7A8_0, 32;
    %set/v v0114A490_0, 8, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0114A178_0, 32;
    %set/v v0114A490_0, 8, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0110CDE8;
T_18 ;
    %wait E_010E5ED0;
    %load/v 8, v0114A960_0, 1;
    %jmp/0xz  T_18.0, 8;
    %delay 10, 0;
    %set/v v0114A9B8_0, 0, 1;
    %set/v v0114A8B0_0, 0, 1;
    %set/v v0114A540_0, 0, 1;
    %set/v v0114A6A0_0, 0, 1;
    %set/v v0114AA10_0, 0, 3;
    %set/v v0114AAC0_0, 0, 5;
    %set/v v01149278_0, 0, 32;
    %set/v v0114A598_0, 0, 32;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0110CDE8;
T_19 ;
    %wait E_010E8AF0;
    %load/v 8, v0114A648_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %delay 20, 0;
    %load/v 8, v0114A858_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0114A9B8_0, 0, 8;
    %load/v 8, v0114AA68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0114A8B0_0, 0, 8;
    %load/v 8, v0114AB18_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0114A540_0, 0, 8;
    %load/v 8, v0114A750_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0114A6A0_0, 0, 8;
    %load/v 8, v0114A228_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0114AA10_0, 0, 8;
    %load/v 8, v0114A908_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0114AAC0_0, 0, 8;
    %load/v 8, v01149538_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01149278_0, 0, 8;
    %load/v 8, v0114A6F8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0114A598_0, 0, 8;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0110CEF8;
T_20 ;
    %wait E_010E88F0;
    %load/v 8, v01149850_0, 32;
    %set/v v01149A60_0, 8, 2;
    %set/v v01149698_0, 10, 3;
    %set/v v011491C8_0, 13, 25;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0110CEF8;
T_21 ;
    %wait E_010E5F30;
    %set/v v01149118_0, 0, 32;
T_21.0 ;
    %load/v 8, v01149118_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_21.1, 5;
    %ix/getv/s 3, v01149118_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v01149E80, 0, 1;
t_2 ;
    %ix/getv/s 3, v01149118_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v01149DD0, 0, 1;
t_3 ;
    %ix/getv/s 3, v01149118_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v01149E28, 2, 25;
t_4 ;
    %ix/getv/s 3, v01149118_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v01149D78, 2, 128;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v01149118_0, 32;
    %set/v v01149118_0, 8, 32;
    %jmp T_21.0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0110CEF8;
T_22 ;
    %wait E_010E88D0;
    %load/v 8, v01149B68_0, 1;
    %load/v 9, v01149590_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_22.0, 8;
    %set/v v01149C70_0, 1, 1;
    %jmp T_22.1;
T_22.0 ;
    %set/v v01149C70_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0110CEF8;
T_23 ;
    %wait E_010E89D0;
    %delay 10, 0;
    %ix/getv 1, v01149698_0;
    %jmp/1 T_23.0, 4;
    %load/x1p 136, v01149850_0, 1;
    %jmp T_23.1;
T_23.0 ;
    %mov 136, 2, 1;
T_23.1 ;
; Save base=136 wid=1 in lookaside.
    %ix/get 3, 136, 1;
    %load/av 8, v01149D78, 128;
    %set/v v011492D0_0, 8, 128;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0110CEF8;
T_24 ;
    %wait E_010E5D90;
    %load/v 8, v01149748_0, 1;
    %jmp/0xz  T_24.0, 8;
    %set/v v01149C70_0, 0, 1;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0110CEF8;
T_25 ;
    %wait E_010E5D90;
    %load/v 8, v01149590_0, 1;
    %load/v 9, v01149B68_0, 1;
    %or 8, 9, 1;
    %load/v 9, v01149748_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.0, 8;
    %set/v v011497F8_0, 1, 1;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0110CEF8;
T_26 ;
    %wait E_010E8950;
    %load/v 8, v011497F8_0, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v01149A60_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_26.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_26.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_26.4, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_26.5, 6;
    %jmp T_26.6;
T_26.2 ;
    %delay 10, 0;
    %ix/getv 3, v01149698_0;
    %jmp/1 T_26.7, 4;
    %ix/get/s 0, 0, 2;
T_26.7 ;
    %load/avx.p 8, v01149D78, 0;
    %load/avx.p 9, v01149D78, 0;
    %load/avx.p 10, v01149D78, 0;
    %load/avx.p 11, v01149D78, 0;
    %load/avx.p 12, v01149D78, 0;
    %load/avx.p 13, v01149D78, 0;
    %load/avx.p 14, v01149D78, 0;
    %load/avx.p 15, v01149D78, 0;
    %load/avx.p 16, v01149D78, 0;
    %load/avx.p 17, v01149D78, 0;
    %load/avx.p 18, v01149D78, 0;
    %load/avx.p 19, v01149D78, 0;
    %load/avx.p 20, v01149D78, 0;
    %load/avx.p 21, v01149D78, 0;
    %load/avx.p 22, v01149D78, 0;
    %load/avx.p 23, v01149D78, 0;
    %load/avx.p 24, v01149D78, 0;
    %load/avx.p 25, v01149D78, 0;
    %load/avx.p 26, v01149D78, 0;
    %load/avx.p 27, v01149D78, 0;
    %load/avx.p 28, v01149D78, 0;
    %load/avx.p 29, v01149D78, 0;
    %load/avx.p 30, v01149D78, 0;
    %load/avx.p 31, v01149D78, 0;
    %load/avx.p 32, v01149D78, 0;
    %load/avx.p 33, v01149D78, 0;
    %load/avx.p 34, v01149D78, 0;
    %load/avx.p 35, v01149D78, 0;
    %load/avx.p 36, v01149D78, 0;
    %load/avx.p 37, v01149D78, 0;
    %load/avx.p 38, v01149D78, 0;
    %load/avx.p 39, v01149D78, 0;
; Save base=8 wid=32 in lookaside.
    %set/v v01149F30_0, 8, 32;
    %jmp T_26.6;
T_26.3 ;
    %delay 10, 0;
    %movi 8, 32, 7;
    %ix/getv 3, v01149698_0;
    %jmp/1 T_26.8, 4;
    %ix/get/s 0, 8, 7;
T_26.8 ;
    %load/avx.p 8, v01149D78, 0;
    %load/avx.p 9, v01149D78, 0;
    %load/avx.p 10, v01149D78, 0;
    %load/avx.p 11, v01149D78, 0;
    %load/avx.p 12, v01149D78, 0;
    %load/avx.p 13, v01149D78, 0;
    %load/avx.p 14, v01149D78, 0;
    %load/avx.p 15, v01149D78, 0;
    %load/avx.p 16, v01149D78, 0;
    %load/avx.p 17, v01149D78, 0;
    %load/avx.p 18, v01149D78, 0;
    %load/avx.p 19, v01149D78, 0;
    %load/avx.p 20, v01149D78, 0;
    %load/avx.p 21, v01149D78, 0;
    %load/avx.p 22, v01149D78, 0;
    %load/avx.p 23, v01149D78, 0;
    %load/avx.p 24, v01149D78, 0;
    %load/avx.p 25, v01149D78, 0;
    %load/avx.p 26, v01149D78, 0;
    %load/avx.p 27, v01149D78, 0;
    %load/avx.p 28, v01149D78, 0;
    %load/avx.p 29, v01149D78, 0;
    %load/avx.p 30, v01149D78, 0;
    %load/avx.p 31, v01149D78, 0;
    %load/avx.p 32, v01149D78, 0;
    %load/avx.p 33, v01149D78, 0;
    %load/avx.p 34, v01149D78, 0;
    %load/avx.p 35, v01149D78, 0;
    %load/avx.p 36, v01149D78, 0;
    %load/avx.p 37, v01149D78, 0;
    %load/avx.p 38, v01149D78, 0;
    %load/avx.p 39, v01149D78, 0;
; Save base=8 wid=32 in lookaside.
    %set/v v01149F30_0, 8, 32;
    %jmp T_26.6;
T_26.4 ;
    %delay 10, 0;
    %movi 8, 64, 8;
    %ix/getv 3, v01149698_0;
    %jmp/1 T_26.9, 4;
    %ix/get/s 0, 8, 8;
T_26.9 ;
    %load/avx.p 8, v01149D78, 0;
    %load/avx.p 9, v01149D78, 0;
    %load/avx.p 10, v01149D78, 0;
    %load/avx.p 11, v01149D78, 0;
    %load/avx.p 12, v01149D78, 0;
    %load/avx.p 13, v01149D78, 0;
    %load/avx.p 14, v01149D78, 0;
    %load/avx.p 15, v01149D78, 0;
    %load/avx.p 16, v01149D78, 0;
    %load/avx.p 17, v01149D78, 0;
    %load/avx.p 18, v01149D78, 0;
    %load/avx.p 19, v01149D78, 0;
    %load/avx.p 20, v01149D78, 0;
    %load/avx.p 21, v01149D78, 0;
    %load/avx.p 22, v01149D78, 0;
    %load/avx.p 23, v01149D78, 0;
    %load/avx.p 24, v01149D78, 0;
    %load/avx.p 25, v01149D78, 0;
    %load/avx.p 26, v01149D78, 0;
    %load/avx.p 27, v01149D78, 0;
    %load/avx.p 28, v01149D78, 0;
    %load/avx.p 29, v01149D78, 0;
    %load/avx.p 30, v01149D78, 0;
    %load/avx.p 31, v01149D78, 0;
    %load/avx.p 32, v01149D78, 0;
    %load/avx.p 33, v01149D78, 0;
    %load/avx.p 34, v01149D78, 0;
    %load/avx.p 35, v01149D78, 0;
    %load/avx.p 36, v01149D78, 0;
    %load/avx.p 37, v01149D78, 0;
    %load/avx.p 38, v01149D78, 0;
    %load/avx.p 39, v01149D78, 0;
; Save base=8 wid=32 in lookaside.
    %set/v v01149F30_0, 8, 32;
    %jmp T_26.6;
T_26.5 ;
    %delay 10, 0;
    %movi 8, 96, 8;
    %ix/getv 3, v01149698_0;
    %jmp/1 T_26.10, 4;
    %ix/get/s 0, 8, 8;
T_26.10 ;
    %load/avx.p 8, v01149D78, 0;
    %load/avx.p 9, v01149D78, 0;
    %load/avx.p 10, v01149D78, 0;
    %load/avx.p 11, v01149D78, 0;
    %load/avx.p 12, v01149D78, 0;
    %load/avx.p 13, v01149D78, 0;
    %load/avx.p 14, v01149D78, 0;
    %load/avx.p 15, v01149D78, 0;
    %load/avx.p 16, v01149D78, 0;
    %load/avx.p 17, v01149D78, 0;
    %load/avx.p 18, v01149D78, 0;
    %load/avx.p 19, v01149D78, 0;
    %load/avx.p 20, v01149D78, 0;
    %load/avx.p 21, v01149D78, 0;
    %load/avx.p 22, v01149D78, 0;
    %load/avx.p 23, v01149D78, 0;
    %load/avx.p 24, v01149D78, 0;
    %load/avx.p 25, v01149D78, 0;
    %load/avx.p 26, v01149D78, 0;
    %load/avx.p 27, v01149D78, 0;
    %load/avx.p 28, v01149D78, 0;
    %load/avx.p 29, v01149D78, 0;
    %load/avx.p 30, v01149D78, 0;
    %load/avx.p 31, v01149D78, 0;
    %load/avx.p 32, v01149D78, 0;
    %load/avx.p 33, v01149D78, 0;
    %load/avx.p 34, v01149D78, 0;
    %load/avx.p 35, v01149D78, 0;
    %load/avx.p 36, v01149D78, 0;
    %load/avx.p 37, v01149D78, 0;
    %load/avx.p 38, v01149D78, 0;
    %load/avx.p 39, v01149D78, 0;
; Save base=8 wid=32 in lookaside.
    %set/v v01149F30_0, 8, 32;
    %jmp T_26.6;
T_26.6 ;
    %set/v v011497F8_0, 0, 1;
    %set/v v01149170_0, 0, 2;
T_26.0 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0110CEF8;
T_27 ;
    %wait E_010E5D90;
    %load/v 8, v01149748_0, 1;
    %load/v 9, v01149590_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.0, 8;
    %delay 10, 0;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_27.2, 4;
    %load/x1p 8, v01149850_0, 3;
    %jmp T_27.3;
T_27.2 ;
    %mov 8, 2, 3;
T_27.3 ;
; Save base=8 wid=3 in lookaside.
    %ix/get 3, 8, 3;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v01149DD0, 1, 1;
t_6 ;
    %load/v 8, v01149A60_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_27.4, 4;
    %load/v 8, v01149328_0, 32;
    %ix/getv 3, v01149698_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v01149D78, 8, 32;
t_7 ;
    %jmp T_27.5;
T_27.4 ;
    %load/v 8, v01149A60_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_27.6, 4;
    %load/v 8, v01149328_0, 32;
    %ix/getv 3, v01149698_0;
   %jmp/1 t_8, 4;
   %ix/load 1, 32, 0;
   %set/av v01149D78, 8, 32;
t_8 ;
    %jmp T_27.7;
T_27.6 ;
    %load/v 8, v01149A60_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_27.8, 4;
    %load/v 8, v01149328_0, 32;
    %ix/getv 3, v01149698_0;
   %jmp/1 t_9, 4;
   %ix/load 1, 64, 0;
   %set/av v01149D78, 8, 32;
t_9 ;
    %jmp T_27.9;
T_27.8 ;
    %load/v 8, v01149A60_0, 2;
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_27.10, 4;
    %load/v 8, v01149328_0, 32;
    %ix/getv 3, v01149698_0;
   %jmp/1 t_10, 4;
   %ix/load 1, 96, 0;
   %set/av v01149D78, 8, 32;
t_10 ;
T_27.10 ;
T_27.9 ;
T_27.7 ;
T_27.5 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0110CEF8;
T_28 ;
    %wait E_010E8B70;
    %load/v 8, v01149170_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_28.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_28.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_28.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_28.3, 6;
    %jmp T_28.4;
T_28.0 ;
    %load/v 8, v01149B68_0, 1;
    %load/v 9, v01149590_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011497A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v01149748_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_28.5, 8;
    %movi 8, 1, 2;
    %set/v v01149A08_0, 8, 2;
    %jmp T_28.6;
T_28.5 ;
    %load/v 8, v01149B68_0, 1;
    %load/v 9, v01149590_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011497A0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v01149748_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_28.7, 8;
    %movi 8, 2, 2;
    %set/v v01149A08_0, 8, 2;
    %jmp T_28.8;
T_28.7 ;
    %set/v v01149A08_0, 0, 2;
T_28.8 ;
T_28.6 ;
    %jmp T_28.4;
T_28.1 ;
    %load/v 8, v011493D8_0, 1;
    %jmp/0xz  T_28.9, 8;
    %movi 8, 1, 2;
    %set/v v01149A08_0, 8, 2;
    %jmp T_28.10;
T_28.9 ;
    %set/v v01149A08_0, 1, 2;
T_28.10 ;
    %jmp T_28.4;
T_28.2 ;
    %load/v 8, v011493D8_0, 1;
    %jmp/0xz  T_28.11, 8;
    %movi 8, 2, 2;
    %set/v v01149A08_0, 8, 2;
    %jmp T_28.12;
T_28.11 ;
    %movi 8, 1, 2;
    %set/v v01149A08_0, 8, 2;
T_28.12 ;
    %jmp T_28.4;
T_28.3 ;
    %set/v v01149A08_0, 0, 2;
    %jmp T_28.4;
T_28.4 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0110CEF8;
T_29 ;
    %wait E_010E6650;
    %load/v 8, v01149170_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_29.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_29.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_29.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %set/v v011496F0_0, 0, 1;
    %set/v v01149640_0, 0, 1;
    %mov 8, 2, 6;
    %movi 14, 0, 22;
    %set/v v01149D20_0, 8, 28;
    %mov 36, 2, 32;
    %movi 68, 0, 32;
    %movi 100, 0, 32;
    %movi 132, 0, 32;
    %set/v v01149B10_0, 36, 128;
    %set/v v01149C70_0, 0, 1;
    %jmp T_29.4;
T_29.1 ;
    %set/v v011496F0_0, 1, 1;
    %set/v v01149640_0, 0, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.5, 4;
    %load/x1p 42, v01149850_0, 6;
    %jmp T_29.6;
T_29.5 ;
    %mov 42, 2, 6;
T_29.6 ;
    %mov 36, 42, 6; Move signal select into place
    %mov 8, 36, 6;
    %mov 14, 0, 22;
    %set/v v01149D20_0, 8, 28;
    %mov 8, 2, 32;
    %movi 40, 0, 32;
    %movi 72, 0, 32;
    %movi 104, 0, 32;
    %set/v v01149B10_0, 8, 128;
    %jmp T_29.4;
T_29.2 ;
    %set/v v011496F0_0, 0, 1;
    %set/v v01149640_0, 1, 1;
    %load/v 8, v01149698_0, 3;
    %load/v 11, v011498A8_0, 25;
    %set/v v01149D20_0, 8, 28;
    %load/v 8, v011492D0_0, 128;
    %set/v v01149B10_0, 8, 128;
    %jmp T_29.4;
T_29.3 ;
    %set/v v011496F0_0, 0, 1;
    %set/v v01149640_0, 0, 1;
    %mov 8, 2, 6;
    %movi 14, 0, 22;
    %set/v v01149D20_0, 8, 28;
    %mov 36, 2, 32;
    %movi 68, 0, 32;
    %movi 100, 0, 32;
    %movi 132, 0, 32;
    %set/v v01149B10_0, 36, 128;
    %delay 10, 0;
    %load/v 8, v01149220_0, 128;
    %ix/getv 3, v01149698_0;
   %jmp/1 t_11, 4;
   %ix/load 1, 0, 0;
   %set/av v01149D78, 8, 128;
t_11 ;
    %load/v 8, v011491C8_0, 25;
    %ix/getv 3, v01149698_0;
   %jmp/1 t_12, 4;
   %ix/load 1, 0, 0;
   %set/av v01149E28, 8, 25;
t_12 ;
    %ix/getv 3, v01149698_0;
   %jmp/1 t_13, 4;
   %ix/load 1, 0, 0;
   %set/av v01149E80, 1, 1;
t_13 ;
    %ix/getv 3, v01149698_0;
   %jmp/1 t_14, 4;
   %ix/load 1, 0, 0;
   %set/av v01149DD0, 0, 1;
t_14 ;
    %jmp T_29.4;
T_29.4 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0110CEF8;
T_30 ;
    %wait E_010E5D10;
    %load/v 8, v01149430_0, 1;
    %jmp/0xz  T_30.0, 8;
    %set/v v01149170_0, 0, 2;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v01149A08_0, 2;
    %set/v v01149170_0, 8, 2;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0110C5F0;
T_31 ;
    %wait E_010E8490;
    %load/v 8, v011483D0_0, 1;
    %load/v 9, v01148480_0, 1;
    %or 8, 9, 1;
    %jmp/0  T_31.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_31.2, 8;
T_31.0 ; End of true expr.
    %jmp/0  T_31.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_31.2;
T_31.1 ;
    %mov 9, 0, 1; Return false value
T_31.2 ;
    %set/v v011482C8_0, 9, 1;
    %load/v 8, v011483D0_0, 1;
    %load/v 9, v01148480_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0  T_31.3, 8;
    %mov 9, 1, 1;
    %jmp/1  T_31.5, 8;
T_31.3 ; End of true expr.
    %jmp/0  T_31.4, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_31.5;
T_31.4 ;
    %mov 9, 0, 1; Return false value
T_31.5 ;
    %set/v v01148428_0, 9, 1;
    %load/v 8, v011483D0_0, 1;
    %inv 8, 1;
    %load/v 9, v01148480_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_31.6, 8;
    %mov 9, 1, 1;
    %jmp/1  T_31.8, 8;
T_31.6 ; End of true expr.
    %jmp/0  T_31.7, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_31.8;
T_31.7 ;
    %mov 9, 0, 1; Return false value
T_31.8 ;
    %set/v v011484D8_0, 9, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0110C5F0;
T_32 ;
    %wait E_010E5D90;
    %load/v 8, v01148428_0, 1;
    %jmp/0xz  T_32.0, 8;
    %mov 136, 0, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v01148DC8_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148DC8_0, 8;
    %ix/load 0, 0, 0;
    %set/x0 v01148320_0, 8, 8;
    %movi 168, 1, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v01149FE0_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01149FE0_0, 8;
    %ix/load 0, 8, 0;
    %set/x0 v01148320_0, 8, 8;
    %movi 168, 2, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v01149BC0_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01149BC0_0, 8;
    %ix/load 0, 16, 0;
    %set/x0 v01148320_0, 8, 8;
    %movi 168, 3, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v01149C18_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01149C18_0, 8;
    %ix/load 0, 24, 0;
    %set/x0 v01148320_0, 8, 8;
    %movi 168, 5, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v0114A038_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v0114A038_0, 8;
    %ix/load 0, 40, 0;
    %set/x0 v01148320_0, 8, 8;
    %movi 168, 6, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v01149CC8_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01149CC8_0, 8;
    %ix/load 0, 48, 0;
    %set/x0 v01148320_0, 8, 8;
    %movi 168, 7, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v01149F88_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01149F88_0, 8;
    %ix/load 0, 56, 0;
    %set/x0 v01148320_0, 8, 8;
    %movi 168, 8, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v01148530_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148530_0, 8;
    %ix/load 0, 64, 0;
    %set/x0 v01148320_0, 8, 8;
    %movi 168, 9, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v011487F0_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v011487F0_0, 8;
    %ix/load 0, 72, 0;
    %set/x0 v01148320_0, 8, 8;
    %movi 168, 10, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v011488A0_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v011488A0_0, 8;
    %ix/load 0, 80, 0;
    %set/x0 v01148320_0, 8, 8;
    %movi 168, 11, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v01148950_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148950_0, 8;
    %ix/load 0, 88, 0;
    %set/x0 v01148320_0, 8, 8;
    %movi 168, 12, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v011485E0_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v011485E0_0, 8;
    %ix/load 0, 96, 0;
    %set/x0 v01148320_0, 8, 8;
    %movi 168, 13, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v01148110_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148110_0, 8;
    %ix/load 0, 104, 0;
    %set/x0 v01148320_0, 8, 8;
    %movi 168, 14, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v011489A8_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v011489A8_0, 8;
    %ix/load 0, 112, 0;
    %set/x0 v01148320_0, 8, 8;
    %mov 136, 1, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
    %load/av 8, v01148B08, 128;
    %set/v v01148A00_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148A00_0, 8;
    %ix/load 0, 120, 0;
    %set/x0 v01148320_0, 8, 8;
    %set/v v01148428_0, 0, 1;
    %set/v v011482C8_0, 0, 1;
T_32.0 ;
    %load/v 8, v011484D8_0, 1;
    %jmp/0xz  T_32.2, 8;
    %load/v 8, v01148848_0, 8; Select 8 out of 128 bits
    %mov 16, 0, 120;
    %set/v v01148AB0_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148AB0_0, 128;
    %mov 136, 0, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_15, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_15 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.4, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.5;
T_32.4 ;
    %mov 136, 2, 8;
T_32.5 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01148A58_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148A58_0, 128;
    %movi 168, 1, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_16, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_16 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.6, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.7;
T_32.6 ;
    %mov 136, 2, 8;
T_32.7 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v011481C0_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v011481C0_0, 128;
    %movi 168, 2, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_17, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_17 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.8, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.9;
T_32.8 ;
    %mov 136, 2, 8;
T_32.9 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01148F80_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148F80_0, 128;
    %movi 168, 3, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_18, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_18 ;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.10, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.11;
T_32.10 ;
    %mov 136, 2, 8;
T_32.11 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01148E20_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148E20_0, 128;
    %movi 168, 4, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_19, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_19 ;
    %ix/load 1, 40, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.12, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.13;
T_32.12 ;
    %mov 136, 2, 8;
T_32.13 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01148FD8_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148FD8_0, 128;
    %movi 168, 5, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_20, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_20 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.14, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.15;
T_32.14 ;
    %mov 136, 2, 8;
T_32.15 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01149030_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01149030_0, 128;
    %movi 168, 6, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_21, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_21 ;
    %ix/load 1, 56, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.16, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.17;
T_32.16 ;
    %mov 136, 2, 8;
T_32.17 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01148E78_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148E78_0, 128;
    %movi 168, 7, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_22, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_22 ;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.18, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.19;
T_32.18 ;
    %mov 136, 2, 8;
T_32.19 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01148C10_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148C10_0, 128;
    %movi 168, 8, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_23, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_23 ;
    %ix/load 1, 72, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.20, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.21;
T_32.20 ;
    %mov 136, 2, 8;
T_32.21 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01148BB8_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148BB8_0, 128;
    %movi 168, 9, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_24, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_24 ;
    %ix/load 1, 80, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.22, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.23;
T_32.22 ;
    %mov 136, 2, 8;
T_32.23 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01148C68_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148C68_0, 128;
    %movi 168, 10, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_25, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_25 ;
    %ix/load 1, 88, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.24, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.25;
T_32.24 ;
    %mov 136, 2, 8;
T_32.25 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01148CC0_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148CC0_0, 128;
    %movi 168, 11, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_26, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_26 ;
    %ix/load 1, 96, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.26, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.27;
T_32.26 ;
    %mov 136, 2, 8;
T_32.27 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01148D18_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148D18_0, 128;
    %movi 168, 12, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_27, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_27 ;
    %ix/load 1, 104, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.28, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.29;
T_32.28 ;
    %mov 136, 2, 8;
T_32.29 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01148D70_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148D70_0, 128;
    %movi 168, 13, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_28, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_28 ;
    %ix/load 1, 112, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.30, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.31;
T_32.30 ;
    %mov 136, 2, 8;
T_32.31 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01148ED0_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148ED0_0, 128;
    %movi 168, 14, 4;
    %mov 136, 168, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_29, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_29 ;
    %ix/load 1, 120, 0;
    %mov 4, 0, 1;
    %jmp/1 T_32.32, 4;
    %load/x1p 136, v01148848_0, 8;
    %jmp T_32.33;
T_32.32 ;
    %mov 136, 2, 8;
T_32.33 ;
    %mov 8, 136, 8; Move signal select into place
    %mov 16, 0, 120;
    %set/v v01148F28_0, 8, 128;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01148F28_0, 128;
    %mov 136, 1, 4;
    %load/v 140, v01148588_0, 28;
    %ix/get 3, 136, 32;
   %jmp/1 t_30, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 8, 128;
t_30 ;
    %set/v v011484D8_0, 0, 1;
    %set/v v011482C8_0, 0, 1;
T_32.2 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0110C5F0;
T_33 ;
    %wait E_010E8870;
    %load/v 8, v01148798_0, 1;
    %jmp/0xz  T_33.0, 8;
    %set/v v01149ED8_0, 0, 32;
T_33.2 ;
    %load/v 8, v01149ED8_0, 32;
   %cmpi/s 8, 1024, 32;
    %jmp/0xz T_33.3, 5;
    %ix/getv/s 3, v01149ED8_0;
   %jmp/1 t_31, 4;
   %ix/load 1, 0, 0;
   %set/av v01148B08, 0, 128;
t_31 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v01149ED8_0, 32;
    %set/v v01149ED8_0, 8, 32;
    %jmp T_33.2;
T_33.3 ;
    %set/v v01148428_0, 0, 1;
    %set/v v011484D8_0, 0, 1;
    %set/v v011482C8_0, 0, 1;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0110C898;
T_34 ;
    %wait E_010E6C50;
    %load/v 8, v011475D8_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_34.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_34.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_34.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_34.3, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_34.4, 6;
    %jmp T_34.5;
T_34.0 ;
    %load/v 8, v01147630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01147898_0, 0, 8;
    %jmp T_34.5;
T_34.1 ;
    %load/v 8, v011471B8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01147898_0, 0, 8;
    %jmp T_34.5;
T_34.2 ;
    %load/v 8, v011470B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01147898_0, 0, 8;
    %jmp T_34.5;
T_34.3 ;
    %load/v 8, v01147160_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01147898_0, 0, 8;
    %jmp T_34.5;
T_34.4 ;
    %load/v 8, v01147478_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01147898_0, 0, 8;
    %jmp T_34.5;
T_34.5 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0110C898;
T_35 ;
    %wait E_010E68F0;
    %load/v 8, v011475D8_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_35.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_35.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_35.2, 6;
    %jmp T_35.3;
T_35.0 ;
    %load/v 8, v01147580_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01147528_0, 0, 8;
    %jmp T_35.3;
T_35.1 ;
    %load/v 8, v011478F0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01147528_0, 0, 8;
    %jmp T_35.3;
T_35.2 ;
    %load/v 8, v01147318_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01147528_0, 0, 8;
    %jmp T_35.3;
T_35.3 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0110CD60;
T_36 ;
    %wait E_010E5ED0;
    %load/v 8, v01147790_0, 1;
    %jmp/0xz  T_36.0, 8;
    %delay 10, 0;
    %set/v v01147420_0, 0, 1;
    %set/v v011479A0_0, 0, 1;
    %set/v v011477E8_0, 0, 5;
    %set/v v01147AA8_0, 0, 32;
    %set/v v01147370_0, 0, 32;
T_36.0 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0110CD60;
T_37 ;
    %wait E_010E6A30;
    %load/v 8, v011474D0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_37.0, 4;
    %delay 20, 0;
    %load/v 8, v01147108_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01147420_0, 0, 8;
    %load/v 8, v01147B00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011479A0_0, 0, 8;
    %load/v 8, v01147B58_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011477E8_0, 0, 8;
    %load/v 8, v01147738_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01147AA8_0, 0, 8;
    %load/v 8, v01147840_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01147370_0, 0, 8;
T_37.0 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0110C568;
T_38 ;
    %wait E_010E5F30;
    %delay 10, 0;
    %load/v 8, v01147C60_0, 1;
    %jmp/0xz  T_38.0, 8;
    %movi 8, 4294967292, 32;
    %set/v v01147C08_0, 8, 32;
T_38.0 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0110C568;
T_39 ;
    %wait E_010E5D90;
    %delay 10, 0;
    %load/v 8, v01147BB0_0, 1;
    %inv 8, 1;
    %load/v 9, v01147C60_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_39.0, 8;
    %load/v 8, v01147EC8_0, 32;
    %set/v v01147C08_0, 8, 32;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0110CC50;
T_40 ;
    %wait E_010E6390;
    %load/v 8, v011469F0_0, 32;
    %movi 40, 4294967292, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_40.0, 4;
    %set/v v01146310_0, 1, 1;
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0110CC50;
T_41 ;
    %wait E_010E5D90;
    %load/v 8, v011466D8_0, 1;
    %jmp/0xz  T_41.0, 8;
    %set/v v01146310_0, 0, 1;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0110CC50;
T_42 ;
    %wait E_010E60D0;
    %delay 10, 0;
    %load/v 8, v011466D8_0, 1;
    %jmp/0xz  T_42.0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_42.2, 4;
    %load/x1p 8, v011469F0_0, 2;
    %jmp T_42.3;
T_42.2 ;
    %mov 8, 2, 2;
T_42.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_42.4, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_42.5, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_42.6, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_42.7, 6;
    %jmp T_42.8;
T_42.4 ;
    %load/v 8, v01146368_0, 32; Only need 32 of 128 bits
; Save base=8 wid=32 in lookaside.
    %set/v v01146680_0, 8, 32;
    %jmp T_42.8;
T_42.5 ;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_42.9, 4;
    %load/x1p 8, v01146368_0, 32;
    %jmp T_42.10;
T_42.9 ;
    %mov 8, 2, 32;
T_42.10 ;
; Save base=8 wid=32 in lookaside.
    %set/v v01146680_0, 8, 32;
    %jmp T_42.8;
T_42.6 ;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_42.11, 4;
    %load/x1p 8, v01146368_0, 32;
    %jmp T_42.12;
T_42.11 ;
    %mov 8, 2, 32;
T_42.12 ;
; Save base=8 wid=32 in lookaside.
    %set/v v01146680_0, 8, 32;
    %jmp T_42.8;
T_42.7 ;
    %ix/load 1, 96, 0;
    %mov 4, 0, 1;
    %jmp/1 T_42.13, 4;
    %load/x1p 8, v01146368_0, 32;
    %jmp T_42.14;
T_42.13 ;
    %mov 8, 2, 32;
T_42.14 ;
; Save base=8 wid=32 in lookaside.
    %set/v v01146680_0, 8, 32;
    %jmp T_42.8;
T_42.8 ;
    %jmp T_42.1;
T_42.0 ;
    %set/v v01146680_0, 2, 32;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0110CC50;
T_43 ;
    %wait E_010E6230;
    %load/v 8, v01146418_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_43.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_43.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_43.2, 6;
    %jmp T_43.3;
T_43.0 ;
    %load/v 8, v011466D8_0, 1;
    %inv 8, 1;
    %load/v 9, v011469F0_0, 32;
    %movi 41, 4294967292, 32;
    %cmp/u 9, 41, 32;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_43.4, 8;
    %movi 8, 1, 2;
    %set/v v01146A48_0, 8, 2;
    %jmp T_43.5;
T_43.4 ;
    %set/v v01146A48_0, 0, 2;
T_43.5 ;
    %jmp T_43.3;
T_43.1 ;
    %load/v 8, v01146730_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_43.6, 8;
    %movi 8, 2, 2;
    %set/v v01146A48_0, 8, 2;
    %jmp T_43.7;
T_43.6 ;
    %movi 8, 1, 2;
    %set/v v01146A48_0, 8, 2;
T_43.7 ;
    %jmp T_43.3;
T_43.2 ;
    %set/v v01146A48_0, 0, 2;
    %jmp T_43.3;
T_43.3 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0110CC50;
T_44 ;
    %wait E_010E61F0;
    %load/v 8, v01146418_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_44.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_44.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_44.2, 6;
    %jmp T_44.3;
T_44.0 ;
    %set/v v01146470_0, 0, 1;
    %set/v v01146628_0, 2, 28;
    %set/v v01146310_0, 0, 1;
    %jmp T_44.3;
T_44.1 ;
    %set/v v01146470_0, 1, 1;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_44.4, 4;
    %load/x1p 36, v011469F0_0, 28;
    %jmp T_44.5;
T_44.4 ;
    %mov 36, 2, 28;
T_44.5 ;
    %mov 8, 36, 28; Move signal select into place
    %set/v v01146628_0, 8, 28;
    %jmp T_44.3;
T_44.2 ;
    %set/v v01146470_0, 0, 1;
    %delay 10, 0;
    %load/v 8, v01146890_0, 128;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_44.6, 4;
    %load/x1p 136, v011469F0_0, 3;
    %jmp T_44.7;
T_44.6 ;
    %mov 136, 2, 3;
T_44.7 ;
; Save base=136 wid=3 in lookaside.
    %ix/get 3, 136, 3;
   %jmp/1 t_32, 4;
   %ix/load 1, 0, 0;
   %set/av v01146158, 8, 128;
t_32 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_44.8, 4;
    %load/x1p 8, v011469F0_0, 3;
    %jmp T_44.9;
T_44.8 ;
    %mov 8, 2, 3;
T_44.9 ;
; Save base=8 wid=3 in lookaside.
    %ix/get 3, 8, 3;
   %jmp/1 t_33, 4;
   %ix/load 1, 0, 0;
   %set/av v011465D0, 1, 1;
t_33 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_44.10, 4;
    %load/x1p 8, v011469F0_0, 25;
    %jmp T_44.11;
T_44.10 ;
    %mov 8, 2, 25;
T_44.11 ;
; Save base=8 wid=25 in lookaside.
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_44.12, 4;
    %load/x1p 33, v011469F0_0, 3;
    %jmp T_44.13;
T_44.12 ;
    %mov 33, 2, 3;
T_44.13 ;
; Save base=33 wid=3 in lookaside.
    %ix/get 3, 33, 3;
   %jmp/1 t_34, 4;
   %ix/load 1, 0, 0;
   %set/av v01146838, 8, 25;
t_34 ;
    %jmp T_44.3;
T_44.3 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0110CC50;
T_45 ;
    %wait E_010E5D10;
    %load/v 8, v011461B0_0, 1;
    %jmp/0xz  T_45.0, 8;
    %set/v v01146418_0, 0, 2;
    %jmp T_45.1;
T_45.0 ;
    %load/v 8, v01146A48_0, 2;
    %set/v v01146418_0, 8, 2;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0110CC50;
T_46 ;
    %wait E_010E5F30;
    %load/v 8, v011461B0_0, 1;
    %jmp/0xz  T_46.0, 8;
    %set/v v011463C0_0, 0, 32;
T_46.2 ;
    %load/v 8, v011463C0_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_46.3, 5;
    %ix/getv/s 3, v011463C0_0;
   %jmp/1 t_35, 4;
   %ix/load 1, 0, 0;
   %set/av v011465D0, 0, 1;
t_35 ;
    %ix/getv/s 3, v011463C0_0;
   %jmp/1 t_36, 4;
   %ix/load 1, 0, 0;
   %set/av v01146838, 2, 25;
t_36 ;
    %set/v v01146310_0, 0, 1;
    %ix/getv/s 3, v011463C0_0;
   %jmp/1 t_37, 4;
   %ix/load 1, 0, 0;
   %set/av v01146158, 2, 128;
t_37 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011463C0_0, 32;
    %set/v v011463C0_0, 8, 32;
    %jmp T_46.2;
T_46.3 ;
T_46.0 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0110CA30;
T_47 ;
    %set/v v01145A98_0, 0, 1;
    %set/v v01146D08_0, 0, 1;
    %movi 8, 2400223379, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 8;
t_38 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 16;
t_39 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 24;
t_40 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 32;
t_41 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_42 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_43 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_44 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_45 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_46 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_47 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_48 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_49 ;
    %movi 8, 62995, 32;
    %ix/load 3, 12, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 8;
t_50 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 16;
t_51 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 24;
t_52 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 32;
t_53 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_54 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_55 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_56 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_57 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_58 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_59 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_60 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_61 ;
    %movi 8, 1441955, 32;
    %ix/load 3, 24, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 8;
t_62 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 16;
t_63 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 24;
t_64 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 32;
t_65 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_66 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_67 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_68 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_69 ;
    %ix/load 3, 32, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_70 ;
    %ix/load 3, 33, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_71 ;
    %ix/load 3, 34, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_72 ;
    %ix/load 3, 35, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_73 ;
    %movi 8, 4063625475, 32;
    %ix/load 3, 36, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 8;
t_74 ;
    %ix/load 3, 37, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 16;
t_75 ;
    %ix/load 3, 38, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 24;
t_76 ;
    %ix/load 3, 39, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 32;
t_77 ;
    %ix/load 3, 40, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_78 ;
    %ix/load 3, 41, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_79 ;
    %ix/load 3, 42, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_80 ;
    %ix/load 3, 43, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_81 ;
    %movi 8, 4072710563, 32;
    %ix/load 3, 44, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 8;
t_82 ;
    %ix/load 3, 45, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 16;
t_83 ;
    %ix/load 3, 46, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 24;
t_84 ;
    %ix/load 3, 47, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 32;
t_85 ;
    %movi 8, 4063274627, 32;
    %ix/load 3, 48, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 8;
t_86 ;
    %ix/load 3, 49, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 16;
t_87 ;
    %ix/load 3, 50, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 24;
t_88 ;
    %ix/load 3, 51, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 32;
t_89 ;
    %ix/load 3, 52, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_90 ;
    %ix/load 3, 53, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_91 ;
    %ix/load 3, 54, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_92 ;
    %ix/load 3, 55, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_93 ;
    %ix/load 3, 56, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_94 ;
    %ix/load 3, 57, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_95 ;
    %ix/load 3, 58, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_96 ;
    %ix/load 3, 59, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 0;
t_97 ;
    %movi 8, 4073759139, 32;
    %ix/load 3, 60, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 8;
t_98 ;
    %ix/load 3, 61, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 16;
t_99 ;
    %ix/load 3, 62, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 24;
t_100 ;
    %ix/load 3, 63, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011451A8, 0, 32;
t_101 ;
    %end;
    .thread T_47;
    .scope S_0110CA30;
T_48 ;
    %wait E_010E5E50;
    %load/v 8, v01145468_0, 1;
    %jmp/0  T_48.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_48.2, 8;
T_48.0 ; End of true expr.
    %jmp/0  T_48.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_48.2;
T_48.1 ;
    %mov 9, 0, 1; Return false value
T_48.2 ;
    %set/v v01145A98_0, 9, 1;
    %load/v 8, v01145468_0, 1;
    %jmp/0  T_48.3, 8;
    %mov 9, 1, 1;
    %jmp/1  T_48.5, 8;
T_48.3 ; End of true expr.
    %jmp/0  T_48.4, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_48.5;
T_48.4 ;
    %mov 9, 0, 1; Return false value
T_48.5 ;
    %set/v v01146D08_0, 9, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0110CA30;
T_49 ;
    %wait E_010E5D90;
    %load/v 8, v01146D08_0, 1;
    %jmp/0xz  T_49.0, 8;
    %mov 16, 0, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146C58_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146C58_0, 8;
    %ix/load 0, 0, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 1, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146D60_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146D60_0, 8;
    %ix/load 0, 8, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 2, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146CB0_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146CB0_0, 8;
    %ix/load 0, 16, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 3, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146E68_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146E68_0, 8;
    %ix/load 0, 24, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 4, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146578_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146578_0, 8;
    %ix/load 0, 32, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 5, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146208_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146208_0, 8;
    %ix/load 0, 40, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 6, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146998_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146998_0, 8;
    %ix/load 0, 48, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 7, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146788_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146788_0, 8;
    %ix/load 0, 56, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 8, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146E10_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146E10_0, 8;
    %ix/load 0, 64, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 9, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146FC8_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146FC8_0, 8;
    %ix/load 0, 72, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 10, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01147020_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01147020_0, 8;
    %ix/load 0, 80, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 11, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146DB8_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146DB8_0, 8;
    %ix/load 0, 88, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 12, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146F18_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146F18_0, 8;
    %ix/load 0, 96, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 13, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146EC0_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146EC0_0, 8;
    %ix/load 0, 104, 0;
    %set/x0 v01146F70_0, 8, 8;
    %movi 48, 14, 4;
    %mov 16, 48, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146BA8_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146BA8_0, 8;
    %ix/load 0, 112, 0;
    %set/x0 v01146F70_0, 8, 8;
    %mov 16, 1, 4;
    %load/v 20, v01145410_0, 28;
    %ix/get 3, 16, 32;
    %load/av 8, v011451A8, 8;
    %set/v v01146C00_0, 8, 8;
    %movi 8, 400, 10;
    %ix/get 0, 8, 10;
    %delayx 0;
    %load/v 8, v01146C00_0, 8;
    %ix/load 0, 120, 0;
    %set/x0 v01146F70_0, 8, 8;
    %set/v v01145A98_0, 0, 1;
    %set/v v01146D08_0, 0, 1;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0110CBC8;
T_50 ;
    %wait E_010E5ED0;
    %load/v 8, v01145A40_0, 1;
    %jmp/0xz  T_50.0, 8;
    %delay 10, 0;
    %set/v v01145888_0, 0, 32;
    %set/v v011453B8_0, 0, 32;
    %set/v v011459E8_0, 0, 32;
T_50.0 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0110CBC8;
T_51 ;
    %wait E_010E5B50;
    %load/v 8, v01145990_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_51.0, 4;
    %delay 20, 0;
    %load/v 8, v011452B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01145888_0, 0, 8;
    %load/v 8, v01145360_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011453B8_0, 0, 8;
    %load/v 8, v011455C8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011459E8_0, 0, 8;
T_51.0 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0110CAB8;
T_52 ;
    %wait E_010E9290;
    %load/v 8, v01153270_0, 3;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_52.0, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_52.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_52.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_52.3, 6;
    %load/v 8, v01153A58_0, 32;
    %set/v v01153110_0, 8, 32;
    %jmp T_52.5;
T_52.0 ;
    %load/v 8, v011538A0_0, 32;
    %set/v v01153110_0, 8, 32;
    %jmp T_52.5;
T_52.1 ;
    %load/v 8, v011537F0_0, 32;
    %set/v v01153110_0, 8, 32;
    %jmp T_52.5;
T_52.2 ;
    %load/v 8, v011534D8_0, 32;
    %set/v v01153110_0, 8, 32;
    %jmp T_52.5;
T_52.3 ;
    %load/v 8, v01153B08_0, 32;
    %set/v v01153110_0, 8, 32;
    %jmp T_52.5;
T_52.5 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0110C788;
T_53 ;
    %wait E_010E92D0;
    %delay 20, 0;
    %load/v 8, v01153428_0, 32;
    %load/v 40, v01153BB8_0, 32;
    %add 8, 40, 32;
    %set/v v011536E8_0, 8, 32;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0110D090;
T_54 ;
    %movi 8, 10, 32;
    %set/v v011538F8_0, 8, 32;
    %delay 100, 0;
    %vpi_call 14 34 "$display", "IN1 : %d\011OUT : %d", v011538F8_0, v01153588_0;
    %movi 8, 128, 32;
    %set/v v011538F8_0, 8, 32;
    %delay 100, 0;
    %vpi_call 14 37 "$display", "IN1 : %d\011OUT : %d", v011538F8_0, v01153588_0;
    %end;
    .thread T_54;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "./../ALU/ALU.v";
    "./../Branch_Jump/Branch_Jump.v";
    "CPU.v";
    "./../Register_File/RegisterFile.v";
    "./../Control_unit/ControlUnit.v";
    "./../Sign_Zero_Extend/Sign_Zero_Extend.v";
    "./../Pipeline_Registers/Pipeline_Registers.v";
    "./../Mux/MUX.v";
    "./../DataCache/data_cache.v";
    "./../Data_Memory/Data_Memory.v";
    "./../Data_Memory/Data_Correcting.v";
    "./../PC/PC.v";
    "./../Adder/Adder.v";
    "./../InstructionCache/instruction_cache.v";
    "./../InstructionMemory/InstructionMemory.v";
