#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jan  2 12:35:14 2025
# Process ID: 11042
# Current directory: /home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_ilmb_v10_0_synth_1
# Command line: vivado -log ads8681_block_1_ilmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ads8681_block_1_ilmb_v10_0.tcl
# Log file: /home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_ilmb_v10_0_synth_1/ads8681_block_1_ilmb_v10_0.vds
# Journal file: /home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_ilmb_v10_0_synth_1/vivado.jou
# Running On        :archlinux
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Core(TM) i7-3630QM CPU @ 2.40GHz
# CPU Frequency     :3192.742 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16370 MB
# Swap memory       :34359 MB
# Total Virtual     :50730 MB
# Available Virtual :43907 MB
#-----------------------------------------------------------
source ads8681_block_1_ilmb_v10_0.tcl -notrace
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1439.891 ; gain = 93.836 ; free physical = 2069 ; free virtual = 38857
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ads8681_block_1_ilmb_v10_0
Command: synth_design -top ads8681_block_1_ilmb_v10_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11189
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2224.457 ; gain = 420.746 ; free physical = 144 ; free virtual = 30297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ads8681_block_1_ilmb_v10_0' [/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_ilmb_v10_0/synth/ads8681_block_1_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_ilmb_v10_0/synth/ads8681_block_1_ilmb_v10_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41137' bound to instance 'POR_FF_I' of component 'FDS' [/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:170]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41137]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41137]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'ads8681_block_1_ilmb_v10_0' (0#1) [/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_ilmb_v10_0/synth/ads8681_block_1_ilmb_v10_0.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2306.426 ; gain = 502.715 ; free physical = 118 ; free virtual = 29707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2321.270 ; gain = 517.559 ; free physical = 157 ; free virtual = 29642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2321.270 ; gain = 517.559 ; free physical = 157 ; free virtual = 29642
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.207 ; gain = 0.000 ; free physical = 111 ; free virtual = 29599
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_ilmb_v10_0/ads8681_block_1_ilmb_v10_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.gen/sources_1/bd/ads8681_block_1/ip/ads8681_block_1_ilmb_v10_0/ads8681_block_1_ilmb_v10_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_ilmb_v10_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_ilmb_v10_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.207 ; gain = 0.000 ; free physical = 181 ; free virtual = 29306
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2394.207 ; gain = 0.000 ; free physical = 177 ; free virtual = 29302
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2394.207 ; gain = 590.496 ; free physical = 122 ; free virtual = 28866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 122 ; free virtual = 28866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_ilmb_v10_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 122 ; free virtual = 28866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 118 ; free virtual = 28869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 209 ; free virtual = 28875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 111 ; free virtual = 28497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 111 ; free virtual = 28497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 111 ; free virtual = 28497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 439 ; free virtual = 28684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 439 ; free virtual = 28684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 439 ; free virtual = 28684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 439 ; free virtual = 28684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 439 ; free virtual = 28684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 439 ; free virtual = 28684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDS  |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2402.211 ; gain = 598.500 ; free physical = 439 ; free virtual = 28684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 2402.211 ; gain = 525.562 ; free physical = 439 ; free virtual = 28684
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2402.219 ; gain = 598.500 ; free physical = 439 ; free virtual = 28684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.219 ; gain = 0.000 ; free physical = 439 ; free virtual = 28684
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.219 ; gain = 0.000 ; free physical = 1246 ; free virtual = 29551
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Synth Design complete | Checksum: 71dbc106
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 2402.219 ; gain = 948.453 ; free physical = 1236 ; free virtual = 29552
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1433.697; main = 1128.503; forked = 305.203
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3397.918; main = 2402.215; forked = 995.703
INFO: [Common 17-1381] The checkpoint '/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_ilmb_v10_0_synth_1/ads8681_block_1_ilmb_v10_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ads8681_block_1_ilmb_v10_0, cache-ID = b08a9c9b1e81bd87
INFO: [Common 17-1381] The checkpoint '/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ADS8681.runs/ads8681_block_1_ilmb_v10_0_synth_1/ads8681_block_1_ilmb_v10_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ads8681_block_1_ilmb_v10_0_utilization_synth.rpt -pb ads8681_block_1_ilmb_v10_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  2 12:37:05 2025...
