#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd4db00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd4dc90 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xd39cf0 .functor NOT 1, L_0xd8c8f0, C4<0>, C4<0>, C4<0>;
L_0xd8c650 .functor XOR 1, L_0xd8c480, L_0xd8c5b0, C4<0>, C4<0>;
L_0xd8c7e0 .functor XOR 1, L_0xd8c650, L_0xd8c710, C4<0>, C4<0>;
v0xd7abd0_0 .net *"_ivl_10", 0 0, L_0xd8c710;  1 drivers
v0xd7acd0_0 .net *"_ivl_12", 0 0, L_0xd8c7e0;  1 drivers
v0xd7adb0_0 .net *"_ivl_2", 0 0, L_0xd8c3e0;  1 drivers
v0xd7ae70_0 .net *"_ivl_4", 0 0, L_0xd8c480;  1 drivers
v0xd7af50_0 .net *"_ivl_6", 0 0, L_0xd8c5b0;  1 drivers
v0xd7b080_0 .net *"_ivl_8", 0 0, L_0xd8c650;  1 drivers
v0xd7b160_0 .var "clk", 0 0;
v0xd7b200_0 .net "reset", 0 0, v0xd79490_0;  1 drivers
v0xd7b2a0_0 .var/2u "stats1", 159 0;
v0xd7b410_0 .var/2u "strobe", 0 0;
v0xd7b4d0_0 .net "tb_match", 0 0, L_0xd8c8f0;  1 drivers
v0xd7b590_0 .net "tb_mismatch", 0 0, L_0xd39cf0;  1 drivers
v0xd7b650_0 .net "w", 0 0, v0xd79560_0;  1 drivers
v0xd7b6f0_0 .net "z_dut", 0 0, L_0xd8c200;  1 drivers
v0xd7b790_0 .net "z_ref", 0 0, L_0xd4e570;  1 drivers
L_0xd8c3e0 .concat [ 1 0 0 0], L_0xd4e570;
L_0xd8c480 .concat [ 1 0 0 0], L_0xd4e570;
L_0xd8c5b0 .concat [ 1 0 0 0], L_0xd8c200;
L_0xd8c710 .concat [ 1 0 0 0], L_0xd4e570;
L_0xd8c8f0 .cmp/eeq 1, L_0xd8c3e0, L_0xd8c7e0;
S_0xd4de20 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xd4dc90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0xd16a40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xd16a80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xd16ac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xd16b00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0xd16b40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0xd16b80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0xd4e570 .functor OR 1, L_0xd8b9a0, L_0xd8bc50, C4<0>, C4<0>;
v0xd3ebb0_0 .net *"_ivl_0", 31 0, L_0xd7b830;  1 drivers
L_0x7f40594b60a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd3ec50_0 .net *"_ivl_11", 28 0, L_0x7f40594b60a8;  1 drivers
L_0x7f40594b60f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xd39e00_0 .net/2u *"_ivl_12", 31 0, L_0x7f40594b60f0;  1 drivers
v0xd787a0_0 .net *"_ivl_14", 0 0, L_0xd8bc50;  1 drivers
L_0x7f40594b6018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd78860_0 .net *"_ivl_3", 28 0, L_0x7f40594b6018;  1 drivers
L_0x7f40594b6060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xd78990_0 .net/2u *"_ivl_4", 31 0, L_0x7f40594b6060;  1 drivers
v0xd78a70_0 .net *"_ivl_6", 0 0, L_0xd8b9a0;  1 drivers
v0xd78b30_0 .net *"_ivl_8", 31 0, L_0xd8bb10;  1 drivers
v0xd78c10_0 .net "clk", 0 0, v0xd7b160_0;  1 drivers
v0xd78d60_0 .var "next", 2 0;
v0xd78e40_0 .net "reset", 0 0, v0xd79490_0;  alias, 1 drivers
v0xd78f00_0 .var "state", 2 0;
v0xd78fe0_0 .net "w", 0 0, v0xd79560_0;  alias, 1 drivers
v0xd790a0_0 .net "z", 0 0, L_0xd4e570;  alias, 1 drivers
E_0xd48e80 .event anyedge, v0xd78f00_0, v0xd78fe0_0;
E_0xd47fa0 .event posedge, v0xd78c10_0;
L_0xd7b830 .concat [ 3 29 0 0], v0xd78f00_0, L_0x7f40594b6018;
L_0xd8b9a0 .cmp/eq 32, L_0xd7b830, L_0x7f40594b6060;
L_0xd8bb10 .concat [ 3 29 0 0], v0xd78f00_0, L_0x7f40594b60a8;
L_0xd8bc50 .cmp/eq 32, L_0xd8bb10, L_0x7f40594b60f0;
S_0xd791e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 37 0, S_0xd4dc90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0xd793d0_0 .net "clk", 0 0, v0xd7b160_0;  alias, 1 drivers
v0xd79490_0 .var "reset", 0 0;
v0xd79560_0 .var "w", 0 0;
E_0xd48200/0 .event negedge, v0xd78c10_0;
E_0xd48200/1 .event posedge, v0xd78c10_0;
E_0xd48200 .event/or E_0xd48200/0, E_0xd48200/1;
S_0xd79660 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xd4dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0xd79870 .param/l "A" 0 4 7, C4<000>;
P_0xd798b0 .param/l "B" 0 4 8, C4<001>;
P_0xd798f0 .param/l "C" 0 4 9, C4<010>;
P_0xd79930 .param/l "D" 0 4 10, C4<011>;
P_0xd79970 .param/l "E" 0 4 11, C4<100>;
P_0xd799b0 .param/l "F" 0 4 12, C4<101>;
L_0xd3e9b0 .functor OR 1, L_0xd8bf30, L_0xd8c020, C4<0>, C4<0>;
L_0x7f40594b6138 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0xd79d60_0 .net/2u *"_ivl_0", 2 0, L_0x7f40594b6138;  1 drivers
L_0x7f40594b61c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xd79e60_0 .net/2u *"_ivl_10", 0 0, L_0x7f40594b61c8;  1 drivers
L_0x7f40594b6210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd79f40_0 .net/2u *"_ivl_12", 0 0, L_0x7f40594b6210;  1 drivers
v0xd7a030_0 .net *"_ivl_2", 0 0, L_0xd8bf30;  1 drivers
L_0x7f40594b6180 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xd7a0f0_0 .net/2u *"_ivl_4", 2 0, L_0x7f40594b6180;  1 drivers
v0xd7a220_0 .net *"_ivl_6", 0 0, L_0xd8c020;  1 drivers
v0xd7a2e0_0 .net *"_ivl_9", 0 0, L_0xd3e9b0;  1 drivers
v0xd7a3a0_0 .net "clk", 0 0, v0xd7b160_0;  alias, 1 drivers
v0xd7a490_0 .var "current_state", 2 0;
v0xd7a600_0 .var "next_state", 2 0;
v0xd7a6e0_0 .net "reset", 0 0, v0xd79490_0;  alias, 1 drivers
v0xd7a780_0 .net "w", 0 0, v0xd79560_0;  alias, 1 drivers
v0xd7a870_0 .net "z", 0 0, L_0xd8c200;  alias, 1 drivers
E_0xd2b9f0 .event anyedge, v0xd78fe0_0, v0xd7a490_0;
L_0xd8bf30 .cmp/eq 3, v0xd7a490_0, L_0x7f40594b6138;
L_0xd8c020 .cmp/eq 3, v0xd7a490_0, L_0x7f40594b6180;
L_0xd8c200 .functor MUXZ 1, L_0x7f40594b6210, L_0x7f40594b61c8, L_0xd3e9b0, C4<>;
S_0xd7a9b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xd4dc90;
 .timescale -12 -12;
E_0xd5a160 .event anyedge, v0xd7b410_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd7b410_0;
    %nor/r;
    %assign/vec4 v0xd7b410_0, 0;
    %wait E_0xd5a160;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd791e0;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd48200;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xd79560_0, 0;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xd79490_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xd4de20;
T_2 ;
    %wait E_0xd47fa0;
    %load/vec4 v0xd78e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd78f00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xd78d60_0;
    %assign/vec4 v0xd78f00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xd4de20;
T_3 ;
Ewait_0 .event/or E_0xd48e80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xd78f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0xd78d60_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0xd78fe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0xd78d60_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0xd78fe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0xd78d60_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0xd78fe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0xd78d60_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0xd78fe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0xd78d60_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0xd78fe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0xd78d60_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0xd78fe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0xd78d60_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xd79660;
T_4 ;
    %wait E_0xd47fa0;
    %load/vec4 v0xd7a6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd7a490_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xd7a600_0;
    %assign/vec4 v0xd7a490_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd79660;
T_5 ;
    %wait E_0xd2b9f0;
    %load/vec4 v0xd7a490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd7a600_0, 0;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0xd7a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd7a600_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xd7a600_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0xd7a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xd7a600_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xd7a600_0, 0;
T_5.11 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0xd7a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xd7a600_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xd7a600_0, 0;
T_5.13 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0xd7a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd7a600_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0xd7a600_0, 0;
T_5.15 ;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0xd7a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xd7a600_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xd7a600_0, 0;
T_5.17 ;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0xd7a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xd7a600_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xd7a600_0, 0;
T_5.19 ;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xd4dc90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7b160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7b410_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xd4dc90;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd7b160_0;
    %inv;
    %store/vec4 v0xd7b160_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd4dc90;
T_8 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd793d0_0, v0xd7b590_0, v0xd7b160_0, v0xd7b200_0, v0xd7b650_0, v0xd7b790_0, v0xd7b6f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xd4dc90;
T_9 ;
    %load/vec4 v0xd7b2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd7b2a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd7b2a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd7b2a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd7b2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd7b2a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd7b2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xd4dc90;
T_10 ;
    %wait E_0xd48200;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd7b2a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7b2a0_0, 4, 32;
    %load/vec4 v0xd7b4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd7b2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7b2a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd7b2a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7b2a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd7b790_0;
    %load/vec4 v0xd7b790_0;
    %load/vec4 v0xd7b6f0_0;
    %xor;
    %load/vec4 v0xd7b790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd7b2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7b2a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd7b2a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7b2a0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/m2014_q6/m2014_q6_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/m2014_q6/iter0/response4/top_module.sv";
