{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 15:14:46 2024 " "Info: Processing started: Thu May 30 15:14:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asynram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file asynram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asynram-rtl " "Info: Found design unit 1: asynram-rtl" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asynram " "Info: Found entity 1: asynram" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-struct " "Info: Found design unit 1: regfile-struct" {  } { { "regfile.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/regfile.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/regfile.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0 " "Info: Found entity 1: cpu0" {  } { { "cpu0.bdf" "" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Info: Found design unit 1: alu-behavioral" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder8bit-structure " "Info: Found design unit 2: adder8bit-structure" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 88 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fa-b_fa " "Info: Found design unit 3: fa-b_fa" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 123 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 adder8bit " "Info: Found entity 2: adder8bit" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 78 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 fa " "Info: Found entity 3: fa" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 115 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ar-behave " "Info: Found design unit 1: ar-behave" {  } { { "ar.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/ar.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ar " "Info: Found entity 1: ar" {  } { { "ar.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/ar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_dir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_dir-behave " "Info: Found design unit 1: bus_dir-behave" {  } { { "bus_dir.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/bus_dir.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bus_dir " "Info: Found entity 1: bus_dir" {  } { { "bus_dir.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/bus_dir.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux-behave " "Info: Found design unit 1: bus_mux-behave" {  } { { "bus_mux.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/bus_mux.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Info: Found entity 1: bus_mux" {  } { { "bus_mux.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/bus_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behave " "Info: Found design unit 1: controller-behave" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flag_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_reg-behave " "Info: Found design unit 1: flag_reg-behave" {  } { { "flag_reg.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/flag_reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Info: Found entity 1: flag_reg" {  } { { "flag_reg.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/flag_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-behave " "Info: Found design unit 1: ir-behave" {  } { { "ir.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/ir.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "ir.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/ir.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behave " "Info: Found design unit 1: pc-behave" {  } { { "pc.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/pc.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/pc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behave " "Info: Found design unit 1: reg-behave" {  } { { "reg.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_mux-behave " "Info: Found design unit 1: reg_mux-behave" {  } { { "reg_mux.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_mux.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_mux " "Info: Found entity 1: reg_mux" {  } { { "reg_mux.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_out-behave " "Info: Found design unit 1: reg_out-behave" {  } { { "reg_out.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_out.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_out " "Info: Found entity 1: reg_out" {  } { { "reg_out.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_out.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_test-behave " "Info: Found design unit 1: reg_test-behave" {  } { { "reg_test.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_test.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_test " "Info: Found entity 1: reg_test" {  } { { "reg_test.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_testa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_testa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_testa-behave " "Info: Found design unit 1: reg_testa-behave" {  } { { "reg_testa.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_testa.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_testa " "Info: Found entity 1: reg_testa" {  } { { "reg_testa.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_testa.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t1-behave " "Info: Found design unit 1: t1-behave" {  } { { "t1.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/t1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Info: Found entity 1: t1" {  } { { "t1.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/t1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t2-behave " "Info: Found design unit 1: t2-behave" {  } { { "t2.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/t2.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 t2 " "Info: Found entity 1: t2" {  } { { "t2.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/t2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t3-behave " "Info: Found design unit 1: t3-behave" {  } { { "t3.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/t3.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 t3 " "Info: Found entity 1: t3" {  } { { "t3.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/t3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behave " "Info: Found design unit 1: timer-behave" {  } { { "timer.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/timer.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/timer.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu0 " "Info: Elaborating entity \"cpu0\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst7 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst7\"" {  } { { "cpu0.bdf" "inst7" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 880 344 552 1104 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 controller.vhd(18) " "Warning (10036): Verilog HDL or VHDL warning at controller.vhd(18): object \"temp2\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_reg controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): inferring latch(es) for signal or variable \"dest_reg\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sour_reg controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): inferring latch(es) for signal or variable \"sour_reg\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "offset controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): inferring latch(es) for signal or variable \"offset\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sci controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): inferring latch(es) for signal or variable \"sci\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sst controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): inferring latch(es) for signal or variable \"sst\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_sel controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): inferring latch(es) for signal or variable \"alu_out_sel\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_in_sel controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): inferring latch(es) for signal or variable \"alu_in_sel\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_func controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): inferring latch(es) for signal or variable \"alu_func\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): inferring latch(es) for signal or variable \"wr\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rec controller.vhd(17) " "Warning (10631): VHDL Process Statement warning at controller.vhd(17): inferring latch(es) for signal or variable \"rec\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec\[0\] controller.vhd(17) " "Info (10041): Inferred latch for \"rec\[0\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec\[1\] controller.vhd(17) " "Info (10041): Inferred latch for \"rec\[1\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr controller.vhd(17) " "Info (10041): Inferred latch for \"wr\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_func\[0\] controller.vhd(17) " "Info (10041): Inferred latch for \"alu_func\[0\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_func\[1\] controller.vhd(17) " "Info (10041): Inferred latch for \"alu_func\[1\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_func\[2\] controller.vhd(17) " "Info (10041): Inferred latch for \"alu_func\[2\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_sel\[0\] controller.vhd(17) " "Info (10041): Inferred latch for \"alu_in_sel\[0\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_sel\[1\] controller.vhd(17) " "Info (10041): Inferred latch for \"alu_in_sel\[1\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_sel\[2\] controller.vhd(17) " "Info (10041): Inferred latch for \"alu_in_sel\[2\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sst\[0\] controller.vhd(17) " "Info (10041): Inferred latch for \"sst\[0\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sst\[1\] controller.vhd(17) " "Info (10041): Inferred latch for \"sst\[1\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sci\[0\] controller.vhd(17) " "Info (10041): Inferred latch for \"sci\[0\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sci\[1\] controller.vhd(17) " "Info (10041): Inferred latch for \"sci\[1\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[0\] controller.vhd(17) " "Info (10041): Inferred latch for \"offset\[0\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[1\] controller.vhd(17) " "Info (10041): Inferred latch for \"offset\[1\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[2\] controller.vhd(17) " "Info (10041): Inferred latch for \"offset\[2\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[3\] controller.vhd(17) " "Info (10041): Inferred latch for \"offset\[3\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sour_reg\[0\] controller.vhd(17) " "Info (10041): Inferred latch for \"sour_reg\[0\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sour_reg\[1\] controller.vhd(17) " "Info (10041): Inferred latch for \"sour_reg\[1\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[0\] controller.vhd(17) " "Info (10041): Inferred latch for \"dest_reg\[0\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[1\] controller.vhd(17) " "Info (10041): Inferred latch for \"dest_reg\[1\]\" at controller.vhd(17)" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_reg flag_reg:inst2 " "Info: Elaborating entity \"flag_reg\" for hierarchy \"flag_reg:inst2\"" {  } { { "cpu0.bdf" "inst2" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 1440 776 936 1568 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst\"" {  } { { "cpu0.bdf" "inst" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 1200 776 960 1328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_in alu.vhd(60) " "Warning (10492): VHDL Process Statement warning at alu.vhd(60): signal \"a_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_in alu.vhd(60) " "Warning (10492): VHDL Process Statement warning at alu.vhd(60): signal \"b_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_in alu.vhd(62) " "Warning (10492): VHDL Process Statement warning at alu.vhd(62): signal \"a_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_in alu.vhd(62) " "Warning (10492): VHDL Process Statement warning at alu.vhd(62): signal \"b_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_in alu.vhd(64) " "Warning (10492): VHDL Process Statement warning at alu.vhd(64): signal \"a_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_in alu.vhd(66) " "Warning (10492): VHDL Process Statement warning at alu.vhd(66): signal \"a_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_in alu.vhd(66) " "Warning (10492): VHDL Process Statement warning at alu.vhd(66): signal \"b_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_add8 alu.vhd(68) " "Warning (10492): VHDL Process Statement warning at alu.vhd(68): signal \"result_add8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8bit alu:inst\|adder8bit:f_add " "Info: Elaborating entity \"adder8bit\" for hierarchy \"alu:inst\|adder8bit:f_add\"" {  } { { "alu.vhd" "f_add" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa alu:inst\|adder8bit:f_add\|fa:f0 " "Info: Elaborating entity \"fa\" for hierarchy \"alu:inst\|adder8bit:f_add\|fa:f0\"" {  } { { "alu.vhd" "f0" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t1 t1:inst31 " "Info: Elaborating entity \"t1\" for hierarchy \"t1:inst31\"" {  } { { "cpu0.bdf" "inst31" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 1296 568 696 1392 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:inst15 " "Info: Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:inst15\"" {  } { { "cpu0.bdf" "inst15" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 1216 328 512 1376 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t3 t3:inst21 " "Info: Elaborating entity \"t3\" for hierarchy \"t3:inst21\"" {  } { { "cpu0.bdf" "inst21" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 368 784 880 536 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asynram asynram:inst3 " "Info: Elaborating entity \"asynram\" for hierarchy \"asynram:inst3\"" {  } { { "cpu0.bdf" "inst3" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { -432 568 816 -336 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din asynram.vhd(29) " "Warning (10492): VHDL Process Statement warning at asynram.vhd(29): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram asynram.vhd(20) " "Warning (10631): VHDL Process Statement warning at asynram.vhd(20): inferring latch(es) for signal or variable \"ram\", which holds its previous value in one or more paths through the process" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[64\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[64\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[64\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[64\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[64\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[64\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[64\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[64\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[64\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[64\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[64\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[64\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[64\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[64\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[64\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[64\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[63\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[63\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[63\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[63\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[63\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[63\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[63\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[63\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[63\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[62\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[62\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[62\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[62\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[62\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[62\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[62\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[62\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[62\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[61\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[61\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[61\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[61\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[61\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[61\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[61\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[61\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[61\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[60\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[60\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[60\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[60\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[60\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[60\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[60\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[60\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[60\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[59\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[59\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[59\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[59\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[59\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[59\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[59\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[59\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[59\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[58\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[58\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[58\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[58\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[58\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[58\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[58\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[58\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[58\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[57\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[57\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[57\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[57\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[57\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[57\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[57\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[57\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[57\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[56\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[56\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[56\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[56\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[56\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[56\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[56\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[56\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[56\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[55\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[55\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[55\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[55\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[55\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[55\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[55\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[55\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[55\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[54\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[54\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[54\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[54\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[54\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[54\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[54\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[54\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[54\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[53\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[53\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[53\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[53\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[53\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[53\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[53\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[53\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[53\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[52\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[52\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[52\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[52\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[52\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[52\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[52\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[52\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[52\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[51\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[51\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[51\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[51\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[51\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[51\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[51\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[51\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[51\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[50\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[50\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[50\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[50\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[50\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[50\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[50\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[50\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[50\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[49\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[49\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[49\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[49\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[49\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[49\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[49\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[49\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[49\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[48\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[48\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[48\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[48\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[48\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[48\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[48\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[48\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[48\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[47\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[47\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[47\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[47\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[47\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[47\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[47\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[47\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[47\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[46\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[46\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[46\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[46\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[46\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[46\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[46\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[46\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[46\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[45\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[45\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[45\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[45\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[45\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[45\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[45\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[45\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[45\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[44\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[44\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[44\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[44\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[44\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[44\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[44\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[44\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[44\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[43\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[43\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[43\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[43\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[43\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[43\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[43\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[43\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[43\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[42\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[42\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[42\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[42\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[42\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[42\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[42\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[42\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[42\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[41\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[41\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[41\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[41\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[41\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[41\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[41\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[41\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[41\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[40\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[40\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[40\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[40\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[40\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[40\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[40\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[40\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[40\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[39\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[39\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[39\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[39\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[39\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[39\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[39\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[39\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[39\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[38\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[38\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[38\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[38\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[38\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[38\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[38\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[38\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[38\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[37\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[37\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[37\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[37\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[37\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[37\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[37\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[37\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[37\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[36\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[36\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[36\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[36\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[36\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[36\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[36\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[36\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[36\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[35\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[35\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[35\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[35\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[35\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[35\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[35\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[35\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[35\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[34\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[34\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[34\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[34\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[34\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[34\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[34\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[34\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[34\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[33\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[33\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[33\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[33\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[33\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[33\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[33\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[33\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[33\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[32\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[32\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[32\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[32\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[32\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[32\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[32\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[32\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[31\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[31\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[31\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[31\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[31\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[31\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[31\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[31\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[30\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[30\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[30\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[30\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[30\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[30\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[30\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[30\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[29\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[29\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[29\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[29\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[29\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[29\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[29\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[29\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[28\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[28\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[28\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[28\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[28\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[28\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[28\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[28\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[27\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[27\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[27\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[27\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[27\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[27\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[27\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[27\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[26\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[26\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[26\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[26\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[26\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[26\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[26\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[26\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[25\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[25\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[25\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[25\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[25\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[25\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[25\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[25\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[24\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[24\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[24\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[24\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[24\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[24\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[24\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[24\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[23\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[23\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[23\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[23\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[23\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[23\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[23\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[23\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[22\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[22\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[22\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[22\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[22\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[22\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[22\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[22\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[21\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[21\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[21\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[21\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[21\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[21\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[21\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[21\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[20\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[20\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[20\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[20\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[20\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[20\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[20\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[20\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[19\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[19\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[19\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[19\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[19\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[19\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[19\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[19\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[18\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[18\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[18\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[18\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[18\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[18\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[18\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[18\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[17\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[17\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[17\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[17\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[17\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[17\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[17\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[17\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[16\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[16\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[16\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[16\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[16\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[16\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[16\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[16\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[15\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[15\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[15\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[15\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[15\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[15\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[15\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[15\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[14\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[14\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[14\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[14\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[14\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[14\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[14\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[14\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[13\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[13\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[13\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[13\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[13\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[13\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[13\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[13\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[12\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[12\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[12\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[12\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[12\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[12\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[12\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[12\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[11\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[11\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[11\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[11\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[11\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[11\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[11\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[11\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[10\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[10\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[10\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[10\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[10\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[10\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[10\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[10\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[9\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[9\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[9\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[9\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[9\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[9\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[9\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[9\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[8\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[8\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[8\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[8\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[8\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[8\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[8\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[8\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[7\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[7\]\[7\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[6\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[7\]\[6\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[5\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[7\]\[5\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[4\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[7\]\[4\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[3\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[7\]\[3\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[2\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[7\]\[2\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[1\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[7\]\[1\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[0\] asynram.vhd(20) " "Info (10041): Inferred latch for \"ram\[7\]\[0\]\" at asynram.vhd(20)" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar ar:inst19 " "Info: Elaborating entity \"ar\" for hierarchy \"ar:inst19\"" {  } { { "cpu0.bdf" "inst19" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 720 792 936 848 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst18 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst18\"" {  } { { "cpu0.bdf" "inst18" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 880 792 936 1008 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst12 " "Info: Elaborating entity \"regfile\" for hierarchy \"regfile:inst12\"" {  } { { "cpu0.bdf" "inst12" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 376 -464 -272 568 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg regfile:inst12\|reg:Areg00 " "Info: Elaborating entity \"reg\" for hierarchy \"regfile:inst12\|reg:Areg00\"" {  } { { "regfile.vhd" "Areg00" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/regfile.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t2 t2:inst17 " "Info: Elaborating entity \"t2\" for hierarchy \"t2:inst17\"" {  } { { "cpu0.bdf" "inst17" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 1024 776 976 1120 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst25 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst25\"" {  } { { "cpu0.bdf" "inst25" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 688 496 656 816 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst28 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst28\"" {  } { { "cpu0.bdf" "inst28" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 672 328 424 824 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_out reg_out:inst6 " "Info: Elaborating entity \"reg_out\" for hierarchy \"reg_out:inst6\"" {  } { { "cpu0.bdf" "inst6" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 816 1160 1352 1040 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp reg_out.vhd(18) " "Warning (10036): Verilog HDL or VHDL warning at reg_out.vhd(18): object \"temp\" assigned a value but never read" {  } { { "reg_out.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_out.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 6 reg_out.vhd(20) " "Error (10344): VHDL expression error at reg_out.vhd(20): expression has 4 elements, but must have 6 elements" {  } { { "reg_out.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_out.vhd" 20 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "reg_out:inst6 " "Error: Can't elaborate user hierarchy \"reg_out:inst6\"" {  } { { "cpu0.bdf" "inst6" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 816 1160 1352 1040 "inst6" "" } } } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 30 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4453 " "Error: Peak virtual memory: 4453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 30 15:14:48 2024 " "Error: Processing ended: Thu May 30 15:14:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
