Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue May 26 21:26:02 2020
| Host         : Regular-PC running 64-bit Ubuntu 19.10
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    80 |
|    Minimum number of control sets                        |    80 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    80 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    30 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           40 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             227 |           97 |
| Yes          | No                    | No                     |            1003 |          338 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             466 |          147 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                     Enable Signal                                    |                                   Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | serial_tx_i_1_n_0                                                                    | __main___int_rst                                                                    |                1 |              1 |
|  sys_clk     | __main___rd_next_value1                                                              | __main___int_rst                                                                    |                1 |              1 |
|  sys_clk     | VexRiscv/_zz_213_                                                                    | VexRiscv/dataCache_1_/reset0                                                        |                1 |              3 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_grant_reg_1                                  | __main___int_rst                                                                    |                1 |              4 |
|  sys_clk     | __main___sink_ready173_out                                                           | __main___sink_ready1                                                                |                1 |              4 |
|  sys_clk     | __main___countwr_next_value_ce9                                                      | __main___int_rst                                                                    |                2 |              4 |
|  sys_clk     | __main___uart_rx_fifo_wrport_we__0                                                   | __main___int_rst                                                                    |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3                           | __main___int_rst                                                                    |                1 |              4 |
|  sys_clk     | __main___rx_bitcount                                                                 | __main___rx_busy                                                                    |                1 |              4 |
|  sys_clk     | __main___uart_tx_fifo_consume[2]_i_1_n_0                                             | __main___int_rst                                                                    |                1 |              4 |
|  sys_clk     | __main___count2_next_value_ce5                                                       | __main___int_rst                                                                    |                2 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_hadException_reg[0]                                  | VexRiscv/dataCache_1_/reset0                                                        |                2 |              4 |
|  sys_clk     |                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_storage[4]_i_2_0[0]                         |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/__main___uart_rx_fifo_readable_reg[0]                | __main___int_rst                                                                    |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/__main___uart_tx_fifo_level0_reg[4][0]               | __main___int_rst                                                                    |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_grant_reg_0[0]                               | __main___int_rst                                                                    |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_255_                                             |                                                                                     |                3 |              5 |
|  sys_clk     |                                                                                      | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_decodeRemoved             |                3 |              5 |
|  sys_clk     |                                                                                      | VexRiscv/dataCache_1_/SR[0]                                                         |                2 |              6 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_2_n_0                      | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_1_n_0                     |                2 |              7 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_136__reg[3]                                      | __main___int_rst                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_136__reg[1]                                      | __main___int_rst                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_grant_reg[0]                                 | __main___int_rst                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_136__reg_0[2]                                    | __main___int_rst                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_136__reg[0]                                      | __main___int_rst                                                                    |                3 |              8 |
|  sys_clk     | __main___tx_reg[7]_i_1_n_0                                                           |                                                                                     |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_2[1]                        | __main___int_rst                                                                    |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_5[0]                        | __main___int_rst                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_2[0]                        | __main___int_rst                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_136__reg[2]                                      | __main___int_rst                                                                    |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_2[2]                        | __main___int_rst                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_2[3]                        | __main___int_rst                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_136__reg_0[0]                                    | __main___int_rst                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_grant_reg[2]                                 | __main___int_rst                                                                    |                1 |              8 |
|  sys_clk     | __main___rx_reg                                                                      |                                                                                     |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_136__reg_0[1]                                    | __main___int_rst                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_4[0]                        | __main___int_rst                                                                    |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_136__reg_0[3]                                    | __main___int_rst                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_grant_reg[3]                                 | __main___int_rst                                                                    |                1 |              8 |
|  sys_clk     |                                                                                      | VexRiscv/IBusCachedPlugin_cache/_zz_137__reg[15]_0[0]                               |                2 |              8 |
|  sys_clk     |                                                                                      | VexRiscv/IBusCachedPlugin_cache/_zz_137__reg[15]_1[0]                               |                4 |              8 |
|  sys_clk     |                                                                                      | VexRiscv/IBusCachedPlugin_cache/SR[0]                                               |                3 |              8 |
|  sys_clk     |                                                                                      | VexRiscv/IBusCachedPlugin_cache/_zz_137__reg[15][0]                                 |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_grant_reg[1]                                 | __main___int_rst                                                                    |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/__main___uart_rx_fifo_readable_reg_0[0]              |                                                                                     |                2 |              8 |
|  sys_clk     |                                                                                      | VexRiscv/IBusCachedPlugin_cache/__main___soccontroller_scratch_storage[31]_i_2_0[0] |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                              | VexRiscv/IBusCachedPlugin_cache/_zz_13_                                             |                2 |              8 |
|  sys_clk     | __main___source_payload_data__0                                                      |                                                                                     |                2 |              8 |
|  sys_clk     | __main___uart_tx_fifo_syncfifo_re                                                    |                                                                                     |                2 |              8 |
|  sys_clk     | __main___rs_next_value_ce0                                                           | __main___int_rst                                                                    |                3 |              9 |
|  sys_clk     | __main___uart_rx_fifo_wrport_we__0                                                   |                                                                                     |                2 |             16 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_state_reg_3                           |                                                                                     |                2 |             16 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_count_reg_11_sn_1                            | VexRiscv/IBusCachedPlugin_cache/__main___int_rst_reg                                |                5 |             20 |
|  sys_clk     |                                                                                      | VexRiscv/dataCache_1_/reset0                                                        |               11 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/p_2_in                                                         | VexRiscv/dataCache_1_/reset0                                                        |                6 |             25 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg_2                | VexRiscv/dataCache_1_/reset0                                                        |               11 |             27 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_229_1_out                                        |                                                                                     |                7 |             27 |
|  sys_clk     | VexRiscv/dataCache_1_/E[0]                                                           |                                                                                     |               10 |             30 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[20][0]                       |                                                                                     |               11 |             30 |
|  sys_clk     | VexRiscv/memory_DivPlugin_rs1[31]                                                    | VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear                        |                5 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[21][0]                       | VexRiscv/dataCache_1_/reset0                                                        |               19 |             32 |
|  sys_clk     | VexRiscv/CsrPlugin_hadException                                                      |                                                                                     |               10 |             32 |
|  sys_clk     | __main___soccontroller_bus_errors                                                    | __main___int_rst                                                                    |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg_0[0]                             |                                                                                     |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[27][0]                       |                                                                                     |               22 |             32 |
|  sys_clk     | __main___timer_update_value_re                                                       | __main___int_rst                                                                    |                8 |             32 |
|  sys_clk     |                                                                                      | __main___sink_ready3                                                                |                8 |             32 |
|  sys_clk     |                                                                                      | p_8_in                                                                              |                8 |             32 |
|  sys_clk     | VexRiscv/memory_DivPlugin_div_result[31]_i_1_n_0                                     |                                                                                     |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr |                                                                                     |               19 |             35 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_to_writeBack_REGFILE_WRITE_VALID_reg[0]                 |                                                                                     |               11 |             37 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                     | VexRiscv/dataCache_1_/reset0                                                        |               17 |             42 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                 |                                                                                     |               17 |             64 |
|  sys_clk     | VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready                                       |                                                                                     |               20 |             68 |
|  sys_clk     | VexRiscv/_zz_133_[2]_i_1_n_0                                                         |                                                                                     |               18 |             68 |
|  sys_clk     |                                                                                      |                                                                                     |               40 |             84 |
|  sys_clk     |                                                                                      | __main___int_rst                                                                    |               44 |             85 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                     |                                                                                     |               30 |            101 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_MEMORY_ENABLE_reg                            |                                                                                     |               59 |            152 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear                         |                                                                                     |               76 |            218 |
+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+


