INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/sources_1/imports/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/sources_1/imports/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/sources_1/imports/new/MULT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/sources_1/imports/new/Shift_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/sources_1/imports/new/Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/sources_1/imports/new/Stage_last.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stage_last
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/sources_1/imports/new/Top_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_FFT
WARNING: [VRFC 10-756] identifier in_BW is used before its declaration [C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/sources_1/imports/new/Top_FFT.v:37]
WARNING: [VRFC 10-756] identifier out_BW is used before its declaration [C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/sources_1/imports/new/Top_FFT.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bitelab-pc/Downloads/FFT128/FFT128.srcs/sim_1/imports/new/tb_Top_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top_FFT
