<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;matrix_ti_mul.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-1593]" key="HLS 207-1593" tag="" content="Ignore interface attribute or pragma which is not used in top function: C:/Logiciels/xilinx/Vitis/2020.1/common/technology/autopilot/39\utils/x_hls_utils.h:247:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-1593]" key="HLS 207-1593" tag="" content="Ignore interface attribute or pragma which is not used in top function: C:/Logiciels/xilinx/Vitis/2020.1/common/technology/autopilot/39\utils/x_hls_utils.h:247:9" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, false&gt;::operator unsigned long long() const&apos; into &apos;read_inputs(ap_uint&lt;32&gt;*, float (*) [32], float (*) [32])&apos; (matrix_ti_mul.cpp:17:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, false&gt;::operator unsigned long long() const&apos; into &apos;read_inputs(ap_uint&lt;32&gt;*, float (*) [32], float (*) [32])&apos; (matrix_ti_mul.cpp:27:21)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-180]" key="HLS 214-180" tag="" content="Unsupport array_partition pragma on function argument, in &apos;call&apos; (matrix_ti_mul.cpp:90:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;read_inputs(ap_uint&lt;32&gt;*, float (*) [32], float (*) [32])&apos; into &apos;matrixmul_accel_core(ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)&apos; (matrix_ti_mul.cpp:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;inversion_matrix(float (*) [32])&apos; into &apos;matrixmul_accel_core(ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)&apos; (matrix_ti_mul.cpp:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;transMatrix(float (*) [32])&apos; into &apos;matrixmul_accel_core(ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)&apos; (matrix_ti_mul.cpp:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;write_outputs(float (*) [32], ap_uint&lt;32&gt;*)&apos; into &apos;matrixmul_accel_core(ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)&apos; (matrix_ti_mul.cpp:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 997.586 ; gain = 899.965" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 997.586 ; gain = 899.965" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 997.586 ; gain = 899.965" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 997.586 ; gain = 899.965" resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Col&apos; (matrix_ti_mul.cpp:116) in function &apos;matrixmul&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;B&apos; (matrix_ti_mul.cpp:56) in function &apos;matrixmul_accel_core&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;D&apos; (matrix_ti_mul.cpp:61) in function &apos;matrixmul_accel_core&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;F&apos; (matrix_ti_mul.cpp:69) in function &apos;matrixmul_accel_core&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;I&apos; (matrix_ti_mul.cpp:78) in function &apos;matrixmul_accel_core&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;D&apos; (matrix_ti_mul.cpp:61) in function &apos;matrixmul_accel_core&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;F&apos; (matrix_ti_mul.cpp:69) in function &apos;matrixmul_accel_core&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;Col&apos; (matrix_ti_mul.cpp:116) in function &apos;matrixmul&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;E&apos; (matrix_ti_mul.cpp:63) in function &apos;matrixmul_accel_core&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;G&apos; (matrix_ti_mul.cpp:71) in function &apos;matrixmul_accel_core&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;Prod&apos; (matrix_ti_mul.cpp:116) in function &apos;matrixmul&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 997.586 ; gain = 899.965" resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;read_a1&apos; (matrix_ti_mul.cpp:14:19) in function &apos;matrixmul_accel_core&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;read_b1&apos; (matrix_ti_mul.cpp:24:19) in function &apos;matrixmul_accel_core&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;A&apos; (matrix_ti_mul.cpp:55:16) in function &apos;matrixmul_accel_core&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;C&apos; (matrix_ti_mul.cpp:60:16) in function &apos;matrixmul_accel_core&apos; the outer loop is not a perfect loop." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;H&apos; (matrix_ti_mul.cpp:77:16) in function &apos;matrixmul_accel_core&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;transMatrix_label0&apos; (matrix_ti_mul.cpp:92:9) in function &apos;matrixmul_accel_core&apos; the outer loop is not a perfect loop." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;write_res1&apos; (matrix_ti_mul.cpp:41:22) in function &apos;matrixmul_accel_core&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;Row&apos; (matrix_ti_mul.cpp:118:16) in function &apos;matrixmul&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;mat_a&apos; (matrix_ti_mul.cpp:18:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;mat_b&apos; (matrix_ti_mul.cpp:28:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;Ainverse&apos; (matrix_ti_mul.cpp:57:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;mat_a&apos; (matrix_ti_mul.cpp:64:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;Ainverse&apos; (matrix_ti_mul.cpp:65:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;mat_a&apos; (matrix_ti_mul.cpp:72:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;Ainverse&apos; (matrix_ti_mul.cpp:73:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;mat_a&apos; (matrix_ti_mul.cpp:79:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;mat_b&apos; (matrix_ti_mul.cpp:97:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;mat_b&apos; (matrix_ti_mul.cpp:98:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;res&apos; (matrix_ti_mul.cpp:126:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 997.586 ; gain = 899.965" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;matrixmul_accel_core&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-107]" key="SYN_PORT_NAME_ILLEGAL_593" tag="" content="Renaming port name &apos;matrixmul_accel_core/input&apos; to &apos;matrixmul_accel_core/input_r&apos; to avoid the conflict with HDL keywords or other object names." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-107]" key="SYN_PORT_NAME_ILLEGAL_593" tag="" content="Renaming port name &apos;matrixmul_accel_core/output&apos; to &apos;matrixmul_accel_core/output_r&apos; to avoid the conflict with HDL keywords or other object names." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmul&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Row_Col&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;a_load_2&apos;, matrix_ti_mul.cpp:118) on array &apos;a&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;a&apos;." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 16, Depth = 167." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 30.38 seconds; current allocated memory: 166.107 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 1.949 seconds; current allocated memory: 168.443 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmul_accel_core&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;read_a1_read_a2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;read_b1_read_b2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;A_B&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;D&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmul_accel_core&apos; (Loop: D): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;Ainverse_addr_35_write_ln65&apos;, matrix_ti_mul.cpp:65) of variable &apos;conv42_i&apos;, matrix_ti_mul.cpp:65 on array &apos;Ainverse&apos;, matrix_ti_mul.cpp:53 and &apos;load&apos; operation (&apos;Ainverse_load_62&apos;, matrix_ti_mul.cpp:65) on array &apos;Ainverse&apos;, matrix_ti_mul.cpp:53." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmul_accel_core&apos; (Loop: D): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;Ainverse_addr_35_write_ln65&apos;, matrix_ti_mul.cpp:65) of variable &apos;conv42_i&apos;, matrix_ti_mul.cpp:65 on array &apos;Ainverse&apos;, matrix_ti_mul.cpp:53 and &apos;load&apos; operation (&apos;Ainverse_load_62&apos;, matrix_ti_mul.cpp:65) on array &apos;Ainverse&apos;, matrix_ti_mul.cpp:53." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmul_accel_core&apos; (Loop: D): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;Ainverse_addr_35_write_ln65&apos;, matrix_ti_mul.cpp:65) of variable &apos;conv42_i&apos;, matrix_ti_mul.cpp:65 on array &apos;Ainverse&apos;, matrix_ti_mul.cpp:53 and &apos;load&apos; operation (&apos;Ainverse_load_62&apos;, matrix_ti_mul.cpp:65) on array &apos;Ainverse&apos;, matrix_ti_mul.cpp:53." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmul_accel_core&apos; (Loop: D): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;Ainverse_addr_35_write_ln65&apos;, matrix_ti_mul.cpp:65) of variable &apos;conv42_i&apos;, matrix_ti_mul.cpp:65 on array &apos;Ainverse&apos;, matrix_ti_mul.cpp:53 and &apos;load&apos; operation (&apos;Ainverse_load_62&apos;, matrix_ti_mul.cpp:65) on array &apos;Ainverse&apos;, matrix_ti_mul.cpp:53." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmul_accel_core&apos; (Loop: D): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;mat_a_addr_38_write_ln64&apos;, matrix_ti_mul.cpp:64) of variable &apos;conv29_i&apos;, matrix_ti_mul.cpp:64 on array &apos;mat_a&apos;, matrix_ti_mul.cpp:139 and &apos;load&apos; operation (&apos;mat_a_load&apos;, matrix_ti_mul.cpp:62) on array &apos;mat_a&apos;, matrix_ti_mul.cpp:139." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;mat_a_load_54&apos;, matrix_ti_mul.cpp:64) on array &apos;mat_a&apos;, matrix_ti_mul.cpp:139 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;mat_a&apos;." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 52, Depth = 52." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;F&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;mat_a_load_4&apos;, matrix_ti_mul.cpp:72) on array &apos;mat_a&apos;, matrix_ti_mul.cpp:139 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;mat_a&apos;." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 33, Depth = 65." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;H_I&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;transMatrix_label1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;store&apos; operation (&apos;mat_b_addr_1_write_ln97&apos;, matrix_ti_mul.cpp:97) of variable &apos;mat_b_load&apos;, matrix_ti_mul.cpp:97 on array &apos;mat_b&apos;, matrix_ti_mul.cpp:140 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;mat_b&apos;." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 2." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;write_res1_write_res2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 39.308 seconds; current allocated memory: 173.975 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 5.626 seconds; current allocated memory: 181.325 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmul&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmul&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 8.546 seconds; current allocated memory: 185.674 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmul_accel_core&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmul_accel_core/input_r&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;matrixmul_accel_core/output_r&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;matrixmul_accel_core&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_7_full_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_7_max_dsp_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_16_no_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fpext_32ns_64_2_no_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fptrunc_64ns_32_2_no_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmul_accel_core&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 5.186 seconds; current allocated memory: 198.573 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;matrixmul_accel_core_Ainverse_ram (RAM)&apos; using block RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;matrixmul_accel_core_mat_res_ram (RAM)&apos; using block RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:02:02 . Memory (MB): peak = 997.586 ; gain = 899.965" resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for matrixmul_accel_core." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for matrixmul_accel_core." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 119.64 MHz" resolution=""/>
</Messages>
