Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-1csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : teclado

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/julian/Documentos/Daniel/Proyecto/Touch/MódulosBásicos/teclado2/teclado.v" into library wo
Parsing module <teclado>.
Analyzing Verilog file "/home/julian/Documentos/Daniel/Proyecto/Touch/MódulosBásicos/teclado2/psdos.v" into library wo
Parsing module <psdos>.
Analyzing Verilog file "/home/julian/Documentos/Daniel/Proyecto/Touch/MódulosBásicos/teclado2/divisorfrec.v" into library wo
Parsing module <divisorfrec>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <teclado>.

Elaborating module <psdos>.
WARNING:HDLCompiler:413 - "/home/julian/Documentos/Daniel/Proyecto/Touch/M  dulosB  sicos/teclado2/psdos.v" Line 44: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/julian/Documentos/Daniel/Proyecto/Touch/M  dulosB  sicos/teclado2/psdos.v" Line 47: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <divisorfrec>.
WARNING:HDLCompiler:413 - "/home/julian/Documentos/Daniel/Proyecto/Touch/M  dulosB  sicos/teclado2/divisorfrec.v" Line 18: Result of 14-bit expression is truncated to fit in 13-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <teclado>.
    Related source file is "/home/julian/Documentos/Daniel/Proyecto/Touch/MódulosBásicos/teclado2/teclado.v
    Summary:
	no macro.
Unit <teclado> synthesized.

Synthesizing Unit <psdos>.
    Related source file is "/home/julian/Documentos/Daniel/Proyecto/Touch/MódulosBásicos/teclado2/psdos.v
    Found 9-bit register for signal <regis>.
    Found 4-bit register for signal <i>.
    Found 8-bit register for signal <regis0>.
    Found 1-bit register for signal <DONE>.
    Found 1-bit register for signal <init>.
    Found 4-bit adder for signal <i[3]_GND_2_o_add_3_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <psdos> synthesized.

Synthesizing Unit <divisorfrec>.
    Related source file is "/home/julian/Documentos/Daniel/Proyecto/Touch/MódulosBásicos/teclado2/divisorfrec.v
        top = 13'b1111000001100
    Found 1-bit register for signal <CLKOUT>.
    Found 13-bit register for signal <count>.
    Found 13-bit adder for signal <count[12]_GND_3_o_add_1_OUT> created at line 18.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <divisorfrec> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 13-bit adder                                          : 2
 4-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 4
 13-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 9
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <divisorfrec>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <divisorfrec> synthesized (advanced).

Synthesizing (advanced) Unit <psdos>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <psdos> synthesized (advanced).
WARNING:Xst:2677 - Node <regis_8> of sequential type is unconnected in block <psdos>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 13-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <teclado>: instances <dfuno>, <dfdos> of unit <divisorfrec> are equivalent, second instance is removed

Optimizing unit <teclado> ...

Optimizing unit <psdos> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block teclado, actual ratio is 0.
FlipFlop psdos0/DONE has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dfuno/CLKOUT has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 63
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 12
#      LUT2                        : 1
#      LUT3                        : 7
#      LUT4                        : 3
#      LUT5                        : 6
#      LUT6                        : 5
#      MUXCY                       : 12
#      VCC                         : 1
#      XORCY                       : 13
# FlipFlops/Latches                : 38
#      FD                          : 10
#      FDE                         : 8
#      FDR                         : 14
#      FDRE                        : 4
#      FDS                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              28  out of  126800     0%  
 Number of Slice LUTs:                   36  out of  63400     0%  
    Number used as Logic:                36  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     37
   Number with an unused Flip Flop:       9  out of     37    24%  
   Number with an unused LUT:             1  out of     37     2%  
   Number of fully used LUT-FF pairs:    27  out of     37    72%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    210     5%  
    IOB Flip Flops/Latches:              10

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 15    |
dfuno/CLKOUT                       | BUFG                   | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.186ns (Maximum Frequency: 313.873MHz)
   Minimum input arrival time before clock: 1.174ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.186ns (frequency: 313.873MHz)
  Total number of paths / destination ports: 288 / 28
-------------------------------------------------------------------------
Delay:               3.186ns (Levels of Logic = 2)
  Source:            dfuno/count_1 (FF)
  Destination:       dfuno/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dfuno/count_1 to dfuno/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.945  dfuno/count_1 (dfuno/count_1)
     LUT6:I0->O            2   0.124   0.542  dfuno/count[12]_PWR_4_o_equal_3_o<12>2 (dfuno/count[12]_PWR_4_o_equal_3_o<12>1)
     LUT3:I1->O           13   0.124   0.479  dfuno/count[12]_PWR_4_o_equal_3_o<12>3 (dfuno/count[12]_PWR_4_o_equal_3_o)
     FDR:R                     0.494          dfuno/count_0
    ----------------------------------------
    Total                      3.186ns (1.220ns logic, 1.966ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dfuno/CLKOUT'
  Clock period: 2.409ns (frequency: 415.110MHz)
  Total number of paths / destination ports: 181 / 42
-------------------------------------------------------------------------
Delay:               2.409ns (Levels of Logic = 1)
  Source:            psdos0/i_3 (FF)
  Destination:       psdos0/i_3 (FF)
  Source Clock:      dfuno/CLKOUT rising
  Destination Clock: dfuno/CLKOUT rising

  Data Path: psdos0/i_3 to psdos0/i_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.478   0.822  psdos0/i_3 (psdos0/i_3)
     LUT4:I0->O           15   0.124   0.491  psdos0/GND_2_o_GND_2_o_equal_12_o<3>1 (psdos0/GND_2_o_GND_2_o_equal_12_o)
     FDS:S                     0.494          psdos0/DONE
    ----------------------------------------
    Total                      2.409ns (1.096ns logic, 1.313ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dfuno/CLKOUT'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.174ns (Levels of Logic = 3)
  Source:            Rx (PAD)
  Destination:       psdos0/regis0_5 (FF)
  Destination Clock: dfuno/CLKOUT rising

  Data Path: Rx to psdos0/regis0_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.474  Rx_IBUF (Rx_IBUF)
     LUT3:I2->O            1   0.124   0.421  psdos0/mux11_SW0 (N3)
     LUT6:I5->O            2   0.124   0.000  psdos0/mux11 (psdos0/regis[8]_regis[8]_mux_8_OUT<1>)
     FD:D                      0.030          psdos0/regis_1
    ----------------------------------------
    Total                      1.174ns (0.279ns logic, 0.895ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dfuno/CLKOUT'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            psdos0/regis0_7 (FF)
  Destination:       DATA<7> (PAD)
  Source Clock:      dfuno/CLKOUT rising

  Data Path: psdos0/regis0_7 to DATA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.478   0.399  psdos0/regis0_7 (psdos0/regis0_7)
     OBUF:I->O                 0.000          DATA_7_OBUF (DATA<7>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            dfuno/CLKOUT_1 (FF)
  Destination:       CLKOUTt (PAD)
  Source Clock:      clk rising

  Data Path: dfuno/CLKOUT_1 to CLKOUTt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.478   0.399  dfuno/CLKOUT_1 (dfuno/CLKOUT_1)
     OBUF:I->O                 0.000          CLKOUTt_OBUF (CLKOUTt)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.186|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dfuno/CLKOUT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dfuno/CLKOUT   |    2.409|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.38 secs
 
--> 


Total memory usage is 499764 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

