{"Source Block": ["hdl/projects/daq2/a10gx/system_top.v@240:255@HdlStmProcess", "    .outclock (eth_tx_clk),\n    .dataout (eth_tx_clk_out));\n\n  assign eth_tx_reset_s = ~sys_pll_locked_s;\n\n  always @(posedge rx_clk) begin\n    rx_sysref_m1 <= rx_sysref_s;\n    rx_sysref_m2 <= rx_sysref_m1;\n    rx_sysref_m3 <= rx_sysref_m2;\n    rx_sysref <= rx_sysref_m2 & ~rx_sysref_m3;\n  end\n\n  always @(posedge rx_clk) begin\n    dma0_wr <= adc0_enable_a_s & adc0_enable_b_s;\n    dma0_wdata <= { adc0_data_b_s[31:16],\n                    adc0_data_a_s[31:16],\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/a5soc/system_top.v@269:284", "  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // instantiations\n\n  always @(posedge rx_clk) begin\n    rx_sysref_m1 <= rx_sysref_s;\n    rx_sysref_m2 <= rx_sysref_m1;\n    rx_sysref_m3 <= rx_sysref_m2;\n    rx_sysref <= rx_sysref_m2 & ~rx_sysref_m3;\n  end\n\n  always @(posedge rx_clk) begin\n    dma0_wr <= adc0_enable_a_s & adc0_enable_b_s;\n    dma0_wdata <= { adc0_data_b_s[31:16],\n                    adc0_data_a_s[31:16],\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@240:255", "    .outclock (eth_tx_clk),\n    .dataout (eth_tx_clk_out));\n\n  assign eth_tx_reset_s = ~sys_pll_locked_s;\n\n  always @(posedge rx_clk) begin\n    rx_sysref_m1 <= rx_sysref_s;\n    rx_sysref_m2 <= rx_sysref_m1;\n    rx_sysref_m3 <= rx_sysref_m2;\n    rx_sysref <= rx_sysref_m2 & ~rx_sysref_m3;\n  end\n\n  always @(posedge rx_clk) begin\n    dma0_wr <= adc0_enable_a_s & adc0_enable_b_s;\n    dma0_wdata <= { adc0_data_b_s[31:16],\n                    adc0_data_a_s[31:16],\n"]], "Diff Content": {"Delete": [[245, "  always @(posedge rx_clk) begin\n"], [246, "    rx_sysref_m1 <= rx_sysref_s;\n"], [247, "    rx_sysref_m2 <= rx_sysref_m1;\n"], [248, "    rx_sysref_m3 <= rx_sysref_m2;\n"], [249, "    rx_sysref <= rx_sysref_m2 & ~rx_sysref_m3;\n"], [250, "  end\n"]], "Add": []}}