/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* RTC */
#define RTC_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RTC_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RTC_isr__INTC_MASK 0x08u
#define RTC_isr__INTC_NUMBER 3u
#define RTC_isr__INTC_PRIOR_NUM 7u
#define RTC_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define RTC_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RTC_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Drive */
#define Drive__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Drive__0__MASK 0x40u
#define Drive__0__PC CYREG_PRT1_PC6
#define Drive__0__PORT 1u
#define Drive__0__SHIFT 6u
#define Drive__AG CYREG_PRT1_AG
#define Drive__AMUX CYREG_PRT1_AMUX
#define Drive__BIE CYREG_PRT1_BIE
#define Drive__BIT_MASK CYREG_PRT1_BIT_MASK
#define Drive__BYP CYREG_PRT1_BYP
#define Drive__CTL CYREG_PRT1_CTL
#define Drive__DM0 CYREG_PRT1_DM0
#define Drive__DM1 CYREG_PRT1_DM1
#define Drive__DM2 CYREG_PRT1_DM2
#define Drive__DR CYREG_PRT1_DR
#define Drive__INP_DIS CYREG_PRT1_INP_DIS
#define Drive__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Drive__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Drive__LCD_EN CYREG_PRT1_LCD_EN
#define Drive__MASK 0x40u
#define Drive__PORT 1u
#define Drive__PRT CYREG_PRT1_PRT
#define Drive__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Drive__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Drive__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Drive__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Drive__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Drive__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Drive__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Drive__PS CYREG_PRT1_PS
#define Drive__SHIFT 6u
#define Drive__SLW CYREG_PRT1_SLW

/* Grids */
#define Grids__0__AG CYREG_PRT12_AG
#define Grids__0__BIE CYREG_PRT12_BIE
#define Grids__0__BIT_MASK CYREG_PRT12_BIT_MASK
#define Grids__0__BYP CYREG_PRT12_BYP
#define Grids__0__DM0 CYREG_PRT12_DM0
#define Grids__0__DM1 CYREG_PRT12_DM1
#define Grids__0__DM2 CYREG_PRT12_DM2
#define Grids__0__DR CYREG_PRT12_DR
#define Grids__0__INP_DIS CYREG_PRT12_INP_DIS
#define Grids__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Grids__0__MASK 0x10u
#define Grids__0__PC CYREG_PRT12_PC4
#define Grids__0__PORT 12u
#define Grids__0__PRT CYREG_PRT12_PRT
#define Grids__0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Grids__0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Grids__0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Grids__0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Grids__0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Grids__0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Grids__0__PS CYREG_PRT12_PS
#define Grids__0__SHIFT 4u
#define Grids__0__SIO_CFG CYREG_PRT12_SIO_CFG
#define Grids__0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Grids__0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Grids__0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Grids__0__SLW CYREG_PRT12_SLW
#define Grids__1__AG CYREG_PRT12_AG
#define Grids__1__BIE CYREG_PRT12_BIE
#define Grids__1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Grids__1__BYP CYREG_PRT12_BYP
#define Grids__1__DM0 CYREG_PRT12_DM0
#define Grids__1__DM1 CYREG_PRT12_DM1
#define Grids__1__DM2 CYREG_PRT12_DM2
#define Grids__1__DR CYREG_PRT12_DR
#define Grids__1__INP_DIS CYREG_PRT12_INP_DIS
#define Grids__1__INTTYPE CYREG_PICU12_INTTYPE3
#define Grids__1__MASK 0x08u
#define Grids__1__PC CYREG_PRT12_PC3
#define Grids__1__PORT 12u
#define Grids__1__PRT CYREG_PRT12_PRT
#define Grids__1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Grids__1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Grids__1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Grids__1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Grids__1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Grids__1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Grids__1__PS CYREG_PRT12_PS
#define Grids__1__SHIFT 3u
#define Grids__1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Grids__1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Grids__1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Grids__1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Grids__1__SLW CYREG_PRT12_SLW
#define Grids__2__AG CYREG_PRT12_AG
#define Grids__2__BIE CYREG_PRT12_BIE
#define Grids__2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Grids__2__BYP CYREG_PRT12_BYP
#define Grids__2__DM0 CYREG_PRT12_DM0
#define Grids__2__DM1 CYREG_PRT12_DM1
#define Grids__2__DM2 CYREG_PRT12_DM2
#define Grids__2__DR CYREG_PRT12_DR
#define Grids__2__INP_DIS CYREG_PRT12_INP_DIS
#define Grids__2__INTTYPE CYREG_PICU12_INTTYPE2
#define Grids__2__MASK 0x04u
#define Grids__2__PC CYREG_PRT12_PC2
#define Grids__2__PORT 12u
#define Grids__2__PRT CYREG_PRT12_PRT
#define Grids__2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Grids__2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Grids__2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Grids__2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Grids__2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Grids__2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Grids__2__PS CYREG_PRT12_PS
#define Grids__2__SHIFT 2u
#define Grids__2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Grids__2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Grids__2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Grids__2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Grids__2__SLW CYREG_PRT12_SLW
#define Grids__3__AG CYREG_PRT1_AG
#define Grids__3__AMUX CYREG_PRT1_AMUX
#define Grids__3__BIE CYREG_PRT1_BIE
#define Grids__3__BIT_MASK CYREG_PRT1_BIT_MASK
#define Grids__3__BYP CYREG_PRT1_BYP
#define Grids__3__CTL CYREG_PRT1_CTL
#define Grids__3__DM0 CYREG_PRT1_DM0
#define Grids__3__DM1 CYREG_PRT1_DM1
#define Grids__3__DM2 CYREG_PRT1_DM2
#define Grids__3__DR CYREG_PRT1_DR
#define Grids__3__INP_DIS CYREG_PRT1_INP_DIS
#define Grids__3__INTTYPE CYREG_PICU1_INTTYPE2
#define Grids__3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Grids__3__LCD_EN CYREG_PRT1_LCD_EN
#define Grids__3__MASK 0x04u
#define Grids__3__PC CYREG_PRT1_PC2
#define Grids__3__PORT 1u
#define Grids__3__PRT CYREG_PRT1_PRT
#define Grids__3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Grids__3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Grids__3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Grids__3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Grids__3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Grids__3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Grids__3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Grids__3__PS CYREG_PRT1_PS
#define Grids__3__SHIFT 2u
#define Grids__3__SLW CYREG_PRT1_SLW
#define Grids__4__AG CYREG_PRT1_AG
#define Grids__4__AMUX CYREG_PRT1_AMUX
#define Grids__4__BIE CYREG_PRT1_BIE
#define Grids__4__BIT_MASK CYREG_PRT1_BIT_MASK
#define Grids__4__BYP CYREG_PRT1_BYP
#define Grids__4__CTL CYREG_PRT1_CTL
#define Grids__4__DM0 CYREG_PRT1_DM0
#define Grids__4__DM1 CYREG_PRT1_DM1
#define Grids__4__DM2 CYREG_PRT1_DM2
#define Grids__4__DR CYREG_PRT1_DR
#define Grids__4__INP_DIS CYREG_PRT1_INP_DIS
#define Grids__4__INTTYPE CYREG_PICU1_INTTYPE4
#define Grids__4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Grids__4__LCD_EN CYREG_PRT1_LCD_EN
#define Grids__4__MASK 0x10u
#define Grids__4__PC CYREG_PRT1_PC4
#define Grids__4__PORT 1u
#define Grids__4__PRT CYREG_PRT1_PRT
#define Grids__4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Grids__4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Grids__4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Grids__4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Grids__4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Grids__4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Grids__4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Grids__4__PS CYREG_PRT1_PS
#define Grids__4__SHIFT 4u
#define Grids__4__SLW CYREG_PRT1_SLW
#define Grids__5__AG CYREG_PRT1_AG
#define Grids__5__AMUX CYREG_PRT1_AMUX
#define Grids__5__BIE CYREG_PRT1_BIE
#define Grids__5__BIT_MASK CYREG_PRT1_BIT_MASK
#define Grids__5__BYP CYREG_PRT1_BYP
#define Grids__5__CTL CYREG_PRT1_CTL
#define Grids__5__DM0 CYREG_PRT1_DM0
#define Grids__5__DM1 CYREG_PRT1_DM1
#define Grids__5__DM2 CYREG_PRT1_DM2
#define Grids__5__DR CYREG_PRT1_DR
#define Grids__5__INP_DIS CYREG_PRT1_INP_DIS
#define Grids__5__INTTYPE CYREG_PICU1_INTTYPE5
#define Grids__5__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Grids__5__LCD_EN CYREG_PRT1_LCD_EN
#define Grids__5__MASK 0x20u
#define Grids__5__PC CYREG_PRT1_PC5
#define Grids__5__PORT 1u
#define Grids__5__PRT CYREG_PRT1_PRT
#define Grids__5__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Grids__5__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Grids__5__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Grids__5__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Grids__5__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Grids__5__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Grids__5__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Grids__5__PS CYREG_PRT1_PS
#define Grids__5__SHIFT 5u
#define Grids__5__SLW CYREG_PRT1_SLW

/* ADC_CLK */
#define ADC_CLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_CLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_CLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_CLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_CLK__INDEX 0x01u
#define ADC_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_CLK__PM_ACT_MSK 0x02u
#define ADC_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_CLK__PM_STBY_MSK 0x02u

/* DMA_ISR */
#define DMA_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DMA_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DMA_ISR__INTC_MASK 0x02u
#define DMA_ISR__INTC_NUMBER 1u
#define DMA_ISR__INTC_PRIOR_NUM 2u
#define DMA_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define DMA_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DMA_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_CLK */
#define PWM_CLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define PWM_CLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define PWM_CLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define PWM_CLK__CFG2_SRC_SEL_MASK 0x07u
#define PWM_CLK__INDEX 0x00u
#define PWM_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_CLK__PM_ACT_MSK 0x01u
#define PWM_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_CLK__PM_STBY_MSK 0x01u

/* Feedback */
#define Feedback__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Feedback__0__MASK 0x80u
#define Feedback__0__PC CYREG_PRT3_PC7
#define Feedback__0__PORT 3u
#define Feedback__0__SHIFT 7u
#define Feedback__AG CYREG_PRT3_AG
#define Feedback__AMUX CYREG_PRT3_AMUX
#define Feedback__BIE CYREG_PRT3_BIE
#define Feedback__BIT_MASK CYREG_PRT3_BIT_MASK
#define Feedback__BYP CYREG_PRT3_BYP
#define Feedback__CTL CYREG_PRT3_CTL
#define Feedback__DM0 CYREG_PRT3_DM0
#define Feedback__DM1 CYREG_PRT3_DM1
#define Feedback__DM2 CYREG_PRT3_DM2
#define Feedback__DR CYREG_PRT3_DR
#define Feedback__INP_DIS CYREG_PRT3_INP_DIS
#define Feedback__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Feedback__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Feedback__LCD_EN CYREG_PRT3_LCD_EN
#define Feedback__MASK 0x80u
#define Feedback__PORT 3u
#define Feedback__PRT CYREG_PRT3_PRT
#define Feedback__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Feedback__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Feedback__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Feedback__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Feedback__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Feedback__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Feedback__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Feedback__PS CYREG_PRT3_PS
#define Feedback__SHIFT 7u
#define Feedback__SLW CYREG_PRT3_SLW
#define Feedback_ADC_ADC_SAR__CLK CYREG_SAR1_CLK
#define Feedback_ADC_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define Feedback_ADC_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define Feedback_ADC_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define Feedback_ADC_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define Feedback_ADC_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define Feedback_ADC_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define Feedback_ADC_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define Feedback_ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define Feedback_ADC_ADC_SAR__PM_ACT_MSK 0x02u
#define Feedback_ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define Feedback_ADC_ADC_SAR__PM_STBY_MSK 0x02u
#define Feedback_ADC_ADC_SAR__SW0 CYREG_SAR1_SW0
#define Feedback_ADC_ADC_SAR__SW2 CYREG_SAR1_SW2
#define Feedback_ADC_ADC_SAR__SW3 CYREG_SAR1_SW3
#define Feedback_ADC_ADC_SAR__SW4 CYREG_SAR1_SW4
#define Feedback_ADC_ADC_SAR__SW6 CYREG_SAR1_SW6
#define Feedback_ADC_ADC_SAR__TR0 CYREG_SAR1_TR0
#define Feedback_ADC_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define Feedback_ADC_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define Feedback_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Feedback_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Feedback_ADC_IRQ__INTC_MASK 0x04u
#define Feedback_ADC_IRQ__INTC_NUMBER 2u
#define Feedback_ADC_IRQ__INTC_PRIOR_NUM 7u
#define Feedback_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Feedback_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Feedback_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Segments */
#define Segments__0__AG CYREG_PRT2_AG
#define Segments__0__AMUX CYREG_PRT2_AMUX
#define Segments__0__BIE CYREG_PRT2_BIE
#define Segments__0__BIT_MASK CYREG_PRT2_BIT_MASK
#define Segments__0__BYP CYREG_PRT2_BYP
#define Segments__0__CTL CYREG_PRT2_CTL
#define Segments__0__DM0 CYREG_PRT2_DM0
#define Segments__0__DM1 CYREG_PRT2_DM1
#define Segments__0__DM2 CYREG_PRT2_DM2
#define Segments__0__DR CYREG_PRT2_DR
#define Segments__0__INP_DIS CYREG_PRT2_INP_DIS
#define Segments__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Segments__0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Segments__0__LCD_EN CYREG_PRT2_LCD_EN
#define Segments__0__MASK 0x80u
#define Segments__0__PC CYREG_PRT2_PC7
#define Segments__0__PORT 2u
#define Segments__0__PRT CYREG_PRT2_PRT
#define Segments__0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Segments__0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Segments__0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Segments__0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Segments__0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Segments__0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Segments__0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Segments__0__PS CYREG_PRT2_PS
#define Segments__0__SHIFT 7u
#define Segments__0__SLW CYREG_PRT2_SLW
#define Segments__1__AG CYREG_PRT12_AG
#define Segments__1__BIE CYREG_PRT12_BIE
#define Segments__1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Segments__1__BYP CYREG_PRT12_BYP
#define Segments__1__DM0 CYREG_PRT12_DM0
#define Segments__1__DM1 CYREG_PRT12_DM1
#define Segments__1__DM2 CYREG_PRT12_DM2
#define Segments__1__DR CYREG_PRT12_DR
#define Segments__1__INP_DIS CYREG_PRT12_INP_DIS
#define Segments__1__INTTYPE CYREG_PICU12_INTTYPE5
#define Segments__1__MASK 0x20u
#define Segments__1__PC CYREG_PRT12_PC5
#define Segments__1__PORT 12u
#define Segments__1__PRT CYREG_PRT12_PRT
#define Segments__1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Segments__1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Segments__1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Segments__1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Segments__1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Segments__1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Segments__1__PS CYREG_PRT12_PS
#define Segments__1__SHIFT 5u
#define Segments__1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Segments__1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Segments__1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Segments__1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Segments__1__SLW CYREG_PRT12_SLW
#define Segments__2__AG CYREG_PRT2_AG
#define Segments__2__AMUX CYREG_PRT2_AMUX
#define Segments__2__BIE CYREG_PRT2_BIE
#define Segments__2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Segments__2__BYP CYREG_PRT2_BYP
#define Segments__2__CTL CYREG_PRT2_CTL
#define Segments__2__DM0 CYREG_PRT2_DM0
#define Segments__2__DM1 CYREG_PRT2_DM1
#define Segments__2__DM2 CYREG_PRT2_DM2
#define Segments__2__DR CYREG_PRT2_DR
#define Segments__2__INP_DIS CYREG_PRT2_INP_DIS
#define Segments__2__INTTYPE CYREG_PICU2_INTTYPE3
#define Segments__2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Segments__2__LCD_EN CYREG_PRT2_LCD_EN
#define Segments__2__MASK 0x08u
#define Segments__2__PC CYREG_PRT2_PC3
#define Segments__2__PORT 2u
#define Segments__2__PRT CYREG_PRT2_PRT
#define Segments__2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Segments__2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Segments__2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Segments__2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Segments__2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Segments__2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Segments__2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Segments__2__PS CYREG_PRT2_PS
#define Segments__2__SHIFT 3u
#define Segments__2__SLW CYREG_PRT2_SLW
#define Segments__3__AG CYREG_PRT2_AG
#define Segments__3__AMUX CYREG_PRT2_AMUX
#define Segments__3__BIE CYREG_PRT2_BIE
#define Segments__3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Segments__3__BYP CYREG_PRT2_BYP
#define Segments__3__CTL CYREG_PRT2_CTL
#define Segments__3__DM0 CYREG_PRT2_DM0
#define Segments__3__DM1 CYREG_PRT2_DM1
#define Segments__3__DM2 CYREG_PRT2_DM2
#define Segments__3__DR CYREG_PRT2_DR
#define Segments__3__INP_DIS CYREG_PRT2_INP_DIS
#define Segments__3__INTTYPE CYREG_PICU2_INTTYPE0
#define Segments__3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Segments__3__LCD_EN CYREG_PRT2_LCD_EN
#define Segments__3__MASK 0x01u
#define Segments__3__PC CYREG_PRT2_PC0
#define Segments__3__PORT 2u
#define Segments__3__PRT CYREG_PRT2_PRT
#define Segments__3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Segments__3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Segments__3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Segments__3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Segments__3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Segments__3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Segments__3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Segments__3__PS CYREG_PRT2_PS
#define Segments__3__SHIFT 0u
#define Segments__3__SLW CYREG_PRT2_SLW
#define Segments__4__AG CYREG_PRT2_AG
#define Segments__4__AMUX CYREG_PRT2_AMUX
#define Segments__4__BIE CYREG_PRT2_BIE
#define Segments__4__BIT_MASK CYREG_PRT2_BIT_MASK
#define Segments__4__BYP CYREG_PRT2_BYP
#define Segments__4__CTL CYREG_PRT2_CTL
#define Segments__4__DM0 CYREG_PRT2_DM0
#define Segments__4__DM1 CYREG_PRT2_DM1
#define Segments__4__DM2 CYREG_PRT2_DM2
#define Segments__4__DR CYREG_PRT2_DR
#define Segments__4__INP_DIS CYREG_PRT2_INP_DIS
#define Segments__4__INTTYPE CYREG_PICU2_INTTYPE4
#define Segments__4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Segments__4__LCD_EN CYREG_PRT2_LCD_EN
#define Segments__4__MASK 0x10u
#define Segments__4__PC CYREG_PRT2_PC4
#define Segments__4__PORT 2u
#define Segments__4__PRT CYREG_PRT2_PRT
#define Segments__4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Segments__4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Segments__4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Segments__4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Segments__4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Segments__4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Segments__4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Segments__4__PS CYREG_PRT2_PS
#define Segments__4__SHIFT 4u
#define Segments__4__SLW CYREG_PRT2_SLW
#define Segments__5__AG CYREG_PRT2_AG
#define Segments__5__AMUX CYREG_PRT2_AMUX
#define Segments__5__BIE CYREG_PRT2_BIE
#define Segments__5__BIT_MASK CYREG_PRT2_BIT_MASK
#define Segments__5__BYP CYREG_PRT2_BYP
#define Segments__5__CTL CYREG_PRT2_CTL
#define Segments__5__DM0 CYREG_PRT2_DM0
#define Segments__5__DM1 CYREG_PRT2_DM1
#define Segments__5__DM2 CYREG_PRT2_DM2
#define Segments__5__DR CYREG_PRT2_DR
#define Segments__5__INP_DIS CYREG_PRT2_INP_DIS
#define Segments__5__INTTYPE CYREG_PICU2_INTTYPE5
#define Segments__5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Segments__5__LCD_EN CYREG_PRT2_LCD_EN
#define Segments__5__MASK 0x20u
#define Segments__5__PC CYREG_PRT2_PC5
#define Segments__5__PORT 2u
#define Segments__5__PRT CYREG_PRT2_PRT
#define Segments__5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Segments__5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Segments__5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Segments__5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Segments__5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Segments__5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Segments__5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Segments__5__PS CYREG_PRT2_PS
#define Segments__5__SHIFT 5u
#define Segments__5__SLW CYREG_PRT2_SLW
#define Segments__6__AG CYREG_PRT2_AG
#define Segments__6__AMUX CYREG_PRT2_AMUX
#define Segments__6__BIE CYREG_PRT2_BIE
#define Segments__6__BIT_MASK CYREG_PRT2_BIT_MASK
#define Segments__6__BYP CYREG_PRT2_BYP
#define Segments__6__CTL CYREG_PRT2_CTL
#define Segments__6__DM0 CYREG_PRT2_DM0
#define Segments__6__DM1 CYREG_PRT2_DM1
#define Segments__6__DM2 CYREG_PRT2_DM2
#define Segments__6__DR CYREG_PRT2_DR
#define Segments__6__INP_DIS CYREG_PRT2_INP_DIS
#define Segments__6__INTTYPE CYREG_PICU2_INTTYPE6
#define Segments__6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Segments__6__LCD_EN CYREG_PRT2_LCD_EN
#define Segments__6__MASK 0x40u
#define Segments__6__PC CYREG_PRT2_PC6
#define Segments__6__PORT 2u
#define Segments__6__PRT CYREG_PRT2_PRT
#define Segments__6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Segments__6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Segments__6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Segments__6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Segments__6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Segments__6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Segments__6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Segments__6__PS CYREG_PRT2_PS
#define Segments__6__SHIFT 6u
#define Segments__6__SLW CYREG_PRT2_SLW

/* Switcher */
#define Switcher_PWMHW__CAP0 CYREG_TMR0_CAP0
#define Switcher_PWMHW__CAP1 CYREG_TMR0_CAP1
#define Switcher_PWMHW__CFG0 CYREG_TMR0_CFG0
#define Switcher_PWMHW__CFG1 CYREG_TMR0_CFG1
#define Switcher_PWMHW__CFG2 CYREG_TMR0_CFG2
#define Switcher_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Switcher_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Switcher_PWMHW__PER0 CYREG_TMR0_PER0
#define Switcher_PWMHW__PER1 CYREG_TMR0_PER1
#define Switcher_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Switcher_PWMHW__PM_ACT_MSK 0x01u
#define Switcher_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Switcher_PWMHW__PM_STBY_MSK 0x01u
#define Switcher_PWMHW__RT0 CYREG_TMR0_RT0
#define Switcher_PWMHW__RT1 CYREG_TMR0_RT1
#define Switcher_PWMHW__SR0 CYREG_TMR0_SR0

/* Indicator */
#define Indicator__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Indicator__0__MASK 0x02u
#define Indicator__0__PC CYREG_PRT2_PC1
#define Indicator__0__PORT 2u
#define Indicator__0__SHIFT 1u
#define Indicator__AG CYREG_PRT2_AG
#define Indicator__AMUX CYREG_PRT2_AMUX
#define Indicator__BIE CYREG_PRT2_BIE
#define Indicator__BIT_MASK CYREG_PRT2_BIT_MASK
#define Indicator__BYP CYREG_PRT2_BYP
#define Indicator__CTL CYREG_PRT2_CTL
#define Indicator__DM0 CYREG_PRT2_DM0
#define Indicator__DM1 CYREG_PRT2_DM1
#define Indicator__DM2 CYREG_PRT2_DM2
#define Indicator__DR CYREG_PRT2_DR
#define Indicator__INP_DIS CYREG_PRT2_INP_DIS
#define Indicator__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Indicator__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Indicator__LCD_EN CYREG_PRT2_LCD_EN
#define Indicator__MASK 0x02u
#define Indicator__PORT 2u
#define Indicator__PRT CYREG_PRT2_PRT
#define Indicator__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Indicator__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Indicator__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Indicator__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Indicator__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Indicator__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Indicator__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Indicator__PS CYREG_PRT2_PS
#define Indicator__SHIFT 1u
#define Indicator__SLW CYREG_PRT2_SLW

/* Button_ISR */
#define Button_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Button_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Button_ISR__INTC_MASK 0x01u
#define Button_ISR__INTC_NUMBER 0u
#define Button_ISR__INTC_PRIOR_NUM 7u
#define Button_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Button_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Button_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_GET_DMA */
#define ADC_GET_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_GET_DMA__DRQ_NUMBER 0u
#define ADC_GET_DMA__NUMBEROF_TDS 0u
#define ADC_GET_DMA__PRIORITY 2u
#define ADC_GET_DMA__TERMIN_EN 0u
#define ADC_GET_DMA__TERMIN_SEL 0u
#define ADC_GET_DMA__TERMOUT0_EN 1u
#define ADC_GET_DMA__TERMOUT0_SEL 0u
#define ADC_GET_DMA__TERMOUT1_EN 0u
#define ADC_GET_DMA__TERMOUT1_SEL 0u

/* HOLDING_CLK */
#define HOLDING_CLK__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define HOLDING_CLK__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define HOLDING_CLK__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define HOLDING_CLK__CFG2_SRC_SEL_MASK 0x07u
#define HOLDING_CLK__INDEX 0x04u
#define HOLDING_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define HOLDING_CLK__PM_ACT_MSK 0x10u
#define HOLDING_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define HOLDING_CLK__PM_STBY_MSK 0x10u

/* Menu_Button */
#define Menu_Button__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Menu_Button__0__MASK 0x10u
#define Menu_Button__0__PC CYREG_IO_PC_PRT15_PC4
#define Menu_Button__0__PORT 15u
#define Menu_Button__0__SHIFT 4u
#define Menu_Button__1__INTTYPE CYREG_PICU15_INTTYPE5
#define Menu_Button__1__MASK 0x20u
#define Menu_Button__1__PC CYREG_IO_PC_PRT15_PC5
#define Menu_Button__1__PORT 15u
#define Menu_Button__1__SHIFT 5u
#define Menu_Button__AG CYREG_PRT15_AG
#define Menu_Button__AMUX CYREG_PRT15_AMUX
#define Menu_Button__BIE CYREG_PRT15_BIE
#define Menu_Button__BIT_MASK CYREG_PRT15_BIT_MASK
#define Menu_Button__BYP CYREG_PRT15_BYP
#define Menu_Button__CTL CYREG_PRT15_CTL
#define Menu_Button__DM0 CYREG_PRT15_DM0
#define Menu_Button__DM1 CYREG_PRT15_DM1
#define Menu_Button__DM2 CYREG_PRT15_DM2
#define Menu_Button__DR CYREG_PRT15_DR
#define Menu_Button__INP_DIS CYREG_PRT15_INP_DIS
#define Menu_Button__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Menu_Button__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Menu_Button__LCD_EN CYREG_PRT15_LCD_EN
#define Menu_Button__MASK 0x30u
#define Menu_Button__PORT 15u
#define Menu_Button__PRT CYREG_PRT15_PRT
#define Menu_Button__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Menu_Button__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Menu_Button__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Menu_Button__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Menu_Button__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Menu_Button__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Menu_Button__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Menu_Button__PS CYREG_PRT15_PS
#define Menu_Button__SHIFT 4u
#define Menu_Button__SLW CYREG_PRT15_SLW

/* Tube_Driver */
#define Tube_Driver_ClkInternal__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Tube_Driver_ClkInternal__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Tube_Driver_ClkInternal__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Tube_Driver_ClkInternal__CFG2_SRC_SEL_MASK 0x07u
#define Tube_Driver_ClkInternal__INDEX 0x02u
#define Tube_Driver_ClkInternal__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Tube_Driver_ClkInternal__PM_ACT_MSK 0x04u
#define Tube_Driver_ClkInternal__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Tube_Driver_ClkInternal__PM_STBY_MSK 0x04u
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__0__MASK 0x01u
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__0__POS 0
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__1__MASK 0x02u
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__1__POS 1
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__2__MASK 0x04u
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__2__POS 2
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__3__MASK 0x08u
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__3__POS 3
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__4__MASK 0x10u
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__4__POS 4
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__5__MASK 0x20u
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__5__POS 5
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__MASK 0x3Fu
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Tube_Driver_Com_Driver_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK
#define Tube_Driver_DMA_Com__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Tube_Driver_DMA_Com__DRQ_NUMBER 1u
#define Tube_Driver_DMA_Com__NUMBEROF_TDS 0u
#define Tube_Driver_DMA_Com__PRIORITY 2u
#define Tube_Driver_DMA_Com__TERMIN_EN 0u
#define Tube_Driver_DMA_Com__TERMIN_SEL 0u
#define Tube_Driver_DMA_Com__TERMOUT0_EN 1u
#define Tube_Driver_DMA_Com__TERMOUT0_SEL 1u
#define Tube_Driver_DMA_Com__TERMOUT1_EN 0u
#define Tube_Driver_DMA_Com__TERMOUT1_SEL 0u
#define Tube_Driver_DMA_Seg__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Tube_Driver_DMA_Seg__DRQ_NUMBER 2u
#define Tube_Driver_DMA_Seg__NUMBEROF_TDS 0u
#define Tube_Driver_DMA_Seg__PRIORITY 2u
#define Tube_Driver_DMA_Seg__TERMIN_EN 0u
#define Tube_Driver_DMA_Seg__TERMIN_SEL 0u
#define Tube_Driver_DMA_Seg__TERMOUT0_EN 1u
#define Tube_Driver_DMA_Seg__TERMOUT0_SEL 2u
#define Tube_Driver_DMA_Seg__TERMOUT1_EN 0u
#define Tube_Driver_DMA_Seg__TERMOUT1_SEL 0u
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__0__MASK 0x01u
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__0__POS 0
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__1__MASK 0x02u
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__1__POS 1
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__2__MASK 0x04u
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__2__POS 2
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__3__MASK 0x08u
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__3__POS 3
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__4__MASK 0x10u
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__4__POS 4
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__5__MASK 0x20u
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__5__POS 5
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__6__MASK 0x40u
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__6__POS 6
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__MASK 0x7Fu
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Tube_Driver_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* DEBOUNCE_CLK */
#define DEBOUNCE_CLK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define DEBOUNCE_CLK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define DEBOUNCE_CLK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define DEBOUNCE_CLK__CFG2_SRC_SEL_MASK 0x07u
#define DEBOUNCE_CLK__INDEX 0x03u
#define DEBOUNCE_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DEBOUNCE_CLK__PM_ACT_MSK 0x08u
#define DEBOUNCE_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DEBOUNCE_CLK__PM_STBY_MSK 0x08u

/* Nav_Button_Reg */
#define Nav_Button_Reg_sts_sts_reg__0__MASK 0x01u
#define Nav_Button_Reg_sts_sts_reg__0__POS 0
#define Nav_Button_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Nav_Button_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Nav_Button_Reg_sts_sts_reg__MASK 0x01u
#define Nav_Button_Reg_sts_sts_reg__MASK_REG CYREG_B0_UDB13_MSK
#define Nav_Button_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Nav_Button_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Nav_Button_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Nav_Button_Reg_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define Nav_Button_Reg_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define Nav_Button_Reg_sts_sts_reg__STATUS_REG CYREG_B0_UDB13_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Tube_Clock"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000007u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
