Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon May 19 20:50:35 2025
| Host         : SENILKA-E14 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nanoprocessor_Interface_control_sets_placed.rpt
| Design       : Nanoprocessor_Interface
| Device       : xc7a35t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            2 |
|      4 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------------------------------+--------------------------------------------------+------------------+----------------+
|             Clock Signal            |                   Enable Signal                   |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  NanoprocessorComponent/SlowClk/CLK |                                                   | Reset_IBUF                                       |                1 |              3 |
|  Clk_IBUF_BUFG                      |                                                   |                                                  |                2 |              3 |
|  NanoprocessorComponent/SlowClk/CLK | NanoprocessorComponent/ProgramCounter/Q_reg[3][0] | Reset_IBUF                                       |                1 |              4 |
|  NanoprocessorComponent/SlowClk/CLK | NanoprocessorComponent/ProgramCounter/E[0]        | Reset_IBUF                                       |                1 |              4 |
|  Clk_IBUF_BUFG                      |                                                   | NanoprocessorComponent/SlowClk/count[31]_i_1_n_0 |                8 |             31 |
+-------------------------------------+---------------------------------------------------+--------------------------------------------------+------------------+----------------+


