

================================================================
== Vitis HLS Report for 'compute_node_embedding'
================================================================
* Date:           Wed Apr 14 23:04:07 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.954 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58029|    59397|  0.580 ms|  0.594 ms|  58029|  59397|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- Loop 1                             |     5700|     5700|          1|          1|          1|   5700|       yes|
        |- VITIS_LOOP_219_1_VITIS_LOOP_220_2  |    52326|    53694|  306 ~ 314|          -|          -|    171|        no|
        | + VITIS_LOOP_207_1                  |        0|        8|          2|          1|          1|  0 ~ 8|       yes|
        | + VITIS_LOOP_222_3                  |      300|      300|          2|          1|          1|    300|       yes|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      298|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|      124|    -|
|Memory               |        0|     -|       12|      309|   12|
|Multiplexer          |        -|     -|        -|      173|    -|
|Register             |        -|     -|      137|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      149|      904|   12|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    3|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_5ns_10ns_14_1_1_U8  |mul_5ns_10ns_14_1_1  |        0|   0|  0|  62|    0|
    |mul_8ns_10ns_16_1_1_U9  |mul_8ns_10ns_16_1_1  |        0|   0|  0|  62|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   0|  0| 124|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+-----------------------------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |          Memory          |                     Module                    | BRAM_18K| FF| LUT | URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------+-----------------------------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |nd_feature_table_1_U      |compute_node_embedding_nd_feature_table_1      |        0|  8|    9|    0|      9|    5|     1|           45|
    |node_embedding_table_V_U  |compute_node_embedding_node_embedding_table_V  |        0|  4|  300|   12|  51900|   32|     1|      1660800|
    +--------------------------+-----------------------------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |Total                     |                                               |        0| 12|  309|   12|  51909|   37|     2|      1660845|
    +--------------------------+-----------------------------------------------+---------+---+-----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add5_fu_368_p2            |         +|   0|  0|  15|           8|           8|
    |add_ln207_fu_334_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln219_1_fu_248_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln219_fu_260_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln220_fu_430_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln221_1_fu_300_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln221_fu_310_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln222_fu_383_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln225_fu_413_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln703_37_fu_403_p2    |         +|   0|  0|  21|          14|          14|
    |add_ln703_fu_423_p2       |         +|   0|  0|  39|          32|          32|
    |addr_1_fu_358_p2          |         +|   0|  0|  17|          10|          10|
    |empty_53_fu_231_p2        |         +|   0|  0|  20|          13|           1|
    |exitcond537_fu_237_p2     |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln207_fu_340_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln219_fu_254_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln220_fu_266_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln222_fu_389_p2      |      icmp|   0|  0|  11|           9|           9|
    |select_ln219_1_fu_280_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln219_fu_272_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 298|         182|         149|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |addr_reg_208               |   9|          2|   10|         20|
    |ap_NS_fsm                  |  54|         10|    1|         10|
    |ap_enable_reg_pp1_iter1    |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1    |  14|          3|    1|          3|
    |dim_reg_220                |   9|          2|    9|         18|
    |empty_reg_153              |   9|          2|   13|         26|
    |i_reg_197                  |   9|          2|    4|          8|
    |indvar_flatten_reg_164     |   9|          2|    8|         16|
    |nd_reg_175                 |   9|          2|    5|         10|
    |nf_reg_186                 |   9|          2|    4|          8|
    |node_embedding_V_address1  |  14|          3|   16|         48|
    |node_embedding_V_d1        |  14|          3|   32|         96|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 173|         36|  104|        266|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln219_1_reg_443              |   8|   0|    8|          0|
    |addr_reg_208                     |  10|   0|   10|          0|
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |dim_reg_220                      |   9|   0|    9|          0|
    |empty_reg_153                    |  13|   0|   13|          0|
    |i_reg_197                        |   4|   0|    4|          0|
    |icmp_ln207_reg_483               |   1|   0|    1|          0|
    |icmp_ln222_reg_507               |   1|   0|    1|          0|
    |indvar_flatten_reg_164           |   8|   0|    8|          0|
    |mul_ln222_reg_497                |  16|   0|   16|          0|
    |mul_ln703_reg_468                |  14|   0|   14|          0|
    |nd_reg_175                       |   5|   0|    5|          0|
    |nf_reg_186                       |   4|   0|    4|          0|
    |node_embedding_V_addr_1_reg_511  |  14|   0|   16|          2|
    |select_ln219_1_reg_457           |   5|   0|    5|          0|
    |select_ln219_reg_451             |   4|   0|    4|          0|
    |trunc_ln221_reg_473              |   8|   0|    8|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 137|   0|  139|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|node_embedding_V_address0  |  out|   16|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_ce0       |  out|    1|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_q0        |   in|   32|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_address1  |  out|   16|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_ce1       |  out|    1|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_we1       |  out|    1|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_d1        |  out|   32|   ap_memory|        node_embedding_V|         array|
|node_feature_address0      |  out|   11|   ap_memory|            node_feature|         array|
|node_feature_ce0           |  out|    1|   ap_memory|            node_feature|         array|
|node_feature_q0            |   in|   32|   ap_memory|            node_feature|         array|
+---------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 1, D = 2, States = { 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_table_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_feature, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln218 = br void %memset.loop" [GIN_compute.cpp:218]   --->   Operation 15 'br' 'br_ln218' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.67>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = phi i13 0, void, i13 %empty_53, void %memset.loop.split"   --->   Operation 16 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.75ns)   --->   "%empty_53 = add i13 %empty, i13 1"   --->   Operation 17 'add' 'empty_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.64ns)   --->   "%exitcond537 = icmp_eq  i13 %empty, i13 5700"   --->   Operation 19 'icmp' 'exitcond537' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5700, i64 5700, i64 5700"   --->   Operation 20 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond537, void %memset.loop.split, void %split.preheader.preheader"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_cast = zext i13 %empty"   --->   Operation 22 'zext' 'p_cast' <Predicate = (!exitcond537)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %p_cast"   --->   Operation 23 'getelementptr' 'node_embedding_V_addr' <Predicate = (!exitcond537)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.03ns)   --->   "%store_ln0 = store i32 0, i16 %node_embedding_V_addr"   --->   Operation 24 'store' 'store_ln0' <Predicate = (!exitcond537)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60000> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!exitcond537)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln219 = br void %split.preheader" [GIN_compute.cpp:219]   --->   Operation 26 'br' 'br_ln219' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.62>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 %add_ln219_1, void, i8 0, void %split.preheader.preheader" [GIN_compute.cpp:219]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%nd = phi i5 %select_ln219_1, void, i5 0, void %split.preheader.preheader" [GIN_compute.cpp:219]   --->   Operation 28 'phi' 'nd' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%nf = phi i4 %add_ln220, void, i4 0, void %split.preheader.preheader" [GIN_compute.cpp:220]   --->   Operation 29 'phi' 'nf' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln219_1 = add i8 %indvar_flatten, i8 1" [GIN_compute.cpp:219]   --->   Operation 30 'add' 'add_ln219_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.58ns)   --->   "%icmp_ln219 = icmp_eq  i8 %indvar_flatten, i8 171" [GIN_compute.cpp:219]   --->   Operation 31 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %split, void" [GIN_compute.cpp:219]   --->   Operation 32 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln219 = add i5 %nd, i5 1" [GIN_compute.cpp:219]   --->   Operation 33 'add' 'add_ln219' <Predicate = (!icmp_ln219)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.65ns)   --->   "%icmp_ln220 = icmp_eq  i4 %nf, i4 9" [GIN_compute.cpp:220]   --->   Operation 34 'icmp' 'icmp_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.35ns)   --->   "%select_ln219 = select i1 %icmp_ln220, i4 0, i4 %nf" [GIN_compute.cpp:219]   --->   Operation 35 'select' 'select_ln219' <Predicate = (!icmp_ln219)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.27ns)   --->   "%select_ln219_1 = select i1 %icmp_ln220, i5 %add_ln219, i5 %nd" [GIN_compute.cpp:219]   --->   Operation 36 'select' 'select_ln219_1' <Predicate = (!icmp_ln219)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl_mid2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln219_1, i3 0" [GIN_compute.cpp:219]   --->   Operation 37 'bitconcatenate' 'p_shl_mid2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i4 %select_ln219" [GIN_compute.cpp:220]   --->   Operation 38 'zext' 'zext_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln221_1 = add i5 %select_ln219_1, i5 %zext_ln220" [GIN_compute.cpp:221]   --->   Operation 39 'add' 'add_ln221_1' <Predicate = (!icmp_ln219)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i5 %add_ln221_1" [GIN_compute.cpp:221]   --->   Operation 40 'zext' 'zext_ln221' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln221 = add i8 %zext_ln221, i8 %p_shl_mid2" [GIN_compute.cpp:221]   --->   Operation 41 'add' 'add_ln221' <Predicate = (!icmp_ln219)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln221_1 = zext i8 %add_ln221" [GIN_compute.cpp:221]   --->   Operation 42 'zext' 'zext_ln221_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%node_feature_addr = getelementptr i32 %node_feature, i64 0, i64 %zext_ln221_1" [GIN_compute.cpp:221]   --->   Operation 43 'getelementptr' 'node_feature_addr' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (1.20ns)   --->   "%nd_f = load i11 %node_feature_addr" [GIN_compute.cpp:221]   --->   Operation 44 'load' 'nd_f' <Predicate = (!icmp_ln219)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1800> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln241 = ret" [GIN_compute.cpp:241]   --->   Operation 45 'ret' 'ret_ln241' <Predicate = (icmp_ln219)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.70>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_219_1_VITIS_LOOP_220_2_str"   --->   Operation 46 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 171, i64 171, i64 171"   --->   Operation 47 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i5 %select_ln219_1"   --->   Operation 48 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.70ns)   --->   "%mul_ln703 = mul i14 %zext_ln703, i14 300"   --->   Operation 49 'mul' 'mul_ln703' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [GIN_compute.cpp:220]   --->   Operation 50 'specloopname' 'specloopname_ln220' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (1.20ns)   --->   "%nd_f = load i11 %node_feature_addr" [GIN_compute.cpp:221]   --->   Operation 51 'load' 'nd_f' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1800> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln221 = trunc i32 %nd_f" [GIN_compute.cpp:221]   --->   Operation 52 'trunc' 'trunc_ln221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln207 = br void" [GIN_compute.cpp:207]   --->   Operation 53 'br' 'br_ln207' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln207, void %.split, i4 0, void %split" [GIN_compute.cpp:207]   --->   Operation 54 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%addr = phi i10 %addr_1, void %.split, i10 0, void %split"   --->   Operation 55 'phi' 'addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln207 = add i4 %i, i4 1" [GIN_compute.cpp:207]   --->   Operation 56 'add' 'add_ln207' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.65ns)   --->   "%icmp_ln207 = icmp_eq  i4 %i, i4 %select_ln219" [GIN_compute.cpp:207]   --->   Operation 58 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 0"   --->   Operation 59 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %.split, void %_Z15get_nd_emb_addri.exit.loopexit" [GIN_compute.cpp:207]   --->   Operation 60 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i" [GIN_compute.cpp:207]   --->   Operation 61 'zext' 'i_cast' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%nd_feature_table_1_addr = getelementptr i5 %nd_feature_table_1, i64 0, i64 %i_cast" [GIN_compute.cpp:208]   --->   Operation 62 'getelementptr' 'nd_feature_table_1_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (0.66ns)   --->   "%nd_feature_table_1_load = load i4 %nd_feature_table_1_addr" [GIN_compute.cpp:208]   --->   Operation 63 'load' 'nd_feature_table_1_load' <Predicate = (!icmp_ln207)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 9> <ROM>

State 7 <SV = 6> <Delay = 1.39>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [GIN_compute.cpp:206]   --->   Operation 64 'specloopname' 'specloopname_ln206' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_7 : Operation 65 [1/2] (0.66ns)   --->   "%nd_feature_table_1_load = load i4 %nd_feature_table_1_addr" [GIN_compute.cpp:208]   --->   Operation 65 'load' 'nd_feature_table_1_load' <Predicate = (!icmp_ln207)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 9> <ROM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln208 = sext i5 %nd_feature_table_1_load" [GIN_compute.cpp:208]   --->   Operation 66 'sext' 'sext_ln208' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i7 %sext_ln208" [GIN_compute.cpp:208]   --->   Operation 67 'zext' 'zext_ln208' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.72ns)   --->   "%addr_1 = add i10 %zext_ln208, i10 %addr" [GIN_compute.cpp:208]   --->   Operation 68 'add' 'addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln207)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.40>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%empty_56 = trunc i10 %addr" [GIN_compute.cpp:208]   --->   Operation 70 'trunc' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.70ns)   --->   "%add5 = add i8 %trunc_ln221, i8 %empty_56" [GIN_compute.cpp:221]   --->   Operation 71 'add' 'add5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i8 %add5" [GIN_compute.cpp:222]   --->   Operation 72 'zext' 'zext_ln222' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.70ns)   --->   "%mul_ln222 = mul i16 %zext_ln222, i16 300" [GIN_compute.cpp:222]   --->   Operation 73 'mul' 'mul_ln222' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln222 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [GIN_compute.cpp:222]   --->   Operation 74 'br' 'br_ln222' <Predicate = true> <Delay = 0.38>

State 9 <SV = 7> <Delay = 2.82>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void %_Z15get_nd_emb_addri.exit.loopexit, i9 %add_ln222, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split" [GIN_compute.cpp:222]   --->   Operation 75 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.71ns)   --->   "%add_ln222 = add i9 %dim, i9 1" [GIN_compute.cpp:222]   --->   Operation 76 'add' 'add_ln222' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.59ns)   --->   "%icmp_ln222 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:222]   --->   Operation 78 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 79 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split, void" [GIN_compute.cpp:222]   --->   Operation 80 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln703_27 = zext i9 %dim"   --->   Operation 81 'zext' 'zext_ln703_27' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln703_28 = zext i9 %dim"   --->   Operation 82 'zext' 'zext_ln703_28' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln703_37 = add i14 %mul_ln703, i14 %zext_ln703_28"   --->   Operation 83 'add' 'add_ln703_37' <Predicate = (!icmp_ln222)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln703_29 = zext i14 %add_ln703_37"   --->   Operation 84 'zext' 'zext_ln703_29' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_1 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_29"   --->   Operation 85 'getelementptr' 'node_embedding_V_addr_1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln225 = add i16 %mul_ln222, i16 %zext_ln703_27" [GIN_compute.cpp:225]   --->   Operation 86 'add' 'add_ln225' <Predicate = (!icmp_ln222)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i16 %add_ln225" [GIN_compute.cpp:225]   --->   Operation 87 'zext' 'zext_ln225' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%node_embedding_table_V_addr = getelementptr i32 %node_embedding_table_V, i64 0, i64 %zext_ln225" [GIN_compute.cpp:225]   --->   Operation 88 'getelementptr' 'node_embedding_table_V_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_9 : Operation 89 [2/2] (2.03ns)   --->   "%emb_value_V = load i16 %node_embedding_table_V_addr" [GIN_compute.cpp:225]   --->   Operation 89 'load' 'emb_value_V' <Predicate = (!icmp_ln222)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 51900> <RAM>
ST_9 : Operation 90 [2/2] (2.03ns)   --->   "%node_embedding_V_load = load i16 %node_embedding_V_addr_1"   --->   Operation 90 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln222)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60000> <RAM>

State 10 <SV = 8> <Delay = 4.95>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [GIN_compute.cpp:222]   --->   Operation 91 'specloopname' 'specloopname_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_10 : Operation 92 [1/2] (2.03ns)   --->   "%emb_value_V = load i16 %node_embedding_table_V_addr" [GIN_compute.cpp:225]   --->   Operation 92 'load' 'emb_value_V' <Predicate = (!icmp_ln222)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 51900> <RAM>
ST_10 : Operation 93 [1/2] (2.03ns)   --->   "%node_embedding_V_load = load i16 %node_embedding_V_addr_1"   --->   Operation 93 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln222)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60000> <RAM>
ST_10 : Operation 94 [1/1] (0.88ns)   --->   "%add_ln703 = add i32 %node_embedding_V_load, i32 %emb_value_V"   --->   Operation 94 'add' 'add_ln703' <Predicate = (!icmp_ln222)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (2.03ns)   --->   "%store_ln703 = store i32 %add_ln703, i16 %node_embedding_V_addr_1"   --->   Operation 95 'store' 'store_ln703' <Predicate = (!icmp_ln222)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60000> <RAM>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln222)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.70>
ST_11 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln220 = add i4 %select_ln219, i4 1" [GIN_compute.cpp:220]   --->   Operation 97 'add' 'add_ln220' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split.preheader"   --->   Operation 98 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ node_embedding_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ nd_feature_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ node_embedding_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ node_feature]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0             (specmemcore      ) [ 000000000000]
specmemcore_ln0             (specmemcore      ) [ 000000000000]
specmemcore_ln0             (specmemcore      ) [ 000000000000]
br_ln218                    (br               ) [ 011000000000]
empty                       (phi              ) [ 001000000000]
empty_53                    (add              ) [ 011000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000]
exitcond537                 (icmp             ) [ 001000000000]
empty_54                    (speclooptripcount) [ 000000000000]
br_ln0                      (br               ) [ 000000000000]
p_cast                      (zext             ) [ 000000000000]
node_embedding_V_addr       (getelementptr    ) [ 000000000000]
store_ln0                   (store            ) [ 000000000000]
br_ln0                      (br               ) [ 011000000000]
br_ln219                    (br               ) [ 000111111111]
indvar_flatten              (phi              ) [ 000010000000]
nd                          (phi              ) [ 000010000000]
nf                          (phi              ) [ 000010000000]
add_ln219_1                 (add              ) [ 000111111111]
icmp_ln219                  (icmp             ) [ 000011111111]
br_ln219                    (br               ) [ 000000000000]
add_ln219                   (add              ) [ 000000000000]
icmp_ln220                  (icmp             ) [ 000000000000]
select_ln219                (select           ) [ 000001111111]
select_ln219_1              (select           ) [ 000111111111]
p_shl_mid2                  (bitconcatenate   ) [ 000000000000]
zext_ln220                  (zext             ) [ 000000000000]
add_ln221_1                 (add              ) [ 000000000000]
zext_ln221                  (zext             ) [ 000000000000]
add_ln221                   (add              ) [ 000000000000]
zext_ln221_1                (zext             ) [ 000000000000]
node_feature_addr           (getelementptr    ) [ 000001000000]
ret_ln241                   (ret              ) [ 000000000000]
specloopname_ln0            (specloopname     ) [ 000000000000]
empty_58                    (speclooptripcount) [ 000000000000]
zext_ln703                  (zext             ) [ 000000000000]
mul_ln703                   (mul              ) [ 000000111110]
specloopname_ln220          (specloopname     ) [ 000000000000]
nd_f                        (load             ) [ 000000000000]
trunc_ln221                 (trunc            ) [ 000000111000]
br_ln207                    (br               ) [ 000011111111]
i                           (phi              ) [ 000000100000]
addr                        (phi              ) [ 000000111000]
add_ln207                   (add              ) [ 000011111111]
specpipeline_ln0            (specpipeline     ) [ 000000000000]
icmp_ln207                  (icmp             ) [ 000011111111]
empty_55                    (speclooptripcount) [ 000000000000]
br_ln207                    (br               ) [ 000000000000]
i_cast                      (zext             ) [ 000000000000]
nd_feature_table_1_addr     (getelementptr    ) [ 000000110000]
specloopname_ln206          (specloopname     ) [ 000000000000]
nd_feature_table_1_load     (load             ) [ 000000000000]
sext_ln208                  (sext             ) [ 000000000000]
zext_ln208                  (zext             ) [ 000000000000]
addr_1                      (add              ) [ 000011111111]
br_ln0                      (br               ) [ 000011111111]
empty_56                    (trunc            ) [ 000000000000]
add5                        (add              ) [ 000000000000]
zext_ln222                  (zext             ) [ 000000000000]
mul_ln222                   (mul              ) [ 000000000110]
br_ln222                    (br               ) [ 000011111111]
dim                         (phi              ) [ 000000000100]
add_ln222                   (add              ) [ 000011111111]
specpipeline_ln0            (specpipeline     ) [ 000000000000]
icmp_ln222                  (icmp             ) [ 000011111111]
empty_57                    (speclooptripcount) [ 000000000000]
br_ln222                    (br               ) [ 000000000000]
zext_ln703_27               (zext             ) [ 000000000000]
zext_ln703_28               (zext             ) [ 000000000000]
add_ln703_37                (add              ) [ 000000000000]
zext_ln703_29               (zext             ) [ 000000000000]
node_embedding_V_addr_1     (getelementptr    ) [ 000000000110]
add_ln225                   (add              ) [ 000000000000]
zext_ln225                  (zext             ) [ 000000000000]
node_embedding_table_V_addr (getelementptr    ) [ 000000000110]
specloopname_ln222          (specloopname     ) [ 000000000000]
emb_value_V                 (load             ) [ 000000000000]
node_embedding_V_load       (load             ) [ 000000000000]
add_ln703                   (add              ) [ 000000000000]
store_ln703                 (store            ) [ 000000000000]
br_ln0                      (br               ) [ 000011111111]
add_ln220                   (add              ) [ 000111111111]
br_ln0                      (br               ) [ 000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="node_embedding_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_embedding_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nd_feature_table_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nd_feature_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="node_embedding_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_embedding_table_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="node_feature">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_feature"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_219_1_VITIS_LOOP_220_2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="node_embedding_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="13" slack="0"/>
<pin id="92" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_embedding_V_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="0" index="4" bw="16" slack="0"/>
<pin id="101" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
<pin id="103" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln0/2 node_embedding_V_load/9 store_ln703/10 "/>
</bind>
</comp>

<comp id="106" class="1004" name="node_feature_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_feature_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nd_f/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="nd_feature_table_1_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nd_feature_table_1_addr/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nd_feature_table_1_load/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="node_embedding_V_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="14" slack="0"/>
<pin id="136" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_embedding_V_addr_1/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="node_embedding_table_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="16" slack="0"/>
<pin id="143" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_embedding_table_V_addr/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="emb_value_V/9 "/>
</bind>
</comp>

<comp id="153" class="1005" name="empty_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="13" slack="1"/>
<pin id="155" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="empty_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="13" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvar_flatten_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="1"/>
<pin id="166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="nd_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="1"/>
<pin id="177" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="nd (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="nd_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nd/4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="nf_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="1"/>
<pin id="188" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="nf (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="nf_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nf/4 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="1"/>
<pin id="199" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="208" class="1005" name="addr_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="1"/>
<pin id="210" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="addr_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="addr/6 "/>
</bind>
</comp>

<comp id="220" class="1005" name="dim_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="1"/>
<pin id="222" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="dim_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="9" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim/9 "/>
</bind>
</comp>

<comp id="231" class="1004" name="empty_53_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="13" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_53/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="exitcond537_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="0"/>
<pin id="239" dir="0" index="1" bw="13" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond537/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln219_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln219_1/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln219_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln219_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln219/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln220_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln219_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln219/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln219_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln219_1/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_shl_mid2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid2/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln220_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln221_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221_1/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln221_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln221_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln221_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221_1/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln703_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="1"/>
<pin id="323" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mul_ln703_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="10" slack="0"/>
<pin id="327" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln221_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln221/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln207_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln207_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="2"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln208_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln208/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln208_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="addr_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="0" index="1" bw="10" slack="1"/>
<pin id="361" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_1/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="empty_56_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="1"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_56/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="2"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add5/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln222_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="mul_ln222_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="0"/>
<pin id="380" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln222/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln222_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln222/9 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln222_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="0"/>
<pin id="391" dir="0" index="1" bw="9" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln703_27_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="0"/>
<pin id="397" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_27/9 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln703_28_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="0"/>
<pin id="401" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_28/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln703_37_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="14" slack="3"/>
<pin id="405" dir="0" index="1" bw="9" slack="0"/>
<pin id="406" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_37/9 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln703_29_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="14" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_29/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln225_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="1"/>
<pin id="415" dir="0" index="1" bw="9" slack="0"/>
<pin id="416" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln225_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/9 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln703_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln220_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="5"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/11 "/>
</bind>
</comp>

<comp id="435" class="1005" name="empty_53_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="13" slack="0"/>
<pin id="437" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="empty_53 "/>
</bind>
</comp>

<comp id="443" class="1005" name="add_ln219_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln219_1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="select_ln219_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="2"/>
<pin id="453" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln219 "/>
</bind>
</comp>

<comp id="457" class="1005" name="select_ln219_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln219_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="node_feature_addr_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="11" slack="1"/>
<pin id="465" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="node_feature_addr "/>
</bind>
</comp>

<comp id="468" class="1005" name="mul_ln703_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="3"/>
<pin id="470" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln703 "/>
</bind>
</comp>

<comp id="473" class="1005" name="trunc_ln221_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="2"/>
<pin id="475" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln221 "/>
</bind>
</comp>

<comp id="478" class="1005" name="add_ln207_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln207 "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln207_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="487" class="1005" name="nd_feature_table_1_addr_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="1"/>
<pin id="489" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="nd_feature_table_1_addr "/>
</bind>
</comp>

<comp id="492" class="1005" name="addr_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="1"/>
<pin id="494" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="mul_ln222_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln222 "/>
</bind>
</comp>

<comp id="502" class="1005" name="add_ln222_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="9" slack="0"/>
<pin id="504" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln222 "/>
</bind>
</comp>

<comp id="507" class="1005" name="icmp_ln222_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln222 "/>
</bind>
</comp>

<comp id="511" class="1005" name="node_embedding_V_addr_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="1"/>
<pin id="513" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="node_embedding_V_addr_1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="node_embedding_table_V_addr_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="1"/>
<pin id="519" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="node_embedding_table_V_addr "/>
</bind>
</comp>

<comp id="522" class="1005" name="add_ln220_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="1"/>
<pin id="524" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln220 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="95" pin=4"/></net>

<net id="105"><net_src comp="88" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="132" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="68" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="78" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="157" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="157" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="157" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="252"><net_src comp="168" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="168" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="179" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="190" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="190" pin="4"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="266" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="260" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="179" pin="4"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="280" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="56" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="272" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="280" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="288" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="113" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="201" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="70" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="201" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="201" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="353"><net_src comp="126" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="208" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="208" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="76" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="224" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="80" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="224" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="82" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="224" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="224" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="417"><net_src comp="395" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="427"><net_src comp="95" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="146" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="429"><net_src comp="423" pin="2"/><net_sink comp="95" pin=4"/></net>

<net id="434"><net_src comp="70" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="231" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="446"><net_src comp="248" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="454"><net_src comp="272" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="460"><net_src comp="280" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="466"><net_src comp="106" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="471"><net_src comp="324" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="476"><net_src comp="330" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="481"><net_src comp="334" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="486"><net_src comp="340" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="119" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="495"><net_src comp="358" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="500"><net_src comp="377" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="505"><net_src comp="383" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="510"><net_src comp="389" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="132" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="520"><net_src comp="139" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="525"><net_src comp="430" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="190" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: node_embedding_V | {2 10 }
	Port: nd_feature_table_1 | {}
	Port: node_embedding_table_V | {}
	Port: node_feature | {}
 - Input state : 
	Port: compute_node_embedding : node_embedding_V | {9 10 }
	Port: compute_node_embedding : nd_feature_table_1 | {6 7 }
	Port: compute_node_embedding : node_embedding_table_V | {9 10 }
	Port: compute_node_embedding : node_feature | {4 5 }
  - Chain level:
	State 1
	State 2
		empty_53 : 1
		exitcond537 : 1
		br_ln0 : 2
		p_cast : 1
		node_embedding_V_addr : 2
		store_ln0 : 3
	State 3
	State 4
		add_ln219_1 : 1
		icmp_ln219 : 1
		br_ln219 : 2
		add_ln219 : 1
		icmp_ln220 : 1
		select_ln219 : 2
		select_ln219_1 : 2
		p_shl_mid2 : 3
		zext_ln220 : 3
		add_ln221_1 : 4
		zext_ln221 : 5
		add_ln221 : 6
		zext_ln221_1 : 7
		node_feature_addr : 8
		nd_f : 9
	State 5
		mul_ln703 : 1
		trunc_ln221 : 1
	State 6
		add_ln207 : 1
		icmp_ln207 : 1
		br_ln207 : 2
		i_cast : 1
		nd_feature_table_1_addr : 2
		nd_feature_table_1_load : 3
	State 7
		sext_ln208 : 1
		zext_ln208 : 2
		addr_1 : 3
	State 8
		add5 : 1
		zext_ln222 : 2
		mul_ln222 : 3
	State 9
		add_ln222 : 1
		icmp_ln222 : 1
		br_ln222 : 2
		zext_ln703_27 : 1
		zext_ln703_28 : 1
		add_ln703_37 : 2
		zext_ln703_29 : 3
		node_embedding_V_addr_1 : 4
		add_ln225 : 2
		zext_ln225 : 3
		node_embedding_table_V_addr : 4
		emb_value_V : 5
		node_embedding_V_load : 5
	State 10
		add_ln703 : 1
		store_ln703 : 2
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    empty_53_fu_231    |    0    |    0    |    20   |
|          |   add_ln219_1_fu_248  |    0    |    0    |    15   |
|          |    add_ln219_fu_260   |    0    |    0    |    12   |
|          |   add_ln221_1_fu_300  |    0    |    0    |    12   |
|          |    add_ln221_fu_310   |    0    |    0    |    15   |
|          |    add_ln207_fu_334   |    0    |    0    |    12   |
|    add   |     addr_1_fu_358     |    0    |    0    |    17   |
|          |      add5_fu_368      |    0    |    0    |    15   |
|          |    add_ln222_fu_383   |    0    |    0    |    16   |
|          |  add_ln703_37_fu_403  |    0    |    0    |    21   |
|          |    add_ln225_fu_413   |    0    |    0    |    23   |
|          |    add_ln703_fu_423   |    0    |    0    |    39   |
|          |    add_ln220_fu_430   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln703_fu_324   |    0    |    0    |    62   |
|          |    mul_ln222_fu_377   |    0    |    0    |    62   |
|----------|-----------------------|---------|---------|---------|
|          |   exitcond537_fu_237  |    0    |    0    |    12   |
|          |   icmp_ln219_fu_254   |    0    |    0    |    11   |
|   icmp   |   icmp_ln220_fu_266   |    0    |    0    |    9    |
|          |   icmp_ln207_fu_340   |    0    |    0    |    9    |
|          |   icmp_ln222_fu_389   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln219_fu_272  |    0    |    0    |    4    |
|          | select_ln219_1_fu_280 |    0    |    0    |    5    |
|----------|-----------------------|---------|---------|---------|
|          |     p_cast_fu_243     |    0    |    0    |    0    |
|          |   zext_ln220_fu_296   |    0    |    0    |    0    |
|          |   zext_ln221_fu_306   |    0    |    0    |    0    |
|          |  zext_ln221_1_fu_316  |    0    |    0    |    0    |
|          |   zext_ln703_fu_321   |    0    |    0    |    0    |
|   zext   |     i_cast_fu_345     |    0    |    0    |    0    |
|          |   zext_ln208_fu_354   |    0    |    0    |    0    |
|          |   zext_ln222_fu_373   |    0    |    0    |    0    |
|          |  zext_ln703_27_fu_395 |    0    |    0    |    0    |
|          |  zext_ln703_28_fu_399 |    0    |    0    |    0    |
|          |  zext_ln703_29_fu_408 |    0    |    0    |    0    |
|          |   zext_ln225_fu_418   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|   p_shl_mid2_fu_288   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln221_fu_330  |    0    |    0    |    0    |
|          |    empty_56_fu_364    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln208_fu_350   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |   414   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|         add_ln207_reg_478         |    4   |
|        add_ln219_1_reg_443        |    8   |
|         add_ln220_reg_522         |    4   |
|         add_ln222_reg_502         |    9   |
|           addr_1_reg_492          |   10   |
|            addr_reg_208           |   10   |
|            dim_reg_220            |    9   |
|          empty_53_reg_435         |   13   |
|           empty_reg_153           |   13   |
|             i_reg_197             |    4   |
|         icmp_ln207_reg_483        |    1   |
|         icmp_ln222_reg_507        |    1   |
|       indvar_flatten_reg_164      |    8   |
|         mul_ln222_reg_497         |   16   |
|         mul_ln703_reg_468         |   14   |
|  nd_feature_table_1_addr_reg_487  |    4   |
|             nd_reg_175            |    5   |
|             nf_reg_186            |    4   |
|  node_embedding_V_addr_1_reg_511  |   16   |
|node_embedding_table_V_addr_reg_517|   16   |
|     node_feature_addr_reg_463     |   11   |
|       select_ln219_1_reg_457      |    5   |
|        select_ln219_reg_451       |    4   |
|        trunc_ln221_reg_473        |    8   |
+-----------------------------------+--------+
|               Total               |   197  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_95 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_95 |  p4  |   2  |  16  |   32   ||    9    |
| grp_access_fu_113 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_146 |  p0  |   2  |  16  |   32   ||    9    |
|    addr_reg_208   |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   146  ||  2.709  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   414  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   63   |
|  Register |    -   |    -   |   197  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   197  |   477  |
+-----------+--------+--------+--------+--------+
