#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5be0d361b540 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5be0d3617d60 .scope module, "register_file_tb" "register_file_tb" 3 3;
 .timescale -12 -12;
P_0x5be0d3626550 .param/l "period" 0 3 23, +C4<00000000000000000000000000000010>;
v0x5be0d364a560_0 .var "clk", 0 0;
v0x5be0d364a620_0 .net "read1_data", 31 0, v0x5be0d3649890_0;  1 drivers
v0x5be0d364a6c0_0 .var "read1_id", 4 0;
v0x5be0d364a760_0 .net "read2_data", 31 0, v0x5be0d3649a30_0;  1 drivers
v0x5be0d364a800_0 .var "read2_id", 4 0;
v0x5be0d364a8a0_0 .var "rst", 0 0;
v0x5be0d364a970_0 .var "write_data", 31 0;
v0x5be0d364aa40_0 .var "write_en", 0 0;
v0x5be0d364ab10_0 .var "write_id", 4 0;
S_0x5be0d362b000 .scope module, "uut" "register_file" 3 11, 4 1 0, S_0x5be0d3617d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "read1_id";
    .port_info 4 /INPUT 5 "read2_id";
    .port_info 5 /INPUT 5 "write_id";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read1_data";
    .port_info 8 /OUTPUT 32 "read2_data";
v0x5be0d36497b0_0 .net "clk", 0 0, v0x5be0d364a560_0;  1 drivers
v0x5be0d3649890_0 .var "read1_data", 31 0;
v0x5be0d3649970_0 .net "read1_id", 4 0, v0x5be0d364a6c0_0;  1 drivers
v0x5be0d3649a30_0 .var "read2_data", 31 0;
v0x5be0d3649b10_0 .net "read2_id", 4 0, v0x5be0d364a800_0;  1 drivers
v0x5be0d3649c40 .array "registers", 31 0, 31 0;
v0x5be0d364a100_0 .net "rst", 0 0, v0x5be0d364a8a0_0;  1 drivers
v0x5be0d364a1c0_0 .net "write_data", 31 0, v0x5be0d364a970_0;  1 drivers
v0x5be0d364a2a0_0 .net "write_en", 0 0, v0x5be0d364aa40_0;  1 drivers
v0x5be0d364a360_0 .net "write_id", 4 0, v0x5be0d364ab10_0;  1 drivers
v0x5be0d3649c40_0 .array/port v0x5be0d3649c40, 0;
v0x5be0d3649c40_1 .array/port v0x5be0d3649c40, 1;
v0x5be0d3649c40_2 .array/port v0x5be0d3649c40, 2;
E_0x5be0d3626970/0 .event edge, v0x5be0d3649970_0, v0x5be0d3649c40_0, v0x5be0d3649c40_1, v0x5be0d3649c40_2;
v0x5be0d3649c40_3 .array/port v0x5be0d3649c40, 3;
v0x5be0d3649c40_4 .array/port v0x5be0d3649c40, 4;
v0x5be0d3649c40_5 .array/port v0x5be0d3649c40, 5;
v0x5be0d3649c40_6 .array/port v0x5be0d3649c40, 6;
E_0x5be0d3626970/1 .event edge, v0x5be0d3649c40_3, v0x5be0d3649c40_4, v0x5be0d3649c40_5, v0x5be0d3649c40_6;
v0x5be0d3649c40_7 .array/port v0x5be0d3649c40, 7;
v0x5be0d3649c40_8 .array/port v0x5be0d3649c40, 8;
v0x5be0d3649c40_9 .array/port v0x5be0d3649c40, 9;
v0x5be0d3649c40_10 .array/port v0x5be0d3649c40, 10;
E_0x5be0d3626970/2 .event edge, v0x5be0d3649c40_7, v0x5be0d3649c40_8, v0x5be0d3649c40_9, v0x5be0d3649c40_10;
v0x5be0d3649c40_11 .array/port v0x5be0d3649c40, 11;
v0x5be0d3649c40_12 .array/port v0x5be0d3649c40, 12;
v0x5be0d3649c40_13 .array/port v0x5be0d3649c40, 13;
v0x5be0d3649c40_14 .array/port v0x5be0d3649c40, 14;
E_0x5be0d3626970/3 .event edge, v0x5be0d3649c40_11, v0x5be0d3649c40_12, v0x5be0d3649c40_13, v0x5be0d3649c40_14;
v0x5be0d3649c40_15 .array/port v0x5be0d3649c40, 15;
v0x5be0d3649c40_16 .array/port v0x5be0d3649c40, 16;
v0x5be0d3649c40_17 .array/port v0x5be0d3649c40, 17;
v0x5be0d3649c40_18 .array/port v0x5be0d3649c40, 18;
E_0x5be0d3626970/4 .event edge, v0x5be0d3649c40_15, v0x5be0d3649c40_16, v0x5be0d3649c40_17, v0x5be0d3649c40_18;
v0x5be0d3649c40_19 .array/port v0x5be0d3649c40, 19;
v0x5be0d3649c40_20 .array/port v0x5be0d3649c40, 20;
v0x5be0d3649c40_21 .array/port v0x5be0d3649c40, 21;
v0x5be0d3649c40_22 .array/port v0x5be0d3649c40, 22;
E_0x5be0d3626970/5 .event edge, v0x5be0d3649c40_19, v0x5be0d3649c40_20, v0x5be0d3649c40_21, v0x5be0d3649c40_22;
v0x5be0d3649c40_23 .array/port v0x5be0d3649c40, 23;
v0x5be0d3649c40_24 .array/port v0x5be0d3649c40, 24;
v0x5be0d3649c40_25 .array/port v0x5be0d3649c40, 25;
v0x5be0d3649c40_26 .array/port v0x5be0d3649c40, 26;
E_0x5be0d3626970/6 .event edge, v0x5be0d3649c40_23, v0x5be0d3649c40_24, v0x5be0d3649c40_25, v0x5be0d3649c40_26;
v0x5be0d3649c40_27 .array/port v0x5be0d3649c40, 27;
v0x5be0d3649c40_28 .array/port v0x5be0d3649c40, 28;
v0x5be0d3649c40_29 .array/port v0x5be0d3649c40, 29;
v0x5be0d3649c40_30 .array/port v0x5be0d3649c40, 30;
E_0x5be0d3626970/7 .event edge, v0x5be0d3649c40_27, v0x5be0d3649c40_28, v0x5be0d3649c40_29, v0x5be0d3649c40_30;
v0x5be0d3649c40_31 .array/port v0x5be0d3649c40, 31;
E_0x5be0d3626970/8 .event edge, v0x5be0d3649c40_31, v0x5be0d3649b10_0;
E_0x5be0d3626970 .event/or E_0x5be0d3626970/0, E_0x5be0d3626970/1, E_0x5be0d3626970/2, E_0x5be0d3626970/3, E_0x5be0d3626970/4, E_0x5be0d3626970/5, E_0x5be0d3626970/6, E_0x5be0d3626970/7, E_0x5be0d3626970/8;
E_0x5be0d3610f30 .event posedge, v0x5be0d36497b0_0;
S_0x5be0d361c050 .scope begin, "Comb" "Comb" 4 27, 4 27 0, S_0x5be0d362b000;
 .timescale 0 0;
S_0x5be0d361c230 .scope begin, "Seq" "Seq" 4 15, 4 15 0, S_0x5be0d362b000;
 .timescale 0 0;
S_0x5be0d361c410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 17, 4 17 0, S_0x5be0d361c230;
 .timescale 0 0;
v0x5be0d361c5f0_0 .var/2s "i", 31 0;
    .scope S_0x5be0d362b000;
T_0 ;
    %wait E_0x5be0d3610f30;
    %fork t_1, S_0x5be0d361c230;
    %jmp t_0;
    .scope S_0x5be0d361c230;
t_1 ;
    %load/vec4 v0x5be0d364a100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %fork t_3, S_0x5be0d361c410;
    %jmp t_2;
    .scope S_0x5be0d361c410;
t_3 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x5be0d361c5f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5be0d361c5f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5be0d361c5f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5be0d3649c40, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5be0d361c5f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5be0d361c5f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x5be0d361c230;
t_2 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5be0d364a2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5be0d364a1c0_0;
    %load/vec4 v0x5be0d364a360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5be0d3649c40, 0, 4;
T_0.4 ;
T_0.1 ;
    %end;
    .scope S_0x5be0d362b000;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5be0d362b000;
T_1 ;
Ewait_0 .event/or E_0x5be0d3626970, E_0x0;
    %wait Ewait_0;
    %fork t_5, S_0x5be0d361c050;
    %jmp t_4;
    .scope S_0x5be0d361c050;
t_5 ;
    %load/vec4 v0x5be0d3649970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x5be0d3649970_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5be0d3649c40, 4;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x5be0d3649890_0, 0, 32;
    %load/vec4 v0x5be0d3649b10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x5be0d3649b10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5be0d3649c40, 4;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0x5be0d3649a30_0, 0, 32;
    %end;
    .scope S_0x5be0d362b000;
t_4 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5be0d3617d60;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x5be0d364a560_0;
    %inv;
    %store/vec4 v0x5be0d364a560_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5be0d3617d60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be0d364a8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be0d364aa40_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5be0d364a6c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5be0d364a800_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5be0d364ab10_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5be0d364a970_0, 0, 32;
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5be0d364a8a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be0d364a8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5be0d364aa40_0, 0, 1;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x5be0d364a970_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5be0d364ab10_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5be0d364a6c0_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be0d364aa40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5be0d364aa40_0, 0, 1;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x5be0d364a970_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5be0d364ab10_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5be0d364a800_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be0d364aa40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5be0d364aa40_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5be0d364ab10_0, 0, 5;
    %pushi/vec4 420, 0, 32;
    %store/vec4 v0x5be0d364a970_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5be0d364ab10_0, 0, 5;
    %pushi/vec4 360, 0, 32;
    %store/vec4 v0x5be0d364a970_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be0d364aa40_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5be0d364a6c0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5be0d364a800_0, 0, 5;
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5be0d364aa40_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5be0d364ab10_0, 0, 5;
    %pushi/vec4 666, 0, 32;
    %store/vec4 v0x5be0d364a970_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5be0d364a6c0_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be0d364aa40_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5be0d364a800_0, 0, 5;
    %end;
    .thread T_3;
    .scope S_0x5be0d3617d60;
T_4 ;
    %vpi_call/w 3 79 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 80 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5be0d3617d60 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5be0d364a560_0, 0, 1;
    %delay 200, 0;
    %vpi_call/w 3 85 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "simulation/register_file_tb.sv";
    "register_file.sv";
