WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2604563 heartbeat IPC: 3.839 cumulative IPC: 3.839 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5131507 heartbeat IPC: 3.957 cumulative IPC: 3.897 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6381631 cumulative IPC: 3.917 (Simulation time: 00 hr 00 min 52 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6381631 cumulative IPC: 3.917 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 22351778 heartbeat IPC: 0.5807 cumulative IPC: 0.3131 (Simulation time: 00 hr 02 min 14 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_1.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 56590456 heartbeat IPC: 0.2921 cumulative IPC: 0.2988 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 87820395 heartbeat IPC: 0.3202 cumulative IPC: 0.307 (Simulation time: 00 hr 06 min 35 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 123842457 heartbeat IPC: 0.2776 cumulative IPC: 0.298 (Simulation time: 00 hr 09 min 38 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_1.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 157888767 heartbeat IPC: 0.2937 cumulative IPC: 0.297 (Simulation time: 00 hr 11 min 38 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 188724540 heartbeat IPC: 0.3243 cumulative IPC: 0.3016 (Simulation time: 00 hr 13 min 57 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 224862074 heartbeat IPC: 0.2767 cumulative IPC: 0.2975 (Simulation time: 00 hr 17 min 01 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_1.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 258792046 heartbeat IPC: 0.2947 cumulative IPC: 0.2971 (Simulation time: 00 hr 19 min 00 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 289623909 heartbeat IPC: 0.3243 cumulative IPC: 0.3001 (Simulation time: 00 hr 21 min 19 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 326212432 heartbeat IPC: 0.2733 cumulative IPC: 0.297 (Simulation time: 00 hr 24 min 25 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_1.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 335693299 cumulative IPC: 0.2979 (Simulation time: 00 hr 25 min 22 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 335693299 cumulative IPC: 0.2979 (Simulation time: 00 hr 25 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_fp/compute_fp_1.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2979 instructions: 100000000 cycles: 335693299
CPU 0 Branch Prediction Accuracy: 92.87% MPKI: 9.886 Average ROB Occupancy at Mispredict: 32.17
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 0.664
BRANCH_CONDITIONAL: 9.22
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00052
BRANCH_RETURN: 4e-05

L1D TOTAL        ACCESS:   26613244 HIT:   11482860 MISS:   15130384
L1D LOAD         ACCESS:   19127840 HIT:    4517280 MISS:   14610560
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    7369567 HIT:    6918805 MISS:     450762
L1D TRANSLATION  ACCESS:     115837 HIT:      46775 MISS:      69062
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 182.8 cycles
L1I TOTAL        ACCESS:       7772 HIT:       6115 MISS:       1657
L1I LOAD         ACCESS:       7772 HIT:       6115 MISS:       1657
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 159.3 cycles
L2C TOTAL        ACCESS:    7186983 HIT:    1797748 MISS:    5389235
L2C LOAD         ACCESS:    5022250 HIT:     403657 MISS:    4618593
L2C RFO          ACCESS:     145245 HIT:     105708 MISS:      39537
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1950908 HIT:    1264396 MISS:     686512
L2C TRANSLATION  ACCESS:      68580 HIT:      23987 MISS:      44593
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 531.3 cycles
LLC TOTAL        ACCESS:    6434261 HIT:    1430796 MISS:    5003465
LLC LOAD         ACCESS:    4618593 HIT:     525864 MISS:    4092729
LLC RFO          ACCESS:      39537 HIT:       8288 MISS:      31249
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    1731538 HIT:     876151 MISS:     855387
LLC TRANSLATION  ACCESS:      44593 HIT:      20493 MISS:      24100
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 552.6 cycles
cpu0_DTLB TOTAL        ACCESS:   21725059 HIT:   20783311 MISS:     941748
cpu0_DTLB LOAD         ACCESS:   21725059 HIT:   20783311 MISS:     941748
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 30.68 cycles
cpu0_ITLB TOTAL        ACCESS:       6698 HIT:       5996 MISS:        702
cpu0_ITLB LOAD         ACCESS:       6698 HIT:       5996 MISS:        702
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 85.54 cycles
cpu0_STLB TOTAL        ACCESS:     404170 HIT:     289984 MISS:     114186
cpu0_STLB LOAD         ACCESS:     404170 HIT:     289984 MISS:     114186
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 297.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    1383208
  ROW_BUFFER_MISS:    2763728
 AVG DBUS CONGESTED CYCLE: 3.969
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      12388
  FULL:    1237003
