Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 174ac90954c84a439a9652a5451f9ed6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot AES128_axis_tb_behav xil_defaultlib.AES128_axis_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX [\MUX(datapath=128)\]
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(length=128)\]
Compiling architecture lut of entity xil_defaultlib.sbox [sbox_default]
Compiling architecture behav of entity xil_defaultlib.subBytes [subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.Shiftrows [shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.mixColumn [mixcolumn_default]
Compiling architecture behavioral of entity xil_defaultlib.MixColumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.key_schedule [key_schedule_default]
Compiling architecture behavioral of entity xil_defaultlib.AddRoundKey [addroundkey_default]
Compiling architecture behavioral of entity xil_defaultlib.CNT [\CNT(size=4)\]
Compiling architecture behavioral of entity xil_defaultlib.AES_128_parallel [aes_128_parallel_default]
Compiling architecture behavioral of entity xil_defaultlib.AES_AXIS_top [aes_axis_top_default]
Compiling architecture behavior of entity xil_defaultlib.aes128_axis_tb
Built simulation snapshot AES128_axis_tb_behav
