#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/blif/wiremap6

# Path to directory of architectures to use
archs_dir=arch/timing

# Add architectures to list to sweep
arch_list_add=k6_frac_N10_40nm.xml

# Add circuits to list to sweep
circuit_list_add=alu4.pre-vpr.blif
circuit_list_add=apex2.pre-vpr.blif
circuit_list_add=apex4.pre-vpr.blif
circuit_list_add=bigkey.pre-vpr.blif
circuit_list_add=clma.pre-vpr.blif
circuit_list_add=des.pre-vpr.blif
circuit_list_add=diffeq.pre-vpr.blif
circuit_list_add=dsip.pre-vpr.blif
circuit_list_add=elliptic.pre-vpr.blif
circuit_list_add=ex1010.pre-vpr.blif
circuit_list_add=ex5p.pre-vpr.blif
circuit_list_add=frisc.pre-vpr.blif
circuit_list_add=misex3.pre-vpr.blif
circuit_list_add=pdc.pre-vpr.blif
circuit_list_add=s298.pre-vpr.blif
circuit_list_add=s38417.pre-vpr.blif
circuit_list_add=s38584.1.pre-vpr.blif
circuit_list_add=seq.pre-vpr.blif
circuit_list_add=spla.pre-vpr.blif
circuit_list_add=tseng.pre-vpr.blif

# Constrain the circuits to their devices
circuit_constraint_list_add=(ex5p.pre-vpr.blif,     device=mcnc_small)
circuit_constraint_list_add=(s298.pre-vpr.blif,     device=mcnc_small)
circuit_constraint_list_add=(tseng.pre-vpr.blif,    device=mcnc_small)
circuit_constraint_list_add=(misex3.pre-vpr.blif,   device=mcnc_small)
circuit_constraint_list_add=(alu4.pre-vpr.blif,     device=mcnc_small)
circuit_constraint_list_add=(diffeq.pre-vpr.blif,   device=mcnc_small)
circuit_constraint_list_add=(seq.pre-vpr.blif,      device=mcnc_medium)
circuit_constraint_list_add=(apex4.pre-vpr.blif,    device=mcnc_medium)
circuit_constraint_list_add=(apex2.pre-vpr.blif,    device=mcnc_medium)
circuit_constraint_list_add=(elliptic.pre-vpr.blif, device=mcnc_medium)
circuit_constraint_list_add=(frisc.pre-vpr.blif,    device=mcnc_medium)
circuit_constraint_list_add=(bigkey.pre-vpr.blif,   device=mcnc_medium)
circuit_constraint_list_add=(dsip.pre-vpr.blif,     device=mcnc_medium)
circuit_constraint_list_add=(spla.pre-vpr.blif,     device=mcnc_large)
circuit_constraint_list_add=(s38417.pre-vpr.blif,   device=mcnc_large)
circuit_constraint_list_add=(s38584.1.pre-vpr.blif, device=mcnc_large)
circuit_constraint_list_add=(des.pre-vpr.blif,      device=mcnc_large)
circuit_constraint_list_add=(ex1010.pre-vpr.blif,   device=mcnc_large)
circuit_constraint_list_add=(pdc.pre-vpr.blif,      device=mcnc_large)
circuit_constraint_list_add=(clma.pre-vpr.blif,     device=mcnc_large)

# Constrain the IOs
circuit_constraint_list_add=(alu4.pre-vpr.blif,     constraints=../../../../constraints/alu4_io_constraint.xml)
circuit_constraint_list_add=(apex2.pre-vpr.blif,    constraints=../../../../constraints/apex2_io_constraint.xml)
circuit_constraint_list_add=(apex4.pre-vpr.blif,    constraints=../../../../constraints/apex4_io_constraint.xml)
circuit_constraint_list_add=(bigkey.pre-vpr.blif,   constraints=../../../../constraints/bigkey_io_constraint.xml)
circuit_constraint_list_add=(clma.pre-vpr.blif,     constraints=../../../../constraints/clma_io_constraint.xml)
circuit_constraint_list_add=(des.pre-vpr.blif,      constraints=../../../../constraints/des_io_constraint.xml)
circuit_constraint_list_add=(diffeq.pre-vpr.blif,   constraints=../../../../constraints/diffeq_io_constraint.xml)
circuit_constraint_list_add=(dsip.pre-vpr.blif,     constraints=../../../../constraints/dsip_io_constraint.xml)
circuit_constraint_list_add=(elliptic.pre-vpr.blif, constraints=../../../../constraints/elliptic_io_constraint.xml)
circuit_constraint_list_add=(ex1010.pre-vpr.blif,   constraints=../../../../constraints/ex1010_io_constraint.xml)
circuit_constraint_list_add=(ex5p.pre-vpr.blif,     constraints=../../../../constraints/ex5p_io_constraint.xml)
circuit_constraint_list_add=(frisc.pre-vpr.blif,    constraints=../../../../constraints/frisc_io_constraint.xml)
circuit_constraint_list_add=(misex3.pre-vpr.blif,   constraints=../../../../constraints/misex3_io_constraint.xml)
circuit_constraint_list_add=(pdc.pre-vpr.blif,      constraints=../../../../constraints/pdc_io_constraint.xml)
circuit_constraint_list_add=(s298.pre-vpr.blif,     constraints=../../../../constraints/s298_io_constraint.xml)
circuit_constraint_list_add=(s38417.pre-vpr.blif,   constraints=../../../../constraints/s38417_io_constraint.xml)
circuit_constraint_list_add=(s38584.1.pre-vpr.blif, constraints=../../../../constraints/s38584.1_io_constraint.xml)
circuit_constraint_list_add=(seq.pre-vpr.blif,      constraints=../../../../constraints/seq_io_constraint.xml)
circuit_constraint_list_add=(spla.pre-vpr.blif,     constraints=../../../../constraints/spla_io_constraint.xml)
circuit_constraint_list_add=(tseng.pre-vpr.blif,    constraints=../../../../constraints/tseng_io_constraint.xml)

# Constrain the circuits to their channel widths
#       1.3 * minW
circuit_constraint_list_add=(ex5p.pre-vpr.blif,     route_chan_width=68)
circuit_constraint_list_add=(s298.pre-vpr.blif,     route_chan_width=60)
circuit_constraint_list_add=(tseng.pre-vpr.blif,    route_chan_width=58)
circuit_constraint_list_add=(misex3.pre-vpr.blif,   route_chan_width=70)
circuit_constraint_list_add=(alu4.pre-vpr.blif,     route_chan_width=70)
circuit_constraint_list_add=(diffeq.pre-vpr.blif,   route_chan_width=58)
circuit_constraint_list_add=(seq.pre-vpr.blif,      route_chan_width=78)
circuit_constraint_list_add=(apex4.pre-vpr.blif,    route_chan_width=78)
circuit_constraint_list_add=(apex2.pre-vpr.blif,    route_chan_width=78)
circuit_constraint_list_add=(elliptic.pre-vpr.blif, route_chan_width=76)
circuit_constraint_list_add=(frisc.pre-vpr.blif,    route_chan_width=96)
circuit_constraint_list_add=(bigkey.pre-vpr.blif,   route_chan_width=44)
circuit_constraint_list_add=(dsip.pre-vpr.blif,     route_chan_width=44)
circuit_constraint_list_add=(spla.pre-vpr.blif,     route_chan_width=88)
circuit_constraint_list_add=(s38417.pre-vpr.blif,   route_chan_width=58)
circuit_constraint_list_add=(s38584.1.pre-vpr.blif, route_chan_width=76)
circuit_constraint_list_add=(des.pre-vpr.blif,      route_chan_width=44)
circuit_constraint_list_add=(ex1010.pre-vpr.blif,   route_chan_width=112)
circuit_constraint_list_add=(pdc.pre-vpr.blif,      route_chan_width=96)
circuit_constraint_list_add=(clma.pre-vpr.blif,     route_chan_width=112)

# Parse info and how to parse
parse_file=vpr_fixed_chan_width.txt

# How to parse QoR info
qor_parse_file=qor_ap_fixed_chan_width.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt

# Pass the script params while writing the vpr constraints.
#       With AP
script_params=-starting_stage vpr -track_memory_usage --analytical_place --route
#       Without AP
# script_params=-starting_stage vpr -track_memory_usage --pack --place --route

