

================================================================
== Vivado HLS Report for 'Erode'
================================================================
* Date:           Wed Jul 28 22:30:32 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        image_filter_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a75tfgg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.616|        0.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  174|  2087182|  174|  2087182|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- Loop 1       |    2|        2|          1|          -|          -|          3|    no    |
        |- loop_height  |  170|  2087178| 17 ~ 1929 |          -|          -| 10 ~ 1082 |    no    |
        | + loop_width  |   14|     1926|          6|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|   1677|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      0|    270|
|Memory           |        9|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    231|
|Register         |        0|      -|    778|     64|
+-----------------+---------+-------+-------+-------+
|Total            |        9|      0|    778|   2242|
+-----------------+---------+-------+-------+-------+
|Available        |      210|    180|  94400|  47200|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        4|      0|   ~0  |      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |image_filter_mux_kbM_U73  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U74  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U75  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U76  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U77  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U78  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U79  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U80  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U81  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U82  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U83  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U84  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U85  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U86  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U87  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U88  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U89  |image_filter_mux_kbM  |        0|      0|  0|  15|
    |image_filter_mux_kbM_U90  |image_filter_mux_kbM  |        0|      0|  0|  15|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0| 270|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_1_val_3_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_1_val_4_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_1_val_5_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_2_val_3_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_2_val_4_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_2_val_5_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        9|  0|   0| 17280|   72|     9|       138240|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_884_p2                |     +    |      0|  0|  39|           2|          32|
    |i_V_fu_618_p2                      |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_862_p2                      |     +    |      0|  0|  39|          32|           1|
    |p_assign_12_0_1_fu_714_p2          |     +    |      0|  0|  39|           3|          32|
    |p_assign_12_0_2_fu_760_p2          |     +    |      0|  0|  39|           3|          32|
    |p_neg394_i_i_fu_608_p2             |     +    |      0|  0|  39|          32|           2|
    |tmp_18_fu_581_p2                   |     +    |      0|  0|  10|           2|           1|
    |tmp_27_fu_593_p2                   |     +    |      0|  0|  39|          32|           2|
    |tmp_28_fu_598_p2                   |     +    |      0|  0|  39|          32|           2|
    |tmp_29_fu_603_p2                   |     +    |      0|  0|  39|          32|           2|
    |tmp_35_fu_668_p2                   |     +    |      0|  0|  39|           2|          32|
    |col_assign_5_fu_938_p2             |     -    |      0|  0|  39|          32|          32|
    |row_assign_14_0_1_fu_831_p2        |     -    |      0|  0|  39|          32|          32|
    |row_assign_14_0_2_fu_848_p2        |     -    |      0|  0|  39|          32|          32|
    |row_assign_s_fu_814_p2             |     -    |      0|  0|  39|          32|          32|
    |ap_condition_589                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op192_read_state6     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op200_read_state6     |    and   |      0|  0|   2|           1|           1|
    |or_cond_i426_i_i_fu_909_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_952_p2              |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_i_0_1_fu_739_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_i_0_2_fu_785_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_i_fu_693_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond389_i_i_fu_857_p2          |   icmp   |      0|  0|  18|          32|          32|
    |exitcond390_i_i_fu_613_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp2_fu_878_p2                    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_fu_645_p2                     |   icmp   |      0|  0|  18|          31|           1|
    |tmp_19_fu_587_p2                   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_236_0_2_fu_657_p2              |   icmp   |      0|  0|  18|          32|           1|
    |tmp_263_0_1_fu_734_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_263_0_2_fu_780_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_282_0_0_1_fu_1107_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_0_0_2_fu_1121_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_0_1_1_fu_1507_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_0_1_2_fu_1521_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_0_1_fu_1493_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_0_2_1_fu_1689_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_0_2_2_fu_1703_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_0_2_fu_1677_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_1_0_1_fu_1265_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_1_0_2_fu_1279_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_1_1_1_fu_1558_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_1_1_2_fu_1572_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_1_1_fu_1544_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_1_2_1_fu_1733_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_1_2_2_fu_1747_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_1_2_fu_1721_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_2_0_1_fu_1423_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_2_0_2_fu_1437_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_2_1_1_fu_1609_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_2_1_2_fu_1623_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_2_1_fu_1595_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_2_2_1_fu_1777_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_2_2_2_fu_1791_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_282_2_2_fu_1765_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_30_fu_624_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_32_fu_651_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |tmp_34_fu_663_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_37_fu_688_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_41_fu_904_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter5   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_943_p2                  |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_989_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_1007_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_1025_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_0_0_fu_1147_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_1_0_fu_1165_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_2_0_fu_1183_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_0_0_fu_1305_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_1_0_fu_1323_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_2_0_fu_1341_p3       |  select  |      0|  0|   8|           1|           8|
    |p_assign_13_0_1_fu_753_p3          |  select  |      0|  0|  32|           1|           1|
    |p_assign_13_0_2_fu_799_p3          |  select  |      0|  0|  32|           1|           1|
    |p_assign_9_fu_923_p3               |  select  |      0|  0|  32|           1|           1|
    |p_assign_s_fu_707_p3               |  select  |      0|  0|  32|           1|           1|
    |src_kernel_win_0_va_20_fu_1058_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_21_fu_1076_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_22_fu_1094_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_va_20_fu_1216_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_va_21_fu_1234_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_va_22_fu_1252_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_va_23_fu_1374_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_va_24_fu_1392_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_va_25_fu_1410_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_10_fu_1577_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_11_fu_1726_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_12_fu_1739_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_13_fu_1429_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_14_fu_1590_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_15_fu_1601_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_16_fu_1615_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_17_fu_1628_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_18_fu_1770_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_19_fu_1783_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_1_fu_1488_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_20_fu_1564_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_2_fu_1499_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_3_fu_1513_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_4_fu_1526_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_5_fu_1682_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_6_fu_1695_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_7_fu_1271_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_8_fu_1539_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_9_fu_1550_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_s_fu_1113_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_44_fu_1752_p3                  |  select  |      0|  0|   8|           1|           8|
    |tmp_45_fu_1796_p3                  |  select  |      0|  0|   8|           1|           8|
    |tmp_fu_1708_p3                     |  select  |      0|  0|   8|           1|           8|
    |x_fu_930_p3                        |  select  |      0|  0|  32|           1|          32|
    |y_2_0_1_fu_823_p3                  |  select  |      0|  0|  32|           1|          32|
    |y_2_0_2_fu_840_p3                  |  select  |      0|  0|  32|           1|          32|
    |y_2_fu_806_p3                      |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |rev4_fu_728_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev5_fu_774_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev6_fu_898_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_682_p2                      |    xor   |      0|  0|   2|           1|           2|
    |tmp_205_not_fu_629_p2              |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1677|         979|        1216|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  33|          6|    1|          6|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5      |   9|          2|    1|          2|
    |k_buf_0_val_4_d1             |  15|          3|    8|         24|
    |k_buf_0_val_5_d1             |  15|          3|    8|         24|
    |k_buf_1_val_4_d1             |  15|          3|    8|         24|
    |k_buf_1_val_5_d1             |  15|          3|    8|         24|
    |k_buf_2_val_4_d1             |  15|          3|    8|         24|
    |k_buf_2_val_5_d1             |  15|          3|    8|         24|
    |p_dst_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |p_dst_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |p_dst_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |t_V_5_reg_570                |   9|          2|   32|         64|
    |t_V_reg_559                  |   9|          2|   32|         64|
    |tmp_17_reg_548               |   9|          2|    2|          4|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 231|         48|  124|        300|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   5|   0|    5|          0|
    |ap_done_reg                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |   1|   0|    1|          0|
    |brmerge_reg_2145                               |   1|   0|    1|          0|
    |brmerge_reg_2145_pp0_iter1_reg                 |   1|   0|    1|          0|
    |exitcond389_i_i_reg_2127                       |   1|   0|    1|          0|
    |i_V_reg_2066                                   |  32|   0|   32|          0|
    |icmp_reg_2080                                  |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_2175                    |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_2181                    |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_2187                    |  11|   0|   11|          0|
    |k_buf_1_val_3_addr_reg_2193                    |  11|   0|   11|          0|
    |k_buf_1_val_4_addr_reg_2199                    |  11|   0|   11|          0|
    |k_buf_1_val_5_addr_reg_2205                    |  11|   0|   11|          0|
    |k_buf_2_val_3_addr_reg_2211                    |  11|   0|   11|          0|
    |k_buf_2_val_4_addr_reg_2217                    |  11|   0|   11|          0|
    |k_buf_2_val_5_addr_reg_2223                    |  11|   0|   11|          0|
    |or_cond_i426_i_i_reg_2136                      |   1|   0|    1|          0|
    |or_cond_i426_i_i_reg_2136_pp0_iter1_reg        |   1|   0|    1|          0|
    |or_cond_i_i_reg_2171                           |   1|   0|    1|          0|
    |right_border_buf_0_15_fu_314                   |   8|   0|    8|          0|
    |right_border_buf_0_16_fu_326                   |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_302                    |   8|   0|    8|          0|
    |right_border_buf_1_15_fu_330                   |   8|   0|    8|          0|
    |right_border_buf_1_16_fu_334                   |   8|   0|    8|          0|
    |right_border_buf_1_s_fu_322                    |   8|   0|    8|          0|
    |right_border_buf_2_12_fu_310                   |   8|   0|    8|          0|
    |right_border_buf_2_13_fu_318                   |   8|   0|    8|          0|
    |right_border_buf_2_s_fu_306                    |   8|   0|    8|          0|
    |src_kernel_win_0_va_15_fu_234                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_16_fu_238                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_17_fu_242                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_18_fu_246                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_19_fu_250                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_20_reg_2229                |   8|   0|    8|          0|
    |src_kernel_win_0_va_20_reg_2229_pp0_iter3_reg  |   8|   0|    8|          0|
    |src_kernel_win_0_va_21_reg_2236                |   8|   0|    8|          0|
    |src_kernel_win_0_va_22_reg_2243                |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_230                     |   8|   0|    8|          0|
    |src_kernel_win_1_va_15_fu_258                  |   8|   0|    8|          0|
    |src_kernel_win_1_va_16_fu_262                  |   8|   0|    8|          0|
    |src_kernel_win_1_va_17_fu_266                  |   8|   0|    8|          0|
    |src_kernel_win_1_va_18_fu_270                  |   8|   0|    8|          0|
    |src_kernel_win_1_va_19_fu_274                  |   8|   0|    8|          0|
    |src_kernel_win_1_va_20_reg_2258                |   8|   0|    8|          0|
    |src_kernel_win_1_va_20_reg_2258_pp0_iter3_reg  |   8|   0|    8|          0|
    |src_kernel_win_1_va_21_reg_2265                |   8|   0|    8|          0|
    |src_kernel_win_1_va_22_reg_2272                |   8|   0|    8|          0|
    |src_kernel_win_1_va_fu_254                     |   8|   0|    8|          0|
    |src_kernel_win_2_va_15_fu_282                  |   8|   0|    8|          0|
    |src_kernel_win_2_va_16_fu_286                  |   8|   0|    8|          0|
    |src_kernel_win_2_va_17_fu_290                  |   8|   0|    8|          0|
    |src_kernel_win_2_va_18_fu_294                  |   8|   0|    8|          0|
    |src_kernel_win_2_va_19_fu_298                  |   8|   0|    8|          0|
    |src_kernel_win_2_va_23_reg_2287                |   8|   0|    8|          0|
    |src_kernel_win_2_va_23_reg_2287_pp0_iter3_reg  |   8|   0|    8|          0|
    |src_kernel_win_2_va_24_reg_2294                |   8|   0|    8|          0|
    |src_kernel_win_2_va_25_reg_2301                |   8|   0|    8|          0|
    |src_kernel_win_2_va_fu_278                     |   8|   0|    8|          0|
    |t_V_5_reg_570                                  |  32|   0|   32|          0|
    |t_V_reg_559                                    |  32|   0|   32|          0|
    |temp_0_i_i_i_059_i_10_reg_2322                 |   8|   0|    8|          0|
    |temp_0_i_i_i_059_i_13_reg_2306                 |   8|   0|    8|          0|
    |temp_0_i_i_i_059_i_17_reg_2328                 |   8|   0|    8|          0|
    |temp_0_i_i_i_059_i_4_reg_2316                  |   8|   0|    8|          0|
    |temp_0_i_i_i_059_i_7_reg_2277                  |   8|   0|    8|          0|
    |temp_0_i_i_i_059_i_s_reg_2248                  |   8|   0|    8|          0|
    |tmp_100_reg_2158                               |   2|   0|    2|          0|
    |tmp_100_reg_2158_pp0_iter1_reg                 |   2|   0|    2|          0|
    |tmp_17_reg_548                                 |   2|   0|    2|          0|
    |tmp_205_not_reg_2075                           |   1|   0|    1|          0|
    |tmp_236_0_2_reg_2089                           |   1|   0|    1|          0|
    |tmp_282_0_0_2_reg_2253                         |   1|   0|    1|          0|
    |tmp_282_1_0_2_reg_2282                         |   1|   0|    1|          0|
    |tmp_282_2_0_2_reg_2311                         |   1|   0|    1|          0|
    |tmp_30_reg_2071                                |   1|   0|    1|          0|
    |tmp_32_reg_2085                                |   1|   0|    1|          0|
    |tmp_34_reg_2093                                |   1|   0|    1|          0|
    |tmp_44_reg_2339                                |   8|   0|    8|          0|
    |tmp_45_reg_2344                                |   8|   0|    8|          0|
    |tmp_94_reg_2106                                |   2|   0|    2|          0|
    |tmp_95_reg_2113                                |   2|   0|    2|          0|
    |tmp_96_reg_2120                                |   2|   0|    2|          0|
    |tmp_reg_2334                                   |   8|   0|    8|          0|
    |x_reg_2140                                     |  32|   0|   32|          0|
    |exitcond389_i_i_reg_2127                       |  64|  32|    1|          0|
    |or_cond_i_i_reg_2171                           |  64|  32|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 778|  64|  652|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |         Erode         | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |         Erode         | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |         Erode         | return value |
|ap_done                        | out |    1| ap_ctrl_hs |         Erode         | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |         Erode         | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |         Erode         | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |         Erode         | return value |
|p_src_rows_V                   |  in |   32|  ap_stable |      p_src_rows_V     |    scalar    |
|p_src_cols_V                   |  in |   32|  ap_stable |      p_src_cols_V     |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_19)
	3  / (tmp_19)
3 --> 
	4  / (!exitcond390_i_i)
4 --> 
	10  / (exitcond389_i_i)
	5  / (!exitcond389_i_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	4  / true
10 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 %p_src_cols_V, [1 x i8]* @p_str3, [10 x i8]* @p_str4, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [24 x i8]* @p_str5)"   --->   Operation 11 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 %p_src_rows_V, [1 x i8]* @p_str3, [10 x i8]* @p_str4, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [24 x i8]* @p_str5)"   --->   Operation 12 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str332, i32 0, i32 0, [1 x i8]* @p_str333, [1 x i8]* @p_str334, [1 x i8]* @p_str335, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str336, [1 x i8]* @p_str337)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str325, i32 0, i32 0, [1 x i8]* @p_str326, [1 x i8]* @p_str327, [1 x i8]* @p_str328, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str329, [1 x i8]* @p_str330)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str318, i32 0, i32 0, [1 x i8]* @p_str319, [1 x i8]* @p_str320, [1 x i8]* @p_str321, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str322, [1 x i8]* @p_str323)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str311, i32 0, i32 0, [1 x i8]* @p_str312, [1 x i8]* @p_str313, [1 x i8]* @p_str314, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str315, [1 x i8]* @p_str316)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str304, i32 0, i32 0, [1 x i8]* @p_str305, [1 x i8]* @p_str306, [1 x i8]* @p_str307, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str308, [1 x i8]* @p_str309)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str297, i32 0, i32 0, [1 x i8]* @p_str298, [1 x i8]* @p_str299, [1 x i8]* @p_str300, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str301, [1 x i8]* @p_str302)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %p_src_cols_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str197, i32 0, i32 0, [1 x i8]* @p_str198, [1 x i8]* @p_str199, [1 x i8]* @p_str200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str201, [1 x i8]* @p_str202)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %p_src_rows_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str203, i32 0, i32 0, [1 x i8]* @p_str204, [1 x i8]* @p_str205, [1 x i8]* @p_str206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str207, [1 x i8]* @p_str208)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_src_cols_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %p_src_cols_V)"   --->   Operation 21 'read' 'p_src_cols_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4LiteS">   --->   Core 6 'AXI4LiteS' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_src_rows_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %p_src_rows_V)"   --->   Operation 22 'read' 'p_src_rows_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4LiteS">   --->   Core 6 'AXI4LiteS' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 23 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 24 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 25 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%k_buf_1_val_3 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 26 'alloca' 'k_buf_1_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%k_buf_1_val_4 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 27 'alloca' 'k_buf_1_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%k_buf_1_val_5 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 28 'alloca' 'k_buf_1_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%k_buf_2_val_3 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 29 'alloca' 'k_buf_2_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%k_buf_2_val_4 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 30 'alloca' 'k_buf_2_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%k_buf_2_val_5 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 31 'alloca' 'k_buf_2_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 32 [1/1] (1.66ns)   --->   "br label %arrayctor.loop1.i.i" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_17 = phi i2 [ %tmp_18, %arrayctor.loop1.i.i ], [ 0, %._crit_edge.i.i ]" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 33 'phi' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%tmp_18 = add i2 %tmp_17, 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 34 'add' 'tmp_18' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 35 'specregionbegin' 'rbegin_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i) nounwind"   --->   Operation 36 'specregionend' 'rend_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.93ns)   --->   "%tmp_19 = icmp eq i2 %tmp_17, -2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 37 'icmp' 'tmp_19' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 38 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %._crit_edge.i2.i, label %arrayctor.loop1.i.i" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 40 'alloca' 'src_kernel_win_0_va' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = alloca i8"   --->   Operation 41 'alloca' 'src_kernel_win_0_va_15' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = alloca i8"   --->   Operation 42 'alloca' 'src_kernel_win_0_va_16' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = alloca i8"   --->   Operation 43 'alloca' 'src_kernel_win_0_va_17' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_18 = alloca i8"   --->   Operation 44 'alloca' 'src_kernel_win_0_va_18' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_19 = alloca i8"   --->   Operation 45 'alloca' 'src_kernel_win_0_va_19' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va = alloca i8"   --->   Operation 46 'alloca' 'src_kernel_win_1_va' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_15 = alloca i8"   --->   Operation 47 'alloca' 'src_kernel_win_1_va_15' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_16 = alloca i8"   --->   Operation 48 'alloca' 'src_kernel_win_1_va_16' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_17 = alloca i8"   --->   Operation 49 'alloca' 'src_kernel_win_1_va_17' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_18 = alloca i8"   --->   Operation 50 'alloca' 'src_kernel_win_1_va_18' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_19 = alloca i8"   --->   Operation 51 'alloca' 'src_kernel_win_1_va_19' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va = alloca i8"   --->   Operation 52 'alloca' 'src_kernel_win_2_va' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_15 = alloca i8"   --->   Operation 53 'alloca' 'src_kernel_win_2_va_15' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_16 = alloca i8"   --->   Operation 54 'alloca' 'src_kernel_win_2_va_16' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_17 = alloca i8"   --->   Operation 55 'alloca' 'src_kernel_win_2_va_17' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_18 = alloca i8"   --->   Operation 56 'alloca' 'src_kernel_win_2_va_18' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_19 = alloca i8"   --->   Operation 57 'alloca' 'src_kernel_win_2_va_19' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 58 'alloca' 'right_border_buf_0_s' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%right_border_buf_2_s = alloca i8"   --->   Operation 59 'alloca' 'right_border_buf_2_s' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%right_border_buf_2_12 = alloca i8"   --->   Operation 60 'alloca' 'right_border_buf_2_12' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%right_border_buf_0_15 = alloca i8"   --->   Operation 61 'alloca' 'right_border_buf_0_15' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%right_border_buf_2_13 = alloca i8"   --->   Operation 62 'alloca' 'right_border_buf_2_13' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%right_border_buf_1_s = alloca i8"   --->   Operation 63 'alloca' 'right_border_buf_1_s' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%right_border_buf_0_16 = alloca i8"   --->   Operation 64 'alloca' 'right_border_buf_0_16' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%right_border_buf_1_15 = alloca i8"   --->   Operation 65 'alloca' 'right_border_buf_1_15' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%right_border_buf_1_16 = alloca i8"   --->   Operation 66 'alloca' 'right_border_buf_1_16' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.70ns)   --->   "%tmp_27 = add i32 %p_src_cols_V_read, 2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 67 'add' 'tmp_27' <Predicate = (tmp_19)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.70ns)   --->   "%tmp_28 = add i32 %p_src_rows_V_read, 2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 68 'add' 'tmp_28' <Predicate = (tmp_19)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.70ns)   --->   "%tmp_29 = add i32 %p_src_cols_V_read, -1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 69 'add' 'tmp_29' <Predicate = (tmp_19)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (2.70ns)   --->   "%p_neg394_i_i = add i32 %p_src_rows_V_read, -1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 70 'add' 'p_neg394_i_i' <Predicate = (tmp_19)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.66ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 71 'br' <Predicate = (tmp_19)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 7.84>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %._crit_edge.i2.i ], [ %i_V, %9 ]"   --->   Operation 72 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.43ns)   --->   "%exitcond390_i_i = icmp eq i32 %t_V, %tmp_28" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 73 'icmp' 'exitcond390_i_i' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1082, i64 0)"   --->   Operation 74 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.70ns)   --->   "%i_V = add i32 %t_V, 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 75 'add' 'i_V' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond390_i_i, label %"morp_opr<erode_kernel, BORDER_REPLICATE, 4096, 4096, 1080, 1920>.exit", label %1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 77 'specloopname' <Predicate = (!exitcond390_i_i)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 78 'specregionbegin' 'tmp_s' <Predicate = (!exitcond390_i_i)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.43ns)   --->   "%tmp_30 = icmp ult i32 %t_V, %p_src_rows_V_read" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:490->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 79 'icmp' 'tmp_30' <Predicate = (!exitcond390_i_i)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%tmp_205_not = xor i1 %tmp_30, true" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 80 'xor' 'tmp_205_not' <Predicate = (!exitcond390_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_87 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 81 'partselect' 'tmp_87' <Predicate = (!exitcond390_i_i)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.43ns)   --->   "%icmp = icmp ne i31 %tmp_87, 0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 82 'icmp' 'icmp' <Predicate = (!exitcond390_i_i)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (2.43ns)   --->   "%tmp_32 = icmp eq i32 %t_V, 0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 83 'icmp' 'tmp_32' <Predicate = (!exitcond390_i_i)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (2.43ns)   --->   "%tmp_236_0_2 = icmp eq i32 %t_V, 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 84 'icmp' 'tmp_236_0_2' <Predicate = (!exitcond390_i_i)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (2.43ns)   --->   "%tmp_34 = icmp ugt i32 %t_V, %p_src_rows_V_read" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:500->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 85 'icmp' 'tmp_34' <Predicate = (!exitcond390_i_i)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.70ns)   --->   "%tmp_35 = add i32 -1, %t_V" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 86 'add' 'tmp_35' <Predicate = (!exitcond390_i_i)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_35, i32 31)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 87 'bitselect' 'tmp_88' <Predicate = (!exitcond390_i_i)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%rev = xor i1 %tmp_88, true" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 88 'xor' 'rev' <Predicate = (!exitcond390_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (2.43ns)   --->   "%tmp_37 = icmp slt i32 %tmp_35, %p_src_rows_V_read" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 89 'icmp' 'tmp_37' <Predicate = (!exitcond390_i_i)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%or_cond_i_i_i = and i1 %tmp_37, %rev" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 90 'and' 'or_cond_i_i_i' <Predicate = (!exitcond390_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_35, i32 31)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 91 'bitselect' 'tmp_89' <Predicate = (!exitcond390_i_i)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%p_assign_s = select i1 %tmp_89, i32 0, i32 %p_neg394_i_i" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 92 'select' 'p_assign_s' <Predicate = (!exitcond390_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (2.70ns)   --->   "%p_assign_12_0_1 = add i32 -2, %t_V" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 93 'add' 'p_assign_12_0_1' <Predicate = (!exitcond390_i_i)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_0_1)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_12_0_1, i32 31)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 94 'bitselect' 'tmp_90' <Predicate = (!exitcond390_i_i)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_0_1)   --->   "%rev4 = xor i1 %tmp_90, true" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 95 'xor' 'rev4' <Predicate = (!exitcond390_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (2.43ns)   --->   "%tmp_263_0_1 = icmp slt i32 %p_assign_12_0_1, %p_src_rows_V_read" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 96 'icmp' 'tmp_263_0_1' <Predicate = (!exitcond390_i_i)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_0_1)   --->   "%or_cond_i_i_i_0_1 = and i1 %tmp_263_0_1, %rev4" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 97 'and' 'or_cond_i_i_i_0_1' <Predicate = (!exitcond390_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_0_1)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_12_0_1, i32 31)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 98 'bitselect' 'tmp_91' <Predicate = (!exitcond390_i_i)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_0_1)   --->   "%p_assign_13_0_1 = select i1 %tmp_91, i32 0, i32 %p_neg394_i_i" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 99 'select' 'p_assign_13_0_1' <Predicate = (!exitcond390_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (2.70ns)   --->   "%p_assign_12_0_2 = add i32 -3, %t_V" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 100 'add' 'p_assign_12_0_2' <Predicate = (!exitcond390_i_i)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_0_2)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_12_0_2, i32 31)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 101 'bitselect' 'tmp_92' <Predicate = (!exitcond390_i_i)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_0_2)   --->   "%rev5 = xor i1 %tmp_92, true" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 102 'xor' 'rev5' <Predicate = (!exitcond390_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (2.43ns)   --->   "%tmp_263_0_2 = icmp slt i32 %p_assign_12_0_2, %p_src_rows_V_read" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 103 'icmp' 'tmp_263_0_2' <Predicate = (!exitcond390_i_i)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_0_2)   --->   "%or_cond_i_i_i_0_2 = and i1 %tmp_263_0_2, %rev5" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 104 'and' 'or_cond_i_i_i_0_2' <Predicate = (!exitcond390_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_0_2)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_12_0_2, i32 31)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 105 'bitselect' 'tmp_93' <Predicate = (!exitcond390_i_i)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_0_2)   --->   "%p_assign_13_0_2 = select i1 %tmp_93, i32 0, i32 %p_neg394_i_i" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 106 'select' 'p_assign_13_0_2' <Predicate = (!exitcond390_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%y_2 = select i1 %or_cond_i_i_i, i32 %tmp_35, i32 %p_assign_s" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 107 'select' 'y_2' <Predicate = (!exitcond390_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (2.70ns) (out node of the LUT)   --->   "%row_assign_s = sub i32 %p_neg394_i_i, %y_2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 108 'sub' 'row_assign_s' <Predicate = (!exitcond390_i_i)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i32 %row_assign_s to i2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 109 'trunc' 'tmp_94' <Predicate = (!exitcond390_i_i)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_0_1)   --->   "%y_2_0_1 = select i1 %or_cond_i_i_i_0_1, i32 %p_assign_12_0_1, i32 %p_assign_13_0_1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 110 'select' 'y_2_0_1' <Predicate = (!exitcond390_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (2.70ns) (out node of the LUT)   --->   "%row_assign_14_0_1 = sub i32 %p_neg394_i_i, %y_2_0_1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 111 'sub' 'row_assign_14_0_1' <Predicate = (!exitcond390_i_i)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_95 = trunc i32 %row_assign_14_0_1 to i2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 112 'trunc' 'tmp_95' <Predicate = (!exitcond390_i_i)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node row_assign_14_0_2)   --->   "%y_2_0_2 = select i1 %or_cond_i_i_i_0_2, i32 %p_assign_12_0_2, i32 %p_assign_13_0_2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 113 'select' 'y_2_0_2' <Predicate = (!exitcond390_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (2.70ns) (out node of the LUT)   --->   "%row_assign_14_0_2 = sub i32 %p_neg394_i_i, %y_2_0_2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 114 'sub' 'row_assign_14_0_2' <Predicate = (!exitcond390_i_i)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_96 = trunc i32 %row_assign_14_0_2 to i2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 115 'trunc' 'tmp_96' <Predicate = (!exitcond390_i_i)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.66ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 116 'br' <Predicate = (!exitcond390_i_i)> <Delay = 1.66>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1228]   --->   Operation 117 'ret' <Predicate = (exitcond390_i_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 9.61>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%t_V_5 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge414.i.i.2 ]"   --->   Operation 118 'phi' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (2.43ns)   --->   "%exitcond389_i_i = icmp eq i32 %t_V_5, %tmp_27" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 119 'icmp' 'exitcond389_i_i' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)"   --->   Operation 120 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (2.70ns)   --->   "%j_V = add i32 %t_V_5, 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 121 'add' 'j_V' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %exitcond389_i_i, label %9, label %_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_97 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_5, i32 1, i32 31)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 123 'partselect' 'tmp_97' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (2.43ns)   --->   "%icmp2 = icmp ne i31 %tmp_97, 0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 124 'icmp' 'icmp2' <Predicate = (!exitcond389_i_i)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (2.70ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_5" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 125 'add' 'ImagLoc_x' <Predicate = (!exitcond389_i_i)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i426_i_i)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 126 'bitselect' 'tmp_98' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i426_i_i)   --->   "%rev6 = xor i1 %tmp_98, true" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 127 'xor' 'rev6' <Predicate = (!exitcond389_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (2.43ns)   --->   "%tmp_41 = icmp slt i32 %ImagLoc_x, %p_src_cols_V_read" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 128 'icmp' 'tmp_41' <Predicate = (!exitcond389_i_i)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i426_i_i = and i1 %tmp_41, %rev6" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 129 'and' 'or_cond_i426_i_i' <Predicate = (!exitcond389_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 130 'bitselect' 'tmp_99' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_9 = select i1 %tmp_99, i32 0, i32 %tmp_29" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 131 'select' 'p_assign_9' <Predicate = (!exitcond389_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.79ns) (out node of the LUT)   --->   "%x = select i1 %or_cond_i426_i_i, i32 %ImagLoc_x, i32 %p_assign_9" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 132 'select' 'x' <Predicate = (!exitcond389_i_i)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (2.70ns)   --->   "%col_assign_5 = sub i32 %tmp_29, %x" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 133 'sub' 'col_assign_5' <Predicate = (!exitcond389_i_i)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.97ns)   --->   "%brmerge = or i1 %tmp_41, %tmp_205_not" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 134 'or' 'brmerge' <Predicate = (!exitcond389_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i32 %col_assign_5 to i2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 135 'trunc' 'tmp_100' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %or_cond_i426_i_i, label %4, label %._crit_edge407.i.i.0_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 136 'br' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp, label %3, label %borderInterpolate.exit425.i.i.0.0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 137 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %"operator().exit468.i.i.0.0", label %._crit_edge409.i.i.0.1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 138 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %tmp_236_0_2, label %"operator().exit468.i.i.0.2", label %._crit_edge409.i.i.0.2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 139 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "br label %._crit_edge407.i.i.0_ifconv"   --->   Operation 140 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %tmp_30, label %.preheader392.i.i.preheader.0, label %._crit_edge407.i.i.0_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 141 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.97ns)   --->   "%or_cond_i_i = and i1 %icmp, %icmp2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 142 'and' 'or_cond_i_i' <Predicate = (!exitcond389_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %._crit_edge.i474.i.i.0.0.0, label %._crit_edge414.i.i.0_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 143 'br' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %or_cond_i426_i_i, label %6, label %._crit_edge407.i.i.1_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 144 'br' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp, label %5, label %borderInterpolate.exit425.i.i.1.0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 145 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %"operator().exit468.i.i.1.0", label %._crit_edge409.i.i.1.1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 146 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %tmp_236_0_2, label %"operator().exit468.i.i.1.2", label %._crit_edge409.i.i.1.2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 147 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "br label %._crit_edge407.i.i.1_ifconv"   --->   Operation 148 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %tmp_30, label %.preheader392.i.i.preheader.1, label %._crit_edge407.i.i.1_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 149 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %._crit_edge.i474.i.i.1.0.0, label %._crit_edge414.i.i.1_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 150 'br' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %or_cond_i426_i_i, label %8, label %._crit_edge407.i.i.2_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 151 'br' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp, label %7, label %borderInterpolate.exit425.i.i.2.0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 152 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %"operator().exit468.i.i.2.0", label %._crit_edge409.i.i.2.1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 153 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %tmp_236_0_2, label %"operator().exit468.i.i.2.2", label %._crit_edge409.i.i.2.2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 154 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "br label %._crit_edge407.i.i.2_ifconv"   --->   Operation 155 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_30, label %.preheader392.i.i.preheader.2, label %._crit_edge407.i.i.2_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 156 'br' <Predicate = (!exitcond389_i_i & or_cond_i426_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %._crit_edge.i474.i.i.2.0.0, label %._crit_edge414.i.i.2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 157 'br' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_43 = zext i32 %x to i64" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 158 'zext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_43" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 159 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 160 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_43" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 161 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 162 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_43" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 163 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 164 'load' 'k_buf_0_val_5_load' <Predicate = (brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%k_buf_1_val_3_addr = getelementptr [1920 x i8]* %k_buf_1_val_3, i64 0, i64 %tmp_43" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 165 'getelementptr' 'k_buf_1_val_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [2/2] (3.25ns)   --->   "%k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 166 'load' 'k_buf_1_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%k_buf_1_val_4_addr = getelementptr [1920 x i8]* %k_buf_1_val_4, i64 0, i64 %tmp_43" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 167 'getelementptr' 'k_buf_1_val_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [2/2] (3.25ns)   --->   "%k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 168 'load' 'k_buf_1_val_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%k_buf_1_val_5_addr = getelementptr [1920 x i8]* %k_buf_1_val_5, i64 0, i64 %tmp_43" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 169 'getelementptr' 'k_buf_1_val_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [2/2] (3.25ns)   --->   "%k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 170 'load' 'k_buf_1_val_5_load' <Predicate = (brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%k_buf_2_val_3_addr = getelementptr [1920 x i8]* %k_buf_2_val_3, i64 0, i64 %tmp_43" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 171 'getelementptr' 'k_buf_2_val_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [2/2] (3.25ns)   --->   "%k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 172 'load' 'k_buf_2_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%k_buf_2_val_4_addr = getelementptr [1920 x i8]* %k_buf_2_val_4, i64 0, i64 %tmp_43" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 173 'getelementptr' 'k_buf_2_val_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [2/2] (3.25ns)   --->   "%k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 174 'load' 'k_buf_2_val_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%k_buf_2_val_5_addr = getelementptr [1920 x i8]* %k_buf_2_val_5, i64 0, i64 %tmp_43" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 175 'getelementptr' 'k_buf_2_val_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [2/2] (3.25ns)   --->   "%k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 176 'load' 'k_buf_2_val_5_load' <Predicate = (brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 6 <SV = 5> <Delay = 9.35>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%right_border_buf_0_17 = load i8* %right_border_buf_0_s"   --->   Operation 177 'load' 'right_border_buf_0_17' <Predicate = (!brmerge)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%right_border_buf_0_18 = load i8* %right_border_buf_0_15"   --->   Operation 178 'load' 'right_border_buf_0_18' <Predicate = (!brmerge)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%right_border_buf_0_19 = load i8* %right_border_buf_0_16"   --->   Operation 179 'load' 'right_border_buf_0_19' <Predicate = (!brmerge)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 180 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 181 'specregionbegin' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:446->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 182 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 183 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_0_0)   --->   "%tmp_46 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_17, i8 undef, i8 undef, i2 %tmp_100)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 184 'mux' 'tmp_46' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (1.78ns) (out node of the LUT)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_46" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 185 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 1.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 186 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 186 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_1_0)   --->   "%tmp_47 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_18, i8 undef, i8 undef, i2 %tmp_100)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 187 'mux' 'tmp_47' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (1.78ns) (out node of the LUT)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_47" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 188 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 1.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 189 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 189 'load' 'k_buf_0_val_5_load' <Predicate = (brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_2_0)   --->   "%tmp_48 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_19, i8 undef, i8 undef, i2 %tmp_100)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 190 'mux' 'tmp_48' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (1.78ns) (out node of the LUT)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_48" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 191 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 1.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (3.90ns)   --->   "%tmp_101 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 192 'read' 'tmp_101' <Predicate = (or_cond_i426_i_i & !icmp)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 193 [1/1] (3.25ns)   --->   "store i8 %tmp_101, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 193 'store' <Predicate = (or_cond_i426_i_i & !icmp & tmp_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 194 [1/1] (3.25ns)   --->   "store i8 %tmp_101, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 194 'store' <Predicate = (or_cond_i426_i_i & !icmp & tmp_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.i.0.1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 195 'br' <Predicate = (or_cond_i426_i_i & !icmp & tmp_32)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (3.25ns)   --->   "store i8 %tmp_101, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 196 'store' <Predicate = (or_cond_i426_i_i & !icmp & tmp_236_0_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.i.0.2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 197 'br' <Predicate = (or_cond_i426_i_i & !icmp & tmp_236_0_2)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 198 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 199 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 199 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 200 [1/1] (3.90ns)   --->   "%tmp_102 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 200 'read' 'tmp_102' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 201 [1/1] (3.25ns)   --->   "store i8 %tmp_102, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 201 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_16" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 202 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_15" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 203 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 204 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "br label %._crit_edge407.i.i.0_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 205 'br' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (1.78ns)   --->   "%tmp_49 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_94)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 206 'mux' 'tmp_49' <Predicate = (tmp_34)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_20 = select i1 %tmp_34, i8 %tmp_49, i8 %col_buf_0_val_0_0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 207 'select' 'src_kernel_win_0_va_20' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (1.78ns)   --->   "%tmp_50 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_95)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 208 'mux' 'tmp_50' <Predicate = (tmp_34)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_21 = select i1 %tmp_34, i8 %tmp_50, i8 %col_buf_0_val_1_0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 209 'select' 'src_kernel_win_0_va_21' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (1.78ns)   --->   "%tmp_51 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_96)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 210 'mux' 'tmp_51' <Predicate = (tmp_34)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_22 = select i1 %tmp_34, i8 %tmp_51, i8 %col_buf_0_val_2_0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 211 'select' 'src_kernel_win_0_va_22' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_18" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 212 'load' 'src_kernel_win_0_va_27' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_19" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 213 'load' 'src_kernel_win_0_va_28' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (1.47ns)   --->   "%tmp_282_0_0_1 = icmp ult i8 %src_kernel_win_0_va_27, %src_kernel_win_0_va_28" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 214 'icmp' 'tmp_282_0_0_1' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_s = select i1 %tmp_282_0_0_1, i8 %src_kernel_win_0_va_27, i8 %src_kernel_win_0_va_28" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 215 'select' 'temp_0_i_i_i_059_i_s' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (1.47ns)   --->   "%tmp_282_0_0_2 = icmp ult i8 %src_kernel_win_0_va_22, %temp_0_i_i_i_059_i_s" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 216 'icmp' 'tmp_282_0_0_2' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%right_border_buf_1_17 = load i8* %right_border_buf_1_s"   --->   Operation 217 'load' 'right_border_buf_1_17' <Predicate = (!brmerge)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%right_border_buf_1_18 = load i8* %right_border_buf_1_15"   --->   Operation 218 'load' 'right_border_buf_1_18' <Predicate = (!brmerge)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%right_border_buf_1_19 = load i8* %right_border_buf_1_16"   --->   Operation 219 'load' 'right_border_buf_1_19' <Predicate = (!brmerge)> <Delay = 0.00>
ST_6 : Operation 220 [1/2] (3.25ns)   --->   "%k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 220 'load' 'k_buf_1_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node col_buf_1_val_0_0)   --->   "%tmp_52 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_19, i8 undef, i8 undef, i2 %tmp_100)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 221 'mux' 'tmp_52' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (1.78ns) (out node of the LUT)   --->   "%col_buf_1_val_0_0 = select i1 %brmerge, i8 %k_buf_1_val_3_load, i8 %tmp_52" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 222 'select' 'col_buf_1_val_0_0' <Predicate = true> <Delay = 1.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 223 [1/2] (3.25ns)   --->   "%k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 223 'load' 'k_buf_1_val_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node col_buf_1_val_1_0)   --->   "%tmp_53 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_18, i8 undef, i8 undef, i2 %tmp_100)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 224 'mux' 'tmp_53' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (1.78ns) (out node of the LUT)   --->   "%col_buf_1_val_1_0 = select i1 %brmerge, i8 %k_buf_1_val_4_load, i8 %tmp_53" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 225 'select' 'col_buf_1_val_1_0' <Predicate = true> <Delay = 1.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 226 [1/2] (3.25ns)   --->   "%k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 226 'load' 'k_buf_1_val_5_load' <Predicate = (brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node col_buf_1_val_2_0)   --->   "%tmp_54 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_17, i8 undef, i8 undef, i2 %tmp_100)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 227 'mux' 'tmp_54' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (1.78ns) (out node of the LUT)   --->   "%col_buf_1_val_2_0 = select i1 %brmerge, i8 %k_buf_1_val_5_load, i8 %tmp_54" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 228 'select' 'col_buf_1_val_2_0' <Predicate = true> <Delay = 1.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (3.90ns)   --->   "%tmp_103 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 229 'read' 'tmp_103' <Predicate = (or_cond_i426_i_i & !icmp)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 230 [1/1] (3.25ns)   --->   "store i8 %tmp_103, i8* %k_buf_1_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 230 'store' <Predicate = (or_cond_i426_i_i & !icmp & tmp_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 231 [1/1] (3.25ns)   --->   "store i8 %tmp_103, i8* %k_buf_1_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 231 'store' <Predicate = (or_cond_i426_i_i & !icmp & tmp_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.i.1.1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 232 'br' <Predicate = (or_cond_i426_i_i & !icmp & tmp_32)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (3.25ns)   --->   "store i8 %tmp_103, i8* %k_buf_1_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 233 'store' <Predicate = (or_cond_i426_i_i & !icmp & tmp_236_0_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.i.1.2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 234 'br' <Predicate = (or_cond_i426_i_i & !icmp & tmp_236_0_2)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (3.25ns)   --->   "store i8 %k_buf_1_val_4_load, i8* %k_buf_1_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 235 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 236 [1/1] (3.25ns)   --->   "store i8 %k_buf_1_val_3_load, i8* %k_buf_1_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 236 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 237 [1/1] (3.90ns)   --->   "%tmp_104 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 237 'read' 'tmp_104' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 238 [1/1] (3.25ns)   --->   "store i8 %tmp_104, i8* %k_buf_1_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 238 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_0_0, i8* %right_border_buf_1_16" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 239 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_1_0, i8* %right_border_buf_1_15" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 240 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_2_0, i8* %right_border_buf_1_s" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 241 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "br label %._crit_edge407.i.i.1_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 242 'br' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (1.78ns)   --->   "%tmp_55 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %tmp_94)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 243 'mux' 'tmp_55' <Predicate = (tmp_34)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (1.04ns)   --->   "%src_kernel_win_1_va_20 = select i1 %tmp_34, i8 %tmp_55, i8 %col_buf_1_val_0_0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 244 'select' 'src_kernel_win_1_va_20' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (1.78ns)   --->   "%tmp_56 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %tmp_95)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 245 'mux' 'tmp_56' <Predicate = (tmp_34)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (1.04ns)   --->   "%src_kernel_win_1_va_21 = select i1 %tmp_34, i8 %tmp_56, i8 %col_buf_1_val_1_0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 246 'select' 'src_kernel_win_1_va_21' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (1.78ns)   --->   "%tmp_57 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %tmp_96)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 247 'mux' 'tmp_57' <Predicate = (tmp_34)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (1.04ns)   --->   "%src_kernel_win_1_va_22 = select i1 %tmp_34, i8 %tmp_57, i8 %col_buf_1_val_2_0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 248 'select' 'src_kernel_win_1_va_22' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_27 = load i8* %src_kernel_win_1_va_18" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 249 'load' 'src_kernel_win_1_va_27' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_28 = load i8* %src_kernel_win_1_va_19" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 250 'load' 'src_kernel_win_1_va_28' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (1.47ns)   --->   "%tmp_282_1_0_1 = icmp ult i8 %src_kernel_win_1_va_27, %src_kernel_win_1_va_28" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 251 'icmp' 'tmp_282_1_0_1' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_7 = select i1 %tmp_282_1_0_1, i8 %src_kernel_win_1_va_27, i8 %src_kernel_win_1_va_28" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 252 'select' 'temp_0_i_i_i_059_i_7' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (1.47ns)   --->   "%tmp_282_1_0_2 = icmp ult i8 %src_kernel_win_1_va_22, %temp_0_i_i_i_059_i_7" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 253 'icmp' 'tmp_282_1_0_2' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%right_border_buf_2_14 = load i8* %right_border_buf_2_s"   --->   Operation 254 'load' 'right_border_buf_2_14' <Predicate = (!brmerge)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%right_border_buf_2_15 = load i8* %right_border_buf_2_12"   --->   Operation 255 'load' 'right_border_buf_2_15' <Predicate = (!brmerge)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%right_border_buf_2_16 = load i8* %right_border_buf_2_13"   --->   Operation 256 'load' 'right_border_buf_2_16' <Predicate = (!brmerge)> <Delay = 0.00>
ST_6 : Operation 257 [1/2] (3.25ns)   --->   "%k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 257 'load' 'k_buf_2_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node col_buf_2_val_0_0)   --->   "%tmp_58 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_16, i8 undef, i8 undef, i2 %tmp_100)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 258 'mux' 'tmp_58' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [1/1] (1.78ns) (out node of the LUT)   --->   "%col_buf_2_val_0_0 = select i1 %brmerge, i8 %k_buf_2_val_3_load, i8 %tmp_58" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 259 'select' 'col_buf_2_val_0_0' <Predicate = true> <Delay = 1.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 260 [1/2] (3.25ns)   --->   "%k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 260 'load' 'k_buf_2_val_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node col_buf_2_val_1_0)   --->   "%tmp_59 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_15, i8 undef, i8 undef, i2 %tmp_100)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 261 'mux' 'tmp_59' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (1.78ns) (out node of the LUT)   --->   "%col_buf_2_val_1_0 = select i1 %brmerge, i8 %k_buf_2_val_4_load, i8 %tmp_59" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 262 'select' 'col_buf_2_val_1_0' <Predicate = true> <Delay = 1.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 263 [1/2] (3.25ns)   --->   "%k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 263 'load' 'k_buf_2_val_5_load' <Predicate = (brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node col_buf_2_val_2_0)   --->   "%tmp_60 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_14, i8 undef, i8 undef, i2 %tmp_100)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 264 'mux' 'tmp_60' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (1.78ns) (out node of the LUT)   --->   "%col_buf_2_val_2_0 = select i1 %brmerge, i8 %k_buf_2_val_5_load, i8 %tmp_60" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 265 'select' 'col_buf_2_val_2_0' <Predicate = true> <Delay = 1.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (3.90ns)   --->   "%tmp_105 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 266 'read' 'tmp_105' <Predicate = (or_cond_i426_i_i & !icmp)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 267 [1/1] (3.25ns)   --->   "store i8 %tmp_105, i8* %k_buf_2_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 267 'store' <Predicate = (or_cond_i426_i_i & !icmp & tmp_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 268 [1/1] (3.25ns)   --->   "store i8 %tmp_105, i8* %k_buf_2_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 268 'store' <Predicate = (or_cond_i426_i_i & !icmp & tmp_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.i.2.1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 269 'br' <Predicate = (or_cond_i426_i_i & !icmp & tmp_32)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (3.25ns)   --->   "store i8 %tmp_105, i8* %k_buf_2_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 270 'store' <Predicate = (or_cond_i426_i_i & !icmp & tmp_236_0_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.i.2.2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 271 'br' <Predicate = (or_cond_i426_i_i & !icmp & tmp_236_0_2)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (3.25ns)   --->   "store i8 %k_buf_2_val_4_load, i8* %k_buf_2_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 272 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 273 [1/1] (3.25ns)   --->   "store i8 %k_buf_2_val_3_load, i8* %k_buf_2_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 273 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 274 [1/1] (3.90ns)   --->   "%tmp_106 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 274 'read' 'tmp_106' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 275 [1/1] (3.25ns)   --->   "store i8 %tmp_106, i8* %k_buf_2_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 275 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_0_0, i8* %right_border_buf_2_13" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 276 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_1_0, i8* %right_border_buf_2_12" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 277 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_2_0, i8* %right_border_buf_2_s" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 278 'store' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "br label %._crit_edge407.i.i.2_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 279 'br' <Predicate = (or_cond_i426_i_i & icmp & tmp_30)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (1.78ns)   --->   "%tmp_61 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %tmp_94)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 280 'mux' 'tmp_61' <Predicate = (tmp_34)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [1/1] (1.04ns)   --->   "%src_kernel_win_2_va_23 = select i1 %tmp_34, i8 %tmp_61, i8 %col_buf_2_val_0_0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 281 'select' 'src_kernel_win_2_va_23' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 282 [1/1] (1.78ns)   --->   "%tmp_62 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %tmp_95)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 282 'mux' 'tmp_62' <Predicate = (tmp_34)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/1] (1.04ns)   --->   "%src_kernel_win_2_va_24 = select i1 %tmp_34, i8 %tmp_62, i8 %col_buf_2_val_1_0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 283 'select' 'src_kernel_win_2_va_24' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 284 [1/1] (1.78ns)   --->   "%tmp_63 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %tmp_96)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 284 'mux' 'tmp_63' <Predicate = (tmp_34)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (1.04ns)   --->   "%src_kernel_win_2_va_25 = select i1 %tmp_34, i8 %tmp_63, i8 %col_buf_2_val_2_0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 285 'select' 'src_kernel_win_2_va_25' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_30 = load i8* %src_kernel_win_2_va_18" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 286 'load' 'src_kernel_win_2_va_30' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_31 = load i8* %src_kernel_win_2_va_19" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 287 'load' 'src_kernel_win_2_va_31' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (1.47ns)   --->   "%tmp_282_2_0_1 = icmp ult i8 %src_kernel_win_2_va_30, %src_kernel_win_2_va_31" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 288 'icmp' 'tmp_282_2_0_1' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_13 = select i1 %tmp_282_2_0_1, i8 %src_kernel_win_2_va_30, i8 %src_kernel_win_2_va_31" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 289 'select' 'temp_0_i_i_i_059_i_13' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (1.47ns)   --->   "%tmp_282_2_0_2 = icmp ult i8 %src_kernel_win_2_va_25, %temp_0_i_i_i_059_i_13" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 290 'icmp' 'tmp_282_2_0_2' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va_18" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 291 'load' 'src_kernel_win_0_va_31' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_31 = load i8* %src_kernel_win_1_va_18" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 292 'load' 'src_kernel_win_1_va_31' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_22 = load i8* %src_kernel_win_2_va_18" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 293 'load' 'src_kernel_win_2_va_22' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_22, i8* %src_kernel_win_2_va_19" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 294 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_25, i8* %src_kernel_win_2_va_18" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 295 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_31, i8* %src_kernel_win_1_va_19" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 296 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_22, i8* %src_kernel_win_1_va_18" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 297 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_31, i8* %src_kernel_win_0_va_19" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 298 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_22, i8* %src_kernel_win_0_va_18" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 299 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.58>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_25 = load i8* %src_kernel_win_0_va_16" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 300 'load' 'src_kernel_win_0_va_25' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va_17" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 301 'load' 'src_kernel_win_0_va_26' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_1 = select i1 %tmp_282_0_0_2, i8 %src_kernel_win_0_va_22, i8 %temp_0_i_i_i_059_i_s" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 302 'select' 'temp_0_i_i_i_059_i_1' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (1.47ns)   --->   "%tmp_282_0_1 = icmp ult i8 %src_kernel_win_0_va_26, %temp_0_i_i_i_059_i_1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 303 'icmp' 'tmp_282_0_1' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 304 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_2 = select i1 %tmp_282_0_1, i8 %src_kernel_win_0_va_26, i8 %temp_0_i_i_i_059_i_1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 304 'select' 'temp_0_i_i_i_059_i_2' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 305 [1/1] (1.47ns)   --->   "%tmp_282_0_1_1 = icmp ult i8 %src_kernel_win_0_va_25, %temp_0_i_i_i_059_i_2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 305 'icmp' 'tmp_282_0_1_1' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 306 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_3 = select i1 %tmp_282_0_1_1, i8 %src_kernel_win_0_va_25, i8 %temp_0_i_i_i_059_i_2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 306 'select' 'temp_0_i_i_i_059_i_3' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (1.47ns)   --->   "%tmp_282_0_1_2 = icmp ult i8 %src_kernel_win_0_va_21, %temp_0_i_i_i_059_i_3" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 307 'icmp' 'tmp_282_0_1_2' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_4 = select i1 %tmp_282_0_1_2, i8 %src_kernel_win_0_va_21, i8 %temp_0_i_i_i_059_i_3" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 308 'select' 'temp_0_i_i_i_059_i_4' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_25 = load i8* %src_kernel_win_1_va_16" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 309 'load' 'src_kernel_win_1_va_25' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_26 = load i8* %src_kernel_win_1_va_17" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 310 'load' 'src_kernel_win_1_va_26' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_8 = select i1 %tmp_282_1_0_2, i8 %src_kernel_win_1_va_22, i8 %temp_0_i_i_i_059_i_7" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 311 'select' 'temp_0_i_i_i_059_i_8' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 312 [1/1] (1.47ns)   --->   "%tmp_282_1_1 = icmp ult i8 %src_kernel_win_1_va_26, %temp_0_i_i_i_059_i_8" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 312 'icmp' 'tmp_282_1_1' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_9 = select i1 %tmp_282_1_1, i8 %src_kernel_win_1_va_26, i8 %temp_0_i_i_i_059_i_8" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 313 'select' 'temp_0_i_i_i_059_i_9' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 314 [1/1] (1.47ns)   --->   "%tmp_282_1_1_1 = icmp ult i8 %src_kernel_win_1_va_25, %temp_0_i_i_i_059_i_9" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 314 'icmp' 'tmp_282_1_1_1' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_20 = select i1 %tmp_282_1_1_1, i8 %src_kernel_win_1_va_25, i8 %temp_0_i_i_i_059_i_9" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 315 'select' 'temp_0_i_i_i_059_i_20' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 316 [1/1] (1.47ns)   --->   "%tmp_282_1_1_2 = icmp ult i8 %src_kernel_win_1_va_21, %temp_0_i_i_i_059_i_20" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 316 'icmp' 'tmp_282_1_1_2' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_10 = select i1 %tmp_282_1_1_2, i8 %src_kernel_win_1_va_21, i8 %temp_0_i_i_i_059_i_20" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 317 'select' 'temp_0_i_i_i_059_i_10' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_28 = load i8* %src_kernel_win_2_va_16" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 318 'load' 'src_kernel_win_2_va_28' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_29 = load i8* %src_kernel_win_2_va_17" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 319 'load' 'src_kernel_win_2_va_29' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_14 = select i1 %tmp_282_2_0_2, i8 %src_kernel_win_2_va_25, i8 %temp_0_i_i_i_059_i_13" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 320 'select' 'temp_0_i_i_i_059_i_14' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (1.47ns)   --->   "%tmp_282_2_1 = icmp ult i8 %src_kernel_win_2_va_29, %temp_0_i_i_i_059_i_14" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 321 'icmp' 'tmp_282_2_1' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_15 = select i1 %tmp_282_2_1, i8 %src_kernel_win_2_va_29, i8 %temp_0_i_i_i_059_i_14" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 322 'select' 'temp_0_i_i_i_059_i_15' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 323 [1/1] (1.47ns)   --->   "%tmp_282_2_1_1 = icmp ult i8 %src_kernel_win_2_va_28, %temp_0_i_i_i_059_i_15" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 323 'icmp' 'tmp_282_2_1_1' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 324 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_16 = select i1 %tmp_282_2_1_1, i8 %src_kernel_win_2_va_28, i8 %temp_0_i_i_i_059_i_15" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 324 'select' 'temp_0_i_i_i_059_i_16' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 325 [1/1] (1.47ns)   --->   "%tmp_282_2_1_2 = icmp ult i8 %src_kernel_win_2_va_24, %temp_0_i_i_i_059_i_16" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 325 'icmp' 'tmp_282_2_1_2' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 326 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_17 = select i1 %tmp_282_2_1_2, i8 %src_kernel_win_2_va_24, i8 %temp_0_i_i_i_059_i_16" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 326 'select' 'temp_0_i_i_i_059_i_17' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_16" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 327 'load' 'src_kernel_win_0_va_30' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_30 = load i8* %src_kernel_win_1_va_16" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 328 'load' 'src_kernel_win_1_va_30' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_21 = load i8* %src_kernel_win_2_va_16" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 329 'load' 'src_kernel_win_2_va_21' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_7 : Operation 330 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_21, i8* %src_kernel_win_2_va_17" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 330 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_24, i8* %src_kernel_win_2_va_16" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 331 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_30, i8* %src_kernel_win_1_va_17" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 332 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_21, i8* %src_kernel_win_1_va_16" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 333 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_30, i8* %src_kernel_win_0_va_17" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 334 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_21, i8* %src_kernel_win_0_va_16" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 335 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.54>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_23 = load i8* %src_kernel_win_0_va" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 336 'load' 'src_kernel_win_0_va_23' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_24 = load i8* %src_kernel_win_0_va_15" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 337 'load' 'src_kernel_win_0_va_24' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (1.47ns)   --->   "%tmp_282_0_2 = icmp ult i8 %src_kernel_win_0_va_24, %temp_0_i_i_i_059_i_4" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 338 'icmp' 'tmp_282_0_2' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 339 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_5 = select i1 %tmp_282_0_2, i8 %src_kernel_win_0_va_24, i8 %temp_0_i_i_i_059_i_4" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 339 'select' 'temp_0_i_i_i_059_i_5' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 340 [1/1] (1.47ns)   --->   "%tmp_282_0_2_1 = icmp ult i8 %src_kernel_win_0_va_23, %temp_0_i_i_i_059_i_5" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 340 'icmp' 'tmp_282_0_2_1' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 341 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_6 = select i1 %tmp_282_0_2_1, i8 %src_kernel_win_0_va_23, i8 %temp_0_i_i_i_059_i_5" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 341 'select' 'temp_0_i_i_i_059_i_6' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 342 [1/1] (1.47ns)   --->   "%tmp_282_0_2_2 = icmp ult i8 %src_kernel_win_0_va_20, %temp_0_i_i_i_059_i_6" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 342 'icmp' 'tmp_282_0_2_2' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 343 [1/1] (1.04ns)   --->   "%tmp = select i1 %tmp_282_0_2_2, i8 %src_kernel_win_0_va_20, i8 %temp_0_i_i_i_059_i_6" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 343 'select' 'tmp' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_23 = load i8* %src_kernel_win_1_va" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 344 'load' 'src_kernel_win_1_va_23' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_24 = load i8* %src_kernel_win_1_va_15" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 345 'load' 'src_kernel_win_1_va_24' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (1.47ns)   --->   "%tmp_282_1_2 = icmp ult i8 %src_kernel_win_1_va_24, %temp_0_i_i_i_059_i_10" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 346 'icmp' 'tmp_282_1_2' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 347 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_11 = select i1 %tmp_282_1_2, i8 %src_kernel_win_1_va_24, i8 %temp_0_i_i_i_059_i_10" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 347 'select' 'temp_0_i_i_i_059_i_11' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 348 [1/1] (1.47ns)   --->   "%tmp_282_1_2_1 = icmp ult i8 %src_kernel_win_1_va_23, %temp_0_i_i_i_059_i_11" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 348 'icmp' 'tmp_282_1_2_1' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 349 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_12 = select i1 %tmp_282_1_2_1, i8 %src_kernel_win_1_va_23, i8 %temp_0_i_i_i_059_i_11" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 349 'select' 'temp_0_i_i_i_059_i_12' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 350 [1/1] (1.47ns)   --->   "%tmp_282_1_2_2 = icmp ult i8 %src_kernel_win_1_va_20, %temp_0_i_i_i_059_i_12" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 350 'icmp' 'tmp_282_1_2_2' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 351 [1/1] (1.04ns)   --->   "%tmp_44 = select i1 %tmp_282_1_2_2, i8 %src_kernel_win_1_va_20, i8 %temp_0_i_i_i_059_i_12" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 351 'select' 'tmp_44' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 352 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_26 = load i8* %src_kernel_win_2_va" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 352 'load' 'src_kernel_win_2_va_26' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_27 = load i8* %src_kernel_win_2_va_15" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 353 'load' 'src_kernel_win_2_va_27' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_8 : Operation 354 [1/1] (1.47ns)   --->   "%tmp_282_2_2 = icmp ult i8 %src_kernel_win_2_va_27, %temp_0_i_i_i_059_i_17" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 354 'icmp' 'tmp_282_2_2' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 355 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_18 = select i1 %tmp_282_2_2, i8 %src_kernel_win_2_va_27, i8 %temp_0_i_i_i_059_i_17" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 355 'select' 'temp_0_i_i_i_059_i_18' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 356 [1/1] (1.47ns)   --->   "%tmp_282_2_2_1 = icmp ult i8 %src_kernel_win_2_va_26, %temp_0_i_i_i_059_i_18" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 356 'icmp' 'tmp_282_2_2_1' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 357 [1/1] (1.04ns)   --->   "%temp_0_i_i_i_059_i_19 = select i1 %tmp_282_2_2_1, i8 %src_kernel_win_2_va_26, i8 %temp_0_i_i_i_059_i_18" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 357 'select' 'temp_0_i_i_i_059_i_19' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 358 [1/1] (1.47ns)   --->   "%tmp_282_2_2_2 = icmp ult i8 %src_kernel_win_2_va_23, %temp_0_i_i_i_059_i_19" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 358 'icmp' 'tmp_282_2_2_2' <Predicate = (or_cond_i_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 359 [1/1] (1.04ns)   --->   "%tmp_45 = select i1 %tmp_282_2_2_2, i8 %src_kernel_win_2_va_23, i8 %temp_0_i_i_i_059_i_19" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:160->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 359 'select' 'tmp_45' <Predicate = (or_cond_i_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 360 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 360 'load' 'src_kernel_win_0_va_29' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_8 : Operation 361 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_29 = load i8* %src_kernel_win_1_va" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 361 'load' 'src_kernel_win_1_va_29' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_20 = load i8* %src_kernel_win_2_va" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 362 'load' 'src_kernel_win_2_va_20' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_8 : Operation 363 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_39)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 363 'specregionend' 'empty' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_8 : Operation 364 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_20, i8* %src_kernel_win_2_va_15" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 364 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_23, i8* %src_kernel_win_2_va" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 365 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_8 : Operation 366 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_29, i8* %src_kernel_win_1_va_15" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 366 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_8 : Operation 367 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_20, i8* %src_kernel_win_1_va" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 367 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_29, i8* %src_kernel_win_0_va_15" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 368 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_8 : Operation 369 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_20, i8* %src_kernel_win_0_va" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 369 'store' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>
ST_8 : Operation 370 [1/1] (0.00ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 370 'br' <Predicate = (!exitcond389_i_i)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.90>
ST_9 : Operation 371 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %tmp)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 371 'write' <Predicate = (or_cond_i_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "br label %._crit_edge414.i.i.0_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 372 'br' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %tmp_44)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 373 'write' <Predicate = (or_cond_i_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "br label %._crit_edge414.i.i.1_ifconv" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 374 'br' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %tmp_45)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 375 'write' <Predicate = (or_cond_i_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "br label %._crit_edge414.i.i.2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 376 'br' <Predicate = (or_cond_i_i)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_s)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:517->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 377 'specregionend' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1227]   --->   Operation 378 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_src_cols_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11            (specifcore       ) [ 00000000000]
StgValue_12            (specifcore       ) [ 00000000000]
StgValue_13            (specinterface    ) [ 00000000000]
StgValue_14            (specinterface    ) [ 00000000000]
StgValue_15            (specinterface    ) [ 00000000000]
StgValue_16            (specinterface    ) [ 00000000000]
StgValue_17            (specinterface    ) [ 00000000000]
StgValue_18            (specinterface    ) [ 00000000000]
StgValue_19            (specinterface    ) [ 00000000000]
StgValue_20            (specinterface    ) [ 00000000000]
p_src_cols_V_read      (read             ) [ 00111111111]
p_src_rows_V_read      (read             ) [ 00111111111]
k_buf_0_val_3          (alloca           ) [ 00111111111]
k_buf_0_val_4          (alloca           ) [ 00111111111]
k_buf_0_val_5          (alloca           ) [ 00111111111]
k_buf_1_val_3          (alloca           ) [ 00111111111]
k_buf_1_val_4          (alloca           ) [ 00111111111]
k_buf_1_val_5          (alloca           ) [ 00111111111]
k_buf_2_val_3          (alloca           ) [ 00111111111]
k_buf_2_val_4          (alloca           ) [ 00111111111]
k_buf_2_val_5          (alloca           ) [ 00111111111]
StgValue_32            (br               ) [ 01100000000]
tmp_17                 (phi              ) [ 00100000000]
tmp_18                 (add              ) [ 01100000000]
rbegin_i_i_i           (specregionbegin  ) [ 00000000000]
rend_i_i_i             (specregionend    ) [ 00000000000]
tmp_19                 (icmp             ) [ 00100000000]
StgValue_38            (speclooptripcount) [ 00000000000]
StgValue_39            (br               ) [ 01100000000]
src_kernel_win_0_va    (alloca           ) [ 00011111111]
src_kernel_win_0_va_15 (alloca           ) [ 00011111111]
src_kernel_win_0_va_16 (alloca           ) [ 00011111111]
src_kernel_win_0_va_17 (alloca           ) [ 00011111111]
src_kernel_win_0_va_18 (alloca           ) [ 00011111111]
src_kernel_win_0_va_19 (alloca           ) [ 00011111111]
src_kernel_win_1_va    (alloca           ) [ 00011111111]
src_kernel_win_1_va_15 (alloca           ) [ 00011111111]
src_kernel_win_1_va_16 (alloca           ) [ 00011111111]
src_kernel_win_1_va_17 (alloca           ) [ 00011111111]
src_kernel_win_1_va_18 (alloca           ) [ 00011111111]
src_kernel_win_1_va_19 (alloca           ) [ 00011111111]
src_kernel_win_2_va    (alloca           ) [ 00011111111]
src_kernel_win_2_va_15 (alloca           ) [ 00011111111]
src_kernel_win_2_va_16 (alloca           ) [ 00011111111]
src_kernel_win_2_va_17 (alloca           ) [ 00011111111]
src_kernel_win_2_va_18 (alloca           ) [ 00011111111]
src_kernel_win_2_va_19 (alloca           ) [ 00011111111]
right_border_buf_0_s   (alloca           ) [ 00011111111]
right_border_buf_2_s   (alloca           ) [ 00011111111]
right_border_buf_2_12  (alloca           ) [ 00011111111]
right_border_buf_0_15  (alloca           ) [ 00011111111]
right_border_buf_2_13  (alloca           ) [ 00011111111]
right_border_buf_1_s   (alloca           ) [ 00011111111]
right_border_buf_0_16  (alloca           ) [ 00011111111]
right_border_buf_1_15  (alloca           ) [ 00011111111]
right_border_buf_1_16  (alloca           ) [ 00011111111]
tmp_27                 (add              ) [ 00011111111]
tmp_28                 (add              ) [ 00011111111]
tmp_29                 (add              ) [ 00011111111]
p_neg394_i_i           (add              ) [ 00011111111]
StgValue_71            (br               ) [ 00111111111]
t_V                    (phi              ) [ 00010000000]
exitcond390_i_i        (icmp             ) [ 00011111111]
StgValue_74            (speclooptripcount) [ 00000000000]
i_V                    (add              ) [ 00111111111]
StgValue_76            (br               ) [ 00000000000]
StgValue_77            (specloopname     ) [ 00000000000]
tmp_s                  (specregionbegin  ) [ 00001111111]
tmp_30                 (icmp             ) [ 00001111110]
tmp_205_not            (xor              ) [ 00001111110]
tmp_87                 (partselect       ) [ 00000000000]
icmp                   (icmp             ) [ 00001111110]
tmp_32                 (icmp             ) [ 00001111110]
tmp_236_0_2            (icmp             ) [ 00001111110]
tmp_34                 (icmp             ) [ 00001111110]
tmp_35                 (add              ) [ 00000000000]
tmp_88                 (bitselect        ) [ 00000000000]
rev                    (xor              ) [ 00000000000]
tmp_37                 (icmp             ) [ 00000000000]
or_cond_i_i_i          (and              ) [ 00000000000]
tmp_89                 (bitselect        ) [ 00000000000]
p_assign_s             (select           ) [ 00000000000]
p_assign_12_0_1        (add              ) [ 00000000000]
tmp_90                 (bitselect        ) [ 00000000000]
rev4                   (xor              ) [ 00000000000]
tmp_263_0_1            (icmp             ) [ 00000000000]
or_cond_i_i_i_0_1      (and              ) [ 00000000000]
tmp_91                 (bitselect        ) [ 00000000000]
p_assign_13_0_1        (select           ) [ 00000000000]
p_assign_12_0_2        (add              ) [ 00000000000]
tmp_92                 (bitselect        ) [ 00000000000]
rev5                   (xor              ) [ 00000000000]
tmp_263_0_2            (icmp             ) [ 00000000000]
or_cond_i_i_i_0_2      (and              ) [ 00000000000]
tmp_93                 (bitselect        ) [ 00000000000]
p_assign_13_0_2        (select           ) [ 00000000000]
y_2                    (select           ) [ 00000000000]
row_assign_s           (sub              ) [ 00000000000]
tmp_94                 (trunc            ) [ 00001111110]
y_2_0_1                (select           ) [ 00000000000]
row_assign_14_0_1      (sub              ) [ 00000000000]
tmp_95                 (trunc            ) [ 00001111110]
y_2_0_2                (select           ) [ 00000000000]
row_assign_14_0_2      (sub              ) [ 00000000000]
tmp_96                 (trunc            ) [ 00001111110]
StgValue_116           (br               ) [ 00011111111]
StgValue_117           (ret              ) [ 00000000000]
t_V_5                  (phi              ) [ 00001000010]
exitcond389_i_i        (icmp             ) [ 00011111111]
StgValue_120           (speclooptripcount) [ 00000000000]
j_V                    (add              ) [ 00011111111]
StgValue_122           (br               ) [ 00000000000]
tmp_97                 (partselect       ) [ 00000000000]
icmp2                  (icmp             ) [ 00000000000]
ImagLoc_x              (add              ) [ 00000000000]
tmp_98                 (bitselect        ) [ 00000000000]
rev6                   (xor              ) [ 00000000000]
tmp_41                 (icmp             ) [ 00000000000]
or_cond_i426_i_i       (and              ) [ 00011111111]
tmp_99                 (bitselect        ) [ 00000000000]
p_assign_9             (select           ) [ 00000000000]
x                      (select           ) [ 00001100000]
col_assign_5           (sub              ) [ 00000000000]
brmerge                (or               ) [ 00001110000]
tmp_100                (trunc            ) [ 00001110000]
StgValue_136           (br               ) [ 00000000000]
StgValue_137           (br               ) [ 00000000000]
StgValue_138           (br               ) [ 00000000000]
StgValue_139           (br               ) [ 00000000000]
StgValue_140           (br               ) [ 00000000000]
StgValue_141           (br               ) [ 00000000000]
or_cond_i_i            (and              ) [ 00001111110]
StgValue_143           (br               ) [ 00000000000]
StgValue_144           (br               ) [ 00000000000]
StgValue_145           (br               ) [ 00000000000]
StgValue_146           (br               ) [ 00000000000]
StgValue_147           (br               ) [ 00000000000]
StgValue_148           (br               ) [ 00000000000]
StgValue_149           (br               ) [ 00000000000]
StgValue_150           (br               ) [ 00000000000]
StgValue_151           (br               ) [ 00000000000]
StgValue_152           (br               ) [ 00000000000]
StgValue_153           (br               ) [ 00000000000]
StgValue_154           (br               ) [ 00000000000]
StgValue_155           (br               ) [ 00000000000]
StgValue_156           (br               ) [ 00000000000]
StgValue_157           (br               ) [ 00000000000]
tmp_43                 (zext             ) [ 00000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 00001010000]
k_buf_0_val_4_addr     (getelementptr    ) [ 00001010000]
k_buf_0_val_5_addr     (getelementptr    ) [ 00001010000]
k_buf_1_val_3_addr     (getelementptr    ) [ 00001010000]
k_buf_1_val_4_addr     (getelementptr    ) [ 00001010000]
k_buf_1_val_5_addr     (getelementptr    ) [ 00001010000]
k_buf_2_val_3_addr     (getelementptr    ) [ 00001010000]
k_buf_2_val_4_addr     (getelementptr    ) [ 00001010000]
k_buf_2_val_5_addr     (getelementptr    ) [ 00001010000]
right_border_buf_0_17  (load             ) [ 00000000000]
right_border_buf_0_18  (load             ) [ 00000000000]
right_border_buf_0_19  (load             ) [ 00000000000]
StgValue_180           (specloopname     ) [ 00000000000]
tmp_39                 (specregionbegin  ) [ 00001001100]
StgValue_182           (specpipeline     ) [ 00000000000]
k_buf_0_val_3_load     (load             ) [ 00000000000]
tmp_46                 (mux              ) [ 00000000000]
col_buf_0_val_0_0      (select           ) [ 00000000000]
k_buf_0_val_4_load     (load             ) [ 00000000000]
tmp_47                 (mux              ) [ 00000000000]
col_buf_0_val_1_0      (select           ) [ 00000000000]
k_buf_0_val_5_load     (load             ) [ 00000000000]
tmp_48                 (mux              ) [ 00000000000]
col_buf_0_val_2_0      (select           ) [ 00000000000]
tmp_101                (read             ) [ 00000000000]
StgValue_193           (store            ) [ 00000000000]
StgValue_194           (store            ) [ 00000000000]
StgValue_195           (br               ) [ 00000000000]
StgValue_196           (store            ) [ 00000000000]
StgValue_197           (br               ) [ 00000000000]
StgValue_198           (store            ) [ 00000000000]
StgValue_199           (store            ) [ 00000000000]
tmp_102                (read             ) [ 00000000000]
StgValue_201           (store            ) [ 00000000000]
StgValue_202           (store            ) [ 00000000000]
StgValue_203           (store            ) [ 00000000000]
StgValue_204           (store            ) [ 00000000000]
StgValue_205           (br               ) [ 00000000000]
tmp_49                 (mux              ) [ 00000000000]
src_kernel_win_0_va_20 (select           ) [ 00001001100]
tmp_50                 (mux              ) [ 00000000000]
src_kernel_win_0_va_21 (select           ) [ 00001001000]
tmp_51                 (mux              ) [ 00000000000]
src_kernel_win_0_va_22 (select           ) [ 00001001000]
src_kernel_win_0_va_27 (load             ) [ 00000000000]
src_kernel_win_0_va_28 (load             ) [ 00000000000]
tmp_282_0_0_1          (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_s   (select           ) [ 00001001000]
tmp_282_0_0_2          (icmp             ) [ 00001001000]
right_border_buf_1_17  (load             ) [ 00000000000]
right_border_buf_1_18  (load             ) [ 00000000000]
right_border_buf_1_19  (load             ) [ 00000000000]
k_buf_1_val_3_load     (load             ) [ 00000000000]
tmp_52                 (mux              ) [ 00000000000]
col_buf_1_val_0_0      (select           ) [ 00000000000]
k_buf_1_val_4_load     (load             ) [ 00000000000]
tmp_53                 (mux              ) [ 00000000000]
col_buf_1_val_1_0      (select           ) [ 00000000000]
k_buf_1_val_5_load     (load             ) [ 00000000000]
tmp_54                 (mux              ) [ 00000000000]
col_buf_1_val_2_0      (select           ) [ 00000000000]
tmp_103                (read             ) [ 00000000000]
StgValue_230           (store            ) [ 00000000000]
StgValue_231           (store            ) [ 00000000000]
StgValue_232           (br               ) [ 00000000000]
StgValue_233           (store            ) [ 00000000000]
StgValue_234           (br               ) [ 00000000000]
StgValue_235           (store            ) [ 00000000000]
StgValue_236           (store            ) [ 00000000000]
tmp_104                (read             ) [ 00000000000]
StgValue_238           (store            ) [ 00000000000]
StgValue_239           (store            ) [ 00000000000]
StgValue_240           (store            ) [ 00000000000]
StgValue_241           (store            ) [ 00000000000]
StgValue_242           (br               ) [ 00000000000]
tmp_55                 (mux              ) [ 00000000000]
src_kernel_win_1_va_20 (select           ) [ 00001001100]
tmp_56                 (mux              ) [ 00000000000]
src_kernel_win_1_va_21 (select           ) [ 00001001000]
tmp_57                 (mux              ) [ 00000000000]
src_kernel_win_1_va_22 (select           ) [ 00001001000]
src_kernel_win_1_va_27 (load             ) [ 00000000000]
src_kernel_win_1_va_28 (load             ) [ 00000000000]
tmp_282_1_0_1          (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_7   (select           ) [ 00001001000]
tmp_282_1_0_2          (icmp             ) [ 00001001000]
right_border_buf_2_14  (load             ) [ 00000000000]
right_border_buf_2_15  (load             ) [ 00000000000]
right_border_buf_2_16  (load             ) [ 00000000000]
k_buf_2_val_3_load     (load             ) [ 00000000000]
tmp_58                 (mux              ) [ 00000000000]
col_buf_2_val_0_0      (select           ) [ 00000000000]
k_buf_2_val_4_load     (load             ) [ 00000000000]
tmp_59                 (mux              ) [ 00000000000]
col_buf_2_val_1_0      (select           ) [ 00000000000]
k_buf_2_val_5_load     (load             ) [ 00000000000]
tmp_60                 (mux              ) [ 00000000000]
col_buf_2_val_2_0      (select           ) [ 00000000000]
tmp_105                (read             ) [ 00000000000]
StgValue_267           (store            ) [ 00000000000]
StgValue_268           (store            ) [ 00000000000]
StgValue_269           (br               ) [ 00000000000]
StgValue_270           (store            ) [ 00000000000]
StgValue_271           (br               ) [ 00000000000]
StgValue_272           (store            ) [ 00000000000]
StgValue_273           (store            ) [ 00000000000]
tmp_106                (read             ) [ 00000000000]
StgValue_275           (store            ) [ 00000000000]
StgValue_276           (store            ) [ 00000000000]
StgValue_277           (store            ) [ 00000000000]
StgValue_278           (store            ) [ 00000000000]
StgValue_279           (br               ) [ 00000000000]
tmp_61                 (mux              ) [ 00000000000]
src_kernel_win_2_va_23 (select           ) [ 00001001100]
tmp_62                 (mux              ) [ 00000000000]
src_kernel_win_2_va_24 (select           ) [ 00001001000]
tmp_63                 (mux              ) [ 00000000000]
src_kernel_win_2_va_25 (select           ) [ 00001001000]
src_kernel_win_2_va_30 (load             ) [ 00000000000]
src_kernel_win_2_va_31 (load             ) [ 00000000000]
tmp_282_2_0_1          (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_13  (select           ) [ 00001001000]
tmp_282_2_0_2          (icmp             ) [ 00001001000]
src_kernel_win_0_va_31 (load             ) [ 00000000000]
src_kernel_win_1_va_31 (load             ) [ 00000000000]
src_kernel_win_2_va_22 (load             ) [ 00000000000]
StgValue_294           (store            ) [ 00000000000]
StgValue_295           (store            ) [ 00000000000]
StgValue_296           (store            ) [ 00000000000]
StgValue_297           (store            ) [ 00000000000]
StgValue_298           (store            ) [ 00000000000]
StgValue_299           (store            ) [ 00000000000]
src_kernel_win_0_va_25 (load             ) [ 00000000000]
src_kernel_win_0_va_26 (load             ) [ 00000000000]
temp_0_i_i_i_059_i_1   (select           ) [ 00000000000]
tmp_282_0_1            (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_2   (select           ) [ 00000000000]
tmp_282_0_1_1          (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_3   (select           ) [ 00000000000]
tmp_282_0_1_2          (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_4   (select           ) [ 00001000100]
src_kernel_win_1_va_25 (load             ) [ 00000000000]
src_kernel_win_1_va_26 (load             ) [ 00000000000]
temp_0_i_i_i_059_i_8   (select           ) [ 00000000000]
tmp_282_1_1            (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_9   (select           ) [ 00000000000]
tmp_282_1_1_1          (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_20  (select           ) [ 00000000000]
tmp_282_1_1_2          (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_10  (select           ) [ 00001000100]
src_kernel_win_2_va_28 (load             ) [ 00000000000]
src_kernel_win_2_va_29 (load             ) [ 00000000000]
temp_0_i_i_i_059_i_14  (select           ) [ 00000000000]
tmp_282_2_1            (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_15  (select           ) [ 00000000000]
tmp_282_2_1_1          (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_16  (select           ) [ 00000000000]
tmp_282_2_1_2          (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_17  (select           ) [ 00001000100]
src_kernel_win_0_va_30 (load             ) [ 00000000000]
src_kernel_win_1_va_30 (load             ) [ 00000000000]
src_kernel_win_2_va_21 (load             ) [ 00000000000]
StgValue_330           (store            ) [ 00000000000]
StgValue_331           (store            ) [ 00000000000]
StgValue_332           (store            ) [ 00000000000]
StgValue_333           (store            ) [ 00000000000]
StgValue_334           (store            ) [ 00000000000]
StgValue_335           (store            ) [ 00000000000]
src_kernel_win_0_va_23 (load             ) [ 00000000000]
src_kernel_win_0_va_24 (load             ) [ 00000000000]
tmp_282_0_2            (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_5   (select           ) [ 00000000000]
tmp_282_0_2_1          (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_6   (select           ) [ 00000000000]
tmp_282_0_2_2          (icmp             ) [ 00000000000]
tmp                    (select           ) [ 00001000010]
src_kernel_win_1_va_23 (load             ) [ 00000000000]
src_kernel_win_1_va_24 (load             ) [ 00000000000]
tmp_282_1_2            (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_11  (select           ) [ 00000000000]
tmp_282_1_2_1          (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_12  (select           ) [ 00000000000]
tmp_282_1_2_2          (icmp             ) [ 00000000000]
tmp_44                 (select           ) [ 00001000010]
src_kernel_win_2_va_26 (load             ) [ 00000000000]
src_kernel_win_2_va_27 (load             ) [ 00000000000]
tmp_282_2_2            (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_18  (select           ) [ 00000000000]
tmp_282_2_2_1          (icmp             ) [ 00000000000]
temp_0_i_i_i_059_i_19  (select           ) [ 00000000000]
tmp_282_2_2_2          (icmp             ) [ 00000000000]
tmp_45                 (select           ) [ 00001000010]
src_kernel_win_0_va_29 (load             ) [ 00000000000]
src_kernel_win_1_va_29 (load             ) [ 00000000000]
src_kernel_win_2_va_20 (load             ) [ 00000000000]
empty                  (specregionend    ) [ 00000000000]
StgValue_364           (store            ) [ 00000000000]
StgValue_365           (store            ) [ 00000000000]
StgValue_366           (store            ) [ 00000000000]
StgValue_367           (store            ) [ 00000000000]
StgValue_368           (store            ) [ 00000000000]
StgValue_369           (store            ) [ 00000000000]
StgValue_370           (br               ) [ 00011111111]
StgValue_371           (write            ) [ 00000000000]
StgValue_372           (br               ) [ 00000000000]
StgValue_373           (write            ) [ 00000000000]
StgValue_374           (br               ) [ 00000000000]
StgValue_375           (write            ) [ 00000000000]
StgValue_376           (br               ) [ 00000000000]
empty_71               (specregionend    ) [ 00000000000]
StgValue_378           (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str332"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str334"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str335"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str336"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str319"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str304"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str305"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str306"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str307"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str297"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str298"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str299"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str300"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str301"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str302"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str197"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str198"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str199"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str200"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str201"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str202"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str203"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str204"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str205"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str206"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str207"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str208"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="194" class="1004" name="k_buf_0_val_3_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="k_buf_0_val_4_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_buf_0_val_5_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_buf_1_val_3_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="k_buf_1_val_4_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_4/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="k_buf_1_val_5_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_5/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="k_buf_2_val_3_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_3/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="k_buf_2_val_4_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_4/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="k_buf_2_val_5_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_5/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="src_kernel_win_0_va_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="src_kernel_win_0_va_15_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_15/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="src_kernel_win_0_va_16_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_16/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="src_kernel_win_0_va_17_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_17/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="src_kernel_win_0_va_18_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_18/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="src_kernel_win_0_va_19_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_19/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="src_kernel_win_1_va_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="src_kernel_win_1_va_15_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_15/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="src_kernel_win_1_va_16_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_16/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="src_kernel_win_1_va_17_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_17/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="src_kernel_win_1_va_18_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_18/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="src_kernel_win_1_va_19_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_19/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="src_kernel_win_2_va_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="src_kernel_win_2_va_15_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_15/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="src_kernel_win_2_va_16_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_16/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="src_kernel_win_2_va_17_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_17/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="src_kernel_win_2_va_18_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_18/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="src_kernel_win_2_va_19_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_19/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="right_border_buf_0_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="right_border_buf_2_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_s/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="right_border_buf_2_12_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_12/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="right_border_buf_0_15_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_15/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="right_border_buf_2_13_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_13/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="right_border_buf_1_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_s/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="right_border_buf_0_16_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_16/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="right_border_buf_1_15_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_15/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="right_border_buf_1_16_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_16/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_src_cols_V_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_src_rows_V_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_101/6 tmp_102/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_103/6 tmp_104/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_105/6 tmp_106/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="StgValue_371_write_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="1"/>
<pin id="372" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_371/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="StgValue_373_write_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="0" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="1"/>
<pin id="379" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_373/9 "/>
</bind>
</comp>

<comp id="382" class="1004" name="StgValue_375_write_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="0" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="1"/>
<pin id="386" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_375/9 "/>
</bind>
</comp>

<comp id="389" class="1004" name="k_buf_0_val_3_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="32" slack="0"/>
<pin id="393" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="0" slack="1"/>
<pin id="507" dir="0" index="4" bw="11" slack="0"/>
<pin id="508" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="509" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="8" slack="0"/>
<pin id="510" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/5 StgValue_196/6 StgValue_201/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="k_buf_0_val_4_addr_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="32" slack="0"/>
<pin id="405" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="0" slack="1"/>
<pin id="502" dir="0" index="4" bw="11" slack="0"/>
<pin id="503" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="504" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="8" slack="0"/>
<pin id="505" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/5 StgValue_194/6 StgValue_199/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="k_buf_0_val_5_addr_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="32" slack="0"/>
<pin id="417" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="0" slack="1"/>
<pin id="497" dir="0" index="4" bw="11" slack="0"/>
<pin id="498" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="499" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="8" slack="0"/>
<pin id="500" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/5 StgValue_193/6 StgValue_198/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="k_buf_1_val_3_addr_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="32" slack="0"/>
<pin id="429" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_3_addr/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_access_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="11" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="0" slack="1"/>
<pin id="524" dir="0" index="4" bw="11" slack="0"/>
<pin id="525" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="526" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="3" bw="8" slack="0"/>
<pin id="527" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_3_load/5 StgValue_233/6 StgValue_238/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="k_buf_1_val_4_addr_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_4_addr/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_access_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="0" slack="1"/>
<pin id="519" dir="0" index="4" bw="11" slack="0"/>
<pin id="520" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="521" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="3" bw="8" slack="0"/>
<pin id="522" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_4_load/5 StgValue_231/6 StgValue_236/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="k_buf_1_val_5_addr_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="32" slack="0"/>
<pin id="453" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_5_addr/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="0" slack="1"/>
<pin id="514" dir="0" index="4" bw="11" slack="0"/>
<pin id="515" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="516" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="8" slack="0"/>
<pin id="517" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_5_load/5 StgValue_230/6 StgValue_235/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="k_buf_2_val_3_addr_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="32" slack="0"/>
<pin id="465" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_3_addr/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_access_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="0" slack="1"/>
<pin id="541" dir="0" index="4" bw="11" slack="0"/>
<pin id="542" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="543" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="3" bw="8" slack="0"/>
<pin id="544" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_3_load/5 StgValue_270/6 StgValue_275/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="k_buf_2_val_4_addr_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="32" slack="0"/>
<pin id="477" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_4_addr/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_access_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="11" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="0" slack="1"/>
<pin id="536" dir="0" index="4" bw="11" slack="0"/>
<pin id="537" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="538" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="3" bw="8" slack="0"/>
<pin id="539" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_4_load/5 StgValue_268/6 StgValue_273/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="k_buf_2_val_5_addr_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="32" slack="0"/>
<pin id="489" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_5_addr/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_access_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="0" slack="1"/>
<pin id="531" dir="0" index="4" bw="11" slack="0"/>
<pin id="532" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="533" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="3" bw="8" slack="0"/>
<pin id="534" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_5_load/5 StgValue_267/6 StgValue_272/6 "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_17_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="1"/>
<pin id="550" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 (phireg) "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_17_phi_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="0"/>
<pin id="554" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="555" dir="0" index="2" bw="1" slack="1"/>
<pin id="556" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="557" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="559" class="1005" name="t_V_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="563" class="1004" name="t_V_phi_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="32" slack="0"/>
<pin id="567" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="570" class="1005" name="t_V_5_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="t_V_5_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_5/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_18_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_19_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="2" slack="0"/>
<pin id="589" dir="0" index="1" bw="2" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_27_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="0" index="1" bw="3" slack="0"/>
<pin id="596" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_28_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="0" index="1" bw="3" slack="0"/>
<pin id="601" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_29_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_neg394_i_i_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_neg394_i_i/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="exitcond390_i_i_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="1"/>
<pin id="616" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond390_i_i/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="i_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_30_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="2"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_205_not_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_205_not/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_87_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="31" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="0" index="3" bw="6" slack="0"/>
<pin id="640" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_87/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="31" slack="0"/>
<pin id="647" dir="0" index="1" bw="31" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_32_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_236_0_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_236_0_2/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_34_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="2"/>
<pin id="666" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_35_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_88_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="0" index="2" bw="6" slack="0"/>
<pin id="678" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_88/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="rev_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_37_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="2"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_cond_i_i_i_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_89_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="0" index="2" bw="6" slack="0"/>
<pin id="703" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="p_assign_s_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="0" index="2" bw="32" slack="1"/>
<pin id="711" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_s/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="p_assign_12_0_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="2" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_12_0_1/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_90_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_90/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="rev4_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_263_0_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="2"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_263_0_1/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="or_cond_i_i_i_0_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i_0_1/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_91_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="0" index="2" bw="6" slack="0"/>
<pin id="749" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_91/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_assign_13_0_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="0" index="2" bw="32" slack="1"/>
<pin id="757" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_13_0_1/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_assign_12_0_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="3" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_12_0_2/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_92_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="0" index="2" bw="6" slack="0"/>
<pin id="770" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_92/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="rev5_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev5/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_263_0_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="2"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_263_0_2/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="or_cond_i_i_i_0_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i_0_2/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_93_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="0" index="2" bw="6" slack="0"/>
<pin id="795" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="p_assign_13_0_2_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="0" index="2" bw="32" slack="1"/>
<pin id="803" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_13_0_2/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="y_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="0" index="2" bw="32" slack="0"/>
<pin id="810" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="row_assign_s_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_s/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_94_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_94/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="y_2_0_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="32" slack="0"/>
<pin id="826" dir="0" index="2" bw="32" slack="0"/>
<pin id="827" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2_0_1/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="row_assign_14_0_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="0" index="1" bw="32" slack="0"/>
<pin id="834" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_14_0_1/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_95_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_95/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="y_2_0_2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="0" index="2" bw="32" slack="0"/>
<pin id="844" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2_0_2/3 "/>
</bind>
</comp>

<comp id="848" class="1004" name="row_assign_14_0_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_14_0_2/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_96_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_96/3 "/>
</bind>
</comp>

<comp id="857" class="1004" name="exitcond389_i_i_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="2"/>
<pin id="860" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond389_i_i/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="j_V_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_97_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="31" slack="0"/>
<pin id="870" dir="0" index="1" bw="32" slack="0"/>
<pin id="871" dir="0" index="2" bw="1" slack="0"/>
<pin id="872" dir="0" index="3" bw="6" slack="0"/>
<pin id="873" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_97/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="icmp2_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="31" slack="0"/>
<pin id="880" dir="0" index="1" bw="31" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/4 "/>
</bind>
</comp>

<comp id="884" class="1004" name="ImagLoc_x_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="32" slack="0"/>
<pin id="887" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_98_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="32" slack="0"/>
<pin id="893" dir="0" index="2" bw="6" slack="0"/>
<pin id="894" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_98/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="rev6_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev6/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_41_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="3"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="909" class="1004" name="or_cond_i426_i_i_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i426_i_i/4 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_99_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="0" index="2" bw="6" slack="0"/>
<pin id="919" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_99/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="p_assign_9_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="32" slack="0"/>
<pin id="926" dir="0" index="2" bw="32" slack="2"/>
<pin id="927" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_9/4 "/>
</bind>
</comp>

<comp id="930" class="1004" name="x_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="0"/>
<pin id="933" dir="0" index="2" bw="32" slack="0"/>
<pin id="934" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="938" class="1004" name="col_assign_5_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="2"/>
<pin id="940" dir="0" index="1" bw="32" slack="0"/>
<pin id="941" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign_5/4 "/>
</bind>
</comp>

<comp id="943" class="1004" name="brmerge_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="1"/>
<pin id="946" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/4 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_100_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="0"/>
<pin id="950" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_100/4 "/>
</bind>
</comp>

<comp id="952" class="1004" name="or_cond_i_i_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/4 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_43_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="969" class="1004" name="right_border_buf_0_17_load_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="4"/>
<pin id="971" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_17/6 "/>
</bind>
</comp>

<comp id="972" class="1004" name="right_border_buf_0_18_load_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="4"/>
<pin id="974" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_18/6 "/>
</bind>
</comp>

<comp id="975" class="1004" name="right_border_buf_0_19_load_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="4"/>
<pin id="977" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_19/6 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_46_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="0"/>
<pin id="980" dir="0" index="1" bw="8" slack="0"/>
<pin id="981" dir="0" index="2" bw="1" slack="0"/>
<pin id="982" dir="0" index="3" bw="1" slack="0"/>
<pin id="983" dir="0" index="4" bw="2" slack="2"/>
<pin id="984" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="989" class="1004" name="col_buf_0_val_0_0_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="2"/>
<pin id="991" dir="0" index="1" bw="8" slack="0"/>
<pin id="992" dir="0" index="2" bw="8" slack="0"/>
<pin id="993" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/6 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_47_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="0"/>
<pin id="998" dir="0" index="1" bw="8" slack="0"/>
<pin id="999" dir="0" index="2" bw="1" slack="0"/>
<pin id="1000" dir="0" index="3" bw="1" slack="0"/>
<pin id="1001" dir="0" index="4" bw="2" slack="2"/>
<pin id="1002" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_47/6 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="col_buf_0_val_1_0_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="2"/>
<pin id="1009" dir="0" index="1" bw="8" slack="0"/>
<pin id="1010" dir="0" index="2" bw="8" slack="0"/>
<pin id="1011" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/6 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_48_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="0"/>
<pin id="1016" dir="0" index="1" bw="8" slack="0"/>
<pin id="1017" dir="0" index="2" bw="1" slack="0"/>
<pin id="1018" dir="0" index="3" bw="1" slack="0"/>
<pin id="1019" dir="0" index="4" bw="2" slack="2"/>
<pin id="1020" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_48/6 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="col_buf_0_val_2_0_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="2"/>
<pin id="1027" dir="0" index="1" bw="8" slack="0"/>
<pin id="1028" dir="0" index="2" bw="8" slack="0"/>
<pin id="1029" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/6 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="StgValue_202_store_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="0"/>
<pin id="1034" dir="0" index="1" bw="8" slack="4"/>
<pin id="1035" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_202/6 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="StgValue_203_store_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="0"/>
<pin id="1039" dir="0" index="1" bw="8" slack="4"/>
<pin id="1040" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_203/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="StgValue_204_store_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="8" slack="4"/>
<pin id="1045" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_204/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_49_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="0"/>
<pin id="1049" dir="0" index="1" bw="8" slack="0"/>
<pin id="1050" dir="0" index="2" bw="8" slack="0"/>
<pin id="1051" dir="0" index="3" bw="8" slack="0"/>
<pin id="1052" dir="0" index="4" bw="2" slack="3"/>
<pin id="1053" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_49/6 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="src_kernel_win_0_va_20_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="3"/>
<pin id="1060" dir="0" index="1" bw="8" slack="0"/>
<pin id="1061" dir="0" index="2" bw="8" slack="0"/>
<pin id="1062" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_20/6 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_50_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="0"/>
<pin id="1067" dir="0" index="1" bw="8" slack="0"/>
<pin id="1068" dir="0" index="2" bw="8" slack="0"/>
<pin id="1069" dir="0" index="3" bw="8" slack="0"/>
<pin id="1070" dir="0" index="4" bw="2" slack="3"/>
<pin id="1071" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_50/6 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="src_kernel_win_0_va_21_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="3"/>
<pin id="1078" dir="0" index="1" bw="8" slack="0"/>
<pin id="1079" dir="0" index="2" bw="8" slack="0"/>
<pin id="1080" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_21/6 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp_51_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="0"/>
<pin id="1085" dir="0" index="1" bw="8" slack="0"/>
<pin id="1086" dir="0" index="2" bw="8" slack="0"/>
<pin id="1087" dir="0" index="3" bw="8" slack="0"/>
<pin id="1088" dir="0" index="4" bw="2" slack="3"/>
<pin id="1089" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_51/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="src_kernel_win_0_va_22_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="3"/>
<pin id="1096" dir="0" index="1" bw="8" slack="0"/>
<pin id="1097" dir="0" index="2" bw="8" slack="0"/>
<pin id="1098" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_22/6 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="src_kernel_win_0_va_27_load_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="4"/>
<pin id="1103" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_27/6 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="src_kernel_win_0_va_28_load_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="4"/>
<pin id="1106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_28/6 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_282_0_0_1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="0"/>
<pin id="1109" dir="0" index="1" bw="8" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_0_0_1/6 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="temp_0_i_i_i_059_i_s_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="8" slack="0"/>
<pin id="1116" dir="0" index="2" bw="8" slack="0"/>
<pin id="1117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_s/6 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp_282_0_0_2_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="0"/>
<pin id="1123" dir="0" index="1" bw="8" slack="0"/>
<pin id="1124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_0_0_2/6 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="right_border_buf_1_17_load_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="4"/>
<pin id="1129" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_17/6 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="right_border_buf_1_18_load_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="4"/>
<pin id="1132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_18/6 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="right_border_buf_1_19_load_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="8" slack="4"/>
<pin id="1135" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_19/6 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp_52_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="0"/>
<pin id="1138" dir="0" index="1" bw="8" slack="0"/>
<pin id="1139" dir="0" index="2" bw="1" slack="0"/>
<pin id="1140" dir="0" index="3" bw="1" slack="0"/>
<pin id="1141" dir="0" index="4" bw="2" slack="2"/>
<pin id="1142" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_52/6 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="col_buf_1_val_0_0_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="2"/>
<pin id="1149" dir="0" index="1" bw="8" slack="0"/>
<pin id="1150" dir="0" index="2" bw="8" slack="0"/>
<pin id="1151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_0_0/6 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="tmp_53_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="0"/>
<pin id="1156" dir="0" index="1" bw="8" slack="0"/>
<pin id="1157" dir="0" index="2" bw="1" slack="0"/>
<pin id="1158" dir="0" index="3" bw="1" slack="0"/>
<pin id="1159" dir="0" index="4" bw="2" slack="2"/>
<pin id="1160" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_53/6 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="col_buf_1_val_1_0_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="2"/>
<pin id="1167" dir="0" index="1" bw="8" slack="0"/>
<pin id="1168" dir="0" index="2" bw="8" slack="0"/>
<pin id="1169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_1_0/6 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="tmp_54_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="8" slack="0"/>
<pin id="1174" dir="0" index="1" bw="8" slack="0"/>
<pin id="1175" dir="0" index="2" bw="1" slack="0"/>
<pin id="1176" dir="0" index="3" bw="1" slack="0"/>
<pin id="1177" dir="0" index="4" bw="2" slack="2"/>
<pin id="1178" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_54/6 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="col_buf_1_val_2_0_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="2"/>
<pin id="1185" dir="0" index="1" bw="8" slack="0"/>
<pin id="1186" dir="0" index="2" bw="8" slack="0"/>
<pin id="1187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_2_0/6 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="StgValue_239_store_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="0"/>
<pin id="1192" dir="0" index="1" bw="8" slack="4"/>
<pin id="1193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_239/6 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="StgValue_240_store_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="8" slack="0"/>
<pin id="1197" dir="0" index="1" bw="8" slack="4"/>
<pin id="1198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_240/6 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="StgValue_241_store_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="8" slack="0"/>
<pin id="1202" dir="0" index="1" bw="8" slack="4"/>
<pin id="1203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_241/6 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_55_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="8" slack="0"/>
<pin id="1207" dir="0" index="1" bw="8" slack="0"/>
<pin id="1208" dir="0" index="2" bw="8" slack="0"/>
<pin id="1209" dir="0" index="3" bw="8" slack="0"/>
<pin id="1210" dir="0" index="4" bw="2" slack="3"/>
<pin id="1211" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_55/6 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="src_kernel_win_1_va_20_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="3"/>
<pin id="1218" dir="0" index="1" bw="8" slack="0"/>
<pin id="1219" dir="0" index="2" bw="8" slack="0"/>
<pin id="1220" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_20/6 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="tmp_56_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="8" slack="0"/>
<pin id="1225" dir="0" index="1" bw="8" slack="0"/>
<pin id="1226" dir="0" index="2" bw="8" slack="0"/>
<pin id="1227" dir="0" index="3" bw="8" slack="0"/>
<pin id="1228" dir="0" index="4" bw="2" slack="3"/>
<pin id="1229" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_56/6 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="src_kernel_win_1_va_21_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="3"/>
<pin id="1236" dir="0" index="1" bw="8" slack="0"/>
<pin id="1237" dir="0" index="2" bw="8" slack="0"/>
<pin id="1238" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_21/6 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="tmp_57_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="8" slack="0"/>
<pin id="1243" dir="0" index="1" bw="8" slack="0"/>
<pin id="1244" dir="0" index="2" bw="8" slack="0"/>
<pin id="1245" dir="0" index="3" bw="8" slack="0"/>
<pin id="1246" dir="0" index="4" bw="2" slack="3"/>
<pin id="1247" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_57/6 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="src_kernel_win_1_va_22_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="3"/>
<pin id="1254" dir="0" index="1" bw="8" slack="0"/>
<pin id="1255" dir="0" index="2" bw="8" slack="0"/>
<pin id="1256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_22/6 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="src_kernel_win_1_va_27_load_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="8" slack="4"/>
<pin id="1261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_27/6 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="src_kernel_win_1_va_28_load_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="4"/>
<pin id="1264" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_28/6 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="tmp_282_1_0_1_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="0"/>
<pin id="1267" dir="0" index="1" bw="8" slack="0"/>
<pin id="1268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_1_0_1/6 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="temp_0_i_i_i_059_i_7_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="0"/>
<pin id="1273" dir="0" index="1" bw="8" slack="0"/>
<pin id="1274" dir="0" index="2" bw="8" slack="0"/>
<pin id="1275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_7/6 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="tmp_282_1_0_2_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="8" slack="0"/>
<pin id="1281" dir="0" index="1" bw="8" slack="0"/>
<pin id="1282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_1_0_2/6 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="right_border_buf_2_14_load_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="8" slack="4"/>
<pin id="1287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_14/6 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="right_border_buf_2_15_load_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="8" slack="4"/>
<pin id="1290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_15/6 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="right_border_buf_2_16_load_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="8" slack="4"/>
<pin id="1293" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_16/6 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="tmp_58_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="8" slack="0"/>
<pin id="1296" dir="0" index="1" bw="8" slack="0"/>
<pin id="1297" dir="0" index="2" bw="1" slack="0"/>
<pin id="1298" dir="0" index="3" bw="1" slack="0"/>
<pin id="1299" dir="0" index="4" bw="2" slack="2"/>
<pin id="1300" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_58/6 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="col_buf_2_val_0_0_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="2"/>
<pin id="1307" dir="0" index="1" bw="8" slack="0"/>
<pin id="1308" dir="0" index="2" bw="8" slack="0"/>
<pin id="1309" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_0_0/6 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="tmp_59_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="8" slack="0"/>
<pin id="1314" dir="0" index="1" bw="8" slack="0"/>
<pin id="1315" dir="0" index="2" bw="1" slack="0"/>
<pin id="1316" dir="0" index="3" bw="1" slack="0"/>
<pin id="1317" dir="0" index="4" bw="2" slack="2"/>
<pin id="1318" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_59/6 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="col_buf_2_val_1_0_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="2"/>
<pin id="1325" dir="0" index="1" bw="8" slack="0"/>
<pin id="1326" dir="0" index="2" bw="8" slack="0"/>
<pin id="1327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_1_0/6 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="tmp_60_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="0"/>
<pin id="1332" dir="0" index="1" bw="8" slack="0"/>
<pin id="1333" dir="0" index="2" bw="1" slack="0"/>
<pin id="1334" dir="0" index="3" bw="1" slack="0"/>
<pin id="1335" dir="0" index="4" bw="2" slack="2"/>
<pin id="1336" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="col_buf_2_val_2_0_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="2"/>
<pin id="1343" dir="0" index="1" bw="8" slack="0"/>
<pin id="1344" dir="0" index="2" bw="8" slack="0"/>
<pin id="1345" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_2_0/6 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="StgValue_276_store_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="8" slack="0"/>
<pin id="1350" dir="0" index="1" bw="8" slack="4"/>
<pin id="1351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_276/6 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="StgValue_277_store_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="8" slack="0"/>
<pin id="1355" dir="0" index="1" bw="8" slack="4"/>
<pin id="1356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_277/6 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="StgValue_278_store_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="8" slack="0"/>
<pin id="1360" dir="0" index="1" bw="8" slack="4"/>
<pin id="1361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_278/6 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="tmp_61_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="8" slack="0"/>
<pin id="1365" dir="0" index="1" bw="8" slack="0"/>
<pin id="1366" dir="0" index="2" bw="8" slack="0"/>
<pin id="1367" dir="0" index="3" bw="8" slack="0"/>
<pin id="1368" dir="0" index="4" bw="2" slack="3"/>
<pin id="1369" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="src_kernel_win_2_va_23_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="1" slack="3"/>
<pin id="1376" dir="0" index="1" bw="8" slack="0"/>
<pin id="1377" dir="0" index="2" bw="8" slack="0"/>
<pin id="1378" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_23/6 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="tmp_62_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="8" slack="0"/>
<pin id="1383" dir="0" index="1" bw="8" slack="0"/>
<pin id="1384" dir="0" index="2" bw="8" slack="0"/>
<pin id="1385" dir="0" index="3" bw="8" slack="0"/>
<pin id="1386" dir="0" index="4" bw="2" slack="3"/>
<pin id="1387" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="src_kernel_win_2_va_24_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="3"/>
<pin id="1394" dir="0" index="1" bw="8" slack="0"/>
<pin id="1395" dir="0" index="2" bw="8" slack="0"/>
<pin id="1396" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_24/6 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="tmp_63_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="8" slack="0"/>
<pin id="1401" dir="0" index="1" bw="8" slack="0"/>
<pin id="1402" dir="0" index="2" bw="8" slack="0"/>
<pin id="1403" dir="0" index="3" bw="8" slack="0"/>
<pin id="1404" dir="0" index="4" bw="2" slack="3"/>
<pin id="1405" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="src_kernel_win_2_va_25_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="3"/>
<pin id="1412" dir="0" index="1" bw="8" slack="0"/>
<pin id="1413" dir="0" index="2" bw="8" slack="0"/>
<pin id="1414" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_25/6 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="src_kernel_win_2_va_30_load_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="8" slack="4"/>
<pin id="1419" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_30/6 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="src_kernel_win_2_va_31_load_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="8" slack="4"/>
<pin id="1422" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_31/6 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="tmp_282_2_0_1_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="8" slack="0"/>
<pin id="1425" dir="0" index="1" bw="8" slack="0"/>
<pin id="1426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_2_0_1/6 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="temp_0_i_i_i_059_i_13_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="0"/>
<pin id="1431" dir="0" index="1" bw="8" slack="0"/>
<pin id="1432" dir="0" index="2" bw="8" slack="0"/>
<pin id="1433" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_13/6 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="tmp_282_2_0_2_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="8" slack="0"/>
<pin id="1439" dir="0" index="1" bw="8" slack="0"/>
<pin id="1440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_2_0_2/6 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="src_kernel_win_0_va_31_load_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="8" slack="4"/>
<pin id="1445" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_31/6 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="src_kernel_win_1_va_31_load_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="8" slack="4"/>
<pin id="1448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_31/6 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="src_kernel_win_2_va_22_load_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="8" slack="4"/>
<pin id="1451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_22/6 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="StgValue_294_store_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="8" slack="0"/>
<pin id="1454" dir="0" index="1" bw="8" slack="4"/>
<pin id="1455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_294/6 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="StgValue_295_store_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="8" slack="0"/>
<pin id="1459" dir="0" index="1" bw="8" slack="4"/>
<pin id="1460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_295/6 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="StgValue_296_store_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="8" slack="0"/>
<pin id="1464" dir="0" index="1" bw="8" slack="4"/>
<pin id="1465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_296/6 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="StgValue_297_store_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="8" slack="0"/>
<pin id="1469" dir="0" index="1" bw="8" slack="4"/>
<pin id="1470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_297/6 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="StgValue_298_store_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="8" slack="0"/>
<pin id="1474" dir="0" index="1" bw="8" slack="4"/>
<pin id="1475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_298/6 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="StgValue_299_store_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="8" slack="0"/>
<pin id="1479" dir="0" index="1" bw="8" slack="4"/>
<pin id="1480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_299/6 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="src_kernel_win_0_va_25_load_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="8" slack="5"/>
<pin id="1484" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_25/7 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="src_kernel_win_0_va_26_load_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="8" slack="5"/>
<pin id="1487" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_26/7 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="temp_0_i_i_i_059_i_1_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="1"/>
<pin id="1490" dir="0" index="1" bw="8" slack="1"/>
<pin id="1491" dir="0" index="2" bw="8" slack="1"/>
<pin id="1492" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_1/7 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="tmp_282_0_1_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="8" slack="0"/>
<pin id="1495" dir="0" index="1" bw="8" slack="0"/>
<pin id="1496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_0_1/7 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="temp_0_i_i_i_059_i_2_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="1" slack="0"/>
<pin id="1501" dir="0" index="1" bw="8" slack="0"/>
<pin id="1502" dir="0" index="2" bw="8" slack="0"/>
<pin id="1503" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_2/7 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="tmp_282_0_1_1_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="8" slack="0"/>
<pin id="1509" dir="0" index="1" bw="8" slack="0"/>
<pin id="1510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_0_1_1/7 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="temp_0_i_i_i_059_i_3_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="0"/>
<pin id="1515" dir="0" index="1" bw="8" slack="0"/>
<pin id="1516" dir="0" index="2" bw="8" slack="0"/>
<pin id="1517" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_3/7 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="tmp_282_0_1_2_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="8" slack="1"/>
<pin id="1523" dir="0" index="1" bw="8" slack="0"/>
<pin id="1524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_0_1_2/7 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="temp_0_i_i_i_059_i_4_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="1" slack="0"/>
<pin id="1528" dir="0" index="1" bw="8" slack="1"/>
<pin id="1529" dir="0" index="2" bw="8" slack="0"/>
<pin id="1530" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_4/7 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="src_kernel_win_1_va_25_load_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="8" slack="5"/>
<pin id="1535" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_25/7 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="src_kernel_win_1_va_26_load_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="8" slack="5"/>
<pin id="1538" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_26/7 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="temp_0_i_i_i_059_i_8_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="1" slack="1"/>
<pin id="1541" dir="0" index="1" bw="8" slack="1"/>
<pin id="1542" dir="0" index="2" bw="8" slack="1"/>
<pin id="1543" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_8/7 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="tmp_282_1_1_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="8" slack="0"/>
<pin id="1546" dir="0" index="1" bw="8" slack="0"/>
<pin id="1547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_1_1/7 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="temp_0_i_i_i_059_i_9_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="1" slack="0"/>
<pin id="1552" dir="0" index="1" bw="8" slack="0"/>
<pin id="1553" dir="0" index="2" bw="8" slack="0"/>
<pin id="1554" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_9/7 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="tmp_282_1_1_1_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="8" slack="0"/>
<pin id="1560" dir="0" index="1" bw="8" slack="0"/>
<pin id="1561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_1_1_1/7 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="temp_0_i_i_i_059_i_20_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="1" slack="0"/>
<pin id="1566" dir="0" index="1" bw="8" slack="0"/>
<pin id="1567" dir="0" index="2" bw="8" slack="0"/>
<pin id="1568" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_20/7 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="tmp_282_1_1_2_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="8" slack="1"/>
<pin id="1574" dir="0" index="1" bw="8" slack="0"/>
<pin id="1575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_1_1_2/7 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="temp_0_i_i_i_059_i_10_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="1" slack="0"/>
<pin id="1579" dir="0" index="1" bw="8" slack="1"/>
<pin id="1580" dir="0" index="2" bw="8" slack="0"/>
<pin id="1581" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_10/7 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="src_kernel_win_2_va_28_load_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="8" slack="5"/>
<pin id="1586" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_28/7 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="src_kernel_win_2_va_29_load_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="8" slack="5"/>
<pin id="1589" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_29/7 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="temp_0_i_i_i_059_i_14_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="1" slack="1"/>
<pin id="1592" dir="0" index="1" bw="8" slack="1"/>
<pin id="1593" dir="0" index="2" bw="8" slack="1"/>
<pin id="1594" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_14/7 "/>
</bind>
</comp>

<comp id="1595" class="1004" name="tmp_282_2_1_fu_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="8" slack="0"/>
<pin id="1597" dir="0" index="1" bw="8" slack="0"/>
<pin id="1598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_2_1/7 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="temp_0_i_i_i_059_i_15_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="1" slack="0"/>
<pin id="1603" dir="0" index="1" bw="8" slack="0"/>
<pin id="1604" dir="0" index="2" bw="8" slack="0"/>
<pin id="1605" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_15/7 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="tmp_282_2_1_1_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="8" slack="0"/>
<pin id="1611" dir="0" index="1" bw="8" slack="0"/>
<pin id="1612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_2_1_1/7 "/>
</bind>
</comp>

<comp id="1615" class="1004" name="temp_0_i_i_i_059_i_16_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="1" slack="0"/>
<pin id="1617" dir="0" index="1" bw="8" slack="0"/>
<pin id="1618" dir="0" index="2" bw="8" slack="0"/>
<pin id="1619" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_16/7 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="tmp_282_2_1_2_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="8" slack="1"/>
<pin id="1625" dir="0" index="1" bw="8" slack="0"/>
<pin id="1626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_2_1_2/7 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="temp_0_i_i_i_059_i_17_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="1" slack="0"/>
<pin id="1630" dir="0" index="1" bw="8" slack="1"/>
<pin id="1631" dir="0" index="2" bw="8" slack="0"/>
<pin id="1632" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_17/7 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="src_kernel_win_0_va_30_load_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="8" slack="5"/>
<pin id="1637" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_30/7 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="src_kernel_win_1_va_30_load_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="8" slack="5"/>
<pin id="1640" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_30/7 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="src_kernel_win_2_va_21_load_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="8" slack="5"/>
<pin id="1643" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_21/7 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="StgValue_330_store_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="8" slack="0"/>
<pin id="1646" dir="0" index="1" bw="8" slack="5"/>
<pin id="1647" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_330/7 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="StgValue_331_store_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="8" slack="1"/>
<pin id="1651" dir="0" index="1" bw="8" slack="5"/>
<pin id="1652" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_331/7 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="StgValue_332_store_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="8" slack="0"/>
<pin id="1655" dir="0" index="1" bw="8" slack="5"/>
<pin id="1656" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_332/7 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="StgValue_333_store_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="8" slack="1"/>
<pin id="1660" dir="0" index="1" bw="8" slack="5"/>
<pin id="1661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_333/7 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="StgValue_334_store_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="8" slack="0"/>
<pin id="1664" dir="0" index="1" bw="8" slack="5"/>
<pin id="1665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_334/7 "/>
</bind>
</comp>

<comp id="1667" class="1004" name="StgValue_335_store_fu_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="8" slack="1"/>
<pin id="1669" dir="0" index="1" bw="8" slack="5"/>
<pin id="1670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_335/7 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="src_kernel_win_0_va_23_load_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="8" slack="6"/>
<pin id="1673" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_23/8 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="src_kernel_win_0_va_24_load_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="8" slack="6"/>
<pin id="1676" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_24/8 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="tmp_282_0_2_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="8" slack="0"/>
<pin id="1679" dir="0" index="1" bw="8" slack="1"/>
<pin id="1680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_0_2/8 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="temp_0_i_i_i_059_i_5_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="1" slack="0"/>
<pin id="1684" dir="0" index="1" bw="8" slack="0"/>
<pin id="1685" dir="0" index="2" bw="8" slack="1"/>
<pin id="1686" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_5/8 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="tmp_282_0_2_1_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="8" slack="0"/>
<pin id="1691" dir="0" index="1" bw="8" slack="0"/>
<pin id="1692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_0_2_1/8 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="temp_0_i_i_i_059_i_6_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="1" slack="0"/>
<pin id="1697" dir="0" index="1" bw="8" slack="0"/>
<pin id="1698" dir="0" index="2" bw="8" slack="0"/>
<pin id="1699" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_6/8 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="tmp_282_0_2_2_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="8" slack="2"/>
<pin id="1705" dir="0" index="1" bw="8" slack="0"/>
<pin id="1706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_0_2_2/8 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="tmp_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="1" slack="0"/>
<pin id="1710" dir="0" index="1" bw="8" slack="2"/>
<pin id="1711" dir="0" index="2" bw="8" slack="0"/>
<pin id="1712" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="src_kernel_win_1_va_23_load_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="8" slack="6"/>
<pin id="1717" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_23/8 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="src_kernel_win_1_va_24_load_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="8" slack="6"/>
<pin id="1720" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_24/8 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="tmp_282_1_2_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="8" slack="0"/>
<pin id="1723" dir="0" index="1" bw="8" slack="1"/>
<pin id="1724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_1_2/8 "/>
</bind>
</comp>

<comp id="1726" class="1004" name="temp_0_i_i_i_059_i_11_fu_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="1" slack="0"/>
<pin id="1728" dir="0" index="1" bw="8" slack="0"/>
<pin id="1729" dir="0" index="2" bw="8" slack="1"/>
<pin id="1730" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_11/8 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="tmp_282_1_2_1_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="8" slack="0"/>
<pin id="1735" dir="0" index="1" bw="8" slack="0"/>
<pin id="1736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_1_2_1/8 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="temp_0_i_i_i_059_i_12_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="1" slack="0"/>
<pin id="1741" dir="0" index="1" bw="8" slack="0"/>
<pin id="1742" dir="0" index="2" bw="8" slack="0"/>
<pin id="1743" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_12/8 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="tmp_282_1_2_2_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="8" slack="2"/>
<pin id="1749" dir="0" index="1" bw="8" slack="0"/>
<pin id="1750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_1_2_2/8 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="tmp_44_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="1" slack="0"/>
<pin id="1754" dir="0" index="1" bw="8" slack="2"/>
<pin id="1755" dir="0" index="2" bw="8" slack="0"/>
<pin id="1756" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_44/8 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="src_kernel_win_2_va_26_load_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="8" slack="6"/>
<pin id="1761" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_26/8 "/>
</bind>
</comp>

<comp id="1762" class="1004" name="src_kernel_win_2_va_27_load_fu_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="8" slack="6"/>
<pin id="1764" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_27/8 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="tmp_282_2_2_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="8" slack="0"/>
<pin id="1767" dir="0" index="1" bw="8" slack="1"/>
<pin id="1768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_2_2/8 "/>
</bind>
</comp>

<comp id="1770" class="1004" name="temp_0_i_i_i_059_i_18_fu_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="1" slack="0"/>
<pin id="1772" dir="0" index="1" bw="8" slack="0"/>
<pin id="1773" dir="0" index="2" bw="8" slack="1"/>
<pin id="1774" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_18/8 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="tmp_282_2_2_1_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="8" slack="0"/>
<pin id="1779" dir="0" index="1" bw="8" slack="0"/>
<pin id="1780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_2_2_1/8 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="temp_0_i_i_i_059_i_19_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="1" slack="0"/>
<pin id="1785" dir="0" index="1" bw="8" slack="0"/>
<pin id="1786" dir="0" index="2" bw="8" slack="0"/>
<pin id="1787" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_19/8 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="tmp_282_2_2_2_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="8" slack="2"/>
<pin id="1793" dir="0" index="1" bw="8" slack="0"/>
<pin id="1794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_2_2_2/8 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="tmp_45_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="1" slack="0"/>
<pin id="1798" dir="0" index="1" bw="8" slack="2"/>
<pin id="1799" dir="0" index="2" bw="8" slack="0"/>
<pin id="1800" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_45/8 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="src_kernel_win_0_va_29_load_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="8" slack="6"/>
<pin id="1805" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_29/8 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="src_kernel_win_1_va_29_load_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="8" slack="6"/>
<pin id="1808" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_29/8 "/>
</bind>
</comp>

<comp id="1809" class="1004" name="src_kernel_win_2_va_20_load_fu_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="8" slack="6"/>
<pin id="1811" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_20/8 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="StgValue_364_store_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="8" slack="0"/>
<pin id="1814" dir="0" index="1" bw="8" slack="6"/>
<pin id="1815" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_364/8 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="StgValue_365_store_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="8" slack="2"/>
<pin id="1819" dir="0" index="1" bw="8" slack="6"/>
<pin id="1820" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_365/8 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="StgValue_366_store_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="8" slack="0"/>
<pin id="1823" dir="0" index="1" bw="8" slack="6"/>
<pin id="1824" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_366/8 "/>
</bind>
</comp>

<comp id="1826" class="1004" name="StgValue_367_store_fu_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="8" slack="2"/>
<pin id="1828" dir="0" index="1" bw="8" slack="6"/>
<pin id="1829" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_367/8 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="StgValue_368_store_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="8" slack="0"/>
<pin id="1832" dir="0" index="1" bw="8" slack="6"/>
<pin id="1833" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_368/8 "/>
</bind>
</comp>

<comp id="1835" class="1004" name="StgValue_369_store_fu_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="8" slack="2"/>
<pin id="1837" dir="0" index="1" bw="8" slack="6"/>
<pin id="1838" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_369/8 "/>
</bind>
</comp>

<comp id="1839" class="1005" name="p_src_cols_V_read_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="32" slack="1"/>
<pin id="1841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read "/>
</bind>
</comp>

<comp id="1846" class="1005" name="p_src_rows_V_read_reg_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="32" slack="1"/>
<pin id="1848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read "/>
</bind>
</comp>

<comp id="1857" class="1005" name="tmp_18_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="2" slack="0"/>
<pin id="1859" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="src_kernel_win_0_va_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="8" slack="6"/>
<pin id="1867" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1872" class="1005" name="src_kernel_win_0_va_15_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="8" slack="6"/>
<pin id="1874" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_15 "/>
</bind>
</comp>

<comp id="1878" class="1005" name="src_kernel_win_0_va_16_reg_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="8" slack="5"/>
<pin id="1880" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_16 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="src_kernel_win_0_va_17_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="8" slack="5"/>
<pin id="1887" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_17 "/>
</bind>
</comp>

<comp id="1891" class="1005" name="src_kernel_win_0_va_18_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="8" slack="4"/>
<pin id="1893" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_18 "/>
</bind>
</comp>

<comp id="1898" class="1005" name="src_kernel_win_0_va_19_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="8" slack="4"/>
<pin id="1900" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_19 "/>
</bind>
</comp>

<comp id="1904" class="1005" name="src_kernel_win_1_va_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="8" slack="6"/>
<pin id="1906" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va "/>
</bind>
</comp>

<comp id="1911" class="1005" name="src_kernel_win_1_va_15_reg_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="8" slack="6"/>
<pin id="1913" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_15 "/>
</bind>
</comp>

<comp id="1917" class="1005" name="src_kernel_win_1_va_16_reg_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="8" slack="5"/>
<pin id="1919" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_16 "/>
</bind>
</comp>

<comp id="1924" class="1005" name="src_kernel_win_1_va_17_reg_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="8" slack="5"/>
<pin id="1926" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_17 "/>
</bind>
</comp>

<comp id="1930" class="1005" name="src_kernel_win_1_va_18_reg_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="8" slack="4"/>
<pin id="1932" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_18 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="src_kernel_win_1_va_19_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="8" slack="4"/>
<pin id="1939" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_19 "/>
</bind>
</comp>

<comp id="1943" class="1005" name="src_kernel_win_2_va_reg_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="8" slack="6"/>
<pin id="1945" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va "/>
</bind>
</comp>

<comp id="1950" class="1005" name="src_kernel_win_2_va_15_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="8" slack="6"/>
<pin id="1952" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_15 "/>
</bind>
</comp>

<comp id="1956" class="1005" name="src_kernel_win_2_va_16_reg_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="8" slack="5"/>
<pin id="1958" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_16 "/>
</bind>
</comp>

<comp id="1963" class="1005" name="src_kernel_win_2_va_17_reg_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="8" slack="5"/>
<pin id="1965" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_17 "/>
</bind>
</comp>

<comp id="1969" class="1005" name="src_kernel_win_2_va_18_reg_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="8" slack="4"/>
<pin id="1971" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_18 "/>
</bind>
</comp>

<comp id="1976" class="1005" name="src_kernel_win_2_va_19_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="8" slack="4"/>
<pin id="1978" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_19 "/>
</bind>
</comp>

<comp id="1982" class="1005" name="right_border_buf_0_s_reg_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="8" slack="4"/>
<pin id="1984" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1988" class="1005" name="right_border_buf_2_s_reg_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="8" slack="4"/>
<pin id="1990" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_s "/>
</bind>
</comp>

<comp id="1994" class="1005" name="right_border_buf_2_12_reg_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="8" slack="4"/>
<pin id="1996" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_12 "/>
</bind>
</comp>

<comp id="2000" class="1005" name="right_border_buf_0_15_reg_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="8" slack="4"/>
<pin id="2002" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_15 "/>
</bind>
</comp>

<comp id="2006" class="1005" name="right_border_buf_2_13_reg_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="8" slack="4"/>
<pin id="2008" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_13 "/>
</bind>
</comp>

<comp id="2012" class="1005" name="right_border_buf_1_s_reg_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="8" slack="4"/>
<pin id="2014" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_s "/>
</bind>
</comp>

<comp id="2018" class="1005" name="right_border_buf_0_16_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="8" slack="4"/>
<pin id="2020" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_16 "/>
</bind>
</comp>

<comp id="2024" class="1005" name="right_border_buf_1_15_reg_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="8" slack="4"/>
<pin id="2026" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_15 "/>
</bind>
</comp>

<comp id="2030" class="1005" name="right_border_buf_1_16_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="8" slack="4"/>
<pin id="2032" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_16 "/>
</bind>
</comp>

<comp id="2036" class="1005" name="tmp_27_reg_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="32" slack="2"/>
<pin id="2038" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="2041" class="1005" name="tmp_28_reg_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="32" slack="1"/>
<pin id="2043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="2046" class="1005" name="tmp_29_reg_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="32" slack="2"/>
<pin id="2048" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="2052" class="1005" name="p_neg394_i_i_reg_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="32" slack="1"/>
<pin id="2054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_neg394_i_i "/>
</bind>
</comp>

<comp id="2062" class="1005" name="exitcond390_i_i_reg_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="1" slack="1"/>
<pin id="2064" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond390_i_i "/>
</bind>
</comp>

<comp id="2066" class="1005" name="i_V_reg_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="32" slack="0"/>
<pin id="2068" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="2071" class="1005" name="tmp_30_reg_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="1" slack="1"/>
<pin id="2073" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="2075" class="1005" name="tmp_205_not_reg_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="1" slack="1"/>
<pin id="2077" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_205_not "/>
</bind>
</comp>

<comp id="2080" class="1005" name="icmp_reg_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="1" slack="1"/>
<pin id="2082" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="2085" class="1005" name="tmp_32_reg_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="1" slack="1"/>
<pin id="2087" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="2089" class="1005" name="tmp_236_0_2_reg_2089">
<pin_list>
<pin id="2090" dir="0" index="0" bw="1" slack="1"/>
<pin id="2091" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_236_0_2 "/>
</bind>
</comp>

<comp id="2093" class="1005" name="tmp_34_reg_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="1" slack="3"/>
<pin id="2095" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="2106" class="1005" name="tmp_94_reg_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="2" slack="3"/>
<pin id="2108" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="2113" class="1005" name="tmp_95_reg_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="2" slack="3"/>
<pin id="2115" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="2120" class="1005" name="tmp_96_reg_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="2" slack="3"/>
<pin id="2122" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="2127" class="1005" name="exitcond389_i_i_reg_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="1" slack="2"/>
<pin id="2129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond389_i_i "/>
</bind>
</comp>

<comp id="2131" class="1005" name="j_V_reg_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="32" slack="0"/>
<pin id="2133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="2136" class="1005" name="or_cond_i426_i_i_reg_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="1" slack="2"/>
<pin id="2138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i426_i_i "/>
</bind>
</comp>

<comp id="2140" class="1005" name="x_reg_2140">
<pin_list>
<pin id="2141" dir="0" index="0" bw="32" slack="1"/>
<pin id="2142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="2145" class="1005" name="brmerge_reg_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="1" slack="1"/>
<pin id="2147" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="2158" class="1005" name="tmp_100_reg_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="2" slack="2"/>
<pin id="2160" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="2171" class="1005" name="or_cond_i_i_reg_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="1" slack="2"/>
<pin id="2173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="2175" class="1005" name="k_buf_0_val_3_addr_reg_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="11" slack="1"/>
<pin id="2177" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="2181" class="1005" name="k_buf_0_val_4_addr_reg_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="11" slack="1"/>
<pin id="2183" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="2187" class="1005" name="k_buf_0_val_5_addr_reg_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="11" slack="1"/>
<pin id="2189" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="2193" class="1005" name="k_buf_1_val_3_addr_reg_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="11" slack="1"/>
<pin id="2195" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_3_addr "/>
</bind>
</comp>

<comp id="2199" class="1005" name="k_buf_1_val_4_addr_reg_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="11" slack="1"/>
<pin id="2201" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_4_addr "/>
</bind>
</comp>

<comp id="2205" class="1005" name="k_buf_1_val_5_addr_reg_2205">
<pin_list>
<pin id="2206" dir="0" index="0" bw="11" slack="1"/>
<pin id="2207" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_5_addr "/>
</bind>
</comp>

<comp id="2211" class="1005" name="k_buf_2_val_3_addr_reg_2211">
<pin_list>
<pin id="2212" dir="0" index="0" bw="11" slack="1"/>
<pin id="2213" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_3_addr "/>
</bind>
</comp>

<comp id="2217" class="1005" name="k_buf_2_val_4_addr_reg_2217">
<pin_list>
<pin id="2218" dir="0" index="0" bw="11" slack="1"/>
<pin id="2219" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_4_addr "/>
</bind>
</comp>

<comp id="2223" class="1005" name="k_buf_2_val_5_addr_reg_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="11" slack="1"/>
<pin id="2225" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_5_addr "/>
</bind>
</comp>

<comp id="2229" class="1005" name="src_kernel_win_0_va_20_reg_2229">
<pin_list>
<pin id="2230" dir="0" index="0" bw="8" slack="2"/>
<pin id="2231" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_20 "/>
</bind>
</comp>

<comp id="2236" class="1005" name="src_kernel_win_0_va_21_reg_2236">
<pin_list>
<pin id="2237" dir="0" index="0" bw="8" slack="1"/>
<pin id="2238" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_21 "/>
</bind>
</comp>

<comp id="2243" class="1005" name="src_kernel_win_0_va_22_reg_2243">
<pin_list>
<pin id="2244" dir="0" index="0" bw="8" slack="1"/>
<pin id="2245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_22 "/>
</bind>
</comp>

<comp id="2248" class="1005" name="temp_0_i_i_i_059_i_s_reg_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="8" slack="1"/>
<pin id="2250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_s "/>
</bind>
</comp>

<comp id="2253" class="1005" name="tmp_282_0_0_2_reg_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="1" slack="1"/>
<pin id="2255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_282_0_0_2 "/>
</bind>
</comp>

<comp id="2258" class="1005" name="src_kernel_win_1_va_20_reg_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="8" slack="2"/>
<pin id="2260" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_20 "/>
</bind>
</comp>

<comp id="2265" class="1005" name="src_kernel_win_1_va_21_reg_2265">
<pin_list>
<pin id="2266" dir="0" index="0" bw="8" slack="1"/>
<pin id="2267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_21 "/>
</bind>
</comp>

<comp id="2272" class="1005" name="src_kernel_win_1_va_22_reg_2272">
<pin_list>
<pin id="2273" dir="0" index="0" bw="8" slack="1"/>
<pin id="2274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_22 "/>
</bind>
</comp>

<comp id="2277" class="1005" name="temp_0_i_i_i_059_i_7_reg_2277">
<pin_list>
<pin id="2278" dir="0" index="0" bw="8" slack="1"/>
<pin id="2279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_7 "/>
</bind>
</comp>

<comp id="2282" class="1005" name="tmp_282_1_0_2_reg_2282">
<pin_list>
<pin id="2283" dir="0" index="0" bw="1" slack="1"/>
<pin id="2284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_282_1_0_2 "/>
</bind>
</comp>

<comp id="2287" class="1005" name="src_kernel_win_2_va_23_reg_2287">
<pin_list>
<pin id="2288" dir="0" index="0" bw="8" slack="2"/>
<pin id="2289" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_23 "/>
</bind>
</comp>

<comp id="2294" class="1005" name="src_kernel_win_2_va_24_reg_2294">
<pin_list>
<pin id="2295" dir="0" index="0" bw="8" slack="1"/>
<pin id="2296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_24 "/>
</bind>
</comp>

<comp id="2301" class="1005" name="src_kernel_win_2_va_25_reg_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="8" slack="1"/>
<pin id="2303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_25 "/>
</bind>
</comp>

<comp id="2306" class="1005" name="temp_0_i_i_i_059_i_13_reg_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="8" slack="1"/>
<pin id="2308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_13 "/>
</bind>
</comp>

<comp id="2311" class="1005" name="tmp_282_2_0_2_reg_2311">
<pin_list>
<pin id="2312" dir="0" index="0" bw="1" slack="1"/>
<pin id="2313" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_282_2_0_2 "/>
</bind>
</comp>

<comp id="2316" class="1005" name="temp_0_i_i_i_059_i_4_reg_2316">
<pin_list>
<pin id="2317" dir="0" index="0" bw="8" slack="1"/>
<pin id="2318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_4 "/>
</bind>
</comp>

<comp id="2322" class="1005" name="temp_0_i_i_i_059_i_10_reg_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="8" slack="1"/>
<pin id="2324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_10 "/>
</bind>
</comp>

<comp id="2328" class="1005" name="temp_0_i_i_i_059_i_17_reg_2328">
<pin_list>
<pin id="2329" dir="0" index="0" bw="8" slack="1"/>
<pin id="2330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_17 "/>
</bind>
</comp>

<comp id="2334" class="1005" name="tmp_reg_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="8" slack="1"/>
<pin id="2336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2339" class="1005" name="tmp_44_reg_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="8" slack="1"/>
<pin id="2341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="tmp_45_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="8" slack="1"/>
<pin id="2346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="197"><net_src comp="136" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="136" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="136" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="136" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="136" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="136" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="136" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="136" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="136" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="154" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="154" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="154" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="154" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="154" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="154" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="154" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="154" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="154" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="154" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="154" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="154" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="154" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="154" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="154" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="154" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="154" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="154" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="154" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="154" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="154" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="154" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="154" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="154" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="154" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="154" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="154" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="134" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="2" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="134" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="0" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="190" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="4" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="190" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="6" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="190" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="8" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="192" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="10" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="192" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="12" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="192" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="160" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="160" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="418"><net_src comp="160" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="430"><net_src comp="160" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="442"><net_src comp="160" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="160" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="160" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="160" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="160" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="485" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="350" pin="2"/><net_sink comp="419" pin=4"/></net>

<net id="506"><net_src comp="350" pin="2"/><net_sink comp="407" pin=4"/></net>

<net id="511"><net_src comp="350" pin="2"/><net_sink comp="395" pin=4"/></net>

<net id="512"><net_src comp="407" pin="3"/><net_sink comp="419" pin=4"/></net>

<net id="513"><net_src comp="395" pin="3"/><net_sink comp="407" pin=4"/></net>

<net id="518"><net_src comp="356" pin="2"/><net_sink comp="455" pin=4"/></net>

<net id="523"><net_src comp="356" pin="2"/><net_sink comp="443" pin=4"/></net>

<net id="528"><net_src comp="356" pin="2"/><net_sink comp="431" pin=4"/></net>

<net id="529"><net_src comp="443" pin="3"/><net_sink comp="455" pin=4"/></net>

<net id="530"><net_src comp="431" pin="3"/><net_sink comp="443" pin=4"/></net>

<net id="535"><net_src comp="362" pin="2"/><net_sink comp="491" pin=4"/></net>

<net id="540"><net_src comp="362" pin="2"/><net_sink comp="479" pin=4"/></net>

<net id="545"><net_src comp="362" pin="2"/><net_sink comp="467" pin=4"/></net>

<net id="546"><net_src comp="479" pin="3"/><net_sink comp="491" pin=4"/></net>

<net id="547"><net_src comp="467" pin="3"/><net_sink comp="479" pin=4"/></net>

<net id="551"><net_src comp="138" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="548" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="562"><net_src comp="30" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="30" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="585"><net_src comp="552" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="140" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="552" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="148" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="40" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="40" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="22" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="22" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="563" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="563" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="154" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="563" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="166" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="168" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="563" pin="4"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="154" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="644"><net_src comp="170" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="649"><net_src comp="635" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="172" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="563" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="30" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="563" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="154" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="563" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="22" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="563" pin="4"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="174" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="170" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="166" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="668" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="682" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="174" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="668" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="170" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="712"><net_src comp="699" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="30" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="176" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="563" pin="4"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="174" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="714" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="170" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="720" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="166" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="714" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="734" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="728" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="174" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="714" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="170" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="758"><net_src comp="745" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="30" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="178" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="563" pin="4"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="174" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="760" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="170" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="778"><net_src comp="766" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="166" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="760" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="780" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="774" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="796"><net_src comp="174" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="760" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="170" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="804"><net_src comp="791" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="30" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="811"><net_src comp="693" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="668" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="707" pin="3"/><net_sink comp="806" pin=2"/></net>

<net id="818"><net_src comp="806" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="814" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="739" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="714" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="753" pin="3"/><net_sink comp="823" pin=2"/></net>

<net id="835"><net_src comp="823" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="839"><net_src comp="831" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="845"><net_src comp="785" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="760" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="799" pin="3"/><net_sink comp="840" pin=2"/></net>

<net id="852"><net_src comp="840" pin="3"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="848" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="574" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="574" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="154" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="874"><net_src comp="168" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="574" pin="4"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="154" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="877"><net_src comp="170" pin="0"/><net_sink comp="868" pin=3"/></net>

<net id="882"><net_src comp="868" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="172" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="22" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="574" pin="4"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="174" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="884" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="170" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="902"><net_src comp="890" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="166" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="884" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="904" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="898" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="920"><net_src comp="174" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="884" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="170" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="928"><net_src comp="915" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="30" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="935"><net_src comp="909" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="884" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="937"><net_src comp="923" pin="3"/><net_sink comp="930" pin=2"/></net>

<net id="942"><net_src comp="930" pin="3"/><net_sink comp="938" pin=1"/></net>

<net id="947"><net_src comp="904" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="951"><net_src comp="938" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="878" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="960"><net_src comp="957" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="964"><net_src comp="957" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="965"><net_src comp="957" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="966"><net_src comp="957" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="967"><net_src comp="957" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="968"><net_src comp="957" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="985"><net_src comp="186" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="986"><net_src comp="969" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="987"><net_src comp="188" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="988"><net_src comp="188" pin="0"/><net_sink comp="978" pin=3"/></net>

<net id="994"><net_src comp="395" pin="3"/><net_sink comp="989" pin=1"/></net>

<net id="995"><net_src comp="978" pin="5"/><net_sink comp="989" pin=2"/></net>

<net id="1003"><net_src comp="186" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="972" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="188" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1006"><net_src comp="188" pin="0"/><net_sink comp="996" pin=3"/></net>

<net id="1012"><net_src comp="407" pin="3"/><net_sink comp="1007" pin=1"/></net>

<net id="1013"><net_src comp="996" pin="5"/><net_sink comp="1007" pin=2"/></net>

<net id="1021"><net_src comp="186" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1022"><net_src comp="975" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1023"><net_src comp="188" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1024"><net_src comp="188" pin="0"/><net_sink comp="1014" pin=3"/></net>

<net id="1030"><net_src comp="419" pin="3"/><net_sink comp="1025" pin=1"/></net>

<net id="1031"><net_src comp="1014" pin="5"/><net_sink comp="1025" pin=2"/></net>

<net id="1036"><net_src comp="1025" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1041"><net_src comp="1007" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1046"><net_src comp="989" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1054"><net_src comp="186" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="989" pin="3"/><net_sink comp="1047" pin=1"/></net>

<net id="1056"><net_src comp="1007" pin="3"/><net_sink comp="1047" pin=2"/></net>

<net id="1057"><net_src comp="1025" pin="3"/><net_sink comp="1047" pin=3"/></net>

<net id="1063"><net_src comp="1047" pin="5"/><net_sink comp="1058" pin=1"/></net>

<net id="1064"><net_src comp="989" pin="3"/><net_sink comp="1058" pin=2"/></net>

<net id="1072"><net_src comp="186" pin="0"/><net_sink comp="1065" pin=0"/></net>

<net id="1073"><net_src comp="989" pin="3"/><net_sink comp="1065" pin=1"/></net>

<net id="1074"><net_src comp="1007" pin="3"/><net_sink comp="1065" pin=2"/></net>

<net id="1075"><net_src comp="1025" pin="3"/><net_sink comp="1065" pin=3"/></net>

<net id="1081"><net_src comp="1065" pin="5"/><net_sink comp="1076" pin=1"/></net>

<net id="1082"><net_src comp="1007" pin="3"/><net_sink comp="1076" pin=2"/></net>

<net id="1090"><net_src comp="186" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1091"><net_src comp="989" pin="3"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="1007" pin="3"/><net_sink comp="1083" pin=2"/></net>

<net id="1093"><net_src comp="1025" pin="3"/><net_sink comp="1083" pin=3"/></net>

<net id="1099"><net_src comp="1083" pin="5"/><net_sink comp="1094" pin=1"/></net>

<net id="1100"><net_src comp="1025" pin="3"/><net_sink comp="1094" pin=2"/></net>

<net id="1111"><net_src comp="1101" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1104" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1118"><net_src comp="1107" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1119"><net_src comp="1101" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1120"><net_src comp="1104" pin="1"/><net_sink comp="1113" pin=2"/></net>

<net id="1125"><net_src comp="1094" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1113" pin="3"/><net_sink comp="1121" pin=1"/></net>

<net id="1143"><net_src comp="186" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1144"><net_src comp="1133" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1145"><net_src comp="188" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1146"><net_src comp="188" pin="0"/><net_sink comp="1136" pin=3"/></net>

<net id="1152"><net_src comp="431" pin="3"/><net_sink comp="1147" pin=1"/></net>

<net id="1153"><net_src comp="1136" pin="5"/><net_sink comp="1147" pin=2"/></net>

<net id="1161"><net_src comp="186" pin="0"/><net_sink comp="1154" pin=0"/></net>

<net id="1162"><net_src comp="1130" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1163"><net_src comp="188" pin="0"/><net_sink comp="1154" pin=2"/></net>

<net id="1164"><net_src comp="188" pin="0"/><net_sink comp="1154" pin=3"/></net>

<net id="1170"><net_src comp="443" pin="3"/><net_sink comp="1165" pin=1"/></net>

<net id="1171"><net_src comp="1154" pin="5"/><net_sink comp="1165" pin=2"/></net>

<net id="1179"><net_src comp="186" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1180"><net_src comp="1127" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1181"><net_src comp="188" pin="0"/><net_sink comp="1172" pin=2"/></net>

<net id="1182"><net_src comp="188" pin="0"/><net_sink comp="1172" pin=3"/></net>

<net id="1188"><net_src comp="455" pin="3"/><net_sink comp="1183" pin=1"/></net>

<net id="1189"><net_src comp="1172" pin="5"/><net_sink comp="1183" pin=2"/></net>

<net id="1194"><net_src comp="1147" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1199"><net_src comp="1165" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1204"><net_src comp="1183" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1212"><net_src comp="186" pin="0"/><net_sink comp="1205" pin=0"/></net>

<net id="1213"><net_src comp="1147" pin="3"/><net_sink comp="1205" pin=1"/></net>

<net id="1214"><net_src comp="1165" pin="3"/><net_sink comp="1205" pin=2"/></net>

<net id="1215"><net_src comp="1183" pin="3"/><net_sink comp="1205" pin=3"/></net>

<net id="1221"><net_src comp="1205" pin="5"/><net_sink comp="1216" pin=1"/></net>

<net id="1222"><net_src comp="1147" pin="3"/><net_sink comp="1216" pin=2"/></net>

<net id="1230"><net_src comp="186" pin="0"/><net_sink comp="1223" pin=0"/></net>

<net id="1231"><net_src comp="1147" pin="3"/><net_sink comp="1223" pin=1"/></net>

<net id="1232"><net_src comp="1165" pin="3"/><net_sink comp="1223" pin=2"/></net>

<net id="1233"><net_src comp="1183" pin="3"/><net_sink comp="1223" pin=3"/></net>

<net id="1239"><net_src comp="1223" pin="5"/><net_sink comp="1234" pin=1"/></net>

<net id="1240"><net_src comp="1165" pin="3"/><net_sink comp="1234" pin=2"/></net>

<net id="1248"><net_src comp="186" pin="0"/><net_sink comp="1241" pin=0"/></net>

<net id="1249"><net_src comp="1147" pin="3"/><net_sink comp="1241" pin=1"/></net>

<net id="1250"><net_src comp="1165" pin="3"/><net_sink comp="1241" pin=2"/></net>

<net id="1251"><net_src comp="1183" pin="3"/><net_sink comp="1241" pin=3"/></net>

<net id="1257"><net_src comp="1241" pin="5"/><net_sink comp="1252" pin=1"/></net>

<net id="1258"><net_src comp="1183" pin="3"/><net_sink comp="1252" pin=2"/></net>

<net id="1269"><net_src comp="1259" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="1262" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1276"><net_src comp="1265" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="1259" pin="1"/><net_sink comp="1271" pin=1"/></net>

<net id="1278"><net_src comp="1262" pin="1"/><net_sink comp="1271" pin=2"/></net>

<net id="1283"><net_src comp="1252" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="1271" pin="3"/><net_sink comp="1279" pin=1"/></net>

<net id="1301"><net_src comp="186" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1302"><net_src comp="1291" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1303"><net_src comp="188" pin="0"/><net_sink comp="1294" pin=2"/></net>

<net id="1304"><net_src comp="188" pin="0"/><net_sink comp="1294" pin=3"/></net>

<net id="1310"><net_src comp="467" pin="3"/><net_sink comp="1305" pin=1"/></net>

<net id="1311"><net_src comp="1294" pin="5"/><net_sink comp="1305" pin=2"/></net>

<net id="1319"><net_src comp="186" pin="0"/><net_sink comp="1312" pin=0"/></net>

<net id="1320"><net_src comp="1288" pin="1"/><net_sink comp="1312" pin=1"/></net>

<net id="1321"><net_src comp="188" pin="0"/><net_sink comp="1312" pin=2"/></net>

<net id="1322"><net_src comp="188" pin="0"/><net_sink comp="1312" pin=3"/></net>

<net id="1328"><net_src comp="479" pin="3"/><net_sink comp="1323" pin=1"/></net>

<net id="1329"><net_src comp="1312" pin="5"/><net_sink comp="1323" pin=2"/></net>

<net id="1337"><net_src comp="186" pin="0"/><net_sink comp="1330" pin=0"/></net>

<net id="1338"><net_src comp="1285" pin="1"/><net_sink comp="1330" pin=1"/></net>

<net id="1339"><net_src comp="188" pin="0"/><net_sink comp="1330" pin=2"/></net>

<net id="1340"><net_src comp="188" pin="0"/><net_sink comp="1330" pin=3"/></net>

<net id="1346"><net_src comp="491" pin="3"/><net_sink comp="1341" pin=1"/></net>

<net id="1347"><net_src comp="1330" pin="5"/><net_sink comp="1341" pin=2"/></net>

<net id="1352"><net_src comp="1305" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1357"><net_src comp="1323" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1362"><net_src comp="1341" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1370"><net_src comp="186" pin="0"/><net_sink comp="1363" pin=0"/></net>

<net id="1371"><net_src comp="1305" pin="3"/><net_sink comp="1363" pin=1"/></net>

<net id="1372"><net_src comp="1323" pin="3"/><net_sink comp="1363" pin=2"/></net>

<net id="1373"><net_src comp="1341" pin="3"/><net_sink comp="1363" pin=3"/></net>

<net id="1379"><net_src comp="1363" pin="5"/><net_sink comp="1374" pin=1"/></net>

<net id="1380"><net_src comp="1305" pin="3"/><net_sink comp="1374" pin=2"/></net>

<net id="1388"><net_src comp="186" pin="0"/><net_sink comp="1381" pin=0"/></net>

<net id="1389"><net_src comp="1305" pin="3"/><net_sink comp="1381" pin=1"/></net>

<net id="1390"><net_src comp="1323" pin="3"/><net_sink comp="1381" pin=2"/></net>

<net id="1391"><net_src comp="1341" pin="3"/><net_sink comp="1381" pin=3"/></net>

<net id="1397"><net_src comp="1381" pin="5"/><net_sink comp="1392" pin=1"/></net>

<net id="1398"><net_src comp="1323" pin="3"/><net_sink comp="1392" pin=2"/></net>

<net id="1406"><net_src comp="186" pin="0"/><net_sink comp="1399" pin=0"/></net>

<net id="1407"><net_src comp="1305" pin="3"/><net_sink comp="1399" pin=1"/></net>

<net id="1408"><net_src comp="1323" pin="3"/><net_sink comp="1399" pin=2"/></net>

<net id="1409"><net_src comp="1341" pin="3"/><net_sink comp="1399" pin=3"/></net>

<net id="1415"><net_src comp="1399" pin="5"/><net_sink comp="1410" pin=1"/></net>

<net id="1416"><net_src comp="1341" pin="3"/><net_sink comp="1410" pin=2"/></net>

<net id="1427"><net_src comp="1417" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1428"><net_src comp="1420" pin="1"/><net_sink comp="1423" pin=1"/></net>

<net id="1434"><net_src comp="1423" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1435"><net_src comp="1417" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1436"><net_src comp="1420" pin="1"/><net_sink comp="1429" pin=2"/></net>

<net id="1441"><net_src comp="1410" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1442"><net_src comp="1429" pin="3"/><net_sink comp="1437" pin=1"/></net>

<net id="1456"><net_src comp="1449" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1461"><net_src comp="1410" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1466"><net_src comp="1446" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1471"><net_src comp="1252" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1476"><net_src comp="1443" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1481"><net_src comp="1094" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1497"><net_src comp="1485" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1498"><net_src comp="1488" pin="3"/><net_sink comp="1493" pin=1"/></net>

<net id="1504"><net_src comp="1493" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1505"><net_src comp="1485" pin="1"/><net_sink comp="1499" pin=1"/></net>

<net id="1506"><net_src comp="1488" pin="3"/><net_sink comp="1499" pin=2"/></net>

<net id="1511"><net_src comp="1482" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1512"><net_src comp="1499" pin="3"/><net_sink comp="1507" pin=1"/></net>

<net id="1518"><net_src comp="1507" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1519"><net_src comp="1482" pin="1"/><net_sink comp="1513" pin=1"/></net>

<net id="1520"><net_src comp="1499" pin="3"/><net_sink comp="1513" pin=2"/></net>

<net id="1525"><net_src comp="1513" pin="3"/><net_sink comp="1521" pin=1"/></net>

<net id="1531"><net_src comp="1521" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1532"><net_src comp="1513" pin="3"/><net_sink comp="1526" pin=2"/></net>

<net id="1548"><net_src comp="1536" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="1549"><net_src comp="1539" pin="3"/><net_sink comp="1544" pin=1"/></net>

<net id="1555"><net_src comp="1544" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1556"><net_src comp="1536" pin="1"/><net_sink comp="1550" pin=1"/></net>

<net id="1557"><net_src comp="1539" pin="3"/><net_sink comp="1550" pin=2"/></net>

<net id="1562"><net_src comp="1533" pin="1"/><net_sink comp="1558" pin=0"/></net>

<net id="1563"><net_src comp="1550" pin="3"/><net_sink comp="1558" pin=1"/></net>

<net id="1569"><net_src comp="1558" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1570"><net_src comp="1533" pin="1"/><net_sink comp="1564" pin=1"/></net>

<net id="1571"><net_src comp="1550" pin="3"/><net_sink comp="1564" pin=2"/></net>

<net id="1576"><net_src comp="1564" pin="3"/><net_sink comp="1572" pin=1"/></net>

<net id="1582"><net_src comp="1572" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1583"><net_src comp="1564" pin="3"/><net_sink comp="1577" pin=2"/></net>

<net id="1599"><net_src comp="1587" pin="1"/><net_sink comp="1595" pin=0"/></net>

<net id="1600"><net_src comp="1590" pin="3"/><net_sink comp="1595" pin=1"/></net>

<net id="1606"><net_src comp="1595" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1607"><net_src comp="1587" pin="1"/><net_sink comp="1601" pin=1"/></net>

<net id="1608"><net_src comp="1590" pin="3"/><net_sink comp="1601" pin=2"/></net>

<net id="1613"><net_src comp="1584" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1614"><net_src comp="1601" pin="3"/><net_sink comp="1609" pin=1"/></net>

<net id="1620"><net_src comp="1609" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1621"><net_src comp="1584" pin="1"/><net_sink comp="1615" pin=1"/></net>

<net id="1622"><net_src comp="1601" pin="3"/><net_sink comp="1615" pin=2"/></net>

<net id="1627"><net_src comp="1615" pin="3"/><net_sink comp="1623" pin=1"/></net>

<net id="1633"><net_src comp="1623" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1634"><net_src comp="1615" pin="3"/><net_sink comp="1628" pin=2"/></net>

<net id="1648"><net_src comp="1641" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="1657"><net_src comp="1638" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1666"><net_src comp="1635" pin="1"/><net_sink comp="1662" pin=0"/></net>

<net id="1681"><net_src comp="1674" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="1687"><net_src comp="1677" pin="2"/><net_sink comp="1682" pin=0"/></net>

<net id="1688"><net_src comp="1674" pin="1"/><net_sink comp="1682" pin=1"/></net>

<net id="1693"><net_src comp="1671" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="1694"><net_src comp="1682" pin="3"/><net_sink comp="1689" pin=1"/></net>

<net id="1700"><net_src comp="1689" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1701"><net_src comp="1671" pin="1"/><net_sink comp="1695" pin=1"/></net>

<net id="1702"><net_src comp="1682" pin="3"/><net_sink comp="1695" pin=2"/></net>

<net id="1707"><net_src comp="1695" pin="3"/><net_sink comp="1703" pin=1"/></net>

<net id="1713"><net_src comp="1703" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1714"><net_src comp="1695" pin="3"/><net_sink comp="1708" pin=2"/></net>

<net id="1725"><net_src comp="1718" pin="1"/><net_sink comp="1721" pin=0"/></net>

<net id="1731"><net_src comp="1721" pin="2"/><net_sink comp="1726" pin=0"/></net>

<net id="1732"><net_src comp="1718" pin="1"/><net_sink comp="1726" pin=1"/></net>

<net id="1737"><net_src comp="1715" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="1738"><net_src comp="1726" pin="3"/><net_sink comp="1733" pin=1"/></net>

<net id="1744"><net_src comp="1733" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1745"><net_src comp="1715" pin="1"/><net_sink comp="1739" pin=1"/></net>

<net id="1746"><net_src comp="1726" pin="3"/><net_sink comp="1739" pin=2"/></net>

<net id="1751"><net_src comp="1739" pin="3"/><net_sink comp="1747" pin=1"/></net>

<net id="1757"><net_src comp="1747" pin="2"/><net_sink comp="1752" pin=0"/></net>

<net id="1758"><net_src comp="1739" pin="3"/><net_sink comp="1752" pin=2"/></net>

<net id="1769"><net_src comp="1762" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1775"><net_src comp="1765" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1776"><net_src comp="1762" pin="1"/><net_sink comp="1770" pin=1"/></net>

<net id="1781"><net_src comp="1759" pin="1"/><net_sink comp="1777" pin=0"/></net>

<net id="1782"><net_src comp="1770" pin="3"/><net_sink comp="1777" pin=1"/></net>

<net id="1788"><net_src comp="1777" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1789"><net_src comp="1759" pin="1"/><net_sink comp="1783" pin=1"/></net>

<net id="1790"><net_src comp="1770" pin="3"/><net_sink comp="1783" pin=2"/></net>

<net id="1795"><net_src comp="1783" pin="3"/><net_sink comp="1791" pin=1"/></net>

<net id="1801"><net_src comp="1791" pin="2"/><net_sink comp="1796" pin=0"/></net>

<net id="1802"><net_src comp="1783" pin="3"/><net_sink comp="1796" pin=2"/></net>

<net id="1816"><net_src comp="1809" pin="1"/><net_sink comp="1812" pin=0"/></net>

<net id="1825"><net_src comp="1806" pin="1"/><net_sink comp="1821" pin=0"/></net>

<net id="1834"><net_src comp="1803" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1842"><net_src comp="338" pin="2"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1844"><net_src comp="1839" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1845"><net_src comp="1839" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1849"><net_src comp="344" pin="2"/><net_sink comp="1846" pin=0"/></net>

<net id="1850"><net_src comp="1846" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1851"><net_src comp="1846" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1852"><net_src comp="1846" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1853"><net_src comp="1846" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1854"><net_src comp="1846" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1855"><net_src comp="1846" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1856"><net_src comp="1846" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1860"><net_src comp="581" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1868"><net_src comp="230" pin="1"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1870"><net_src comp="1865" pin="1"/><net_sink comp="1803" pin=0"/></net>

<net id="1871"><net_src comp="1865" pin="1"/><net_sink comp="1835" pin=1"/></net>

<net id="1875"><net_src comp="234" pin="1"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="1877"><net_src comp="1872" pin="1"/><net_sink comp="1830" pin=1"/></net>

<net id="1881"><net_src comp="238" pin="1"/><net_sink comp="1878" pin=0"/></net>

<net id="1882"><net_src comp="1878" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1883"><net_src comp="1878" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1884"><net_src comp="1878" pin="1"/><net_sink comp="1667" pin=1"/></net>

<net id="1888"><net_src comp="242" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1890"><net_src comp="1885" pin="1"/><net_sink comp="1662" pin=1"/></net>

<net id="1894"><net_src comp="246" pin="1"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1896"><net_src comp="1891" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1897"><net_src comp="1891" pin="1"/><net_sink comp="1477" pin=1"/></net>

<net id="1901"><net_src comp="250" pin="1"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1903"><net_src comp="1898" pin="1"/><net_sink comp="1472" pin=1"/></net>

<net id="1907"><net_src comp="254" pin="1"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="1715" pin=0"/></net>

<net id="1909"><net_src comp="1904" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="1910"><net_src comp="1904" pin="1"/><net_sink comp="1826" pin=1"/></net>

<net id="1914"><net_src comp="258" pin="1"/><net_sink comp="1911" pin=0"/></net>

<net id="1915"><net_src comp="1911" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="1916"><net_src comp="1911" pin="1"/><net_sink comp="1821" pin=1"/></net>

<net id="1920"><net_src comp="262" pin="1"/><net_sink comp="1917" pin=0"/></net>

<net id="1921"><net_src comp="1917" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1922"><net_src comp="1917" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1923"><net_src comp="1917" pin="1"/><net_sink comp="1658" pin=1"/></net>

<net id="1927"><net_src comp="266" pin="1"/><net_sink comp="1924" pin=0"/></net>

<net id="1928"><net_src comp="1924" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1929"><net_src comp="1924" pin="1"/><net_sink comp="1653" pin=1"/></net>

<net id="1933"><net_src comp="270" pin="1"/><net_sink comp="1930" pin=0"/></net>

<net id="1934"><net_src comp="1930" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1935"><net_src comp="1930" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1936"><net_src comp="1930" pin="1"/><net_sink comp="1467" pin=1"/></net>

<net id="1940"><net_src comp="274" pin="1"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1942"><net_src comp="1937" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="1946"><net_src comp="278" pin="1"/><net_sink comp="1943" pin=0"/></net>

<net id="1947"><net_src comp="1943" pin="1"/><net_sink comp="1759" pin=0"/></net>

<net id="1948"><net_src comp="1943" pin="1"/><net_sink comp="1809" pin=0"/></net>

<net id="1949"><net_src comp="1943" pin="1"/><net_sink comp="1817" pin=1"/></net>

<net id="1953"><net_src comp="282" pin="1"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="1955"><net_src comp="1950" pin="1"/><net_sink comp="1812" pin=1"/></net>

<net id="1959"><net_src comp="286" pin="1"/><net_sink comp="1956" pin=0"/></net>

<net id="1960"><net_src comp="1956" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1961"><net_src comp="1956" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="1962"><net_src comp="1956" pin="1"/><net_sink comp="1649" pin=1"/></net>

<net id="1966"><net_src comp="290" pin="1"/><net_sink comp="1963" pin=0"/></net>

<net id="1967"><net_src comp="1963" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1968"><net_src comp="1963" pin="1"/><net_sink comp="1644" pin=1"/></net>

<net id="1972"><net_src comp="294" pin="1"/><net_sink comp="1969" pin=0"/></net>

<net id="1973"><net_src comp="1969" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1974"><net_src comp="1969" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1975"><net_src comp="1969" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1979"><net_src comp="298" pin="1"/><net_sink comp="1976" pin=0"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1981"><net_src comp="1976" pin="1"/><net_sink comp="1452" pin=1"/></net>

<net id="1985"><net_src comp="302" pin="1"/><net_sink comp="1982" pin=0"/></net>

<net id="1986"><net_src comp="1982" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1987"><net_src comp="1982" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1991"><net_src comp="306" pin="1"/><net_sink comp="1988" pin=0"/></net>

<net id="1992"><net_src comp="1988" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1993"><net_src comp="1988" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1997"><net_src comp="310" pin="1"/><net_sink comp="1994" pin=0"/></net>

<net id="1998"><net_src comp="1994" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1999"><net_src comp="1994" pin="1"/><net_sink comp="1353" pin=1"/></net>

<net id="2003"><net_src comp="314" pin="1"/><net_sink comp="2000" pin=0"/></net>

<net id="2004"><net_src comp="2000" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="2005"><net_src comp="2000" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="2009"><net_src comp="318" pin="1"/><net_sink comp="2006" pin=0"/></net>

<net id="2010"><net_src comp="2006" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="2011"><net_src comp="2006" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="2015"><net_src comp="322" pin="1"/><net_sink comp="2012" pin=0"/></net>

<net id="2016"><net_src comp="2012" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="2017"><net_src comp="2012" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="2021"><net_src comp="326" pin="1"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="2023"><net_src comp="2018" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="2027"><net_src comp="330" pin="1"/><net_sink comp="2024" pin=0"/></net>

<net id="2028"><net_src comp="2024" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="2029"><net_src comp="2024" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="2033"><net_src comp="334" pin="1"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="2035"><net_src comp="2030" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="2039"><net_src comp="593" pin="2"/><net_sink comp="2036" pin=0"/></net>

<net id="2040"><net_src comp="2036" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="2044"><net_src comp="598" pin="2"/><net_sink comp="2041" pin=0"/></net>

<net id="2045"><net_src comp="2041" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="2049"><net_src comp="603" pin="2"/><net_sink comp="2046" pin=0"/></net>

<net id="2050"><net_src comp="2046" pin="1"/><net_sink comp="923" pin=2"/></net>

<net id="2051"><net_src comp="2046" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="2055"><net_src comp="608" pin="2"/><net_sink comp="2052" pin=0"/></net>

<net id="2056"><net_src comp="2052" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="2057"><net_src comp="2052" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="2058"><net_src comp="2052" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="2059"><net_src comp="2052" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="2060"><net_src comp="2052" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="2061"><net_src comp="2052" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="2065"><net_src comp="613" pin="2"/><net_sink comp="2062" pin=0"/></net>

<net id="2069"><net_src comp="618" pin="2"/><net_sink comp="2066" pin=0"/></net>

<net id="2070"><net_src comp="2066" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="2074"><net_src comp="624" pin="2"/><net_sink comp="2071" pin=0"/></net>

<net id="2078"><net_src comp="629" pin="2"/><net_sink comp="2075" pin=0"/></net>

<net id="2079"><net_src comp="2075" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="2083"><net_src comp="645" pin="2"/><net_sink comp="2080" pin=0"/></net>

<net id="2084"><net_src comp="2080" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="2088"><net_src comp="651" pin="2"/><net_sink comp="2085" pin=0"/></net>

<net id="2092"><net_src comp="657" pin="2"/><net_sink comp="2089" pin=0"/></net>

<net id="2096"><net_src comp="663" pin="2"/><net_sink comp="2093" pin=0"/></net>

<net id="2097"><net_src comp="2093" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="2098"><net_src comp="2093" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="2099"><net_src comp="2093" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="2100"><net_src comp="2093" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="2101"><net_src comp="2093" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="2102"><net_src comp="2093" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="2103"><net_src comp="2093" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="2104"><net_src comp="2093" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="2105"><net_src comp="2093" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="2109"><net_src comp="819" pin="1"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="1047" pin=4"/></net>

<net id="2111"><net_src comp="2106" pin="1"/><net_sink comp="1205" pin=4"/></net>

<net id="2112"><net_src comp="2106" pin="1"/><net_sink comp="1363" pin=4"/></net>

<net id="2116"><net_src comp="836" pin="1"/><net_sink comp="2113" pin=0"/></net>

<net id="2117"><net_src comp="2113" pin="1"/><net_sink comp="1065" pin=4"/></net>

<net id="2118"><net_src comp="2113" pin="1"/><net_sink comp="1223" pin=4"/></net>

<net id="2119"><net_src comp="2113" pin="1"/><net_sink comp="1381" pin=4"/></net>

<net id="2123"><net_src comp="853" pin="1"/><net_sink comp="2120" pin=0"/></net>

<net id="2124"><net_src comp="2120" pin="1"/><net_sink comp="1083" pin=4"/></net>

<net id="2125"><net_src comp="2120" pin="1"/><net_sink comp="1241" pin=4"/></net>

<net id="2126"><net_src comp="2120" pin="1"/><net_sink comp="1399" pin=4"/></net>

<net id="2130"><net_src comp="857" pin="2"/><net_sink comp="2127" pin=0"/></net>

<net id="2134"><net_src comp="862" pin="2"/><net_sink comp="2131" pin=0"/></net>

<net id="2135"><net_src comp="2131" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="2139"><net_src comp="909" pin="2"/><net_sink comp="2136" pin=0"/></net>

<net id="2143"><net_src comp="930" pin="3"/><net_sink comp="2140" pin=0"/></net>

<net id="2144"><net_src comp="2140" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="2148"><net_src comp="943" pin="2"/><net_sink comp="2145" pin=0"/></net>

<net id="2149"><net_src comp="2145" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="2150"><net_src comp="2145" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="2151"><net_src comp="2145" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="2152"><net_src comp="2145" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="2153"><net_src comp="2145" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="2154"><net_src comp="2145" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="2155"><net_src comp="2145" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="2156"><net_src comp="2145" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="2157"><net_src comp="2145" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="2161"><net_src comp="948" pin="1"/><net_sink comp="2158" pin=0"/></net>

<net id="2162"><net_src comp="2158" pin="1"/><net_sink comp="978" pin=4"/></net>

<net id="2163"><net_src comp="2158" pin="1"/><net_sink comp="996" pin=4"/></net>

<net id="2164"><net_src comp="2158" pin="1"/><net_sink comp="1014" pin=4"/></net>

<net id="2165"><net_src comp="2158" pin="1"/><net_sink comp="1136" pin=4"/></net>

<net id="2166"><net_src comp="2158" pin="1"/><net_sink comp="1154" pin=4"/></net>

<net id="2167"><net_src comp="2158" pin="1"/><net_sink comp="1172" pin=4"/></net>

<net id="2168"><net_src comp="2158" pin="1"/><net_sink comp="1294" pin=4"/></net>

<net id="2169"><net_src comp="2158" pin="1"/><net_sink comp="1312" pin=4"/></net>

<net id="2170"><net_src comp="2158" pin="1"/><net_sink comp="1330" pin=4"/></net>

<net id="2174"><net_src comp="952" pin="2"/><net_sink comp="2171" pin=0"/></net>

<net id="2178"><net_src comp="389" pin="3"/><net_sink comp="2175" pin=0"/></net>

<net id="2179"><net_src comp="2175" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="2180"><net_src comp="2175" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="2184"><net_src comp="401" pin="3"/><net_sink comp="2181" pin=0"/></net>

<net id="2185"><net_src comp="2181" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="2186"><net_src comp="2181" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="2190"><net_src comp="413" pin="3"/><net_sink comp="2187" pin=0"/></net>

<net id="2191"><net_src comp="2187" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="2192"><net_src comp="2187" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="2196"><net_src comp="425" pin="3"/><net_sink comp="2193" pin=0"/></net>

<net id="2197"><net_src comp="2193" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="2198"><net_src comp="2193" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="2202"><net_src comp="437" pin="3"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="2204"><net_src comp="2199" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="2208"><net_src comp="449" pin="3"/><net_sink comp="2205" pin=0"/></net>

<net id="2209"><net_src comp="2205" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="2210"><net_src comp="2205" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="2214"><net_src comp="461" pin="3"/><net_sink comp="2211" pin=0"/></net>

<net id="2215"><net_src comp="2211" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="2216"><net_src comp="2211" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="2220"><net_src comp="473" pin="3"/><net_sink comp="2217" pin=0"/></net>

<net id="2221"><net_src comp="2217" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="2222"><net_src comp="2217" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="2226"><net_src comp="485" pin="3"/><net_sink comp="2223" pin=0"/></net>

<net id="2227"><net_src comp="2223" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="2228"><net_src comp="2223" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="2232"><net_src comp="1058" pin="3"/><net_sink comp="2229" pin=0"/></net>

<net id="2233"><net_src comp="2229" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="2234"><net_src comp="2229" pin="1"/><net_sink comp="1708" pin=1"/></net>

<net id="2235"><net_src comp="2229" pin="1"/><net_sink comp="1835" pin=0"/></net>

<net id="2239"><net_src comp="1076" pin="3"/><net_sink comp="2236" pin=0"/></net>

<net id="2240"><net_src comp="2236" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="2241"><net_src comp="2236" pin="1"/><net_sink comp="1526" pin=1"/></net>

<net id="2242"><net_src comp="2236" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="2246"><net_src comp="1094" pin="3"/><net_sink comp="2243" pin=0"/></net>

<net id="2247"><net_src comp="2243" pin="1"/><net_sink comp="1488" pin=1"/></net>

<net id="2251"><net_src comp="1113" pin="3"/><net_sink comp="2248" pin=0"/></net>

<net id="2252"><net_src comp="2248" pin="1"/><net_sink comp="1488" pin=2"/></net>

<net id="2256"><net_src comp="1121" pin="2"/><net_sink comp="2253" pin=0"/></net>

<net id="2257"><net_src comp="2253" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="2261"><net_src comp="1216" pin="3"/><net_sink comp="2258" pin=0"/></net>

<net id="2262"><net_src comp="2258" pin="1"/><net_sink comp="1747" pin=0"/></net>

<net id="2263"><net_src comp="2258" pin="1"/><net_sink comp="1752" pin=1"/></net>

<net id="2264"><net_src comp="2258" pin="1"/><net_sink comp="1826" pin=0"/></net>

<net id="2268"><net_src comp="1234" pin="3"/><net_sink comp="2265" pin=0"/></net>

<net id="2269"><net_src comp="2265" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="2270"><net_src comp="2265" pin="1"/><net_sink comp="1577" pin=1"/></net>

<net id="2271"><net_src comp="2265" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="2275"><net_src comp="1252" pin="3"/><net_sink comp="2272" pin=0"/></net>

<net id="2276"><net_src comp="2272" pin="1"/><net_sink comp="1539" pin=1"/></net>

<net id="2280"><net_src comp="1271" pin="3"/><net_sink comp="2277" pin=0"/></net>

<net id="2281"><net_src comp="2277" pin="1"/><net_sink comp="1539" pin=2"/></net>

<net id="2285"><net_src comp="1279" pin="2"/><net_sink comp="2282" pin=0"/></net>

<net id="2286"><net_src comp="2282" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="2290"><net_src comp="1374" pin="3"/><net_sink comp="2287" pin=0"/></net>

<net id="2291"><net_src comp="2287" pin="1"/><net_sink comp="1791" pin=0"/></net>

<net id="2292"><net_src comp="2287" pin="1"/><net_sink comp="1796" pin=1"/></net>

<net id="2293"><net_src comp="2287" pin="1"/><net_sink comp="1817" pin=0"/></net>

<net id="2297"><net_src comp="1392" pin="3"/><net_sink comp="2294" pin=0"/></net>

<net id="2298"><net_src comp="2294" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="2299"><net_src comp="2294" pin="1"/><net_sink comp="1628" pin=1"/></net>

<net id="2300"><net_src comp="2294" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="2304"><net_src comp="1410" pin="3"/><net_sink comp="2301" pin=0"/></net>

<net id="2305"><net_src comp="2301" pin="1"/><net_sink comp="1590" pin=1"/></net>

<net id="2309"><net_src comp="1429" pin="3"/><net_sink comp="2306" pin=0"/></net>

<net id="2310"><net_src comp="2306" pin="1"/><net_sink comp="1590" pin=2"/></net>

<net id="2314"><net_src comp="1437" pin="2"/><net_sink comp="2311" pin=0"/></net>

<net id="2315"><net_src comp="2311" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="2319"><net_src comp="1526" pin="3"/><net_sink comp="2316" pin=0"/></net>

<net id="2320"><net_src comp="2316" pin="1"/><net_sink comp="1677" pin=1"/></net>

<net id="2321"><net_src comp="2316" pin="1"/><net_sink comp="1682" pin=2"/></net>

<net id="2325"><net_src comp="1577" pin="3"/><net_sink comp="2322" pin=0"/></net>

<net id="2326"><net_src comp="2322" pin="1"/><net_sink comp="1721" pin=1"/></net>

<net id="2327"><net_src comp="2322" pin="1"/><net_sink comp="1726" pin=2"/></net>

<net id="2331"><net_src comp="1628" pin="3"/><net_sink comp="2328" pin=0"/></net>

<net id="2332"><net_src comp="2328" pin="1"/><net_sink comp="1765" pin=1"/></net>

<net id="2333"><net_src comp="2328" pin="1"/><net_sink comp="1770" pin=2"/></net>

<net id="2337"><net_src comp="1708" pin="3"/><net_sink comp="2334" pin=0"/></net>

<net id="2338"><net_src comp="2334" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="2342"><net_src comp="1752" pin="3"/><net_sink comp="2339" pin=0"/></net>

<net id="2343"><net_src comp="2339" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="2347"><net_src comp="1796" pin="3"/><net_sink comp="2344" pin=0"/></net>

<net id="2348"><net_src comp="2344" pin="1"/><net_sink comp="382" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {9 }
	Port: p_dst_data_stream_1_V | {9 }
	Port: p_dst_data_stream_2_V | {9 }
 - Input state : 
	Port: Erode : p_src_rows_V | {1 }
	Port: Erode : p_src_cols_V | {1 }
	Port: Erode : p_src_data_stream_0_V | {6 }
	Port: Erode : p_src_data_stream_1_V | {6 }
	Port: Erode : p_src_data_stream_2_V | {6 }
  - Chain level:
	State 1
	State 2
		tmp_18 : 1
		rend_i_i_i : 1
		tmp_19 : 1
		StgValue_39 : 2
	State 3
		exitcond390_i_i : 1
		i_V : 1
		StgValue_76 : 2
		tmp_30 : 1
		tmp_205_not : 2
		tmp_87 : 1
		icmp : 2
		tmp_32 : 1
		tmp_236_0_2 : 1
		tmp_34 : 1
		tmp_35 : 1
		tmp_88 : 2
		rev : 3
		tmp_37 : 2
		or_cond_i_i_i : 3
		tmp_89 : 2
		p_assign_s : 3
		p_assign_12_0_1 : 1
		tmp_90 : 2
		rev4 : 3
		tmp_263_0_1 : 2
		or_cond_i_i_i_0_1 : 3
		tmp_91 : 2
		p_assign_13_0_1 : 3
		p_assign_12_0_2 : 1
		tmp_92 : 2
		rev5 : 3
		tmp_263_0_2 : 2
		or_cond_i_i_i_0_2 : 3
		tmp_93 : 2
		p_assign_13_0_2 : 3
		y_2 : 3
		row_assign_s : 4
		tmp_94 : 5
		y_2_0_1 : 3
		row_assign_14_0_1 : 4
		tmp_95 : 5
		y_2_0_2 : 3
		row_assign_14_0_2 : 4
		tmp_96 : 5
	State 4
		exitcond389_i_i : 1
		j_V : 1
		StgValue_122 : 2
		tmp_97 : 1
		icmp2 : 2
		ImagLoc_x : 1
		tmp_98 : 2
		rev6 : 3
		tmp_41 : 2
		or_cond_i426_i_i : 3
		tmp_99 : 2
		p_assign_9 : 3
		x : 3
		col_assign_5 : 4
		brmerge : 3
		tmp_100 : 5
		StgValue_136 : 3
		or_cond_i_i : 3
		StgValue_143 : 3
		StgValue_144 : 3
		StgValue_150 : 3
		StgValue_151 : 3
		StgValue_157 : 3
	State 5
		k_buf_0_val_3_addr : 1
		k_buf_0_val_3_load : 2
		k_buf_0_val_4_addr : 1
		k_buf_0_val_4_load : 2
		k_buf_0_val_5_addr : 1
		k_buf_0_val_5_load : 2
		k_buf_1_val_3_addr : 1
		k_buf_1_val_3_load : 2
		k_buf_1_val_4_addr : 1
		k_buf_1_val_4_load : 2
		k_buf_1_val_5_addr : 1
		k_buf_1_val_5_load : 2
		k_buf_2_val_3_addr : 1
		k_buf_2_val_3_load : 2
		k_buf_2_val_4_addr : 1
		k_buf_2_val_4_load : 2
		k_buf_2_val_5_addr : 1
		k_buf_2_val_5_load : 2
	State 6
		tmp_46 : 1
		col_buf_0_val_0_0 : 2
		tmp_47 : 1
		col_buf_0_val_1_0 : 2
		tmp_48 : 1
		col_buf_0_val_2_0 : 2
		StgValue_198 : 1
		StgValue_199 : 1
		StgValue_202 : 3
		StgValue_203 : 3
		StgValue_204 : 3
		tmp_49 : 3
		src_kernel_win_0_va_20 : 4
		tmp_50 : 3
		src_kernel_win_0_va_21 : 4
		tmp_51 : 3
		src_kernel_win_0_va_22 : 4
		tmp_282_0_0_1 : 1
		temp_0_i_i_i_059_i_s : 2
		tmp_282_0_0_2 : 5
		tmp_52 : 1
		col_buf_1_val_0_0 : 2
		tmp_53 : 1
		col_buf_1_val_1_0 : 2
		tmp_54 : 1
		col_buf_1_val_2_0 : 2
		StgValue_235 : 1
		StgValue_236 : 1
		StgValue_239 : 3
		StgValue_240 : 3
		StgValue_241 : 3
		tmp_55 : 3
		src_kernel_win_1_va_20 : 4
		tmp_56 : 3
		src_kernel_win_1_va_21 : 4
		tmp_57 : 3
		src_kernel_win_1_va_22 : 4
		tmp_282_1_0_1 : 1
		temp_0_i_i_i_059_i_7 : 2
		tmp_282_1_0_2 : 5
		tmp_58 : 1
		col_buf_2_val_0_0 : 2
		tmp_59 : 1
		col_buf_2_val_1_0 : 2
		tmp_60 : 1
		col_buf_2_val_2_0 : 2
		StgValue_272 : 1
		StgValue_273 : 1
		StgValue_276 : 3
		StgValue_277 : 3
		StgValue_278 : 3
		tmp_61 : 3
		src_kernel_win_2_va_23 : 4
		tmp_62 : 3
		src_kernel_win_2_va_24 : 4
		tmp_63 : 3
		src_kernel_win_2_va_25 : 4
		tmp_282_2_0_1 : 1
		temp_0_i_i_i_059_i_13 : 2
		tmp_282_2_0_2 : 5
		StgValue_294 : 1
		StgValue_295 : 5
		StgValue_296 : 1
		StgValue_297 : 5
		StgValue_298 : 1
		StgValue_299 : 5
	State 7
		tmp_282_0_1 : 1
		temp_0_i_i_i_059_i_2 : 2
		tmp_282_0_1_1 : 3
		temp_0_i_i_i_059_i_3 : 4
		tmp_282_0_1_2 : 5
		temp_0_i_i_i_059_i_4 : 6
		tmp_282_1_1 : 1
		temp_0_i_i_i_059_i_9 : 2
		tmp_282_1_1_1 : 3
		temp_0_i_i_i_059_i_20 : 4
		tmp_282_1_1_2 : 5
		temp_0_i_i_i_059_i_10 : 6
		tmp_282_2_1 : 1
		temp_0_i_i_i_059_i_15 : 2
		tmp_282_2_1_1 : 3
		temp_0_i_i_i_059_i_16 : 4
		tmp_282_2_1_2 : 5
		temp_0_i_i_i_059_i_17 : 6
		StgValue_330 : 1
		StgValue_332 : 1
		StgValue_334 : 1
	State 8
		tmp_282_0_2 : 1
		temp_0_i_i_i_059_i_5 : 2
		tmp_282_0_2_1 : 3
		temp_0_i_i_i_059_i_6 : 4
		tmp_282_0_2_2 : 5
		tmp : 6
		tmp_282_1_2 : 1
		temp_0_i_i_i_059_i_11 : 2
		tmp_282_1_2_1 : 3
		temp_0_i_i_i_059_i_12 : 4
		tmp_282_1_2_2 : 5
		tmp_44 : 6
		tmp_282_2_2 : 1
		temp_0_i_i_i_059_i_18 : 2
		tmp_282_2_2_1 : 3
		temp_0_i_i_i_059_i_19 : 4
		tmp_282_2_2_2 : 5
		tmp_45 : 6
		StgValue_364 : 1
		StgValue_366 : 1
		StgValue_368 : 1
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        p_assign_s_fu_707       |    0    |    32   |
|          |     p_assign_13_0_1_fu_753     |    0    |    32   |
|          |     p_assign_13_0_2_fu_799     |    0    |    32   |
|          |           y_2_fu_806           |    0    |    32   |
|          |         y_2_0_1_fu_823         |    0    |    32   |
|          |         y_2_0_2_fu_840         |    0    |    32   |
|          |        p_assign_9_fu_923       |    0    |    32   |
|          |            x_fu_930            |    0    |    32   |
|          |    col_buf_0_val_0_0_fu_989    |    0    |    8    |
|          |    col_buf_0_val_1_0_fu_1007   |    0    |    8    |
|          |    col_buf_0_val_2_0_fu_1025   |    0    |    8    |
|          | src_kernel_win_0_va_20_fu_1058 |    0    |    8    |
|          | src_kernel_win_0_va_21_fu_1076 |    0    |    8    |
|          | src_kernel_win_0_va_22_fu_1094 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_s_fu_1113  |    0    |    8    |
|          |    col_buf_1_val_0_0_fu_1147   |    0    |    8    |
|          |    col_buf_1_val_1_0_fu_1165   |    0    |    8    |
|          |    col_buf_1_val_2_0_fu_1183   |    0    |    8    |
|          | src_kernel_win_1_va_20_fu_1216 |    0    |    8    |
|          | src_kernel_win_1_va_21_fu_1234 |    0    |    8    |
|          | src_kernel_win_1_va_22_fu_1252 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_7_fu_1271  |    0    |    8    |
|          |    col_buf_2_val_0_0_fu_1305   |    0    |    8    |
|          |    col_buf_2_val_1_0_fu_1323   |    0    |    8    |
|  select  |    col_buf_2_val_2_0_fu_1341   |    0    |    8    |
|          | src_kernel_win_2_va_23_fu_1374 |    0    |    8    |
|          | src_kernel_win_2_va_24_fu_1392 |    0    |    8    |
|          | src_kernel_win_2_va_25_fu_1410 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_13_fu_1429 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_1_fu_1488  |    0    |    8    |
|          |  temp_0_i_i_i_059_i_2_fu_1499  |    0    |    8    |
|          |  temp_0_i_i_i_059_i_3_fu_1513  |    0    |    8    |
|          |  temp_0_i_i_i_059_i_4_fu_1526  |    0    |    8    |
|          |  temp_0_i_i_i_059_i_8_fu_1539  |    0    |    8    |
|          |  temp_0_i_i_i_059_i_9_fu_1550  |    0    |    8    |
|          |  temp_0_i_i_i_059_i_20_fu_1564 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_10_fu_1577 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_14_fu_1590 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_15_fu_1601 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_16_fu_1615 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_17_fu_1628 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_5_fu_1682  |    0    |    8    |
|          |  temp_0_i_i_i_059_i_6_fu_1695  |    0    |    8    |
|          |           tmp_fu_1708          |    0    |    8    |
|          |  temp_0_i_i_i_059_i_11_fu_1726 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_12_fu_1739 |    0    |    8    |
|          |         tmp_44_fu_1752         |    0    |    8    |
|          |  temp_0_i_i_i_059_i_18_fu_1770 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_19_fu_1783 |    0    |    8    |
|          |         tmp_45_fu_1796         |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |          tmp_19_fu_587         |    0    |    8    |
|          |     exitcond390_i_i_fu_613     |    0    |    18   |
|          |          tmp_30_fu_624         |    0    |    18   |
|          |           icmp_fu_645          |    0    |    18   |
|          |          tmp_32_fu_651         |    0    |    18   |
|          |       tmp_236_0_2_fu_657       |    0    |    18   |
|          |          tmp_34_fu_663         |    0    |    18   |
|          |          tmp_37_fu_688         |    0    |    18   |
|          |       tmp_263_0_1_fu_734       |    0    |    18   |
|          |       tmp_263_0_2_fu_780       |    0    |    18   |
|          |     exitcond389_i_i_fu_857     |    0    |    18   |
|          |          icmp2_fu_878          |    0    |    18   |
|          |          tmp_41_fu_904         |    0    |    18   |
|          |      tmp_282_0_0_1_fu_1107     |    0    |    11   |
|          |      tmp_282_0_0_2_fu_1121     |    0    |    11   |
|          |      tmp_282_1_0_1_fu_1265     |    0    |    11   |
|          |      tmp_282_1_0_2_fu_1279     |    0    |    11   |
|          |      tmp_282_2_0_1_fu_1423     |    0    |    11   |
|   icmp   |      tmp_282_2_0_2_fu_1437     |    0    |    11   |
|          |       tmp_282_0_1_fu_1493      |    0    |    11   |
|          |      tmp_282_0_1_1_fu_1507     |    0    |    11   |
|          |      tmp_282_0_1_2_fu_1521     |    0    |    11   |
|          |       tmp_282_1_1_fu_1544      |    0    |    11   |
|          |      tmp_282_1_1_1_fu_1558     |    0    |    11   |
|          |      tmp_282_1_1_2_fu_1572     |    0    |    11   |
|          |       tmp_282_2_1_fu_1595      |    0    |    11   |
|          |      tmp_282_2_1_1_fu_1609     |    0    |    11   |
|          |      tmp_282_2_1_2_fu_1623     |    0    |    11   |
|          |       tmp_282_0_2_fu_1677      |    0    |    11   |
|          |      tmp_282_0_2_1_fu_1689     |    0    |    11   |
|          |      tmp_282_0_2_2_fu_1703     |    0    |    11   |
|          |       tmp_282_1_2_fu_1721      |    0    |    11   |
|          |      tmp_282_1_2_1_fu_1733     |    0    |    11   |
|          |      tmp_282_1_2_2_fu_1747     |    0    |    11   |
|          |       tmp_282_2_2_fu_1765      |    0    |    11   |
|          |      tmp_282_2_2_1_fu_1777     |    0    |    11   |
|          |      tmp_282_2_2_2_fu_1791     |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |          tmp_18_fu_581         |    0    |    10   |
|          |          tmp_27_fu_593         |    0    |    39   |
|          |          tmp_28_fu_598         |    0    |    39   |
|          |          tmp_29_fu_603         |    0    |    39   |
|          |       p_neg394_i_i_fu_608      |    0    |    39   |
|    add   |           i_V_fu_618           |    0    |    39   |
|          |          tmp_35_fu_668         |    0    |    39   |
|          |     p_assign_12_0_1_fu_714     |    0    |    39   |
|          |     p_assign_12_0_2_fu_760     |    0    |    39   |
|          |           j_V_fu_862           |    0    |    39   |
|          |        ImagLoc_x_fu_884        |    0    |    39   |
|----------|--------------------------------|---------|---------|
|          |          tmp_46_fu_978         |    0    |    15   |
|          |          tmp_47_fu_996         |    0    |    15   |
|          |         tmp_48_fu_1014         |    0    |    15   |
|          |         tmp_49_fu_1047         |    0    |    15   |
|          |         tmp_50_fu_1065         |    0    |    15   |
|          |         tmp_51_fu_1083         |    0    |    15   |
|          |         tmp_52_fu_1136         |    0    |    15   |
|          |         tmp_53_fu_1154         |    0    |    15   |
|    mux   |         tmp_54_fu_1172         |    0    |    15   |
|          |         tmp_55_fu_1205         |    0    |    15   |
|          |         tmp_56_fu_1223         |    0    |    15   |
|          |         tmp_57_fu_1241         |    0    |    15   |
|          |         tmp_58_fu_1294         |    0    |    15   |
|          |         tmp_59_fu_1312         |    0    |    15   |
|          |         tmp_60_fu_1330         |    0    |    15   |
|          |         tmp_61_fu_1363         |    0    |    15   |
|          |         tmp_62_fu_1381         |    0    |    15   |
|          |         tmp_63_fu_1399         |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |       row_assign_s_fu_814      |    0    |    39   |
|    sub   |    row_assign_14_0_1_fu_831    |    0    |    39   |
|          |    row_assign_14_0_2_fu_848    |    0    |    39   |
|          |       col_assign_5_fu_938      |    0    |    39   |
|----------|--------------------------------|---------|---------|
|          |       tmp_205_not_fu_629       |    0    |    2    |
|          |           rev_fu_682           |    0    |    2    |
|    xor   |           rev4_fu_728          |    0    |    2    |
|          |           rev5_fu_774          |    0    |    2    |
|          |           rev6_fu_898          |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |      or_cond_i_i_i_fu_693      |    0    |    2    |
|          |    or_cond_i_i_i_0_1_fu_739    |    0    |    2    |
|    and   |    or_cond_i_i_i_0_2_fu_785    |    0    |    2    |
|          |     or_cond_i426_i_i_fu_909    |    0    |    2    |
|          |       or_cond_i_i_fu_952       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    or    |         brmerge_fu_943         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |  p_src_cols_V_read_read_fu_338 |    0    |    0    |
|          |  p_src_rows_V_read_read_fu_344 |    0    |    0    |
|   read   |         grp_read_fu_350        |    0    |    0    |
|          |         grp_read_fu_356        |    0    |    0    |
|          |         grp_read_fu_362        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    StgValue_371_write_fu_368   |    0    |    0    |
|   write  |    StgValue_373_write_fu_375   |    0    |    0    |
|          |    StgValue_375_write_fu_382   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_87_fu_635         |    0    |    0    |
|          |          tmp_97_fu_868         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_88_fu_674         |    0    |    0    |
|          |          tmp_89_fu_699         |    0    |    0    |
|          |          tmp_90_fu_720         |    0    |    0    |
| bitselect|          tmp_91_fu_745         |    0    |    0    |
|          |          tmp_92_fu_766         |    0    |    0    |
|          |          tmp_93_fu_791         |    0    |    0    |
|          |          tmp_98_fu_890         |    0    |    0    |
|          |          tmp_99_fu_915         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_94_fu_819         |    0    |    0    |
|   trunc  |          tmp_95_fu_836         |    0    |    0    |
|          |          tmp_96_fu_853         |    0    |    0    |
|          |         tmp_100_fu_948         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |          tmp_43_fu_957         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   1928  |
|----------|--------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
|k_buf_1_val_3|    1   |    0   |    0   |
|k_buf_1_val_4|    1   |    0   |    0   |
|k_buf_1_val_5|    1   |    0   |    0   |
|k_buf_2_val_3|    1   |    0   |    0   |
|k_buf_2_val_4|    1   |    0   |    0   |
|k_buf_2_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    9   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        brmerge_reg_2145       |    1   |
|    exitcond389_i_i_reg_2127   |    1   |
|    exitcond390_i_i_reg_2062   |    1   |
|          i_V_reg_2066         |   32   |
|         icmp_reg_2080         |    1   |
|          j_V_reg_2131         |   32   |
|  k_buf_0_val_3_addr_reg_2175  |   11   |
|  k_buf_0_val_4_addr_reg_2181  |   11   |
|  k_buf_0_val_5_addr_reg_2187  |   11   |
|  k_buf_1_val_3_addr_reg_2193  |   11   |
|  k_buf_1_val_4_addr_reg_2199  |   11   |
|  k_buf_1_val_5_addr_reg_2205  |   11   |
|  k_buf_2_val_3_addr_reg_2211  |   11   |
|  k_buf_2_val_4_addr_reg_2217  |   11   |
|  k_buf_2_val_5_addr_reg_2223  |   11   |
|   or_cond_i426_i_i_reg_2136   |    1   |
|      or_cond_i_i_reg_2171     |    1   |
|     p_neg394_i_i_reg_2052     |   32   |
|   p_src_cols_V_read_reg_1839  |   32   |
|   p_src_rows_V_read_reg_1846  |   32   |
| right_border_buf_0_15_reg_2000|    8   |
| right_border_buf_0_16_reg_2018|    8   |
| right_border_buf_0_s_reg_1982 |    8   |
| right_border_buf_1_15_reg_2024|    8   |
| right_border_buf_1_16_reg_2030|    8   |
| right_border_buf_1_s_reg_2012 |    8   |
| right_border_buf_2_12_reg_1994|    8   |
| right_border_buf_2_13_reg_2006|    8   |
| right_border_buf_2_s_reg_1988 |    8   |
|src_kernel_win_0_va_15_reg_1872|    8   |
|src_kernel_win_0_va_16_reg_1878|    8   |
|src_kernel_win_0_va_17_reg_1885|    8   |
|src_kernel_win_0_va_18_reg_1891|    8   |
|src_kernel_win_0_va_19_reg_1898|    8   |
|src_kernel_win_0_va_20_reg_2229|    8   |
|src_kernel_win_0_va_21_reg_2236|    8   |
|src_kernel_win_0_va_22_reg_2243|    8   |
|  src_kernel_win_0_va_reg_1865 |    8   |
|src_kernel_win_1_va_15_reg_1911|    8   |
|src_kernel_win_1_va_16_reg_1917|    8   |
|src_kernel_win_1_va_17_reg_1924|    8   |
|src_kernel_win_1_va_18_reg_1930|    8   |
|src_kernel_win_1_va_19_reg_1937|    8   |
|src_kernel_win_1_va_20_reg_2258|    8   |
|src_kernel_win_1_va_21_reg_2265|    8   |
|src_kernel_win_1_va_22_reg_2272|    8   |
|  src_kernel_win_1_va_reg_1904 |    8   |
|src_kernel_win_2_va_15_reg_1950|    8   |
|src_kernel_win_2_va_16_reg_1956|    8   |
|src_kernel_win_2_va_17_reg_1963|    8   |
|src_kernel_win_2_va_18_reg_1969|    8   |
|src_kernel_win_2_va_19_reg_1976|    8   |
|src_kernel_win_2_va_23_reg_2287|    8   |
|src_kernel_win_2_va_24_reg_2294|    8   |
|src_kernel_win_2_va_25_reg_2301|    8   |
|  src_kernel_win_2_va_reg_1943 |    8   |
|         t_V_5_reg_570         |   32   |
|          t_V_reg_559          |   32   |
| temp_0_i_i_i_059_i_10_reg_2322|    8   |
| temp_0_i_i_i_059_i_13_reg_2306|    8   |
| temp_0_i_i_i_059_i_17_reg_2328|    8   |
| temp_0_i_i_i_059_i_4_reg_2316 |    8   |
| temp_0_i_i_i_059_i_7_reg_2277 |    8   |
| temp_0_i_i_i_059_i_s_reg_2248 |    8   |
|        tmp_100_reg_2158       |    2   |
|         tmp_17_reg_548        |    2   |
|        tmp_18_reg_1857        |    2   |
|      tmp_205_not_reg_2075     |    1   |
|      tmp_236_0_2_reg_2089     |    1   |
|        tmp_27_reg_2036        |   32   |
|     tmp_282_0_0_2_reg_2253    |    1   |
|     tmp_282_1_0_2_reg_2282    |    1   |
|     tmp_282_2_0_2_reg_2311    |    1   |
|        tmp_28_reg_2041        |   32   |
|        tmp_29_reg_2046        |   32   |
|        tmp_30_reg_2071        |    1   |
|        tmp_32_reg_2085        |    1   |
|        tmp_34_reg_2093        |    1   |
|        tmp_44_reg_2339        |    8   |
|        tmp_45_reg_2344        |    8   |
|        tmp_94_reg_2106        |    2   |
|        tmp_95_reg_2113        |    2   |
|        tmp_96_reg_2120        |    2   |
|          tmp_reg_2334         |    8   |
|           x_reg_2140          |   32   |
+-------------------------------+--------+
|             Total             |   837  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_395 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_407 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_407 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_419 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_419 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_431 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_443 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_443 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_455 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_455 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_467 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_479 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_479 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_491 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_491 |  p4  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   330  ||  24.96  ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1928  |
|   Memory  |    9   |    -   |    0   |    0   |
|Multiplexer|    -   |   24   |    -   |   135  |
|  Register |    -   |    -   |   837  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   24   |   837  |  2063  |
+-----------+--------+--------+--------+--------+
