- {MinimumRequiredVersion: 4.37.0}
- aquavanjaram942
- gfx942
- [Device 0049, Device 0050]
- AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  ConvolutionConfig: []
  DataType: 0
  DestDataType: 0
  F32XdlMathOp: 0
  Fp16AltImpl: false
  Fp16AltImplRound: false
  Fp32toFp8SWClip: true
  Fp8NoPackUpConversion: false
  HighPrecisionAccumulate: false
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [3, 0, 2]
  IndexAssignmentsB: [3, 1, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexUnroll: 3
  IndexUnrollA: 0
  IndexUnrollB: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SilentHighPrecisionAccumulate: false
  StochasticRounding: false
  StridedBatched: false
  TLUA: false
  TLUB: false
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: true
  TransposeB: false
  UseBeta: true
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  ZeroPadA: []
  ZeroPadB: []
- - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 4352
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 0
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x128x16_MI32x32x2x1_SN_AMAS0_GRVW2_LBSPP128_LPA2_LPB2_LRVW1_NEPBS0_PLR9_SS1_SVW1_TT2_64_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 64]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 4352
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 1
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x128x16_MI32x32x2x1_SN_AMAS3_GRVW2_LBSPP128_LPA2_LPB2_LRVW1_NEPBS0_PLR9_SS1_SVW2_TT2_64_TLDS1_UMLDSA1_UMLDSB1_VW2_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 64]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 4352
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 16
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 17
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 2
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x32_MI32x32x2x1_SN_AMAS0_GRVW1_LBSPP128_LPA2_LPB2_LRVW2_NEPBS0_PLR17_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 4352
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 16
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 17
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 3
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x32_MI32x32x2x1_SN_AMAS0_GRVW1_LBSPP128_LPA2_LPB2_LRVW2_NEPBS0_PLR17_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 4352
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 16
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 17
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 4
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x32_MI32x32x2x1_SN_AMAS0_GRVW2_LBSPP128_LPA2_LPB2_LRVW2_NEPBS0_PLR17_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 2128
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 1
    LdsPadB: 1
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 5
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x16_MI32x32x2x1_SN_AMAS0_GRVW1_LBSPP0_LPA1_LPB1_LRVW1_NEPBS4_PLR9_SS1_SVW1_TT1_32_TLDS0_UMLDSA0_UMLDSB0_VW1_WG64_4_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 4608
    LdsNumElementsAlignedA: 2304
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2304
    LdsOffsetB_Blk: 10496
    LdsPadA: 4
    LdsPadB: 4
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 16
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 17
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 6
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x32_MI32x32x2x1_SN_AMAS0_GRVW4_LBSPP128_LPA4_LPB4_LRVW4_NEPBS4_PLR17_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM18
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 18
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 2176
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 7
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x16_MI32x32x2x1_SN_AMAS0_GRVW2_LBSPP128_LPA2_LPB2_LRVW2_NEPBS0_PLR9_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 2176
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 8
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x16_MI32x32x2x1_SN_AMAS0_GRVW2_LBSPP128_LPA2_LPB2_LRVW1_NEPBS0_PLR9_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6272
    LdsNumElementsAlignedA: 4160
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4160
    LdsOffsetB_Blk: 12352
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 16
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 17
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 9
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x64x32_MI32x32x2x1_SN_AMAS3_GRVW2_LBSPP0_LPA2_LPB2_LRVW1_NEPBS0_PLR17_SS1_SVW2_TT2_32_TLDS0_UMLDSA0_UMLDSB0_VW2_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 32]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 4352
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 16
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 17
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 10
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x32_MI32x32x2x1_SN_AMAS0_GRVW2_LBSPP128_LPA2_LPB2_LRVW2_NEPBS0_PLR17_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 4352
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 11
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x128x16_MI32x32x2x1_SN_AMAS3_GRVW2_LBSPP128_LPA2_LPB2_LRVW1_NEPBS0_PLR9_SS1_SVW2_TT2_64_TLDS1_UMLDSA1_UMLDSB1_VW2_WG64_4_1_WGM18
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 64]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 18
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 4608
    LdsNumElementsAlignedA: 2304
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2304
    LdsOffsetB_Blk: 10496
    LdsPadA: 4
    LdsPadB: 4
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 16
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 17
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 12
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x32_MI32x32x2x1_SN_AMAS0_GRVW2_LBSPP128_LPA4_LPB4_LRVW4_NEPBS4_PLR17_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM18
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 18
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3264
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 6272
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 13
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x64x16_MI32x32x2x1_SN_AMAS3_GRVW2_LBSPP128_LPA2_LPB2_LRVW1_NEPBS4_PLR9_SS1_SVW2_TT2_32_TLDS1_UMLDSA1_UMLDSB1_VW2_WG64_4_1_WGM18
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 32]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 18
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 4
    AssertFree1ElementMultiple: 4
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 4
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6272
    LdsNumElementsAlignedA: 4160
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4160
    LdsOffsetB_Blk: 12352
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 14
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x64x32_MI16x16x4x1_SN_AMAS3_GRVW2_LBSPP0_LPA2_LPB2_LRVW1_NEPBS4_PLR9_SS1_SVW2_TT2_64_TLDS0_UMLDSA0_UMLDSB0_VW2_WG64_4_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 64]
    ThreadTile0: 8
    ThreadTile1: 4
    ThreadTileA: 8
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 4
    AssertFree1ElementMultiple: 4
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 4
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6272
    LdsNumElementsAlignedA: 4160
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4160
    LdsOffsetB_Blk: 12352
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 15
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x64x32_MI16x16x4x1_SN_AMAS3_GRVW4_LBSPP0_LPA2_LPB2_LRVW1_NEPBS0_PLR9_SS1_SVW2_TT4_32_TLDS0_UMLDSA0_UMLDSB0_VW2_WG32_8_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 32]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 4
    AssertFree1ElementMultiple: 4
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 4
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4192
    LdsNumElementsAlignedA: 2112
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2112
    LdsOffsetB_Blk: 10304
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 16
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x128x16_MI32x32x2x1_SN_AMAS3_GRVW2_LBSPP0_LPA2_LPB2_LRVW1_NEPBS0_PLR9_SS1_SVW2_TT2_64_TLDS0_UMLDSA0_UMLDSB0_VW2_WG64_4_1_WGM18
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 64]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 18
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 4
    AssertFree1ElementMultiple: 4
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 4
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6272
    LdsNumElementsAlignedA: 4160
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4160
    LdsOffsetB_Blk: 12352
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 16
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 17
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 17
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x64x32_MI32x32x2x1_SN_AMAS3_GRVW4_LBSPP0_LPA2_LPB2_LRVW1_NEPBS0_PLR17_SS1_SVW2_TT2_32_TLDS0_UMLDSA0_UMLDSB0_VW2_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 32]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 4
    AssertFree1ElementMultiple: 4
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 4
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7680
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 2560
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 13312
    LdsPadA: 8
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 18
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x64x32_MI16x16x4x1_SN_AMAS3_GRVW4_LBSPP128_LPA8_LPB8_LRVW4_NEPBS4_PLR9_SS1_SVW2_TT2_64_TLDS1_UMLDSA1_UMLDSB1_VW2_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 64]
    ThreadTile0: 8
    ThreadTile1: 4
    ThreadTileA: 8
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 4
    AssertFree1ElementMultiple: 4
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 4
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 64
    LSPB: 64
    LVCA: 4
    LVCB: 4
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3456
    LdsNumElementsAlignedA: 2304
    LdsNumElementsAlignedB: 1152
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2304
    LdsOffsetB_Blk: 6400
    LdsPadA: 4
    LdsPadB: 4
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 19
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x64x16_MI32x32x2x1_SN_AMAS3_GRVW4_LBSPP128_LPA4_LPB4_LRVW2_NEPBS0_PLR9_SS1_SVW2_TT2_32_TLDS1_UMLDSA1_UMLDSB1_VW2_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 32]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 4
    AssertFree1ElementMultiple: 4
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 4
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 64
    LSPB: 64
    LVCA: 4
    LVCB: 4
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3456
    LdsNumElementsAlignedA: 2304
    LdsNumElementsAlignedB: 1152
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2304
    LdsOffsetB_Blk: 6400
    LdsPadA: 4
    LdsPadB: 4
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 20
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x64x16_MI16x16x4x1_SN_AMAS3_GRVW4_LBSPP128_LPA4_LPB4_LRVW1_NEPBS4_PLR1_SS1_SVW2_TT4_32_TLDS1_UMLDSA1_UMLDSB1_VW2_WG32_8_1_WGM18
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 32]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 18
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 4
    AssertFree1ElementMultiple: 4
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 4
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 64
    LSPB: 64
    LVCA: 4
    LVCB: 4
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 4608
    LdsNumElementsAlignedA: 2304
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2304
    LdsOffsetB_Blk: 10496
    LdsPadA: 4
    LdsPadB: 4
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [8, 2]
    MIWaveTileA: 8
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 21
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x128x16_MI16x16x4x1_SN_AMAS3_GRVW4_LBSPP128_LPA4_LPB4_LRVW1_NEPBS4_PLR5_SS1_SVW2_TT8_32_TLDS1_UMLDSA1_UMLDSB1_VW2_WG16_16_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [8, 32]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 4
    AssertFree1ElementMultiple: 4
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 4
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 64
    LSPB: 64
    LVCA: 4
    LVCB: 4
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 4608
    LdsNumElementsAlignedA: 2304
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2304
    LdsOffsetB_Blk: 10496
    LdsPadA: 4
    LdsPadB: 4
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [8, 2]
    MIWaveTileA: 8
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 22
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x128x16_MI16x16x4x1_SN_AMAS3_GRVW4_LBSPP128_LPA4_LPB4_LRVW1_NEPBS4_PLR1_SS1_SVW2_TT8_32_TLDS1_UMLDSA1_UMLDSB1_VW2_WG16_16_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [8, 32]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 4
    AssertFree1ElementMultiple: 4
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 4
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 64
    LSPB: 64
    LVCA: 4
    LVCB: 4
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 4608
    LdsNumElementsAlignedA: 2304
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2304
    LdsOffsetB_Blk: 10496
    LdsPadA: 4
    LdsPadB: 4
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 23
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x128x16_MI16x16x4x1_SN_AMAS3_GRVW4_LBSPP128_LPA4_LPB4_LRVW1_NEPBS4_PLR1_SS1_SVW2_TT4_64_TLDS1_UMLDSA1_UMLDSB1_VW2_WG32_8_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 4
    AssertFree1ElementMultiple: 4
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 4
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 64
    LSPB: 64
    LVCA: 4
    LVCB: 4
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3456
    LdsNumElementsAlignedA: 2304
    LdsNumElementsAlignedB: 1152
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2304
    LdsOffsetB_Blk: 6400
    LdsPadA: 4
    LdsPadB: 4
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 24
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x64x16_MI16x16x4x1_SN_AMAS3_GRVW4_LBSPP128_LPA4_LPB4_LRVW1_NEPBS4_PLR1_SS1_SVW2_TT2_64_TLDS1_UMLDSA1_UMLDSB1_VW2_WG64_4_1_WGM18
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 64]
    ThreadTile0: 8
    ThreadTile1: 4
    ThreadTileA: 8
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 18
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 1728
    LdsNumElementsAlignedA: 1152
    LdsNumElementsAlignedB: 576
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 1152
    LdsOffsetB_Blk: 3200
    LdsPadA: 4
    LdsPadB: 4
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 25
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x32x16_MI16x16x4x1_SN_AMAS0_GRVW4_LBSPP128_LPA4_LPB4_LRVW2_NEPBS0_PLR5_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 1664
    LdsNumElementsAlignedA: 576
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 576
    LdsOffsetB_Blk: 2624
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 26
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x16_MI16x16x4x1_SN_AMAS0_GRVW2_LBSPP128_LPA2_LPB2_LRVW2_NEPBS0_PLR5_SS0_SVW4_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG32_8_1_WGM12
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 3168
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 1
    LdsPadB: 1
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 27
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x32_MI16x16x4x1_SN_AMAS0_GRVW1_LBSPP0_LPA1_LPB1_LRVW1_NEPBS0_PLR9_SS1_SVW1_TT1_32_TLDS0_UMLDSA0_UMLDSB0_VW1_WG32_8_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 2128
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 1
    LdsPadB: 1
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 28
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x16_MI32x32x2x1_SN_AMAS0_GRVW2_LBSPP0_LPA1_LPB1_LRVW1_NEPBS0_PLR9_SS1_SVW1_TT1_32_TLDS0_UMLDSA0_UMLDSB0_VW1_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 2144
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 1
    LdsPadB: 1
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 29
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x16_MI32x32x2x1_SN_AMAS0_GRVW1_LBSPP128_LPA1_LPB1_LRVW1_NEPBS4_PLR9_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 2176
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 30
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x16_MI32x32x2x1_SN_AMAS0_GRVW2_LBSPP128_LPA2_LPB2_LRVW2_NEPBS0_PLR9_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 1664
    LdsNumElementsAlignedA: 576
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 576
    LdsOffsetB_Blk: 2624
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 31
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x16_MI16x16x4x1_SN_AMAS0_GRVW1_LBSPP128_LPA2_LPB2_LRVW2_NEPBS4_PLR5_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG32_8_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3264
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 32
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x32_MI16x16x4x1_SN_AMAS3_GRVW1_LBSPP128_LPA2_LPB2_LRVW1_NEPBS0_PLR9_SS1_SVW2_TT2_16_TLDS1_UMLDSA1_UMLDSB1_VW2_WG16_16_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3264
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 33
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x32_MI16x16x4x1_SN_AMAS0_GRVW1_LBSPP128_LPA2_LPB2_LRVW1_NEPBS0_PLR9_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG32_8_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 2144
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 1
    LdsPadB: 1
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 34
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x16_MI32x32x2x1_SN_AMAS0_GRVW1_LBSPP128_LPA1_LPB1_LRVW1_NEPBS4_PLR9_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 1664
    LdsNumElementsAlignedA: 576
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 576
    LdsOffsetB_Blk: 2624
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 35
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x16_MI16x16x4x1_SN_AMAS0_GRVW1_LBSPP128_LPA2_LPB2_LRVW2_NEPBS0_PLR5_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG32_8_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3264
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 36
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x32_MI16x16x4x1_SN_AMAS0_GRVW1_LBSPP128_LPA2_LPB2_LRVW1_NEPBS0_PLR9_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG32_8_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 2176
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 37
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x16_MI32x32x2x1_SN_AMAS0_GRVW1_LBSPP128_LPA2_LPB2_LRVW2_NEPBS4_PLR9_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG64_4_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 3200
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 38
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x32_MI16x16x4x1_SN_AMAS3_GRVW1_LBSPP0_LPA2_LPB2_LRVW1_NEPBS4_PLR9_SS1_SVW2_TT2_16_TLDS0_UMLDSA0_UMLDSB0_VW2_WG16_16_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3264
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 39
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x32_MI16x16x4x1_SN_AMAS0_GRVW1_LBSPP128_LPA2_LPB2_LRVW2_NEPBS4_PLR9_SS1_SVW1_TT1_32_TLDS1_UMLDSA1_UMLDSB1_VW1_WG32_8_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 2128
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 1
    LdsPadB: 1
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [32, 32, 2, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 2
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 2, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 40
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x16_MI32x32x2x1_SN_AMAS0_GRVW1_LBSPP0_LPA1_LPB1_LRVW1_NEPBS0_PLR9_SS1_SVW1_TT1_32_TLDS0_UMLDSA0_UMLDSB0_VW1_WG64_4_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 3200
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 41
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x32_MI16x16x4x1_SN_AMAS3_GRVW2_LBSPP0_LPA2_LPB2_LRVW1_NEPBS0_PLR9_SS1_SVW2_TT2_16_TLDS0_UMLDSA0_UMLDSB0_VW2_WG16_16_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 3200
    LdsNumElementsAlignedA: 2112
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2112
    LdsOffsetB_Blk: 6208
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 42
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x32x32_MI16x16x4x1_SN_AMAS3_GRVW4_LBSPP0_LPA2_LPB2_LRVW1_NEPBS4_PLR9_SS1_SVW2_TT2_16_TLDS0_UMLDSA0_UMLDSB0_VW2_WG32_8_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 2176
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 43
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x16_MI16x16x4x1_SN_AMAS3_GRVW1_LBSPP128_LPA2_LPB2_LRVW1_NEPBS0_PLR5_SS1_SVW2_TT2_32_TLDS1_UMLDSA1_UMLDSB1_VW2_WG32_8_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 32]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 2176
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 44
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x16_MI16x16x4x1_SN_AMAS3_GRVW2_LBSPP128_LPA2_LPB2_LRVW1_NEPBS0_PLR5_SS1_SVW2_TT2_32_TLDS1_UMLDSA1_UMLDSB1_VW2_WG32_8_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 32]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 2176
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 45
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x16_MI16x16x4x1_SN_AMAS3_GRVW1_LBSPP128_LPA2_LPB2_LRVW2_NEPBS0_PLR5_SS1_SVW2_TT2_32_TLDS1_UMLDSA1_UMLDSB1_VW2_WG32_8_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 32]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3264
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 46
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x32_MI16x16x4x1_SN_AMAS3_GRVW2_LBSPP128_LPA2_LPB2_LRVW2_NEPBS4_PLR9_SS1_SVW2_TT2_16_TLDS1_UMLDSA1_UMLDSB1_VW2_WG16_16_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 4224
    LdsNumElementsAlignedA: 2112
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2112
    LdsOffsetB_Blk: 10304
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 47
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x32_MI16x16x4x1_SN_AMAS3_GRVW4_LBSPP0_LPA2_LPB2_LRVW1_NEPBS0_PLR9_SS1_SVW2_TT2_32_TLDS0_UMLDSA0_UMLDSB0_VW2_WG32_8_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 32]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 3200
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 48
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x32_MI16x16x4x1_SN_AMAS3_GRVW1_LBSPP0_LPA2_LPB2_LRVW1_NEPBS4_PLR9_SS1_SVW2_TT2_16_TLDS0_UMLDSA0_UMLDSB0_VW2_WG16_16_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 3200
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 49
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x32_MI16x16x4x1_SN_AMAS3_GRVW1_LBSPP0_LPA2_LPB2_LRVW1_NEPBS4_PLR9_SS1_SVW2_TT2_16_TLDS0_UMLDSA0_UMLDSB0_VW2_WG16_16_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 1664
    LdsNumElementsAlignedA: 576
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 576
    LdsOffsetB_Blk: 2624
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 50
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x16_MI16x16x4x1_SN_AMAS3_GRVW1_LBSPP128_LPA2_LPB2_LRVW2_NEPBS4_PLR5_SS1_SVW2_TT2_16_TLDS1_UMLDSA1_UMLDSB1_VW2_WG16_16_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3264
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 51
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x32_MI16x16x4x1_SN_AMAS3_GRVW1_LBSPP128_LPA2_LPB2_LRVW2_NEPBS4_PLR9_SS1_SVW2_TT2_16_TLDS1_UMLDSA1_UMLDSB1_VW2_WG16_16_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 3200
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 52
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x32_MI16x16x4x1_SN_AMAS3_GRVW2_LBSPP0_LPA2_LPB2_LRVW1_NEPBS4_PLR9_SS1_SVW2_TT2_16_TLDS0_UMLDSA0_UMLDSB0_VW2_WG16_16_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 3200
    LdsNumElementsAlignedA: 2112
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2112
    LdsOffsetB_Blk: 6208
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 53
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x32x32_MI16x16x4x1_SN_AMAS3_GRVW4_LBSPP0_LPA2_LPB2_LRVW1_NEPBS4_PLR9_SS1_SVW2_TT2_16_TLDS0_UMLDSA0_UMLDSB0_VW2_WG32_8_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 32
    LSPB: 64
    LVCA: 8
    LVCB: 4
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 1728
    LdsNumElementsAlignedA: 576
    LdsNumElementsAlignedB: 1152
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 576
    LdsOffsetB_Blk: 2624
    LdsPadA: 4
    LdsPadB: 4
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 54
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x16_MI16x16x4x1_SN_AMAS3_GRVW4_LBSPP128_LPA4_LPB4_LRVW2_NEPBS4_PLR5_SS1_SVW2_TT2_16_TLDS1_UMLDSA1_UMLDSB1_VW2_WG16_16_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 16
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 16
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 2176
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 55
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x16_MI16x16x4x1_SN_AMAS3_GRVW2_LBSPP128_LPA2_LPB2_LRVW2_NEPBS4_PLR5_SS1_SVW2_TT2_32_TLDS1_UMLDSA1_UMLDSB1_VW2_WG32_8_1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 32]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6272
    LdsNumElementsAlignedA: 4160
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4160
    LdsOffsetB_Blk: 12352
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 56
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT128x64x32_MI16x16x4x1_SN_AMAS3_GRVW4_LBSPP0_LPA2_LPB2_LRVW1_NEPBS0_PLR1_SS1_SVW2_TT4_32_TLDS0_UMLDSA0_UMLDSB0_VW2_WG32_8_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 32]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 3200
    LdsNumElementsAlignedA: 1088
    LdsNumElementsAlignedB: 2112
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1088
    LdsOffsetB_Blk: 5184
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 57
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT32x64x32_MI16x16x4x1_SN_AMAS3_GRVW2_LBSPP0_LPA2_LPB2_LRVW1_NEPBS0_PLR9_SS1_SVW2_TT2_16_TLDS0_UMLDSA0_UMLDSB0_VW2_WG16_16_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 1
    GlobalLoadVectorWidthB: 1
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3264
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 6272
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 2
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 58
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x32x32_MI16x16x4x1_SN_AMAS3_GRVW1_LBSPP128_LPA2_LPB2_LRVW2_NEPBS4_PLR9_SS1_SVW2_TT2_16_TLDS1_UMLDSA1_UMLDSB1_VW2_WG32_8_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 2
    AssertFree1ElementMultiple: 2
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 2
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3264
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 1088
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 6272
    LdsPadA: 2
    LdsPadB: 2
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 59
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x32x32_MI16x16x4x1_SN_AMAS3_GRVW2_LBSPP128_LPA2_LPB2_LRVW1_NEPBS0_PLR9_SS1_SVW2_TT2_16_TLDS1_UMLDSA1_UMLDSB1_VW2_WG32_8_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 5120
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 2560
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 10752
    LdsPadA: 8
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: false
    MIArchVgpr: true
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 0
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: false
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: false
      TLUA: false
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 60
    SolutionNameMin: Cijk_Alik_Bljk_SB_GB_MT64x64x32_MI16x16x4x1_SN_AMAS3_GRVW4_LBSPP128_LPA8_LPB8_LRVW4_NEPBS0_PLR9_SS1_SU4_SUS256_SVW2_TT2_32_TLDS1_UMLDSA1_UMLDSB1_VW2_WG32_8_1_WGM18
    SourceSwap: true
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 32]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 18
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWBforTLUandMI: false
- [2, 3, 0, 1]
- - - [511, 511, 16, 511]
    - [5, 58.309]
  - - [513, 513, 16, 513]
    - [2, 54.253]
  - - [1023, 1023, 16, 1023]
    - [4, 87.597]
  - - [1025, 1025, 16, 1025]
    - [3, 77.009]
  - - [2047, 2047, 16, 2047]
    - [0, 96.0]
  - - [2049, 2049, 16, 2049]
    - [6, 89.296]
  - - [4095, 2047, 16, 2047]
    - [1, 96.523]
  - - [4097, 2049, 16, 2049]
    - [6, 91.169]
  - - [510, 510, 16, 510]
    - [7, 58.513]
  - - [514, 514, 16, 514]
    - [8, 55.5]
  - - [1022, 1022, 16, 1022]
    - [9, 90.655]
  - - [1026, 1026, 16, 1026]
    - [10, 78.211]
  - - [2046, 2046, 16, 2046]
    - [11, 96.864]
  - - [2050, 2050, 16, 2050]
    - [12, 90.101]
  - - [4094, 2046, 16, 2046]
    - [13, 97.737]
  - - [4098, 2050, 16, 2050]
    - [12, 92.163]
  - - [508, 508, 16, 508]
    - [14, 45.463]
  - - [512, 512, 16, 512]
    - [15, 55.57]
  - - [516, 516, 16, 516]
    - [16, 43.648]
  - - [1020, 1020, 16, 1020]
    - [17, 90.956]
  - - [1024, 1024, 16, 1024]
    - [18, 92.079]
  - - [1028, 1028, 16, 1028]
    - [19, 77.204]
  - - [2044, 2044, 16, 2044]
    - [20, 97.048]
  - - [2048, 2048, 16, 2048]
    - [21, 97.142]
  - - [2052, 2052, 16, 2052]
    - [20, 88.216]
  - - [4092, 2044, 16, 2044]
    - [22, 97.718]
  - - [4096, 2048, 16, 2048]
    - [23, 97.666]
  - - [4100, 2052, 16, 2052]
    - [24, 91.84]
  - - [64, 1, 1000, 64]
    - [25, 0.494]
  - - [1, 64, 1000, 64]
    - [26, 0.497]
  - - [31, 31, 1000, 31]
    - [27, 3.718]
  - - [33, 33, 1000, 33]
    - [28, 3.619]
  - - [47, 47, 1000, 47]
    - [29, 8.34]
  - - [49, 49, 1000, 49]
    - [30, 9.222]
  - - [63, 63, 128, 63]
    - [31, 5.308]
  - - [65, 65, 128, 65]
    - [32, 4.785]
  - - [79, 79, 128, 79]
    - [33, 7.644]
  - - [81, 81, 128, 81]
    - [34, 7.824]
  - - [95, 95, 64, 95]
    - [35, 8.136]
  - - [97, 97, 64, 97]
    - [36, 8.059]
  - - [127, 127, 64, 127]
    - [37, 14.483]
  - - [129, 129, 64, 129]
    - [38, 13.377]
  - - [255, 255, 16, 255]
    - [39, 23.222]
  - - [257, 257, 16, 257]
    - [40, 21.789]
  - - [30, 30, 1000, 30]
    - [41, 4.023]
  - - [32, 32, 1000, 32]
    - [42, 4.93]
  - - [34, 34, 1000, 34]
    - [41, 4.479]
  - - [46, 46, 1000, 46]
    - [43, 8.593]
  - - [48, 48, 1000, 48]
    - [44, 11.211]
  - - [50, 50, 1000, 50]
    - [45, 10.041]
  - - [62, 62, 128, 62]
    - [46, 5.505]
  - - [64, 64, 128, 64]
    - [47, 6.555]
  - - [66, 66, 128, 66]
    - [48, 5.303]
  - - [78, 78, 128, 78]
    - [49, 7.936]
  - - [80, 80, 128, 80]
    - [50, 9.228]
  - - [82, 82, 128, 82]
    - [51, 8.827]
  - - [94, 94, 64, 94]
    - [52, 8.43]
  - - [96, 96, 64, 96]
    - [53, 9.679]
  - - [98, 98, 64, 98]
    - [54, 8.66]
  - - [126, 126, 64, 126]
    - [55, 15.121]
  - - [128, 128, 64, 128]
    - [56, 17.425]
  - - [130, 130, 64, 130]
    - [57, 14.396]
  - - [254, 254, 16, 254]
    - [51, 22.691]
  - - [256, 256, 16, 256]
    - [58, 26.429]
  - - [258, 258, 16, 258]
    - [59, 19.753]
  - - [64, 1536, 256, 1536]
    - [60, 83.468]
- null
- null
- DeviceEfficiency
