/* structural Verilog generated by gnetlist */
/* Id ..........$Id$ */
/* Source.......$Source$ */
/* Revision.....$Revision$ */
/* Author.......$Author$ */

module VERILOG_TEST (
       IN3 ,
       REF1 ,
       REF2 ,
       IN2 ,
       IN1 ,
       POS_OUT2 ,
       POS_OUT1 ,
       OUT2 ,
       OUT1 ,
       INOUT1 ,
       INOUT2
      );

/* Port directions begin here */
input IN3 ;
input REF1 ;
input REF2 ;
input IN2 ;
input IN1 ;
output POS_OUT2 ;
output POS_OUT1 ;
output OUT2 ;
output OUT1 ;
inout INOUT1 ;
inout INOUT2 ;


/* Wires from the design */
wire POS_OUT2 ;
wire POS_OUT1 ;
wire MUNGLE_NET ;
wire OUT1 ;
wire IN3 ;
wire INOUT2 ;
wire INOUT1 ;
wire REF2 ;
wire OUT2 ;
wire unnamed_net2 ;
wire REF1 ;
wire MIDDLE ;
wire IN1 ;
wire unnamed_net1 ;
wire IN2 ;

/* continuous assignments */
assign MUNGLE_NET = 1'b1;
assign MUNGLE_NET = 1'b0;

/* Package instantiations */
BLOCK BLOCK_POS ( 
  /* IO1 */ INOUT2,
  /* IO2 */ INOUT1,
  /* INPUT1 */ OUT2,
  /* OUTPUT1 */ POS_OUT1,
  /* OUTPUT2 */ POS_OUT2
    );

BLOCK NO_CONNECTIONS ( 

    );

TEST U3 ( 
    .INPUT ( unnamed_net2 ),
    .OUTPUT ( OUT1 )
    );

TEST TEST2 ( 
    .INPUT ( IN3 ),
    .OUTPUT ( MIDDLE )
    );

BLOCK U2 ( 
    .IO1 ( IN2 ),
    .IO2 ( MIDDLE ),
    .INPUT1 ( REF1 ),
    .INPUT2 ( REF2 ),
    .OUTPUT1 ( INOUT1 ),
    .OUTPUT2 ( INOUT2 )
    );

BLOCK U1 ( 
    .IO1 ( IN1 ),
    .IO2 ( unnamed_net1 ),
    .INPUT1 ( MIDDLE ),
    .INPUT2 ( REF1 ),
    .OUTPUT1 ( unnamed_net2 ),
    .OUTPUT2 ( OUT2 )
    );

TEST TEST1 ( 
    .INPUT ( IN2 ),
    .OUTPUT ( unnamed_net1 )
    );

endmodule
