
***
*** Warning: Locale 'LANG=en_US.UTF-8' not supported by C library, falling back to classic locale 'C'.
***

****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-191] Locale 'LANG=en_US.UTF-8' not supported by C library, falling back to classic locale 'C'.
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/home/student/nl443/.Xilinx/Vivado/tclapp/manifest.tcl'
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/xilinx/Vivado/2013.2/data/ip'.
Generating IP 'image_filter_ap_dmul_7_max_dsp'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'image_filter_ap_dmul_7_max_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'image_filter_ap_dmul_7_max_dsp'.
Generating IP 'image_filter_ap_dcmp_1_no_dsp'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'image_filter_ap_dcmp_1_no_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'image_filter_ap_dcmp_1_no_dsp'.
Generating IP 'image_filter_ap_sitodp_7_no_dsp'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'image_filter_ap_sitodp_7_no_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'image_filter_ap_sitodp_7_no_dsp'.
INFO: [Common 17-206] Exiting Vivado at Mon Dec  7 20:43:59 2015...
