set architecture "LIFCL"
set device "LIFCL-40"
set package "CABGA400"
set speed "7_High-Performance_1.0V"
set WRAPPER_INST "lscc_pixel2byte_inst"
set FAMILY "LIFCL"
set DSI_FORMAT 0
set DSI_MODE "NONBURST_PULSES"
set DATA_TYPE "RAW8"
set DT "6'h2A"
set PIX_WIDTH 8
set DATA_WIDTH 16
set NUM_TX_LANE 1
set NUM_PIX_LANE 1
set TX_GEAR 8
set MISCON 0
set TXFR_SIG 1


create_clock -name {pix_clk_i} -period 5 [get_ports pix_clk_i]
create_clock -name {byte_clk_i} -period 5 [get_ports byte_clk_i]