{
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "U3hEioPDLSI8"
      },
      "source": [
        "<div align='center'>\n",
        "<font size = 7><font face=\"Product-Sans\"><b><font color= \"4285F4\">G</font><font color= \"DB4437\">o</font><font color = \"F4B400\">o</font><font color= \"4285F4\">g</font><font color= \"0F9D58\">l</font><font color= \"DB4437\">e</font></b></font> - <font color = \"C99700\">Notre Dame</font></a> <font color = \"4285F4\">XLS Playground</font></font>\n",
        "</div>\n",
        "\n",
        "<div align='center'>\n",
        "<img src='https://google.github.io/xls/images/xls_logo.svg' alt='XLS Logo' width=400><img src='https://raw.githubusercontent.com/mmorri22/cse30342/main/ND%20Chip%20Logo.png' alt='ND Chip Logo' width=180>\n",
        "<img src=\"https://opensource.google/static/images/os-anim-main.gif\" width=180>\n",
        "</div>\n",
        "\n",
        "<div align='center'>\n",
        "<font size = 6><font color = \"00843D\">Reading 14 - The Synchronous Model of Computation</font></a></font>\n",
        "</div>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "602YaGgevh5M"
      },
      "source": [
        "## XLS Setup Reminder\n",
        "\n",
        "For each new Colab notebook, you will need to run the XLS setup again. If your computer switches networks, or you restart, you will need to run those commands again. This consists of the same two setup steps from previous notebooks. You must run both in order to properly run the XLS flow.\n",
        "\n",
        "> Note: Here is the common error message that will occur if you ran a DSLX cell and you need need to re-run the setup. If you encounter this message, simply re-run these two steps and the error will be resolved when you go back to that cell:\n",
        ">\n",
        "> <code>UsageError: Cell magic `%%dslx` not found.</code>\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "hRDyLt_TmQQs",
        "cellView": "form",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "3cb42ec5-cf64-470a-ee44-0a53fa1bc1d1"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "ğŸ“¦ downloading xls-v0.0.0-4699-gfb023174\n",
            "  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current\n",
            "                                 Dload  Upload   Total   Spent    Left  Speed\n",
            "  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0\n",
            "100 40.8M  100 40.8M    0     0  15.1M      0  0:00:02  0:00:02 --:--:-- 17.0M\n",
            "ğŸ§ª setting up colab integration\n",
            "\u001b[2K     \u001b[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”\u001b[0m \u001b[32m182.1/182.1 kB\u001b[0m \u001b[31m3.8 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hCollecting logger\n",
            "  Downloading logger-1.4.tar.gz (1.2 kB)\n",
            "  Preparing metadata (setup.py) ... \u001b[?25l\u001b[?25hdone\n",
            "Building wheels for collected packages: logger\n",
            "  Building wheel for logger (setup.py) ... \u001b[?25l\u001b[?25hdone\n",
            "  Created wheel for logger: filename=logger-1.4-py3-none-any.whl size=1759 sha256=e67b145d225292b29a25fa2c24bb43f7699cc7ae0e3b8640638a0823cc63c51d\n",
            "  Stored in directory: /root/.cache/pip/wheels/fb/19/7b/09fc73f7503166eaf7f31b4aa0095b7f78af2ec0898e1f8312\n",
            "Successfully built logger\n",
            "Installing collected packages: logger\n",
            "Successfully installed logger-1.4\n",
            "Collecting colabtools\n",
            "  Downloading colabtools-0.0.1-py3-none-any.whl (14 kB)\n",
            "Installing collected packages: colabtools\n",
            "Successfully installed colabtools-0.0.1\n",
            "[24/Apr/2024 01:54:15] INFO - NumExpr defaulting to 2 threads.\n",
            "xls_work_dir exists\n",
            "ğŸ›£ï¸ installing openroad and friends\n",
            "  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current\n",
            "                                 Dload  Upload   Total   Spent    Left  Speed\n",
            "100  128M  100  128M    0     0   222M      0 --:--:-- --:--:-- --:--:--  222M\n",
            "PREFIX=/content/conda-env\n",
            "Unpacking payload ...\n",
            "                                                                               \n",
            "Installing base environment...\n",
            "\n",
            "\n",
            "Downloading and Extracting Packages:\n",
            "\n",
            "\n",
            "Downloading and Extracting Packages:\n",
            "\n",
            "Preparing transaction: - \b\b\\ \b\b| \b\b/ \b\b- \b\bdone\n",
            "Executing transaction: | \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\bdone\n",
            "installation finished.\n",
            "WARNING:\n",
            "    You currently have a PYTHONPATH environment variable set. This may cause\n",
            "    unexpected behavior when running the Python interpreter in Miniconda3.\n",
            "    For best results, please verify that your PYTHONPATH only points to\n",
            "    directories of packages that are compatible with the Python interpreter\n",
            "    in Miniconda3: /content/conda-env\n",
            "env: CONDA_PREFIX=/content/conda-env\n",
            "Channels:\n",
            " - litex-hub\n",
            " - defaults\n",
            "Platform: linux-64\n",
            "Collecting package metadata (repodata.json): ...working... done\n",
            "Solving environment: ...working... done\n",
            "\n",
            "## Package Plan ##\n",
            "\n",
            "  environment location: /content/conda-env\n",
            "\n",
            "  added / updated specs:\n",
            "    - openroad=2.0_12381_g01bba3695\n",
            "    - yosys=0.38_93_g84116c9a3\n",
            "\n",
            "\n",
            "The following packages will be downloaded:\n",
            "\n",
            "    package                    |            build\n",
            "    ---------------------------|-----------------\n",
            "    ca-certificates-2024.3.11  |       h06a4308_0         127 KB\n",
            "    conda-23.1.0               |  py310h06a4308_0         953 KB\n",
            "    conda-libmamba-solver-23.1.0|  py310h06a4308_0          64 KB\n",
            "    cryptography-41.0.3        |  py310h130f0dd_0         2.0 MB\n",
            "    dbus-1.13.18               |       hb2f20db_0         504 KB\n",
            "    expat-2.6.2                |       h6a678d5_0         177 KB\n",
            "    fmt-8.1.1                  |       hd09550d_1         174 KB\n",
            "    fontconfig-2.14.1          |       h52c9d5c_1         281 KB\n",
            "    freetype-2.12.1            |       h4a9f257_0         626 KB\n",
            "    glib-2.78.4                |       h6a678d5_0         508 KB\n",
            "    glib-tools-2.78.4          |       h6a678d5_0         115 KB\n",
            "    gst-plugins-base-1.14.1    |       h6a678d5_1         2.2 MB\n",
            "    gstreamer-1.14.1           |       h5eee18b_1         1.7 MB\n",
            "    icu-58.2                   |       he6710b0_3        10.5 MB\n",
            "    importlib-metadata-7.0.1   |  py310h06a4308_0          41 KB\n",
            "    jpeg-9e                    |       h5eee18b_1         262 KB\n",
            "    krb5-1.20.1                |       h568e23c_1         1.3 MB\n",
            "    libarchive-3.6.2           |       hab531cd_0         892 KB\n",
            "    libboost-1.73.0            |      h28710b8_12        13.8 MB\n",
            "    libcurl-8.2.1              |       h91b91d3_0         398 KB\n",
            "    libglib-2.78.4             |       hdc74915_0         1.5 MB\n",
            "    libiconv-1.16              |       h7f8727e_2         736 KB\n",
            "    libmamba-1.0.0             |       ha06983f_0         1.3 MB\n",
            "    libmambapy-1.0.0           |  py310ha06983f_0         255 KB\n",
            "    libnghttp2-1.52.0          |       ha637b67_1         671 KB\n",
            "    libpng-1.6.39              |       h5eee18b_0         304 KB\n",
            "    libssh2-1.10.0             |       h37d81fd_2         292 KB\n",
            "    libxcb-1.15                |       h7f8727e_0         505 KB\n",
            "    libxml2-2.9.14             |       h74e7548_0         718 KB\n",
            "    openroad-2.0_12381_g01bba3695|20240223_100318_py310        23.8 MB  litex-hub\n",
            "    openssl-1.1.1w             |       h7f8727e_0         3.7 MB\n",
            "    pyopenssl-23.2.0           |  py310h06a4308_0          97 KB\n",
            "    python-3.10.13             |       h7a1cb2a_0        26.8 MB\n",
            "    qt-5.9.7                   |       h5867ecd_1        68.5 MB\n",
            "    spdlog-1.9.2               |       hd09550d_0         199 KB\n",
            "    toolz-0.12.0               |  py310h06a4308_0         108 KB\n",
            "    yaml-cpp-0.7.0             |       h295c915_1         543 KB\n",
            "    yosys-0.38_93_g84116c9a3   |20240223_100318_py310        11.4 MB  litex-hub\n",
            "    zipp-3.17.0                |  py310h06a4308_0          22 KB\n",
            "    ------------------------------------------------------------\n",
            "                                           Total:       177.8 MB\n",
            "\n",
            "The following NEW packages will be INSTALLED:\n",
            "\n",
            "  dbus               pkgs/main/linux-64::dbus-1.13.18-hb2f20db_0 \n",
            "  expat              pkgs/main/linux-64::expat-2.6.2-h6a678d5_0 \n",
            "  fontconfig         pkgs/main/linux-64::fontconfig-2.14.1-h52c9d5c_1 \n",
            "  freetype           pkgs/main/linux-64::freetype-2.12.1-h4a9f257_0 \n",
            "  glib               pkgs/main/linux-64::glib-2.78.4-h6a678d5_0 \n",
            "  glib-tools         pkgs/main/linux-64::glib-tools-2.78.4-h6a678d5_0 \n",
            "  gst-plugins-base   pkgs/main/linux-64::gst-plugins-base-1.14.1-h6a678d5_1 \n",
            "  gstreamer          pkgs/main/linux-64::gstreamer-1.14.1-h5eee18b_1 \n",
            "  importlib-metadata pkgs/main/linux-64::importlib-metadata-7.0.1-py310h06a4308_0 \n",
            "  jpeg               pkgs/main/linux-64::jpeg-9e-h5eee18b_1 \n",
            "  libboost           pkgs/main/linux-64::libboost-1.73.0-h28710b8_12 \n",
            "  libglib            pkgs/main/linux-64::libglib-2.78.4-hdc74915_0 \n",
            "  libiconv           pkgs/main/linux-64::libiconv-1.16-h7f8727e_2 \n",
            "  libpng             pkgs/main/linux-64::libpng-1.6.39-h5eee18b_0 \n",
            "  libxcb             pkgs/main/linux-64::libxcb-1.15-h7f8727e_0 \n",
            "  openroad           litex-hub/linux-64::openroad-2.0_12381_g01bba3695-20240223_100318_py310 \n",
            "  pyopenssl          pkgs/main/linux-64::pyopenssl-23.2.0-py310h06a4308_0 \n",
            "  qt                 pkgs/main/linux-64::qt-5.9.7-h5867ecd_1 \n",
            "  spdlog             pkgs/main/linux-64::spdlog-1.9.2-hd09550d_0 \n",
            "  toolz              pkgs/main/linux-64::toolz-0.12.0-py310h06a4308_0 \n",
            "  yosys              litex-hub/linux-64::yosys-0.38_93_g84116c9a3-20240223_100318_py310 \n",
            "  zipp               pkgs/main/linux-64::zipp-3.17.0-py310h06a4308_0 \n",
            "\n",
            "The following packages will be UPDATED:\n",
            "\n",
            "  ca-certificates                     2023.12.12-h06a4308_0 --> 2024.3.11-h06a4308_0 \n",
            "\n",
            "The following packages will be SUPERSEDED by a higher-priority channel:\n",
            "\n",
            "  conda-libmamba-so~ pkgs/main/noarch::conda-libmamba-solv~ --> pkgs/main/linux-64::conda-libmamba-solver-23.1.0-py310h06a4308_0 \n",
            "\n",
            "The following packages will be DOWNGRADED:\n",
            "\n",
            "  conda                              24.1.2-py310h06a4308_0 --> 23.1.0-py310h06a4308_0 \n",
            "  cryptography                       42.0.2-py310hdda0065_0 --> 41.0.3-py310h130f0dd_0 \n",
            "  fmt                                      9.1.0-hdb19cb5_0 --> 8.1.1-hd09550d_1 \n",
            "  icu                                       73.1-h6a678d5_0 --> 58.2-he6710b0_3 \n",
            "  krb5                                    1.20.1-h143b758_1 --> 1.20.1-h568e23c_1 \n",
            "  libarchive                               3.6.2-h6ac8c49_2 --> 3.6.2-hab531cd_0 \n",
            "  libcurl                                  8.5.0-h251f7ec_0 --> 8.2.1-h91b91d3_0 \n",
            "  libmamba                                 1.5.6-haf1ee3a_0 --> 1.0.0-ha06983f_0 \n",
            "  libmambapy                          1.5.6-py310h2dafd23_0 --> 1.0.0-py310ha06983f_0 \n",
            "  libnghttp2                              1.57.0-h2d74bed_0 --> 1.52.0-ha637b67_1 \n",
            "  libssh2                                 1.10.0-hdbd6064_2 --> 1.10.0-h37d81fd_2 \n",
            "  libxml2                                 2.10.4-hf1b16e4_1 --> 2.9.14-h74e7548_0 \n",
            "  openssl                                 3.0.13-h7f8727e_0 --> 1.1.1w-h7f8727e_0 \n",
            "  python                                 3.10.13-h955ad1f_0 --> 3.10.13-h7a1cb2a_0 \n",
            "  yaml-cpp                                 0.8.0-h6a678d5_0 --> 0.7.0-h295c915_1 \n",
            "\n",
            "\n",
            "Preparing transaction: ...working... done\n",
            "Verifying transaction: ...working... done\n",
            "Executing transaction: ...working... done\n",
            "Collecting gdstk\n",
            "  Downloading gdstk-0.9.51-cp310-cp310-manylinux_2_28_x86_64.whl (530 kB)\n",
            "\u001b[2K     \u001b[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”\u001b[0m \u001b[32m531.0/531.0 kB\u001b[0m \u001b[31m5.9 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hRequirement already satisfied: tqdm in /usr/local/lib/python3.10/dist-packages (4.66.2)\n",
            "Requirement already satisfied: numpy in /usr/local/lib/python3.10/dist-packages (from gdstk) (1.25.2)\n",
            "Requirement already satisfied: typing_extensions in /usr/local/lib/python3.10/dist-packages (from gdstk) (4.11.0)\n",
            "Installing collected packages: gdstk\n",
            "Successfully installed gdstk-0.9.51\n",
            "Copying gs://proppy-eda/pdk_info_asap7.zip...\n",
            "- [1 files][ 84.1 MiB/ 84.1 MiB]                                                \n",
            "Operation completed over 1 objects/84.1 MiB.                                     \n",
            "Copying gs://proppy-eda/pdk_info_sky130.zip...\n",
            "/ [1 files][  2.8 MiB/  2.8 MiB]                                                \n",
            "Operation completed over 1 objects/2.8 MiB.                                      \n",
            "ğŸ§° generating PDK metadata\n",
            "  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current\n",
            "                                 Dload  Upload   Total   Spent    Left  Speed\n",
            "  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0\n",
            "100  316k    0  316k    0     0   413k      0 --:--:-- --:--:-- --:--:--  759k\n",
            "  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current\n",
            "                                 Dload  Upload   Total   Spent    Left  Speed\n",
            "  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0\n",
            "100 2935k  100 2935k    0     0  3629k      0 --:--:-- --:--:-- --:--:-- 7826k\n",
            "Requirement already satisfied: protobuf in /usr/local/lib/python3.10/dist-packages (3.20.3)\n",
            "ğŸ“ organizing PDK for XLS and OpenROAD Flows\n",
            "--2024-04-24 01:55:40--  https://raw.githubusercontent.com/mmorri22/cse30321/main/xls/xls_setup.py\n",
            "Resolving raw.githubusercontent.com (raw.githubusercontent.com)... 185.199.108.133, 185.199.110.133, 185.199.111.133, ...\n",
            "Connecting to raw.githubusercontent.com (raw.githubusercontent.com)|185.199.108.133|:443... connected.\n",
            "HTTP request sent, awaiting response... 200 OK\n",
            "Length: 75464 (74K) [text/plain]\n",
            "Saving to: â€˜xls_setup.pyâ€™\n",
            "\n",
            "xls_setup.py        100%[===================>]  73.70K  --.-KB/s    in 0.02s   \n",
            "\n",
            "2024-04-24 01:55:40 (3.94 MB/s) - â€˜xls_setup.pyâ€™ saved [75464/75464]\n",
            "\n",
            "--2024-04-24 01:55:40--  https://raw.githubusercontent.com/mmorri22/cse30321/main/xls/sky130_data_pdk_info.textproto\n",
            "Resolving raw.githubusercontent.com (raw.githubusercontent.com)... 185.199.111.133, 185.199.110.133, 185.199.109.133, ...\n",
            "Connecting to raw.githubusercontent.com (raw.githubusercontent.com)|185.199.111.133|:443... connected.\n",
            "HTTP request sent, awaiting response... 200 OK\n",
            "Length: 47243 (46K) [text/plain]\n",
            "Saving to: â€˜sky130_data_pdk_info.textprotoâ€™\n",
            "\n",
            "sky130_data_pdk_inf 100%[===================>]  46.14K  --.-KB/s    in 0.01s   \n",
            "\n",
            "2024-04-24 01:55:41 (3.25 MB/s) - â€˜sky130_data_pdk_info.textprotoâ€™ saved [47243/47243]\n",
            "\n",
            "mkdir: cannot create directory â€˜com_google_skywater_pdk_sky130_fd_sc_hd/dependency_supportâ€™: File exists\n",
            "mkdir: cannot create directory â€˜com_google_skywater_pdk_sky130_fd_sc_hd/dependency_support/com_google_skywater_pdkâ€™: File exists\n",
            "mkdir: cannot create directory â€˜com_google_skywater_pdk_sky130_fd_sc_hd/dependency_support/com_google_skywater_pdk/sky130_fd_sc_hd/â€™: File exists\n",
            "ğŸ–¼ï¸ Setup for viewing 3D GDSII File\n",
            "Requirement already satisfied: numpy in /usr/local/lib/python3.10/dist-packages (1.25.2)\n",
            "Collecting gdspy\n",
            "  Downloading gdspy-1.6.13.zip (157 kB)\n",
            "\u001b[2K     \u001b[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”\u001b[0m \u001b[32m157.9/157.9 kB\u001b[0m \u001b[31m2.6 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25h  Preparing metadata (setup.py) ... \u001b[?25l\u001b[?25hdone\n",
            "Requirement already satisfied: numpy in /usr/local/lib/python3.10/dist-packages (from gdspy) (1.25.2)\n",
            "Building wheels for collected packages: gdspy\n",
            "  Building wheel for gdspy (setup.py) ... \u001b[?25l\u001b[?25hdone\n",
            "  Created wheel for gdspy: filename=gdspy-1.6.13-cp310-cp310-linux_x86_64.whl size=594597 sha256=90e96575ec4bd8609e5ad7f20ff91f44a791c81b65d9ebe04b769dd1fab8ced3\n",
            "  Stored in directory: /root/.cache/pip/wheels/ad/c3/e3/fd3804b83f9526a1b74b38454c93bf030c4c96e78b861fac21\n",
            "Successfully built gdspy\n",
            "Installing collected packages: gdspy\n",
            "Successfully installed gdspy-1.6.13\n",
            "Collecting numpy-stl\n",
            "  Downloading numpy_stl-3.1.1-py3-none-any.whl (20 kB)\n",
            "Requirement already satisfied: numpy in /usr/local/lib/python3.10/dist-packages (from numpy-stl) (1.25.2)\n",
            "Requirement already satisfied: python-utils>=3.4.5 in /usr/local/lib/python3.10/dist-packages (from numpy-stl) (3.8.2)\n",
            "Requirement already satisfied: typing-extensions>3.10.0.2 in /usr/local/lib/python3.10/dist-packages (from python-utils>=3.4.5->numpy-stl) (4.11.0)\n",
            "Installing collected packages: numpy-stl\n",
            "Successfully installed numpy-stl-3.1.1\n",
            "Collecting triangle\n",
            "  Downloading triangle-20230923-cp310-cp310-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (2.1 MB)\n",
            "\u001b[2K     \u001b[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”\u001b[0m \u001b[32m2.1/2.1 MB\u001b[0m \u001b[31m10.0 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hRequirement already satisfied: numpy in /usr/local/lib/python3.10/dist-packages (from triangle) (1.25.2)\n",
            "Installing collected packages: triangle\n",
            "Successfully installed triangle-20230923\n",
            "Collecting k3d\n",
            "  Downloading k3d-2.16.1-py3-none-any.whl (23.1 MB)\n",
            "\u001b[2K     \u001b[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”\u001b[0m \u001b[32m23.1/23.1 MB\u001b[0m \u001b[31m35.3 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hRequirement already satisfied: ipywidgets<9.0.0,>=7.0.0 in /usr/local/lib/python3.10/dist-packages (from k3d) (7.7.1)\n",
            "Requirement already satisfied: msgpack in /usr/local/lib/python3.10/dist-packages (from k3d) (1.0.8)\n",
            "Requirement already satisfied: numpy in /usr/local/lib/python3.10/dist-packages (from k3d) (1.25.2)\n",
            "Requirement already satisfied: traitlets in /usr/local/lib/python3.10/dist-packages (from k3d) (5.7.1)\n",
            "Requirement already satisfied: traittypes in /usr/local/lib/python3.10/dist-packages (from k3d) (0.2.1)\n",
            "Requirement already satisfied: ipykernel>=4.5.1 in /usr/local/lib/python3.10/dist-packages (from ipywidgets<9.0.0,>=7.0.0->k3d) (5.5.6)\n",
            "Requirement already satisfied: ipython-genutils~=0.2.0 in /usr/local/lib/python3.10/dist-packages (from ipywidgets<9.0.0,>=7.0.0->k3d) (0.2.0)\n",
            "Requirement already satisfied: widgetsnbextension~=3.6.0 in /usr/local/lib/python3.10/dist-packages (from ipywidgets<9.0.0,>=7.0.0->k3d) (3.6.6)\n",
            "Requirement already satisfied: ipython>=4.0.0 in /usr/local/lib/python3.10/dist-packages (from ipywidgets<9.0.0,>=7.0.0->k3d) (7.34.0)\n",
            "Requirement already satisfied: jupyterlab-widgets>=1.0.0 in /usr/local/lib/python3.10/dist-packages (from ipywidgets<9.0.0,>=7.0.0->k3d) (3.0.10)\n",
            "Requirement already satisfied: jupyter-client in /usr/local/lib/python3.10/dist-packages (from ipykernel>=4.5.1->ipywidgets<9.0.0,>=7.0.0->k3d) (6.1.12)\n",
            "Requirement already satisfied: tornado>=4.2 in /usr/local/lib/python3.10/dist-packages (from ipykernel>=4.5.1->ipywidgets<9.0.0,>=7.0.0->k3d) (6.3.3)\n",
            "Requirement already satisfied: setuptools>=18.5 in /usr/local/lib/python3.10/dist-packages (from ipython>=4.0.0->ipywidgets<9.0.0,>=7.0.0->k3d) (67.7.2)\n",
            "Collecting jedi>=0.16 (from ipython>=4.0.0->ipywidgets<9.0.0,>=7.0.0->k3d)\n",
            "  Downloading jedi-0.19.1-py2.py3-none-any.whl (1.6 MB)\n",
            "\u001b[2K     \u001b[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”\u001b[0m \u001b[32m1.6/1.6 MB\u001b[0m \u001b[31m49.6 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hRequirement already satisfied: decorator in /usr/local/lib/python3.10/dist-packages (from ipython>=4.0.0->ipywidgets<9.0.0,>=7.0.0->k3d) (4.4.2)\n",
            "Requirement already satisfied: pickleshare in /usr/local/lib/python3.10/dist-packages (from ipython>=4.0.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.7.5)\n",
            "Requirement already satisfied: prompt-toolkit!=3.0.0,!=3.0.1,<3.1.0,>=2.0.0 in /usr/local/lib/python3.10/dist-packages (from ipython>=4.0.0->ipywidgets<9.0.0,>=7.0.0->k3d) (3.0.43)\n",
            "Requirement already satisfied: pygments in /usr/local/lib/python3.10/dist-packages (from ipython>=4.0.0->ipywidgets<9.0.0,>=7.0.0->k3d) (2.16.1)\n",
            "Requirement already satisfied: backcall in /usr/local/lib/python3.10/dist-packages (from ipython>=4.0.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.2.0)\n",
            "Requirement already satisfied: matplotlib-inline in /usr/local/lib/python3.10/dist-packages (from ipython>=4.0.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.1.7)\n",
            "Requirement already satisfied: pexpect>4.3 in /usr/local/lib/python3.10/dist-packages (from ipython>=4.0.0->ipywidgets<9.0.0,>=7.0.0->k3d) (4.9.0)\n",
            "Requirement already satisfied: notebook>=4.4.1 in /usr/local/lib/python3.10/dist-packages (from widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (6.5.5)\n",
            "Requirement already satisfied: parso<0.9.0,>=0.8.3 in /usr/local/lib/python3.10/dist-packages (from jedi>=0.16->ipython>=4.0.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.8.4)\n",
            "Requirement already satisfied: jinja2 in /usr/local/lib/python3.10/dist-packages (from notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (3.1.3)\n",
            "Requirement already satisfied: pyzmq<25,>=17 in /usr/local/lib/python3.10/dist-packages (from notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (23.2.1)\n",
            "Requirement already satisfied: argon2-cffi in /usr/local/lib/python3.10/dist-packages (from notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (23.1.0)\n",
            "Requirement already satisfied: jupyter-core>=4.6.1 in /usr/local/lib/python3.10/dist-packages (from notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (5.7.2)\n",
            "Requirement already satisfied: nbformat in /usr/local/lib/python3.10/dist-packages (from notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (5.10.4)\n",
            "Requirement already satisfied: nbconvert>=5 in /usr/local/lib/python3.10/dist-packages (from notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (6.5.4)\n",
            "Requirement already satisfied: nest-asyncio>=1.5 in /usr/local/lib/python3.10/dist-packages (from notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (1.6.0)\n",
            "Requirement already satisfied: Send2Trash>=1.8.0 in /usr/local/lib/python3.10/dist-packages (from notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (1.8.3)\n",
            "Requirement already satisfied: terminado>=0.8.3 in /usr/local/lib/python3.10/dist-packages (from notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.18.1)\n",
            "Requirement already satisfied: prometheus-client in /usr/local/lib/python3.10/dist-packages (from notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.20.0)\n",
            "Requirement already satisfied: nbclassic>=0.4.7 in /usr/local/lib/python3.10/dist-packages (from notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (1.0.0)\n",
            "Requirement already satisfied: python-dateutil>=2.1 in /usr/local/lib/python3.10/dist-packages (from jupyter-client->ipykernel>=4.5.1->ipywidgets<9.0.0,>=7.0.0->k3d) (2.8.2)\n",
            "Requirement already satisfied: ptyprocess>=0.5 in /usr/local/lib/python3.10/dist-packages (from pexpect>4.3->ipython>=4.0.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.7.0)\n",
            "Requirement already satisfied: wcwidth in /usr/local/lib/python3.10/dist-packages (from prompt-toolkit!=3.0.0,!=3.0.1,<3.1.0,>=2.0.0->ipython>=4.0.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.2.13)\n",
            "Requirement already satisfied: platformdirs>=2.5 in /usr/local/lib/python3.10/dist-packages (from jupyter-core>=4.6.1->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (4.2.0)\n",
            "Requirement already satisfied: jupyter-server>=1.8 in /usr/local/lib/python3.10/dist-packages (from nbclassic>=0.4.7->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (1.24.0)\n",
            "Requirement already satisfied: notebook-shim>=0.2.3 in /usr/local/lib/python3.10/dist-packages (from nbclassic>=0.4.7->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.2.4)\n",
            "Requirement already satisfied: lxml in /usr/local/lib/python3.10/dist-packages (from nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (4.9.4)\n",
            "Requirement already satisfied: beautifulsoup4 in /usr/local/lib/python3.10/dist-packages (from nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (4.12.3)\n",
            "Requirement already satisfied: bleach in /usr/local/lib/python3.10/dist-packages (from nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (6.1.0)\n",
            "Requirement already satisfied: defusedxml in /usr/local/lib/python3.10/dist-packages (from nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.7.1)\n",
            "Requirement already satisfied: entrypoints>=0.2.2 in /usr/local/lib/python3.10/dist-packages (from nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.4)\n",
            "Requirement already satisfied: jupyterlab-pygments in /usr/local/lib/python3.10/dist-packages (from nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.3.0)\n",
            "Requirement already satisfied: MarkupSafe>=2.0 in /usr/local/lib/python3.10/dist-packages (from nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (2.1.5)\n",
            "Requirement already satisfied: mistune<2,>=0.8.1 in /usr/local/lib/python3.10/dist-packages (from nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.8.4)\n",
            "Requirement already satisfied: nbclient>=0.5.0 in /usr/local/lib/python3.10/dist-packages (from nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.10.0)\n",
            "Requirement already satisfied: packaging in /usr/local/lib/python3.10/dist-packages (from nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (24.0)\n",
            "Requirement already satisfied: pandocfilters>=1.4.1 in /usr/local/lib/python3.10/dist-packages (from nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (1.5.1)\n",
            "Requirement already satisfied: tinycss2 in /usr/local/lib/python3.10/dist-packages (from nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (1.2.1)\n",
            "Requirement already satisfied: fastjsonschema>=2.15 in /usr/local/lib/python3.10/dist-packages (from nbformat->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (2.19.1)\n",
            "Requirement already satisfied: jsonschema>=2.6 in /usr/local/lib/python3.10/dist-packages (from nbformat->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (4.19.2)\n",
            "Requirement already satisfied: six>=1.5 in /usr/local/lib/python3.10/dist-packages (from python-dateutil>=2.1->jupyter-client->ipykernel>=4.5.1->ipywidgets<9.0.0,>=7.0.0->k3d) (1.16.0)\n",
            "Requirement already satisfied: argon2-cffi-bindings in /usr/local/lib/python3.10/dist-packages (from argon2-cffi->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (21.2.0)\n",
            "Requirement already satisfied: attrs>=22.2.0 in /usr/local/lib/python3.10/dist-packages (from jsonschema>=2.6->nbformat->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (23.2.0)\n",
            "Requirement already satisfied: jsonschema-specifications>=2023.03.6 in /usr/local/lib/python3.10/dist-packages (from jsonschema>=2.6->nbformat->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (2023.12.1)\n",
            "Requirement already satisfied: referencing>=0.28.4 in /usr/local/lib/python3.10/dist-packages (from jsonschema>=2.6->nbformat->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.34.0)\n",
            "Requirement already satisfied: rpds-py>=0.7.1 in /usr/local/lib/python3.10/dist-packages (from jsonschema>=2.6->nbformat->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.18.0)\n",
            "Requirement already satisfied: anyio<4,>=3.1.0 in /usr/local/lib/python3.10/dist-packages (from jupyter-server>=1.8->nbclassic>=0.4.7->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (3.7.1)\n",
            "Requirement already satisfied: websocket-client in /usr/local/lib/python3.10/dist-packages (from jupyter-server>=1.8->nbclassic>=0.4.7->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (1.7.0)\n",
            "Requirement already satisfied: cffi>=1.0.1 in /usr/local/lib/python3.10/dist-packages (from argon2-cffi-bindings->argon2-cffi->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (1.16.0)\n",
            "Requirement already satisfied: soupsieve>1.2 in /usr/local/lib/python3.10/dist-packages (from beautifulsoup4->nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (2.5)\n",
            "Requirement already satisfied: webencodings in /usr/local/lib/python3.10/dist-packages (from bleach->nbconvert>=5->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (0.5.1)\n",
            "Requirement already satisfied: idna>=2.8 in /usr/local/lib/python3.10/dist-packages (from anyio<4,>=3.1.0->jupyter-server>=1.8->nbclassic>=0.4.7->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (3.7)\n",
            "Requirement already satisfied: sniffio>=1.1 in /usr/local/lib/python3.10/dist-packages (from anyio<4,>=3.1.0->jupyter-server>=1.8->nbclassic>=0.4.7->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (1.3.1)\n",
            "Requirement already satisfied: exceptiongroup in /usr/local/lib/python3.10/dist-packages (from anyio<4,>=3.1.0->jupyter-server>=1.8->nbclassic>=0.4.7->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (1.2.1)\n",
            "Requirement already satisfied: pycparser in /usr/local/lib/python3.10/dist-packages (from cffi>=1.0.1->argon2-cffi-bindings->argon2-cffi->notebook>=4.4.1->widgetsnbextension~=3.6.0->ipywidgets<9.0.0,>=7.0.0->k3d) (2.22)\n",
            "Installing collected packages: jedi, k3d\n",
            "Successfully installed jedi-0.19.1 k3d-2.16.1\n"
          ]
        }
      ],
      "source": [
        "#@title Start-up Step 1: XLS and OpenRoad scripts {run:\"auto\"}\n",
        "\n",
        "!rm -rf *\n",
        "\n",
        "# Import required Python libraries\n",
        "import os\n",
        "import pathlib\n",
        "import sys\n",
        "import jinja2\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "import graphviz\n",
        "import pathlib\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "\n",
        "# Set Stable XLS Version for classroom environment\n",
        "xls_version = 'v0.0.0-4699-gfb023174' #@param {type:\"string\"}\n",
        "\n",
        "!echo 'ğŸ“¦ downloading xls-{xls_version}'\n",
        "!curl --show-error -L https://github.com/proppy/xls/releases/download/{xls_version}/xls-{xls_version}-linux-x64.tar.gz | tar xzf - --strip-components=1\n",
        "!echo 'ğŸ§ª setting up colab integration'\n",
        "!python -m pip install --quiet --no-cache-dir --ignore-installed https://github.com/proppy/xls/releases/download/{xls_version}/xls_colab-0.0.0-py3-none-any.whl\n",
        "!python -m pip install logger\n",
        "!python -m pip install colabtools\n",
        "import logger\n",
        "import xls.contrib.colab\n",
        "_ = xls.contrib.colab.register_dslx_magic()\n",
        "\n",
        "# Must verify xls_work_dir is created\n",
        "!if test -d xls_work_dir; then echo \"xls_work_dir exists\"; else mkdir xls_work_dir;  fi\n",
        "\n",
        "#@title  First Run Only #4 - OpenRoad Setup {run:\"auto\"}\n",
        "\n",
        "yosys_version = '0.38_93_g84116c9a3' #@param {type:\"string\"}\n",
        "openroad_version = '2.0_12381_g01bba3695' #@param {type:\"string\"}\n",
        "rules_hdl_version = '2eb050e80a5c42ac3ffdb7e70392d86a6896dfc7' #@param {type:\"string\"}\n",
        "\n",
        "# Install stable OpenROAD Version\n",
        "!echo 'ğŸ›£ï¸ installing openroad and friends'\n",
        "!curl -L -O https://repo.anaconda.com/miniconda/Miniconda3-py310_24.1.2-0-Linux-x86_64.sh\n",
        "!bash Miniconda3-py310_24.1.2-0-Linux-x86_64.sh -b -p conda-env/\n",
        "import pathlib\n",
        "conda_prefix_path = pathlib.Path('conda-env')\n",
        "CONDA_PREFIX = str(conda_prefix_path.resolve())\n",
        "%env CONDA_PREFIX={CONDA_PREFIX}\n",
        "!conda-env/bin/conda install -yq -c \"litex-hub\" openroad={openroad_version} yosys={yosys_version}\n",
        "\n",
        "!python -m pip install gdstk tqdm\n",
        "\n",
        "!gsutil cp gs://proppy-eda/pdk_info_asap7.zip .\n",
        "!gsutil cp gs://proppy-eda/pdk_info_sky130.zip .\n",
        "\n",
        "!unzip -q -o pdk_info_asap7.zip\n",
        "!unzip -q -o pdk_info_sky130.zip\n",
        "\n",
        "!echo 'ğŸ§° generating PDK metadata'\n",
        "!curl --show-error -L  https://github.com/hdl/bazel_rules_hdl/archive/{rules_hdl_version}.tar.gz | tar xzf - --strip-components=1\n",
        "!curl -L -O https://github.com/protocolbuffers/protobuf/releases/download/v24.3/protoc-24.3-linux-x86_64.zip\n",
        "!unzip -q -o protoc-24.3-linux-x86_64.zip\n",
        "!{sys.executable} -m pip install protobuf\n",
        "\n",
        "!echo 'ğŸ“ organizing PDK for XLS and OpenROAD Flows'\n",
        "!wget https://raw.githubusercontent.com/mmorri22/cse30321/main/xls/xls_setup.py\n",
        "!wget https://raw.githubusercontent.com/mmorri22/cse30321/main/xls/sky130_data_pdk_info.textproto\n",
        "!python xls_setup.py\n",
        "!mv /content/sky130_data_pdk_info.textproto /content/com_google_skywater_pdk_sky130_fd_sc_hd/sky130_data_pdk_info.textproto\n",
        "!echo 'ğŸ–¼ï¸ Setup for viewing 3D GDSII File'\n",
        "!python -m pip install numpy\n",
        "!python -m pip install gdspy\n",
        "!python -m pip install numpy-stl\n",
        "!python -m pip install triangle\n",
        "!python -m pip install k3d\n",
        "\n",
        "# gdspy is used to open the gds file\n",
        "import gdspy\n",
        "\n",
        "# Used to write the output stl file (Why we installed numpy-stl)\n",
        "from stl import mesh\n",
        "\n",
        "# Using numpy will permit fast calculations on lots of points\n",
        "import numpy as np\n",
        "import matplotlib\n",
        "\n",
        "# Required to triangulate polygons\n",
        "import triangle\n",
        "\n",
        "# To render in 3d\n",
        "import k3d"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "Rdbx_tFs08rl",
        "cellView": "form"
      },
      "outputs": [],
      "source": [
        "#@title Start-up Step 2: Select your PDK {run:\"auto\"}\n",
        "\n",
        "pdk = 'sky130' #@param [\"asap7\", \"sky130\"] {allow-input: false}\n",
        "\n",
        "xls.contrib.colab.pdk = pdk\n",
        "\n",
        "\n",
        "#@title Select your PDK {run:\"auto\"}\n",
        "\n",
        "!bin/protoc --python_out=. pdk/proto/pdk_info.proto\n",
        "!ln -sf pdk/proto/pdk_info_pb2.py\n",
        "import pdk_info_pb2\n",
        "\n",
        "import enum\n",
        "import dataclasses\n",
        "import json\n",
        "import pathlib\n",
        "import subprocess\n",
        "from typing import Any, Callable, Dict, Optional, Union\n",
        "\n",
        "from google.colab import widgets\n",
        "from google.protobuf import text_format\n",
        "import pandas as pd\n",
        "\n",
        "yosys = conda_prefix_path / 'bin/yosys'\n",
        "openroad = conda_prefix_path / 'bin/openroad'\n",
        "yosys_tcl = 'synthesis/synth.tcl'\n",
        "\n",
        "default_work_dir = xls.contrib.colab.default_work_dir\n",
        "\n",
        "def pdk_info_proto(\n",
        "    path: pathlib.Path, optional: bool = False\n",
        ") -> Optional[pdk_info_pb2.PdkInfoProto]:\n",
        "  \"\"\"Load PDK info from prototext.\n",
        "\n",
        "  Args:\n",
        "    path: path to prototext file.\n",
        "    optional: if True, failure to access the pdk info will not produce an error.\n",
        "\n",
        "  Returns:\n",
        "    Decoded pdk info proto or None if optional.\n",
        "  \"\"\"\n",
        "  if optional and not path.exists():\n",
        "    return None\n",
        "  with path.open('r') as f:\n",
        "    proto = pdk_info_pb2.PdkInfoProto()\n",
        "    text_format.Parse(f.read(), proto)\n",
        "    return proto\n",
        "\n",
        "pdks = {\n",
        "\n",
        "    'asap7': {\n",
        "        'delay_model': 'asap7',\n",
        "        'pdk_info': pdk_info_proto(\n",
        "            pathlib.Path('asap7/asap7_data_pdk_info.textproto'),\n",
        "        ),\n",
        "    },\n",
        "\n",
        "    'sky130': {\n",
        "        'delay_model': 'sky130',\n",
        "        'pdk_info': pdk_info_proto(\n",
        "            pathlib.Path('com_google_skywater_pdk_sky130_fd_sc_hd/sky130_data_pdk_info.textproto'),\n",
        "        ),\n",
        "    },\n",
        "}\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class RelativeCoreArea:\n",
        "  utilization_percent: float\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class AbsoluteCoreArea:\n",
        "  core_width_microns: int\n",
        "  core_padding_microns: int\n",
        "\n",
        "\n",
        "@enum.unique\n",
        "class ImplementationStep(enum.Enum):\n",
        "  \"\"\"Steps in the implementation flow.\"\"\"\n",
        "\n",
        "  XLS = 'xls'\n",
        "  SYNTHESIS = 'synthesis'\n",
        "  PLACEMENT = 'placement'\n",
        "\n",
        "\n",
        "class PdkRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class OpenroadRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class OpenstaRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class YosysRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class SynthesisResults:\n",
        "  synth_v: pathlib.Path\n",
        "  design_stats: pd.DataFrame\n",
        "  cell_stats: pd.DataFrame\n",
        "\n",
        "\n",
        "def run_synthesis(\n",
        "    *,\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> SynthesisResults:\n",
        "  \"\"\"Run synthesis with Yosys.\n",
        "\n",
        "  Args:\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog and will be where outputs are put.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Metrics from running synthesis.\n",
        "\n",
        "  Raises:\n",
        "    PdkRuntimeError: on PDK error.\n",
        "    YosysRuntimeError: on yosys error.\n",
        "  \"\"\"\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = (pathlib.Path(pdk) / pathlib.Path(pdk_info.liberty_path).name).resolve()\n",
        "  synth_v = (work_dir / 'user_module_synth.v').resolve()\n",
        "  synth_v_flist = (work_dir / 'user_module_synth_v.flist').resolve()\n",
        "  synth_uhdm_flist = (work_dir / 'user_module_synth_uhdm.flist').resolve()\n",
        "  synth_uhdm_flist.touch()\n",
        "  synth_stats_json = (work_dir / 'user_module_synth_stats.json').resolve()\n",
        "  dont_use_args = ' '.join(\n",
        "      f'-dont_use {pat}'\n",
        "      for pat in pdk_info.do_not_use_cell_list\n",
        "  )\n",
        "  # run yosys synthesis\n",
        "  with synth_v_flist.open('w') as f:\n",
        "    top_v = work_dir / 'user_module.sv'\n",
        "    f.write(str(top_v.resolve()))\n",
        "  !FLIST='{synth_v_flist}' ABC_SCRIPT='' CONSTR='' TOP='user_module' OUTPUT='{synth_v}' UHDM_FLIST='{synth_uhdm_flist}' LIBERTY='{liberty}' STATS_JSON='{synth_stats_json}' DONT_USE_ARGS='{dont_use_args}' {yosys} -c '{yosys_tcl}'\n",
        "  with synth_stats_json.open('r') as f:\n",
        "    synth_stats = json.load(f)\n",
        "  design_stats = synth_stats['design']\n",
        "  cells_stats = design_stats.pop('num_cells_by_type')\n",
        "  design_stats = pd.DataFrame.from_dict(\n",
        "      design_stats, orient='index', columns=['cells']\n",
        "  )\n",
        "  cells_stats = pd.DataFrame.from_dict(\n",
        "      cells_stats, orient='index', columns=['stats']\n",
        "  )\n",
        "\n",
        "  return SynthesisResults(\n",
        "      synth_v=synth_v, design_stats=design_stats, cell_stats=cells_stats\n",
        "  )\n",
        "\n",
        "\n",
        "def run_opensta(\n",
        "    *,\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> pd.DataFrame:\n",
        "  \"\"\"Run OpenSta and collect timing metrics.\n",
        "\n",
        "  Args:\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Dataframe containing timing report.\n",
        "\n",
        "  Raises:\n",
        "    OpenstaRuntimeError: on OpenSTA error.\n",
        "    PdkRuntimeError: on PDK error.\n",
        "  \"\"\"\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = pathlib.Path(pdk) / pdk_info.liberty_path\n",
        "  tech_lef = pathlib.Path(pdk) / pdk_info.tech_lef_path\n",
        "  read_cell_lefs = '\\n'.join(\n",
        "      f'read_lef {pathlib.Path(pdk) / cell_lef_path}'\n",
        "      for cell_lef_path in pdk_info.cell_lef_paths\n",
        "  )\n",
        "  synth_v = work_dir / 'user_module_synth.v'\n",
        "  top = 'user_module'\n",
        "  opensta_log = work_dir / 'user_module_sta.log'\n",
        "\n",
        "  openroad_script = f\"\"\"\n",
        "  sta::redirect_file_begin {opensta_log}\n",
        "  read_lef {tech_lef}\n",
        "  {read_cell_lefs}\n",
        "  read_liberty {liberty}\n",
        "  read_verilog {synth_v}\n",
        "  link_design  {top}\n",
        "  report_checks -unconstrained\n",
        "  sta::redirect_file_end\n",
        "  \"\"\"\n",
        "  openroad_tcl = work_dir / 'openroad_sta.tcl'\n",
        "  with openroad_tcl.open('w') as f:\n",
        "    f.write(openroad_script)\n",
        "\n",
        "  # run opensta static timing analysis\n",
        "  !{openroad} {openroad_tcl} -exit\n",
        "\n",
        "  columns = ['delay', 'time', 'edge', 'net', 'gate']\n",
        "\n",
        "  import re\n",
        "  def sta_report_paths(opensta_log):\n",
        "    with open(opensta_log) as f:\n",
        "      sta_report = f.read()\n",
        "    m = re.search(r'---+(.*)---+', sta_report, flags=re.M | re.S)\n",
        "    for path in m.group(1).split('\\n')[1:-2]:\n",
        "      parts = path.split(None, maxsplit=len(columns) - 1)\n",
        "      yield float(parts[0]), float(parts[1]), parts[2], parts[3], parts[4]\n",
        "\n",
        "  df = pd.DataFrame.from_records(sta_report_paths(opensta_log), columns=columns)\n",
        "  df['gate'] = df['gate'].str.replace('[()]', '', regex=True)\n",
        "\n",
        "  return df\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class PlacementResults:\n",
        "  openroad_global_placement_layout: pathlib.Path\n",
        "  area: pd.DataFrame\n",
        "  metrics: pd.DataFrame\n",
        "  power: pd.DataFrame\n",
        "\n",
        "\n",
        "def run_placement(\n",
        "    *,\n",
        "    clock_period_ps: int,\n",
        "    placement_density: float,\n",
        "    core_area: Union[RelativeCoreArea, AbsoluteCoreArea],\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> PlacementResults:\n",
        "  \"\"\"Run OpenRoad placement.\n",
        "\n",
        "  Args:\n",
        "    clock_period_ps: Clock period in picoseconds.\n",
        "    placement_density: Placement density in [0.0, 1.0].\n",
        "    core_area: Relative or absolute core area specification.\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog and will be where outputs are put.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Outputs from running placement.\n",
        "\n",
        "  Raises:\n",
        "    OpenroadRuntimeError: on OpenRoad error.\n",
        "    OpenstaRuntimeError: on OpenSTA error.\n",
        "    PdkRuntimeError: on PDK error.\n",
        "    ValueError: on invalid inputs.\n",
        "    YosysRuntimeError: on yosys error.\n",
        "  \"\"\"\n",
        "  clock_period_ns = clock_period_ps / 1000.0\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = pathlib.Path(pdk) / pdk_info.liberty_path\n",
        "  tech_lef = pathlib.Path(pdk) / pdk_info.tech_lef_path\n",
        "  read_cell_lefs = '\\n'.join(\n",
        "      f'read_lef {pathlib.Path(pdk) / cell_lef_path}'\n",
        "      for cell_lef_path in pdk_info.cell_lef_paths\n",
        "  )\n",
        "\n",
        "  if isinstance(core_area, AbsoluteCoreArea):\n",
        "    die_side_microns = (\n",
        "        core_area.core_width_microns + core_area.core_padding_microns * 2\n",
        "    )\n",
        "    core_side_microns = (\n",
        "        core_area.core_width_microns + core_area.core_padding_microns\n",
        "    )\n",
        "    initialize_floorplan_args = (\n",
        "        f' -die_area \"0 0 {die_side_microns} {die_side_microns}\" -core_area'\n",
        "        f' \"{core_area.core_padding_microns} {core_area.core_padding_microns} {core_side_microns} {core_side_microns}\"'\n",
        "    )\n",
        "  elif isinstance(core_area, RelativeCoreArea):\n",
        "    initialize_floorplan_args = (\n",
        "        f' -utilization {core_area.utilization_percent} -aspect_ratio 1.0'\n",
        "    )\n",
        "  else:\n",
        "    raise ValueError(\n",
        "        'Expected core_area to be AbsoluteCoreArea or RelativeCoreArea, got'\n",
        "        f' {core_area!r}'\n",
        "    )\n",
        "\n",
        "  initialize_floorplan_command = (\n",
        "      f'initialize_floorplan -site \"{pdk_info.cell_site}\"'\n",
        "      f' {initialize_floorplan_args}'\n",
        "  )\n",
        "\n",
        "  def source_pdk_info_tcl(path):\n",
        "    return f'source {pathlib.Path(pdk) / path}' if path else ''\n",
        "\n",
        "  source_tracks_file = source_pdk_info_tcl(pdk_info.tracks_file_path)\n",
        "  source_rc_script_configuration = source_pdk_info_tcl(\n",
        "      pdk_info.rc_script_configuration_path\n",
        "  )\n",
        "  source_pdn_config = source_pdk_info_tcl(pdk_info.pdn_config_path)\n",
        "  if pdk_info.tapcell_tcl_path:\n",
        "    tapcell_command = source_pdk_info_tcl(pdk_info.tapcell_tcl_path)\n",
        "  else:\n",
        "    tapcell_command = (\n",
        "        f'tapcell -distance {pdk_info.tapcell_distance} -tapcell_master'\n",
        "        f' {pdk_info.tap_cell}'\n",
        "    )\n",
        "\n",
        "  synth_v = work_dir / 'user_module_synth.v'\n",
        "  openroad_metrics = work_dir / 'openroad_metrics.json'\n",
        "  openroad_global_placement_layout = work_dir / 'openroad_global_placement.png'\n",
        "\n",
        "  openroad_script = f\"\"\"\n",
        "  read_lef {tech_lef}\n",
        "  {read_cell_lefs}\n",
        "  read_liberty {liberty}\n",
        "  read_verilog {synth_v}\n",
        "  link_design user_module\n",
        "  {initialize_floorplan_command}\n",
        "  {source_tracks_file}\n",
        "  insert_tiecells {pdk_info.tie_high_port} -prefix \"TIE_ONE_\"\n",
        "  insert_tiecells {pdk_info.tie_low_port} -prefix \"TIE_ZERO_\"\n",
        "  create_clock [get_ports clk] -period {clock_period_ns}\n",
        "  {source_rc_script_configuration}\n",
        "  set_wire_rc -signal -layer \"{pdk_info.wire_rc_signal_metal_layer}\"\n",
        "  set_wire_rc -clock  -layer \"{pdk_info.wire_rc_clock_metal_layer}\"\n",
        "  place_pins -hor_layers {pdk_info.pin_horizontal_metal_layer} -ver_layers {pdk_info.pin_vertical_metal_layer}\n",
        "  {tapcell_command}\n",
        "  {source_pdn_config}\n",
        "  pdngen -verbose\n",
        "  global_placement -timing_driven -routability_driven -density {placement_density} -pad_left {pdk_info.global_placement_cell_pad} -pad_right {pdk_info.global_placement_cell_pad}\n",
        "  remove_buffers\n",
        "  estimate_parasitics -placement\n",
        "  repair_design\n",
        "  repair_timing\n",
        "  utl::metric \"utilization_percent\" [rsz::utilization]\n",
        "  utl::metric \"design_area\" [rsz::design_area]\n",
        "  utl::metric \"power\" [sta::design_power [sta::parse_corner {{}}]]\n",
        "  utl::metric \"wns\" [sta::worst_slack -max]\n",
        "  report_power\n",
        "  report_design_area\n",
        "  if {{[info procs save_image] == \"save_image\"}} {{\n",
        "    save_image -resolution 0.005 \"{openroad_global_placement_layout}\"\n",
        "  }}\n",
        "  \"\"\"\n",
        "  openroad_tcl = work_dir / 'place.tcl'\n",
        "  with openroad_tcl.open('w') as f:\n",
        "    f.write(openroad_script)\n",
        "  !QT_QPA_PLATFORM=minimal {openroad} -metrics {openroad_metrics} -exit {openroad_tcl}\n",
        "\n",
        "  with open(work_dir / 'openroad_metrics.json', 'r') as f:\n",
        "    metrics = json.loads(f.read())\n",
        "  df_area = pd.DataFrame.from_dict(\n",
        "      {\n",
        "          'global placement': [\n",
        "              float(metrics['design_area']) * 1e12,\n",
        "              float(metrics['utilization_percent']) * 100,\n",
        "          ]\n",
        "      },\n",
        "      columns=['area', 'utilization'],\n",
        "      orient='index',\n",
        "  )\n",
        "  metrics_power = [float(m) * 1e6 for m in metrics['power'].split(' ')]\n",
        "  df_power = pd.DataFrame().from_dict(\n",
        "      {\n",
        "          'sequential': metrics_power[4:8],\n",
        "          'combinational': metrics_power[8:12],\n",
        "          'clock': metrics_power[12:16],\n",
        "          'macro': metrics_power[16:20],\n",
        "          'pad': metrics_power[20:],\n",
        "          'total': metrics_power[0:4],\n",
        "      },\n",
        "      orient='index',\n",
        "      columns=['internal', 'switching', 'leakage', 'total'],\n",
        "  )\n",
        "  df_metrics = (\n",
        "      pd.DataFrame.from_records([metrics])\n",
        "      .transpose()\n",
        "      .set_axis(['metrics'], axis=1)\n",
        "  )\n",
        "  return PlacementResults(\n",
        "      openroad_global_placement_layout=openroad_global_placement_layout,\n",
        "      area=df_area,\n",
        "      metrics=df_metrics,\n",
        "      power=df_power,\n",
        "  )"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "kVW-O2D7MAVM"
      },
      "source": [
        "## Synchronous Computer Architecture Design\n",
        "\n",
        "In order for computers to produce the correct results to be leveraged by programmers, we must separate functional specification from performance analysis.\n",
        "<ul>\n",
        "<li>In other words, the modularity design thinking you learned by implementing functions in C and Python will also strengthen sequential hardware design</li>\n",
        "<li>Compose each portion of the system, and then determine the shortest path to a correct output - known as <b>latency</b></li>\n",
        "<li>Once all modules are composed, the overall system works correctly as far as it is running with a clock period</li>\n",
        "</ul>\n",
        "\n",
        "This shown in the image below has four latencies:\n",
        "<ul>\n",
        "  <li>Cycle 1: The input registers take the values and wait until the next cycle</li>\n",
        "  <li>Cycle 2: Registers 2 and 3 are multipled and stored in a register</li>\n",
        "  <li>Cycle 3: The output of the multiplication is added with the result of the previous cycle. Register 4 has the input to the MUX, and the </li>\n",
        "  <li>Cycle 3: The output of the register in Cycle 3 is concatenated with reg1 to </li>\n",
        "</ul>\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/lec24/Synchronous%20RTL%20Design.png?raw=true\" width=400>\n",
        "\n",
        "### Revisiting Latency vs. Throughput\n",
        "\n",
        "As we learned in our study of pipelining, T<sub>clk</sub> = max {T1 ,T2 ,T3 ,T4}. When elements are in parallel, we must consider all possible paths in synthesis. Consider the following circuit:\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/lec24/Synchronous%20RTL%20Design%20Problem.png?raw=true\" width=300>\n",
        "\n",
        "The top case is Non-Pipelined, so we must calculate the latency by the critical path. In this case, this is 200ps+300ps = 500ps. The throughput is 1 task / (500ps) = 2 GHz.\n",
        "\n",
        "On the top, we pipeline such that each state is equal to the worst-case cycle time. Here, we set latency = 300ps * 2 cycles = 600ps. And the throughput = 2 tasks / (600ps) = 3.33 GHz.\n",
        "\n"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Buffers and Pipelining: A First Step into the Sequential Devices\n",
        "\n",
        "Recall the RISC-V Pipelined Datapath. In lecture, we discussed the five stages of the datapath, and briefly mentioned that registers were places in between each stage and were propagated by a clock signal. And we didn't mention much of it after that.\n",
        "\n",
        "But the registers in between each stage are critical in ensuring we prevent race conditions and produce the output expected by the programmer.\n",
        "\n",
        "## Sequential Circuit Tokens\n",
        "\n",
        "Sequential circuits are usually designed with flip-flops or latches, which are sometimes called memory elements.\n",
        "\n",
        "A <b>token</b> is the value of a current state of a memory element. If tokens moved through pipeline at constant speed, no sequencing elements would be necessary. Dispersion is the variance in delay.\n",
        "\n",
        "Consider the example of a fiber-optic cable:\n",
        "<ul>\n",
        "  <li>Light pulses (tokens) are sent down cable</li>\n",
        "  <li>Next pulse sent before first reaches end of cable</li>\n",
        "  <li>No need for hardware to separate pulses</li>\n",
        "  <li>But dispersion sets min time between pulses</li>\n",
        "</ul>\n",
        "\n",
        "But this doesn't work this way in computing circuits. In most circuits, dispersion is high, meaning the variance in delay is significant. Our solution is to delay fast tokens so they donâ€™t catch slow ones.\n",
        "\n",
        "In Computer Architecture, we performed this using <b>pipelining</b>.\n",
        "\n",
        "### Flip Flops\n",
        "\n",
        "Flip Flops are built as a pair of back-to-back latches. In the first half of the clock cycle, the first latch reads in and stores the token on the rising edge. In the second half of the clock cycle, the value is propagated to the second latch, which protects the token from changes during the clock cycle. If a token arrives too early, it waits at the flip-flop until the next cycle.\n",
        "\n",
        "### DSLX Inserts Flip Flops at the beginning of each stage\n",
        "\n",
        "Consider the simple DSLX module below, <code>and_with_pipelining</code>. In this module, we read in two 32-bit values - <code>input_a</code> and <code>input_b</code> - and return the <b>and</b> result.\n",
        "\n",
        "    fn and_with_pipelining( input_a: u32, input_b: u32 ) -> u32 {\n",
        "\n",
        "        // Output the and\n",
        "        input_a & input_b\n",
        "    }\n",
        "\n",
        "In order to get the registers, we must:\n",
        "<ol>\n",
        "  <li>Add <code>import std;</code> to the code after the <code>%%dslx</code> magic.</li>\n",
        "  <li>Modify the <code>--flop_inputs=true --flop_outputs=true</code> to <b>true</b></li>\n",
        "  <li>Add a clock period, which the XLS tool flow will use to generate a clock signal. For now, we will set this value as <code>--clock_period_ps=2000</code></li>\n",
        "</ol>\n",
        "\n",
        "> Later, we will observe that we will need to extend the clock period to meet the design constraints, but for now we are running this circuit with a clock period of 2ns (500 MHz).\n",
        "\n",
        "Run the cell below, and then select the <b>verilog</b> tab. While we will not study Verilog in the Computer Architecture course, observing the output of the synthesis flow will help connect concepts between Logic Design and Computer Architecture. We will discuss what is going on after the code cell."
      ],
      "metadata": {
        "id": "WtfP24OBlsGR"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=and_with_pipelining --pipeline_stages=1 --flop_inputs=true --flop_outputs=true --clock_period_ps=2000\n",
        "\n",
        "// Used for pipelining and clock signals\n",
        "import std;\n",
        "\n",
        "fn and_with_pipelining( input_a: u32, input_b: u32 ) -> u32 {\n",
        "\n",
        "    // Output the and\n",
        "    input_a & input_b\n",
        "}"
      ],
      "metadata": {
        "id": "RSeqg1WnpdHA"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## A Brief Peek Under the Hood - What is the Verilog doing?\n",
        "\n",
        "The module <code>user_module</code> now has a generated clock signal <code>clk</code>, and the input/output wires now correlate to the input/output signals we created in the DSLX module. The <code>input wire [31:0] input_a</code> and <code>input wire [31:0] input_b</code> corresponds to our <code>input_a: u32, input_b: u32</code> signals, and the <code>output wire [31:0] out</code> corresponds to <code>->u32</code>.\n",
        "\n",
        "    module user_module(\n",
        "      input wire clk,\n",
        "      input wire [31:0] input_a,\n",
        "      input wire [31:0] input_b,\n",
        "      output wire [31:0] out\n",
        "    );\n",
        "\n",
        "The <code>reg[31:0] p0_input_x</code> values represents the registers at the beginning of the stage, and we put the input signals onto those registers using <code><=</code> on the positive edge of every clock signal.\n",
        "\n",
        "    // ===== Pipe stage 0:\n",
        "\n",
        "    // Registers for pipe stage 0:\n",
        "    reg [31:0] p0_input_a;\n",
        "    reg [31:0] p0_input_b;\n",
        "    always_ff @ (posedge clk) begin\n",
        "      p0_input_a <= input_a;\n",
        "      p0_input_b <= input_b;\n",
        "    end\n",
        "\n",
        "Once the signals are read in, we perform the <b>and</b> operation and store the result on the 32-bit <code>p1_and_10_comb</code> result.\n",
        "\n",
        "    // ===== Pipe stage 1:\n",
        "    wire [31:0] p1_and_10_comb;\n",
        "    assign p1_and_10_comb = p0_input_a & p0_input_b;\n",
        "\n",
        "On the next positive edge, we move the signal along using the <code>p1_and_10 <= p1_and_10_comb</code> line, and then assign it to the <code>out</code> signal.\n",
        "\n",
        "      // Registers for pipe stage 1:\n",
        "      reg [31:0] p1_and_10;\n",
        "      always_ff @ (posedge clk) begin\n",
        "        p1_and_10 <= p1_and_10_comb;\n",
        "      end\n",
        "      assign out = p1_and_10;\n",
        "    endmodule"
      ],
      "metadata": {
        "id": "TZm86Qy1rBGs"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Generate the 32-bit flip-flop registers with AND gates {display-mode: \"form\"}\n",
        "#@markdown - Click the â–· button to run synthesis, static timing analysis and global placement\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 10000 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 70 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 20 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} Î¼mÂ²', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "sZ3kcpgyuJTz"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Sequential Power Consumption\n",
        "\n",
        "In the result, we see that the sequential power consumption is substantially more than combinational logic. In this example, the registers consume <b>487.966 uW</b> whereas the combinational logic consumes only <b>5.619uW</b>, meaning the sequential circuits consume 98.88% of the device's power in this case.\n",
        "\n",
        "Because registers, SRAM, and DRAM require constant refreshing and feedback loops in order to hold onto the signal, they consume considerably more power than combinational circuits."
      ],
      "metadata": {
        "id": "G5fFMrZ75Zzy"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Try It On Your Own: Write a Pipelined 32-bit adder/subtractor device.\n",
        "\n",
        "In this example, the pipeline stages are added to the top module only, so you may use the code that we wrote in earlier readings/lectures to pipeline the <code>add_sub_32_with_carry</code>.\n",
        "\n",
        "> Hint: This circuit cannot be pipelined with a clock period of 2000ps. Set it equal to 3000. If you run the code with <code>--clock_period_ps=2000</code>, you will get an error message that states: <code>INVALID_ARGUMENT: cannot achieve the specified pipeline length</code>. The reason is that the add/sub takes longer than 2000ps to calculate, and will cause a race condition. The message recommends trying two stages. What we will do instead is set <code>--clock_period_ps=3000</code>\n",
        "\n",
        "Put your solution in the code cell below:"
      ],
      "metadata": {
        "id": "fH-Y4Euz6x2P"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "# Replace this Python comment with your DSLX magic and XLS modules for add_sub_32_with_carry"
      ],
      "metadata": {
        "id": "oLH9XQHU7Cxm"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Generate the 32-bit pipelined adder/subtractor {display-mode: \"form\"}\n",
        "#@markdown - Click the â–· button to run synthesis, static timing analysis and global placement\n",
        "#@markdown - The correct answer will synthesize with a core_width of 85 microns\n",
        "\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 10000 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 85 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} Î¼mÂ²', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "BoZYu5zv7GJs"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "o_wTT7MbbWTR"
      },
      "source": [
        "## The First Step into Synchronous Programming: A Review of Finite State Machines\n",
        "\n",
        "> The FSM description is provided here as a brief review of the topic you covered in Logic Design.\n",
        "\n",
        "Sometimes, using a direct set of <i>input to output</i> signals is insufficient to solve the problem. Consider the case of a vending machine. Vending machine use small <a href = \"https://en.wikipedia.org/wiki/Embedded_system\">embedded systems</a> to keep track of how much money you have dispensed, and when to vend specific items. For example, if we have paid <b>1.00</b> and we enter a quarter, there are different results if we are purchasing an item that is <b>1.75</b>, <b>1.25</b>, or <b>1.00</b>. Coding the result for each individual item takes up a lot of space on the limited embedded machine. We can do better.\n",
        "\n",
        "> We can now define an <b>Embedded System</b> as a combination of a computer processor, memory, and input/output peripheral devices that has a dedicated function within a larger mechanical or electronic system.\n",
        "\n",
        "We can write digital logic that acts like a graph called a <b>Finite State Machine</b>. A <b>Finite State Machine</b> consists of:<br />\n",
        "<ol>\n",
        "    <li>A set of states (represented as nodes)</li>\n",
        "    <li>An initial state</li>\n",
        "    <li>A set of transitions between states (represented by edges)</li>\n",
        "    <li>A set of control input signals</li>\n",
        "</ol>\n",
        "\n",
        "Consider the Finite State Machine below: The format is <code>state_name / output</code>. For example, any time you reach the state <code>q0</code>, the output will be a <code>0</code>. Conversely, any time you reach the state <code>q3</code>, the output will be a <code>0</code>.\n",
        "\n",
        "<b>Start State</b>: <code>q0</code><br />\n",
        "<b>Control Signals</b>: <code>{1, 1, 0, 1, 0, 0, 0, 1, 1}</code><br />\n",
        "\n",
        "Here is how you would derive the results:\n",
        "<ol>\n",
        "    <li>The start state for this step is <code>q0</code>, so the output is <code>0</code> and the control input is <code>1</code>. The edge takes to <font color=\"red\"><code>q2</code></font></li>\n",
        "    <li>The start state for this step is <code>q2</code>, so the output is <code>0</code>, and the control input is <code>1</code>. The edge takes to <code>q2</code></li>\n",
        "    <li>The start state for this step is <code>q2</code>, so the output is <code>0</code>, and the control input is <code>0</code>. The edge takes to <code>q4</code></li>\n",
        "    <li>The start state for this step is <code>q4</code>, so the output is <code>1</code>, and the control input is <code>1</code>. The edge takes to <code>q3</code></li>\n",
        "    <li>The start state for this step is <code>q3</code>, so the output is <code>1</code>, and the control input is <code>0</code>. The edge takes to <code>q4</code></li>\n",
        "    <li>The start state for this step is <code>q4</code>, so the output is <code>1</code>, and the control input is <code>0</code>. The edge takes to <code>q1</code></li>\n",
        "    <li>The start state for this step is <code>q1</code>, so the output is <code>0</code>, and the control input is <code>0</code>. The edge takes to <code>q1</code></li>\n",
        "    <li>The start state for this step is <code>q1</code>, so the output is <code>0</code>, and the control input is <code>1</code>. The edge takes to <code>q3</code></li>\n",
        "        <li>The start state for this step is <code>q3</code>, so the output is <code>1</code>, and the control input is <code>1</code>. The edge takes to <code>q2</code></li>\n",
        "</ol>\n",
        "\n",
        "\n",
        "<img src = \"https://media.geeksforgeeks.org/wp-content/uploads/1-43.jpg\" height=400 width=500>\n",
        "\n",
        "The solution is <code>{0, 0, 0, 1, 1, 1, 0, 0, 1}</code>\n",
        "\n",
        "Solution Table:\n",
        "\n",
        "| Start State | Output | Control | Next State |\n",
        "|---|---|---|---|\n",
        "|q0|<font color=\"red\">0</font>|1|q2|\n",
        "|q2|<font color=\"red\">0</font>|1|q2|\n",
        "|q2|<font color=\"red\">0</font>|0|q4|\n",
        "|q4|<font color=\"red\">1</font>|1|q3|\n",
        "|q3|<font color=\"red\">1</font>|0|q4|\n",
        "|q4|<font color=\"red\">1</font>|0|q1|\n",
        "|q1|<font color=\"red\">0</font>|0|q1|\n",
        "|q1|<font color=\"red\">0</font>|1|q3|\n",
        "|q3|<font color=\"red\">1</font>|1|q2|"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "SdwGSQ4l7FL6"
      },
      "source": [
        "## The Synchronous Programming Model\n",
        "\n",
        "Synchronous languages have been established as a technology of choice for modeling, specifying, validating, and implementing real-time embedded applications. However, dealing with concurrency, time and causality has become increasingly difficult as design complexity increases.\n",
        "\n",
        "### Synchronous Model Considerations\n",
        "To build a safe synchronous device for a computing system, we must consider the systemâ€™s:\n",
        "<ul>\n",
        "  <li><b>Concurrency</b> - Multiple computations are happening at the same time</li>\n",
        "  <ul>\n",
        "    <il>Synchronous languages should offer as a notation block diagrams (also called dataflow diagrams), or hierarchical automata, or some imperative type of syntax</li>\n",
        "  </ul>\n",
        "  <li><b>Synchronicity</b>\n",
        "Hardware Description Languages which support synchronous processes through inter-process communication.</li>\n",
        "</ul>\n",
        "\n",
        "### Combining Concurrency and Synchronicity\n",
        "\n",
        "The <b>synchronous programming model</b> accounts for concurrency by breaking the tasks down into non-overlapping computation and communication phases triggered by a global clock. This model is beneficial because it provides a simpler way to access the power of concurrency in functional specification\n",
        "<ul>\n",
        "<li>The key advantage of the synchronous programming model is using a solid mathematical foundation is the ability to reason formally about the operation of the system.</li>\n",
        "</ul>\n",
        "\n",
        "In a sequential system, the nth atomic reaction is the combination of the previous n-1 reactions.\n",
        "\n",
        "Consider two concurrent functions, <b>f</b> and <b>g</b>:\n",
        "<ul>\n",
        "  <li>They have the same input vector U<sub>n</sub> and state X<sub>n-1</sub></li>\n",
        "  <li>They are operating on the same block i</li>\n",
        "</ul>\n",
        "\n",
        "They will produce the following equation, where ğ‘‹<sub>ğ‘›</sub><sup>ğ‘–</sup> is the next state of the block i and ğ‘Œ<sub>ğ‘›</sub><sup>ğ‘–</sup> is the output of block i:\n",
        "<ul>\n",
        "  <li>ğ‘‹<sub>ğ‘›</sub><sup>ğ‘–</sup> = f(ğ‘‹<sub>ğ‘›-1</sub><sup>ğ‘–</sup>, U<sub>n</sub><sup>ğ‘–</sup>)</li>\n",
        "  <li>Y<sub>ğ‘›</sub><sup>ğ‘–</sup> = g(Y<sub>ğ‘›-1</sub><sup>ğ‘–</sup>, U<sub>n</sub><sup>ğ‘–</sup>)</li>\n",
        "</ul>\n",
        "\n",
        "In the image below, we see the three basic stages of synchronous computation. At stage 1, ğ‘‹<sub>ğ‘›-1</sub><sup>ğ‘–</sup> has been fed back to the functional block from the previous cycle. At stage 2, both U<sub>n</sub><sup>ğ‘–</sup> and ğ‘‹<sub>ğ‘›-1</sub><sup>ğ‘–</sup> are used to calculate the <b>g</b>, the next logical output, and <b>f</b> - the next state output. At stage 3, those outputs are produced to be used in future calculations.\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/lec24/Synchronous%20Model%201.png?raw=true\">"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Transaction Level Modeling\n",
        "\n",
        "DSLX promotes testing of sequential elements through <b>inter-process communication</b>. Think of inter-process communication like treating design of logic and architectures as akin to I/O devices. We learned that the computer architecture and I/O devices communicate through a series of transactions based on bus-width and timing.\n",
        "\n",
        "In High-Level Synthese, transaction level modeling and verification follows this process in order to increases architectural design and verification productivity.\n",
        "<ul>\n",
        "  <li>Less detail means higher performance and easier debug</li>\n",
        "  <li>Earlier testing (before RTL) means less expensive bug fixes</li>\n",
        "</ul>\n",
        "\n",
        "How is <b>Transaction-Level Modeling</b>? Consider the diagram below.\n",
        "<ul>\n",
        "  <li><b>Modules</b> are the <code>fn</code> functions we have designed so far. Modules are a container which serves as a hierarchical entity that may contain other modules or processes.</li>\n",
        "  <li>A <b>Process</b> is the task performed by the module</b></li>\n",
        "  <li>The <b>p_in/p_out</b> are the input and output signals of the module</li>\n",
        "  <li>A <b>port</b> is the connector between the current module and another module.</li>\n",
        "  <ul><li>In combinational logic, we used the <code>let</code> keyword to define a connecting wire</li>\n",
        "  <li>In sequential logic, the port allows us to allow the synthesis tool to design the transactions between modules for us, akin to how I/O polling defines how the processor and a I/O device communicate.</li></ul>\n",
        "  <li>Channels connect between ports, and define the communication protocols</li>\n",
        "</ul>\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/Reading%2014/TLM%20Diagram.png?raw=true\">"
      ],
      "metadata": {
        "id": "dBhgBsTdcuAS"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Transaction-Level Modeling and Finite State Machines - DSLX procs\n",
        "\n",
        "We use flip flops to hold intermediate stages, but they are not long-term memory elements that store the value after the clock cycle. To perform this task, we will leverage <b>DSLX Procs</b>, short for \"communicating sequential processes\", which are the means by which DSLX models sequential and stateful modules.\n",
        "\n",
        "DSLX procs express stateful sequencial logic similar to the <code>always_ff block</code> that we observed in the synthesized Verilog.\n",
        "\n",
        "A proc requires:\n",
        "<ul>\n",
        "<li><code>--reset=reset</code> to be added to the top-level dslx magic</li>\n",
        "<li><b>channels</b> - entities into which data can be sent and from which data can be received</li>\n",
        "<ul><li>channels are uni-directional data fifo that allow communication between procs</li>\n",
        "<li>Channels materialize as a data bus with ready/valid signal in synthesis. (For those of you who are computer engineers, this concept will become important in Signals and Systems.)</li>\n",
        "<li>Each channel has a send and a receive endpoint: data inserted into a channel by a <code>send</code> op can be pulled out by a <code>recv</code> op.</li></ul>\n",
        "<li>A <code>config</code> function that initializes constant proc state and spawns any other dependent/child procs needed for execution.</li>\n",
        "<li>A recurrent (i.e., infinitely looping) <code>next</code> function that contains the actual logic to be executed by the proc.</li>\n",
        "</ul>\n",
        "\n",
        "Here is our DSLX magic for the Finite State Machine we are going to build:\n",
        "\n",
        "<code>%%dslx --top=fsm_example_proc --pipeline_stages=1 --flop_inputs=false --flop_outputs=false --clock_period_ps=4650 --reset=reset</code><br>\n",
        "<code>import std;</code>\n"
      ],
      "metadata": {
        "id": "Xw7xV8exLpjG"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Building our FSM example with a DSLX proc\n",
        "\n",
        "In this section, we will develop an algorithm for designing and testing procs.\n",
        "\n",
        "### Step 1: Develop the combinational elements of the proc.\n",
        "\n",
        "In this case, we will use <code>match</code> statements and <code>struct STATE_RES</code> to represent the logic shown in the FSM. Note that this does not contain any memory elment, just the logic between the states.\n",
        "\n",
        "In the context of Transaction Level Modeling, this is the <b>module</b> (<code>fsm_logic</code>) that defines the process (calculating the next output and next state).\n",
        "\n",
        "Here is our Finite State Machine that we presented earlier:<br>\n",
        "<img src = \"https://media.geeksforgeeks.org/wp-content/uploads/1-43.jpg\" height=400 width=500>\n",
        "\n",
        "And here is the corresponding combinational logic used to traverse the states, given an input <code>curr_state:u3</code> and a <code>control:u1</code> signal:\n",
        "\n",
        "    struct STATE_RES{\n",
        "        output:u1,\n",
        "        state:u3\n",
        "    }\n",
        "\n",
        "    fn fsm_logic( curr_state:u3, control:u1 ) -> STATE_RES {\n",
        "\n",
        "        match( curr_state ){\n",
        "\n",
        "            // Start State 0 - Output is 0\n",
        "            u3:0 => {\n",
        "                // Next State for control 0 is 1\n",
        "                if(control == u1:0){\n",
        "\n",
        "                    // Output, Next State\n",
        "                    STATE_RES{ output:u1:0, state:u3:1 }\n",
        "                }\n",
        "                // Next State is 2\n",
        "                else{\n",
        "                    STATE_RES{ output:u1:0, state:u3:2 }\n",
        "                }\n",
        "            },\n",
        "\n",
        "            // State 1, output is 0\n",
        "            u3:1 =>{\n",
        "                // Next State for control 0 is 1\n",
        "                if(control == u1:0){\n",
        "\n",
        "                    // Output, Next State\n",
        "                    STATE_RES{ output:u1:0, state:u3:1 }\n",
        "                }\n",
        "                // Next State is 3\n",
        "                else{\n",
        "                    STATE_RES{ output:u1:0, state:u3:3 }\n",
        "                }\n",
        "            },\n",
        "\n",
        "            // State 2, output is 0\n",
        "            u3:2 =>{\n",
        "                // Next State for control 0 is 4\n",
        "                if(control == u1:0){\n",
        "\n",
        "                    // Output, Next State\n",
        "                    STATE_RES{ output:u1:0, state:u3:4 }\n",
        "                }\n",
        "                // Next State is 2\n",
        "                else{\n",
        "                    STATE_RES{ output:u1:0, state:u3:2 }\n",
        "                }\n",
        "            },\n",
        "\n",
        "            // State 3, output is 1\n",
        "            u3:3 =>{\n",
        "                // Next State for control 0 is 4\n",
        "                if(control == u1:0){\n",
        "\n",
        "                    // Output, Next State\n",
        "                    STATE_RES{ output:u1:1, state:u3:4 }\n",
        "                }\n",
        "                // Next State is 2\n",
        "                else{\n",
        "                    STATE_RES{ output:u1:1, state:u3:2 }\n",
        "                }\n",
        "            },\n",
        "\n",
        "            // State 4, output is 1 - Final Case\n",
        "            _ =>{\n",
        "                // Next State for control 0 is 1\n",
        "                if(control == u1:0){\n",
        "\n",
        "                    // Output, Next State\n",
        "                    STATE_RES{ output:u1:1, state:u3:1 }\n",
        "                }\n",
        "                // Next State is 3\n",
        "                else{\n",
        "                    STATE_RES{ output:u1:1, state:u3:3 }\n",
        "                }\n",
        "            }\n",
        "        }\n",
        "    }\n"
      ],
      "metadata": {
        "id": "3yQ94VDmX6dk"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Step 2: Develop the proc name and input/output channels\n",
        "\n",
        "Next, we will define our <b>ports</b> and <b>channels</b>. The <code>proc</code> defines the module for the procedure.\n",
        "\n",
        "The way a channel is defined in DSLX is to use the <code>chan</code> keyword, the bitwidth of the channel, and define its direction, as channels are unidirectional.\n",
        "\n",
        "        // define control as input channel\n",
        "        control: chan<u1> in;\n",
        "\n",
        "In our example, the Finite State Machine has an input (the control signal) and an output (the generated result at each state). Note that we have not yet defined the \"next\" state, since we will later define the next state as a memory element internal to the proc:\n",
        "\n",
        "    proc fsm_example_proc {\n",
        "\n",
        "        // define control as input channel\n",
        "        control: chan<u1> in;\n",
        "\n",
        "        // define output as an output channel\n",
        "        output: chan<u1> out;"
      ],
      "metadata": {
        "id": "Ts1SIIKBaKjo"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Step 3: Define the memory element\n",
        "\n",
        "The internal memory element is defined using a procedure called <code>init</code>. In this procedure, you can define an internal memory element that will be preserved throughout the entire operation.\n",
        "\n",
        "In this case, we have five states in our finite state machine with an initial state of 0, so we define the state as <code>u3:0</code>:\n",
        "\n",
        "    // `init` returns the output and state `0` for the sequential logic.\n",
        "    // Initialize the state, and we will save this as the intermediate register\n",
        "    init {\n",
        "        u3:0\n",
        "    }"
      ],
      "metadata": {
        "id": "UeTx-BX3kw5e"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Step 4: Matching the ports to the channels\n",
        "\n",
        "We will configure the ports and channels using the <code>config</code> procedure. The <code>config</code> procedure takes external channels as parameters and returns channel used by the sequential logic.\n",
        "\n",
        "The approach to defining a config in DSLX is:\n",
        "<ul>\n",
        "  <li>Use the <code>config</code> keyword</li>\n",
        "  <li>Put the input and output channels as inputs to the config procedure. Be sure they are in the identical order as you define them at the beginning of the proc.</li>\n",
        "  <li>Map them as an output</li>\n",
        "</ul>\n",
        "\n",
        "    // `config` takes external channels as parameters and returns channel used by the sequential logic.\n",
        "    // similar to the module input and output definitions in Verilog.\n",
        "    config(control: chan<u1> in, output: chan<u1> out) {\n",
        "        (control, output)\n",
        "    }\n",
        "\n",
        "At first glance, this may seem redundant, but let's consider the example problem from I/O polling where the processor is a 32-bit RISC-V CPU and the floppy drive with a 25KB/sec transfer rate over a 16-bit bus. We may use channel/port configurations to configure this communication protocol so we write the result from the RISC-V processor to the floppy drive at the appropriate rate.\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/Reading%2014/FSM%202.png?raw=true\" height=400>"
      ],
      "metadata": {
        "id": "M_uVxk6HlYoq"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Step 5 - Defining the internal loop with the next procedure\n",
        "\n",
        "After the <code>config</code> procedure, we will use the <code>next</code> procedure to perform the sequential tasks. The inputs to the procedure are a token and the accumulator (the value we are storing):\n",
        "\n",
        "<ul>\n",
        "  <li><code>token</code> - Keyword used to define the next token for the clock signal</li>\n",
        "  <li><code>state</code> - The state that corresponds to the <code>u3:0</code> we defined in the <code>init</code> procedure.</li>\n",
        "</ul>\n",
        "\n",
        "    // Step 5 - Defining the internal procedure\n",
        "    next(tok: token, state: u3) {\n",
        "\n",
        "Inside the procedure, we use the <code>recv</code> to correspond <code>tok</code> to the input channels. We will define each input channel separately, and then we will <code>join</code> them so that the channels are defined in parallel.\n",
        "\n",
        "Let's say we had two control inputs (control_1 and control_2). We would define and join them to the internal module with lines control_in1 and control_in2. Then, they would be joined in a tok_c.\n",
        "\n",
        "        // receive one bit value control from the input channel.\n",
        "        let (tok_a, control_in1) = recv(tok, control_1);\n",
        "\n",
        "        // receive one bit value control from the input channel.\n",
        "        let (tok_b, control_in2) = recv(tok, control_2);\n",
        "\n",
        "        // Join all recv operation so they are performed in parallel.\n",
        "        let tok_c = join(tok_a, tok_b);\n",
        "\n",
        "In the case of our FSM example, we only need one <code>recv</code> and <code>join</code>, so our example code will appear as follows:\n",
        "\n",
        "        // receive one bit value control from the input channel.\n",
        "        let (tok_a, control_in) = recv(tok, control);\n",
        "\n",
        "        // Join all recv operation so they are performed in parallel.\n",
        "        let tok_b = join(tok_a);\n",
        "\n",
        "Next, we perform the process itself\n",
        "\n",
        "        // multiply `a` and `b` and add (accumulate) them to the previous `acc` value.\n",
        "        let result:STATE_RES = fsm_logic(state, control_in);\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/Reading%2014/FSM%204.png?raw=true\" height=400>\n",
        "\n",
        "To produce the output, we will use the <code>send</code> module. The format is:\n",
        "<ul>\n",
        "  <li><code>tok</code> - Indicates the output will occur at the next clock</li>\n",
        "  <li><code>output</code> - Indicates we will connect this signal to the output channel we defined in Step 1</li>\n",
        "  <li><code>result.output</code> - Indicates we will put the <code>result.output</code> value on the output channel</li>\n",
        "</ul>\n",
        "\n",
        "        // send the result and carry to the output channel.\n",
        "        send(tok, output, result.output);\n",
        "\n",
        "Finally, we will place the value of <code>result.state</code> as our return, which will save it in the <code>u3</code> memory element we created in <code>init</code>:\n",
        "\n",
        "        // return the accumulated result as the new state.\n",
        "        result.state\n",
        "    }\n",
        "\n",
        "Here is a diagram connecting everything together, and the complete code proc may be found in the cell below:\n",
        "\n",
        "> Note: we have not included a test proc yet.\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/Reading%2014/fsm_example_proc.png?raw=true\">"
      ],
      "metadata": {
        "id": "kF4cdy3npZmo"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=fsm_example_proc --pipeline_stages=1 --flop_inputs=false --flop_outputs=false --clock_period_ps=4650 --reset=reset\n",
        "\n",
        "import std;\n",
        "\n",
        "// Step 1 - Develop the combinational elements of the proc.\n",
        "struct STATE_RES{\n",
        "    output:u1,\n",
        "    state:u3\n",
        "}\n",
        "\n",
        "\n",
        "fn fsm_logic( curr_state:u3, control:u1 ) -> STATE_RES {\n",
        "\n",
        "    match( curr_state ){\n",
        "\n",
        "        // Start State 0 - Output is 0\n",
        "        u3:0 => {\n",
        "            // Next State for control 0 is 1\n",
        "            if(control == u1:0){\n",
        "\n",
        "                // Output, Next State\n",
        "                STATE_RES{ output:u1:0, state:u3:1 }\n",
        "            }\n",
        "            // Next State is 2\n",
        "            else{\n",
        "                STATE_RES{ output:u1:0, state:u3:2 }\n",
        "            }\n",
        "        },\n",
        "\n",
        "        // State 1, output is 0\n",
        "        u3:1 =>{\n",
        "            // Next State for control 0 is 1\n",
        "            if(control == u1:0){\n",
        "\n",
        "                // Output, Next State\n",
        "                STATE_RES{ output:u1:0, state:u3:1 }\n",
        "            }\n",
        "            // Next State is 3\n",
        "            else{\n",
        "                STATE_RES{ output:u1:0, state:u3:3 }\n",
        "            }\n",
        "        },\n",
        "\n",
        "        // State 2, output is 0\n",
        "        u3:2 =>{\n",
        "             // Next State for control 0 is 4\n",
        "            if(control == u1:0){\n",
        "\n",
        "                // Output, Next State\n",
        "                STATE_RES{ output:u1:0, state:u3:4 }\n",
        "            }\n",
        "            // Next State is 2\n",
        "            else{\n",
        "                STATE_RES{ output:u1:0, state:u3:2 }\n",
        "            }\n",
        "        },\n",
        "\n",
        "        // State 3, output is 1\n",
        "        u3:3 =>{\n",
        "             // Next State for control 0 is 4\n",
        "            if(control == u1:0){\n",
        "\n",
        "                // Output, Next State\n",
        "                STATE_RES{ output:u1:1, state:u3:4 }\n",
        "            }\n",
        "            // Next State is 2\n",
        "            else{\n",
        "                STATE_RES{ output:u1:1, state:u3:2 }\n",
        "            }\n",
        "        },\n",
        "\n",
        "        // State 4, output is 1 - Final Case\n",
        "        _ =>{\n",
        "             // Next State for control 0 is 1\n",
        "            if(control == u1:0){\n",
        "\n",
        "                // Output, Next State\n",
        "                STATE_RES{ output:u1:1, state:u3:1 }\n",
        "            }\n",
        "            // Next State is 3\n",
        "            else{\n",
        "                STATE_RES{ output:u1:1, state:u3:3 }\n",
        "            }\n",
        "        }\n",
        "    }\n",
        "}\n",
        "\n",
        "// Step 2 - Define the proc name and input and output challens\n",
        "proc fsm_example_proc {\n",
        "\n",
        "    // define control as input channel\n",
        "    control: chan<u1> in;\n",
        "\n",
        "    // define output as an output channel\n",
        "    output: chan<u1> out;\n",
        "\n",
        "    // `init` returns the output and state `0` for the sequential logic.\n",
        "    // Initialize the state, and we will save this as the intermediate register\n",
        "    // Since there are five states, we use u3 to represent all the possible state values\n",
        "    init {\n",
        "        u3:0\n",
        "    }\n",
        "\n",
        "    // `config` takes external channels as parameters and returns channel used by the sequential logic.\n",
        "    // similar to the module input and output definitions in Verilog.\n",
        "    config(control: chan<u1> in, output: chan<u1> out) {\n",
        "        (control, output)\n",
        "    }\n",
        "\n",
        "    // Step 5 - Defining the internal procedure\n",
        "    next(tok: token, state: u3) {\n",
        "\n",
        "        // receive one bit value control from the input channel.\n",
        "        let (tok_a, control_in) = recv(tok, control);\n",
        "\n",
        "        // Join all recv operation so they are performed in parallel.\n",
        "        let tok_b = join(tok_a);\n",
        "\n",
        "        // multiply `a` and `b` and add (accumulate) them to the previous `acc` value.\n",
        "        let result:STATE_RES = fsm_logic(state, control_in);\n",
        "\n",
        "        // send the result and carry to the output channel.\n",
        "        send(tok, output, result.output);\n",
        "\n",
        "        // return the accumulated result as the new state.\n",
        "        result.state\n",
        "    }\n",
        "\n",
        "}"
      ],
      "metadata": {
        "id": "khPxq7dYRI9i"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## DUTs - Testing procs... with procs\n",
        "\n",
        "We will create a DSLX proc in order to test the circuit we just designed. It turns out that this is our first step into the world of <b>verification engineering</b>.\n",
        "\n",
        "A verification engineer is tasked with developing software that can simulate, anticipate and detect errors in the design that has been developed by the design engineers. They work with the design team to identify design flaws, help resolve problems and verify that the product, service or system will work as expected.\n",
        "\n",
        "According to <a href = \"https://www.talent.com/salary?job=asic+verification+engineer\">Talent.com</a>, the average hardware verification engineer salary in the USA is $155,776. Almost 50% of hardware development (or, for that matter, software development) is spent in testing the designs, and yet universities spend comparatively little time teaching hardware or software verification.\n",
        "\n",
        "> In fact, there is a <a href = \"https://www.jtag.com/\">Joint Test Action Group</a> (JTAG) is an industry standard for verifying designs of and testing of circuits after manufacture.\n",
        "\n",
        "There are several advanced topics in verification engineering if you want to pursue independent projects that can help differentiate your resume and grow your potential career paths, including (links optional for reading assignment):\n",
        "<ul>\n",
        "  <li><a href = \"https://en.wikipedia.org/wiki/Automatic_test_pattern_generation\">Automatic Test Pattern Generation</a></li>\n",
        "  <li><a href = \"https://en.wikipedia.org/wiki/Scan_chain\">Scan Chaining</a></li>\n",
        "  <li><a href = \"https://en.wikipedia.org/wiki/Boundary_scan\">Boundary Scanning</a></li>\n",
        "  <li><a href = \"https://link.springer.com/chapter/10.1007/0-306-47504-9_7\">Built-In Logic Block Observers</a></li>\n",
        "</ul>\n",
        "\n",
        "### Step 1: Develop the proc name and input/output channels in <i>reverse</i> of the proc under test.\n",
        "\n",
        "We want to have the channels of the test match the proc we are testing. But why do we want them <i>backwards</i>? This is because our test proc (proc_fsm_test) is going to output the test vectors we are inputing into the proc under test, and our test proc will receive the outputs of the DUT as inputs to verify the results.\n",
        "\n",
        "    // Step 1 - Flip the ordering of the channels of the Design Under Test\n",
        "    control_test: chan<u1> out;\n",
        "    output_test: chan<u1> in;\n",
        "\n",
        "\n",
        "### Step 2 - Add a terminator bool as a signal to eventually stop the FSM\n",
        "\n",
        "We will output a terminator boolean that will be true when we want to conclude the test.\n",
        "\n",
        "    // Step 2 - Add a terminator bool\n",
        "    terminator: chan<bool> out;\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/Reading%2014/Test%201.png?raw=true\" height=400>\n",
        "\n",
        "### Step 3 - Initialize with an empty init procedure\n",
        "\n",
        "We will output a terminator boolean that will be true when we want to conclude the test.\n",
        "\n",
        "    // Empty init\n",
        "    init { () }\n",
        "\n",
        "\n",
        "### Step 4 - Develop the config procedure, but only have the terminator as the input.\n",
        "\n",
        "We will develop a config module, except this time, we only want the terminator as the input to config (compared to the proc under test, we we have all channels as inputs.\n",
        "\n",
        "Next, we will develop sender, receiver pairs. Consider this example:\n",
        "\n",
        "      // 4.2 - define a channel pair (sender, receiver) to communicate\n",
        "      let (control_test, control_receiver) = chan<u1>;\n",
        "\n",
        "We want the <code>control_test</code> to represent the signals we will send to the proc under test, and the <code>control_receiver</code> that will be connected to the proc under test itself.\n",
        "\n",
        "Now, let's consider the opposite order, where the output_sender is sending the resylt\n",
        "\n",
        "      // 4.2 - define a channel pair (sender, receiver) to communicate\n",
        "      let (output_sender, output_test) = chan<u1>;\n",
        "\n",
        "In this case, the <code>output_receiver</code> is the output that we receive from the proc under test, and the <code>output_test</code> is what is being received by testing proc.\n",
        "\n",
        "Now, we will <b>spawn</b> a proc under test using the\n",
        "\n",
        "    // 4-3 - Spawn a Proc that you will test\n",
        "    spawn fsm_example_proc(control_receiver, output_sender);\n",
        "\n",
        "Finally, we will configure the channels as we did previously.\n",
        "\n",
        "      // 4-4 - Config the outputs as before\n",
        "      (control_test, output_test, terminator)\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/Reading%2014/Test%202.png?raw=true\" height=400>\n",
        "\n",
        "### Step 5 - Write the <code>next</code> section header\n",
        "\n",
        "The <code>next</code> section will allow us to test cases, where we will perform each test on a new clock signal, or <code>token</code>. The tuple format is <code>token, state</code>. In this case, since the proc is being used to test the state, the state is <code>state: ()</code>\n",
        "\n",
        "    // Step 5 - Use the next procedure and state to keep the running.\n",
        "    next(tok: token, state: ()) {\n",
        "\n",
        "### Step 6- Developing the tests\n",
        "\n",
        "There are four steps to developing a test.\n",
        "\n",
        "#### 6.1 - Connect each input to the <code>tok</code> using the <code>send</code> function.\n",
        "\n",
        "The <code>send</code> function returns a token as well. We use this approach in order to connect all inputs in parallel, and then join then, as we will see in step 6.2.\n",
        "\n",
        "The format is: <code>let tok_x = send(tok, input_channel_name, value );</code>\n",
        "\n",
        "Here is an example from our FSM:\n",
        "\n",
        "      /////// Test 1 - Control = 1, Output - 0\n",
        "      // send `1` as the control_test input.\n",
        "      let tok_a = send(tok, control_test, u1:1);\n",
        "\n",
        "#### 6.2 - Use the <code>join</code> function to combine all the <code>tok</code> return values from 6.1.\n",
        "\n",
        "This approach allows us to bring in all the channels in parallel and time them so they get to the Design Under Test at the same time. Use the original <code>tok</code> variable to ensure they are all combined. The format is:\n",
        "\n",
        "    let tok = join(tok_1, tok_2, tok_3, ..., tok_N);\n",
        "\n",
        "In the case of our Finite State Machine, we only have one input channel, so we join here to ensure timing is maintained.\n",
        "\n",
        "      // wait for both send to complete (and overwrite the existing `tok` binding).\n",
        "      let tok = join(tok_a);\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/Reading%2014/Test%203.png?raw=true\" height=400>\n",
        "\n",
        "#### 6.3 - Use the <code>recv</code> function to connect the output of the test to the input of the channel.\n",
        "\n",
        "In the code below, the <code>output_test</code> is the output from the Design Under Test, and the <code>output_sender</code> is the input to the testing module.\n",
        "\n",
        "      // receive and assert the result value.\n",
        "      let (tok, output_sender) = recv(tok, output_test);\n",
        "\n",
        "In this case, we use <code>assert_eq</code> to comare the <code>output_sender</code> to the expected result, which for the first test in our truth table was <code>u1:0</code>:\n",
        "\n",
        "      // Test that the output is 0\n",
        "      assert_eq(output_sender, u1:0);\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/Reading%2014/Test%204.png?raw=true\" height=400>\n",
        "\n",
        "### Step 7 - Terminate the test with the terminate signal\n",
        "\n",
        "Since we are perfoming a sequential test, we must inform the test when to terminate. This command will be send after the final test.\n",
        "\n",
        "      /////////// Complete the test by sending tok, terminator, true\n",
        "      let tok = send(tok, terminator, true);"
      ],
      "metadata": {
        "id": "eo_yBv-c-_6t"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Diagram of the testing module and the overall testing flow.\n",
        "\n",
        "In the cell below, we have the previously presented <code>fsm_example_proc</code> as well as a new <code>proc proc_fsm_test</code>.\n",
        "\n",
        "In the first diagram, we will study a diagram for the <code>proc proc_fsm_test</code> procedure. Notice hoe the output port generates the value to be sent to the Design Under Test, and the input port receives the output values from the DUT.\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/Reading%2014/fsm_test_proc.png?raw=true\" height=400>\n",
        "\n",
        "In the second diagram, all the pieces are put together. Note the connections between the inputs and outputs of the FSM Design Under Test and the testing proc:\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/Reading%2014/fsm_proc_final.png?raw=true\">\n",
        "\n",
        "As you review the final code block below, compare the code with the diagrams above to see how the design / test flow works together."
      ],
      "metadata": {
        "id": "7ArpjVQSFo0d"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=fsm_example_proc --pipeline_stages=1 --flop_inputs=false --flop_outputs=false --clock_period_ps=4650 --reset=reset\n",
        "\n",
        "import std;\n",
        "\n",
        "// Step 1 - Develop the combinational elements of the proc.\n",
        "struct STATE_RES{\n",
        "    output:u1,\n",
        "    state:u3\n",
        "}\n",
        "\n",
        "\n",
        "fn fsm_logic( curr_state:u3, control:u1 ) -> STATE_RES {\n",
        "\n",
        "    match( curr_state ){\n",
        "\n",
        "        // Start State 0 - Output is 0\n",
        "        u3:0 => {\n",
        "            // Next State for control 0 is 1\n",
        "            if(control == u1:0){\n",
        "\n",
        "                // Output, Next State\n",
        "                STATE_RES{ output:u1:0, state:u3:1 }\n",
        "            }\n",
        "            // Next State is 2\n",
        "            else{\n",
        "                STATE_RES{ output:u1:0, state:u3:2 }\n",
        "            }\n",
        "        },\n",
        "\n",
        "        // State 1, output is 0\n",
        "        u3:1 =>{\n",
        "            // Next State for control 0 is 1\n",
        "            if(control == u1:0){\n",
        "\n",
        "                // Output, Next State\n",
        "                STATE_RES{ output:u1:0, state:u3:1 }\n",
        "            }\n",
        "            // Next State is 3\n",
        "            else{\n",
        "                STATE_RES{ output:u1:0, state:u3:3 }\n",
        "            }\n",
        "        },\n",
        "\n",
        "        // State 2, output is 0\n",
        "        u3:2 =>{\n",
        "             // Next State for control 0 is 4\n",
        "            if(control == u1:0){\n",
        "\n",
        "                // Output, Next State\n",
        "                STATE_RES{ output:u1:0, state:u3:4 }\n",
        "            }\n",
        "            // Next State is 2\n",
        "            else{\n",
        "                STATE_RES{ output:u1:0, state:u3:2 }\n",
        "            }\n",
        "        },\n",
        "\n",
        "        // State 3, output is 1\n",
        "        u3:3 =>{\n",
        "             // Next State for control 0 is 4\n",
        "            if(control == u1:0){\n",
        "\n",
        "                // Output, Next State\n",
        "                STATE_RES{ output:u1:1, state:u3:4 }\n",
        "            }\n",
        "            // Next State is 2\n",
        "            else{\n",
        "                STATE_RES{ output:u1:1, state:u3:2 }\n",
        "            }\n",
        "        },\n",
        "\n",
        "        // State 4, output is 1 - Final Case\n",
        "        _ =>{\n",
        "             // Next State for control 0 is 1\n",
        "            if(control == u1:0){\n",
        "\n",
        "                // Output, Next State\n",
        "                STATE_RES{ output:u1:1, state:u3:1 }\n",
        "            }\n",
        "            // Next State is 3\n",
        "            else{\n",
        "                STATE_RES{ output:u1:1, state:u3:3 }\n",
        "            }\n",
        "        }\n",
        "    }\n",
        "}\n",
        "\n",
        "// Step 2 - Define the proc name and input and output challens\n",
        "proc fsm_example_proc {\n",
        "\n",
        "    // define control as input channel\n",
        "    control: chan<u1> in;\n",
        "\n",
        "    // define output as an output channel\n",
        "    output: chan<u1> out;\n",
        "\n",
        "    // `init` returns the output and state `0` for the sequential logic.\n",
        "    // Initialize the state, and we will save this as the intermediate register\n",
        "    init {\n",
        "        u3:0\n",
        "    }\n",
        "\n",
        "    // `config` takes external channels as parameters and returns channel used by the sequential logic.\n",
        "    // similar to the module input and output definitions in Verilog.\n",
        "    config(control: chan<u1> in, output: chan<u1> out) {\n",
        "        (control, output)\n",
        "    }\n",
        "\n",
        "    // Step 5 - Defining the internal procedure\n",
        "    next(tok: token, state: u3) {\n",
        "\n",
        "        // receive one bit value control from the input channel.\n",
        "        let (tok_a, control_in) = recv(tok, control);\n",
        "\n",
        "        // Join all recv operation so they are performed in parallel.\n",
        "        let tok_b = join(tok_a);\n",
        "\n",
        "        // multiply `a` and `b` and add (accumulate) them to the previous `acc` value.\n",
        "        let result:STATE_RES = fsm_logic(state, control_in);\n",
        "\n",
        "        // send the result and carry to the output channel.\n",
        "        send(tok, output, result.output);\n",
        "\n",
        "        // return the accumulated result as the new state.\n",
        "        result.state\n",
        "    }\n",
        "\n",
        "}\n",
        "\n",
        "\n",
        "#[test_proc]\n",
        "proc proc_fsm_test {\n",
        "\n",
        "  // define channels to communicate with the proc under test\n",
        "  // Step 1 - Flip the ordering of the channels of the Design Under Test\n",
        "  control_test: chan<u1> out;\n",
        "  output_test: chan<u1> in;\n",
        "\n",
        "  // Step 2 - Add a terminator bool\n",
        "  terminator: chan<bool> out;\n",
        "\n",
        "  // Empty init\n",
        "  init { () }\n",
        "\n",
        "  // 4.1 - `config` takes the `terminator` output channel as an argument.\n",
        "  config(terminator: chan<bool> out) {\n",
        "\n",
        "    // 4.2 - Outputs: define a channel pair (sender, receiver) to communicate output_test values as an output from the test module\n",
        "    let (control_test, control_receiver) = chan<u1>;\n",
        "\n",
        "    // 4.2 - define a channel pair (sender, receiver) to communicate control_test as an input to the test module\n",
        "    let (output_sender, output_test) = chan<u1>;\n",
        "\n",
        "    // 4-3 - Spawn a Proc that you will test\n",
        "    spawn fsm_example_proc(control_receiver, output_sender);\n",
        "\n",
        "    // 4-4 - Config the outputs as before\n",
        "    (control_test, output_test, terminator)\n",
        "  }\n",
        "\n",
        "  // Step 5 - Use the next procedure and state to keep the running.\n",
        "  next(tok: token, state: ()) {\n",
        "\n",
        "      /////// Test 1 - Control = 1, Output - 0\n",
        "      // send `1` as the control_test input.\n",
        "      let tok_a = send(tok, control_test, u1:1);\n",
        "\n",
        "      // wait for both send to complete (and overwrite the existing `tok` binding).\n",
        "      let tok = join(tok_a);\n",
        "\n",
        "      // receive and assert the result value.\n",
        "      let (tok, output_sender) = recv(tok, output_test);\n",
        "\n",
        "      // Test that the output is 0\n",
        "      assert_eq(output_sender, u1:0);\n",
        "\n",
        "\n",
        "      /////// Test 2 - Control = 1, Output - 0\n",
        "      // send `1` as the control_test input.\n",
        "      let tok_a = send(tok, control_test, u1:1);\n",
        "\n",
        "      // wait for both send to complete (and overwrite the existing `tok` binding).\n",
        "      let tok = join(tok_a);\n",
        "\n",
        "      // receive and assert the result value.\n",
        "      let (tok, output_sender) = recv(tok, output_test);\n",
        "\n",
        "      // Test that the output is 0\n",
        "      assert_eq(output_sender, u1:0);\n",
        "\n",
        "\n",
        "      /////// Test 3 - Control = 0, Output - 0\n",
        "      // send `0` as the first control_test input.\n",
        "      let tok_a = send(tok, control_test, u1:0);\n",
        "\n",
        "      // wait for both send to complete (and overwrite the existing `tok` binding).\n",
        "      let tok = join(tok_a);\n",
        "\n",
        "      // receive and assert the result value.\n",
        "      let (tok, output_sender) = recv(tok, output_test);\n",
        "\n",
        "      // Test that the output is 0\n",
        "      assert_eq(output_sender, u1:0);\n",
        "\n",
        "\n",
        "      /////// Test 4 - Control = 1, Output - 1\n",
        "      // send `1` as the control_test input.\n",
        "      let tok_a = send(tok, control_test, u1:1);\n",
        "\n",
        "      // wait for both send to complete (and overwrite the existing `tok` binding).\n",
        "      let tok = join(tok_a);\n",
        "\n",
        "      // receive and assert the result value.\n",
        "      let (tok, output_sender) = recv(tok, output_test);\n",
        "\n",
        "      // Test that the output is 1\n",
        "      assert_eq(output_sender, u1:1);\n",
        "\n",
        "\n",
        "      /////// Test 5 - Control = 0, Output - 1\n",
        "      // send `0` as the control_test input.\n",
        "      let tok_a = send(tok, control_test, u1:0);\n",
        "\n",
        "      // wait for both send to complete (and overwrite the existing `tok` binding).\n",
        "      let tok = join(tok_a);\n",
        "\n",
        "      // receive and assert the result value.\n",
        "      let (tok, output_sender) = recv(tok, output_test);\n",
        "\n",
        "      // Test that the output is 1\n",
        "      assert_eq(output_sender, u1:1);\n",
        "\n",
        "\n",
        "      /////// Test 6 - Control = 0, Output - 1\n",
        "      // send `0` as the control_test input.\n",
        "      let tok_a = send(tok, control_test, u1:0);\n",
        "\n",
        "      // wait for both send to complete (and overwrite the existing `tok` binding).\n",
        "      let tok = join(tok_a);\n",
        "\n",
        "      // receive and assert the result value.\n",
        "      let (tok, output_sender) = recv(tok, output_test);\n",
        "\n",
        "      // Test that the output is 1\n",
        "      assert_eq(output_sender, u1:1);\n",
        "\n",
        "\n",
        "      /////// Test 7 - Control = 0, Output - 0\n",
        "      // send `0` as the control_test input.\n",
        "      let tok_a = send(tok, control_test, u1:0);\n",
        "\n",
        "      // wait for both send to complete (and overwrite the existing `tok` binding).\n",
        "      let tok = join(tok_a);\n",
        "\n",
        "      // receive and assert the result value.\n",
        "      let (tok, output_sender) = recv(tok, output_test);\n",
        "\n",
        "      // Test that the output is 0\n",
        "      assert_eq(output_sender, u1:0);\n",
        "\n",
        "\n",
        "      /////// Test8 - Control = 1, Output - 0\n",
        "      // send `0` as the control_test input.\n",
        "      let tok_a = send(tok, control_test, u1:1);\n",
        "\n",
        "      // wait for both send to complete (and overwrite the existing `tok` binding).\n",
        "      let tok = join(tok_a);\n",
        "\n",
        "      // receive and assert the result value.\n",
        "      let (tok, output_sender) = recv(tok, output_test);\n",
        "\n",
        "      // Test that the output is 0\n",
        "      assert_eq(output_sender, u1:0);\n",
        "\n",
        "\n",
        "\n",
        "      /////// Test9 - Control = 1, Output - 1\n",
        "      // send `0` as the control_test input.\n",
        "      let tok_a = send(tok, control_test, u1:1);\n",
        "\n",
        "      // wait for both send to complete (and overwrite the existing `tok` binding).\n",
        "      let tok = join(tok_a);\n",
        "\n",
        "      // receive and assert the result value.\n",
        "      let (tok, output_sender) = recv(tok, output_test);\n",
        "\n",
        "      // Test that the output is 1\n",
        "      assert_eq(output_sender, u1:1);\n",
        "\n",
        "\n",
        "      /////////// Complete the test by sending tok, terminator, true\n",
        "      let tok = send(tok, terminator, true);\n",
        "  }\n",
        "\n",
        "}"
      ],
      "metadata": {
        "id": "PINHfzdo-3lC",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "d64c2b86-eed6-4d7b-cd2f-18f4c2bf6940"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "UsageError: Cell magic `%%dslx` not found.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Now let's synthesize our Finite State Machine {display-mode: \"form\"}\n",
        "#@markdown - Click the â–· button to run synthesis, static timing analysis and global placement\n",
        "#@markdown - This 1-bit FSM will successfully synthesize in 30 micron core width\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 10000 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 30 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} Î¼mÂ²', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "fy6O0_JXWdW5"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "KQ-T1l3-UHxE"
      },
      "source": [
        "# ğŸ“„ README\n",
        "\n",
        "Like what you see? ğŸ¤ [Contact us](https://docs.google.com/forms/d/e/1FAIpQLSd1DNMoOxxr73mkIrZXhDWd1gn-jSsL7SMQry6y_JK0caDKlg/viewform?resourcekey=0-1YtZY34PHo-vug_UmFrMQg) ğŸ’¬ [Join the chat](https://chat.google.com/room/AAAA8aUpxQc?cls=4)"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "MZmtJz7yczHf"
      },
      "source": [
        "# ğŸ”’ Privacy\n",
        "\n",
        " `%%dslx` cell execution count is tracked using [Google Analytics](https://developers.google.com/analytics)."
      ]
    }
  ],
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "display_name": "Python 3 (ipykernel)",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.9.13"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}