Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 13:34:08 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/square13/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  169         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (169)
5. checking no_input_delay (13)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There are 169 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (169)
--------------------------------------------------
 There are 169 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  186          inf        0.000                      0                  186           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.059ns  (logic 4.871ns (48.418%)  route 5.189ns (51.582%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[5]/Q
                         net (fo=7, routed)           1.207     1.548    compressor/comp/gpc1/src0[2]
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/lut4_prop0/I1
    SLICE_X2Y66          LUT4 (Prop_lut4_I1_O)        0.097     1.645 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.645    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.948 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.600     2.548    compressor/comp/gpc51/src0[4]
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/lut5_prop1/I3
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.216     2.764 r  compressor/comp/gpc51/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc51/lut5_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.166 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     3.982    compressor/comp/gpc81/dst[2]
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/lut2_prop3/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     4.079 r  compressor/comp/gpc81/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.079    compressor/comp/gpc81/lut2_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.378 r  compressor/comp/gpc81/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.952     5.330    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene6_0[4]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/I1
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.427 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.427    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[6]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.728 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.728    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[7]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CI
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.817 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.817    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[11]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/CI
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.047 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/O[1]
                         net (fo=1, routed)           1.614     7.661    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399    10.059 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.059    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.967ns  (logic 4.898ns (49.146%)  route 5.069ns (50.854%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[5]/Q
                         net (fo=7, routed)           1.207     1.548    compressor/comp/gpc1/src0[2]
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/lut4_prop0/I1
    SLICE_X2Y66          LUT4 (Prop_lut4_I1_O)        0.097     1.645 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.645    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.948 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.600     2.548    compressor/comp/gpc51/src0[4]
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/lut5_prop1/I3
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.216     2.764 r  compressor/comp/gpc51/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc51/lut5_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.166 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     3.982    compressor/comp/gpc81/dst[2]
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/lut2_prop3/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     4.079 r  compressor/comp/gpc81/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.079    compressor/comp/gpc81/lut2_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.378 r  compressor/comp/gpc81/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.952     5.330    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene6_0[4]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/I1
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.427 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.427    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[6]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.728 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.728    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[7]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CI
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.817 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.817    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[11]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/CI
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.051 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/O[3]
                         net (fo=1, routed)           1.493     7.545    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422     9.967 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.967    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.933ns  (logic 4.625ns (46.567%)  route 5.307ns (53.433%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[5]/Q
                         net (fo=7, routed)           1.207     1.548    compressor/comp/gpc1/src0[2]
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/lut4_prop0/I1
    SLICE_X2Y66          LUT4 (Prop_lut4_I1_O)        0.097     1.645 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.645    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.948 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.600     2.548    compressor/comp/gpc51/src0[4]
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/lut5_prop1/I3
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.216     2.764 r  compressor/comp/gpc51/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc51/lut5_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.166 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     3.982    compressor/comp/gpc81/dst[2]
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/lut2_prop3/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     4.079 r  compressor/comp/gpc81/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.079    compressor/comp/gpc81/lut2_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.378 r  compressor/comp/gpc81/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.952     5.330    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene6_0[4]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/I1
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.427 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.427    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[6]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.728 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.728    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[7]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CI
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.817 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.817    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[11]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/CI
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.906 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/CO[3]
                         net (fo=1, routed)           1.732     7.638    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.294     9.933 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.933    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.921ns  (logic 4.801ns (48.394%)  route 5.120ns (51.606%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[5]/Q
                         net (fo=7, routed)           1.207     1.548    compressor/comp/gpc1/src0[2]
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/lut4_prop0/I1
    SLICE_X2Y66          LUT4 (Prop_lut4_I1_O)        0.097     1.645 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.645    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.948 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.600     2.548    compressor/comp/gpc51/src0[4]
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/lut5_prop1/I3
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.216     2.764 r  compressor/comp/gpc51/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc51/lut5_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.166 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     3.982    compressor/comp/gpc81/dst[2]
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/lut2_prop3/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     4.079 r  compressor/comp/gpc81/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.079    compressor/comp/gpc81/lut2_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.378 r  compressor/comp/gpc81/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.952     5.330    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene6_0[4]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/I1
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.427 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.427    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[6]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.728 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.728    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[7]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CI
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.817 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.817    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[11]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/CI
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.976 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/O[0]
                         net (fo=1, routed)           1.545     7.521    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     9.921 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.921    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 4.758ns (48.101%)  route 5.133ns (51.899%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[5]/Q
                         net (fo=7, routed)           1.207     1.548    compressor/comp/gpc1/src0[2]
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/lut4_prop0/I1
    SLICE_X2Y66          LUT4 (Prop_lut4_I1_O)        0.097     1.645 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.645    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.948 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.600     2.548    compressor/comp/gpc51/src0[4]
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/lut5_prop1/I3
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.216     2.764 r  compressor/comp/gpc51/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc51/lut5_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.166 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     3.982    compressor/comp/gpc81/dst[2]
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/lut2_prop3/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     4.079 r  compressor/comp/gpc81/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.079    compressor/comp/gpc81/lut2_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.378 r  compressor/comp/gpc81/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.952     5.330    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene6_0[4]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/I1
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.427 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.427    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[6]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.728 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.728    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[7]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CI
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.909 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/O[2]
                         net (fo=1, routed)           1.558     7.467    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     9.891 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.891    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 4.794ns (48.530%)  route 5.084ns (51.470%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[5]/Q
                         net (fo=7, routed)           1.207     1.548    compressor/comp/gpc1/src0[2]
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/lut4_prop0/I1
    SLICE_X2Y66          LUT4 (Prop_lut4_I1_O)        0.097     1.645 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.645    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.948 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.600     2.548    compressor/comp/gpc51/src0[4]
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/lut5_prop1/I3
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.216     2.764 r  compressor/comp/gpc51/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc51/lut5_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.166 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     3.982    compressor/comp/gpc81/dst[2]
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/lut2_prop3/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     4.079 r  compressor/comp/gpc81/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.079    compressor/comp/gpc81/lut2_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.378 r  compressor/comp/gpc81/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.952     5.330    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene6_0[4]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/I1
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.427 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.427    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[6]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.728 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.728    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[7]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CI
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.962 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/O[3]
                         net (fo=1, routed)           1.509     7.471    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     9.878 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.878    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.809ns  (logic 4.825ns (49.186%)  route 4.984ns (50.814%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[5]/Q
                         net (fo=7, routed)           1.207     1.548    compressor/comp/gpc1/src0[2]
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/lut4_prop0/I1
    SLICE_X2Y66          LUT4 (Prop_lut4_I1_O)        0.097     1.645 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.645    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.948 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.600     2.548    compressor/comp/gpc51/src0[4]
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/lut5_prop1/I3
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.216     2.764 r  compressor/comp/gpc51/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc51/lut5_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.166 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     3.982    compressor/comp/gpc81/dst[2]
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/lut2_prop3/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     4.079 r  compressor/comp/gpc81/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.079    compressor/comp/gpc81/lut2_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.378 r  compressor/comp/gpc81/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.952     5.330    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene6_0[4]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/I1
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.427 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.427    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[6]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.728 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.728    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[7]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CI
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.817 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.817    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[11]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/CI
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.998 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/O[2]
                         net (fo=1, routed)           1.409     7.407    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402     9.809 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.809    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.655ns  (logic 4.782ns (49.531%)  route 4.873ns (50.469%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[5]/Q
                         net (fo=7, routed)           1.207     1.548    compressor/comp/gpc1/src0[2]
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/lut4_prop0/I1
    SLICE_X2Y66          LUT4 (Prop_lut4_I1_O)        0.097     1.645 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.645    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.948 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.600     2.548    compressor/comp/gpc51/src0[4]
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/lut5_prop1/I3
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.216     2.764 r  compressor/comp/gpc51/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc51/lut5_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.166 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     3.982    compressor/comp/gpc81/dst[2]
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/lut2_prop3/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     4.079 r  compressor/comp/gpc81/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.079    compressor/comp/gpc81/lut2_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.378 r  compressor/comp/gpc81/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.952     5.330    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene6_0[4]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/I1
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.427 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.427    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[6]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.728 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.728    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[7]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CI
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.958 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/O[1]
                         net (fo=1, routed)           1.298     7.256    dst9_OBUF[0]
    U17                                                               r  dst9_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.399     9.655 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.655    dst9[0]
    U17                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.579ns  (logic 4.704ns (49.113%)  route 4.874ns (50.887%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[5]/Q
                         net (fo=7, routed)           1.207     1.548    compressor/comp/gpc1/src0[2]
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/lut4_prop0/I1
    SLICE_X2Y66          LUT4 (Prop_lut4_I1_O)        0.097     1.645 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.645    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.948 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.600     2.548    compressor/comp/gpc51/src0[4]
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/lut5_prop1/I3
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.216     2.764 r  compressor/comp/gpc51/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc51/lut5_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.166 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     3.982    compressor/comp/gpc81/dst[2]
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/lut2_prop3/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     4.079 r  compressor/comp/gpc81/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.079    compressor/comp/gpc81/lut2_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.378 r  compressor/comp/gpc81/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.952     5.330    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene6_0[4]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/I1
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.427 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.427    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[6]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.728 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.728    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[7]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CI
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.887 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/O[0]
                         net (fo=1, routed)           1.299     7.186    dst8_OBUF[0]
    U18                                                               r  dst8_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.392     9.579 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.579    dst8[0]
    U18                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.333ns  (logic 4.558ns (48.835%)  route 4.775ns (51.165%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[5]/Q
                         net (fo=7, routed)           1.207     1.548    compressor/comp/gpc1/src0[2]
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/lut4_prop0/I1
    SLICE_X2Y66          LUT4 (Prop_lut4_I1_O)        0.097     1.645 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.645    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X2Y66                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.948 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.600     2.548    compressor/comp/gpc51/src0[4]
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/lut5_prop1/I3
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.216     2.764 r  compressor/comp/gpc51/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.764    compressor/comp/gpc51/lut5_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc51/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.166 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.816     3.982    compressor/comp/gpc81/dst[2]
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/lut2_prop3/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     4.079 r  compressor/comp/gpc81/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.079    compressor/comp/gpc81/lut2_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/comp/gpc81/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.378 r  compressor/comp/gpc81/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.952     5.330    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene6_0[4]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene6/I1
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.103     5.433 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene6/O
                         net (fo=1, routed)           0.000     5.433    compressor/ra/ra/rowadder_0/cascade_fa_16/gene[6]
    SLICE_X0Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/DI[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.724 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/O[3]
                         net (fo=1, routed)           1.200     6.924    dst7_OBUF[0]
    U16                                                               r  dst7_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.409     9.333 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.333    dst7[0]
    U16                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src9_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.907%)  route 0.063ns (33.093%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  src9_reg[9]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src9[9]
    SLICE_X3Y73          FDRE                                         r  src9_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.870%)  route 0.063ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE                         0.000     0.000 r  src5_reg[9]/C
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src5[9]
    SLICE_X5Y68          FDRE                                         r  src5_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.870%)  route 0.063ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE                         0.000     0.000 r  src6_reg[9]/C
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src6[9]
    SLICE_X7Y69          FDRE                                         r  src6_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (65.136%)  route 0.069ns (34.864%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  src12_reg[9]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[9]/Q
                         net (fo=2, routed)           0.069     0.197    src12[9]
    SLICE_X0Y72          FDRE                                         r  src12_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.141ns (68.819%)  route 0.064ns (31.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  src0_reg[7]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[7]/Q
                         net (fo=2, routed)           0.064     0.205    src0[7]
    SLICE_X1Y67          FDRE                                         r  src0_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.857%)  route 0.110ns (46.143%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src3_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[1]/Q
                         net (fo=3, routed)           0.110     0.238    src3[1]
    SLICE_X1Y67          FDRE                                         r  src3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.157%)  route 0.097ns (40.843%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE                         0.000     0.000 r  src8_reg[10]/C
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[10]/Q
                         net (fo=2, routed)           0.097     0.238    src8[10]
    SLICE_X5Y70          FDRE                                         r  src8_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.372%)  route 0.112ns (46.628%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE                         0.000     0.000 r  src7_reg[5]/C
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[5]/Q
                         net (fo=2, routed)           0.112     0.240    src7[5]
    SLICE_X7Y68          FDRE                                         r  src7_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.295%)  route 0.112ns (46.705%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src2_reg[7]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[7]/Q
                         net (fo=5, routed)           0.112     0.240    src2[7]
    SLICE_X0Y66          FDRE                                         r  src2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.757%)  route 0.115ns (47.243%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE                         0.000     0.000 r  src6_reg[2]/C
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[2]/Q
                         net (fo=5, routed)           0.115     0.243    src6[2]
    SLICE_X7Y67          FDRE                                         r  src6_reg[3]/D
  -------------------------------------------------------------------    -------------------





