
v407_activ_veles_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048f4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000804  08004a84  08004a84  00014a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005288  08005288  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005288  08005288  00015288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005290  08005290  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005290  08005290  00015290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005294  08005294  00015294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005298  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000000f4  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000164  20000164  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f5bc  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ecd  00000000  00000000  0002f65c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d58  00000000  00000000  00031530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ca0  00000000  00000000  00032288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021797  00000000  00000000  00032f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ec7a  00000000  00000000  000546bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdc2b  00000000  00000000  00063339  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00130f64  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ca8  00000000  00000000  00130fb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004a6c 	.word	0x08004a6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004a6c 	.word	0x08004a6c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <CAN_Init>:
void CAN_Init(void);
void LogMessage(const char *message);
void LogError(const char *message);
void change_node_id_and_save(uint8_t current_id, uint8_t new_id);

void CAN_Init(void) {
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
    CAN_ConfigFilter();
 8000588:	f000 fbe6 	bl	8000d58 <CAN_ConfigFilter>

    if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800058c:	480e      	ldr	r0, [pc, #56]	; (80005c8 <CAN_Init+0x44>)
 800058e:	f001 f9eb 	bl	8001968 <HAL_CAN_Start>
 8000592:	4603      	mov	r3, r0
 8000594:	2b00      	cmp	r3, #0
 8000596:	d003      	beq.n	80005a0 <CAN_Init+0x1c>
        LogError("CAN_Init: Error starting CAN");
 8000598:	480c      	ldr	r0, [pc, #48]	; (80005cc <CAN_Init+0x48>)
 800059a:	f000 fc2f 	bl	8000dfc <LogError>
 800059e:	e002      	b.n	80005a6 <CAN_Init+0x22>
    } else {
        LogMessage("CAN_Init: CAN started successfully");
 80005a0:	480b      	ldr	r0, [pc, #44]	; (80005d0 <CAN_Init+0x4c>)
 80005a2:	f000 fc0d 	bl	8000dc0 <LogMessage>
    }

    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 80005a6:	2102      	movs	r1, #2
 80005a8:	4807      	ldr	r0, [pc, #28]	; (80005c8 <CAN_Init+0x44>)
 80005aa:	f001 fc32 	bl	8001e12 <HAL_CAN_ActivateNotification>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d003      	beq.n	80005bc <CAN_Init+0x38>
        LogError("CAN_Init: Error activating CAN notifications");
 80005b4:	4807      	ldr	r0, [pc, #28]	; (80005d4 <CAN_Init+0x50>)
 80005b6:	f000 fc21 	bl	8000dfc <LogError>
    } else {
        LogMessage("CAN_Init: Notifications activated");
    }
}
 80005ba:	e002      	b.n	80005c2 <CAN_Init+0x3e>
        LogMessage("CAN_Init: Notifications activated");
 80005bc:	4806      	ldr	r0, [pc, #24]	; (80005d8 <CAN_Init+0x54>)
 80005be:	f000 fbff 	bl	8000dc0 <LogMessage>
}
 80005c2:	bf00      	nop
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	20000098 	.word	0x20000098
 80005cc:	08004a84 	.word	0x08004a84
 80005d0:	08004aa4 	.word	0x08004aa4
 80005d4:	08004ac8 	.word	0x08004ac8
 80005d8:	08004af8 	.word	0x08004af8

080005dc <StartActivationProcess>:

void StartActivationProcess(void) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
    currentState = STATE_WAIT_BOOTLOADER_HEARTBEAT;
 80005e0:	4b06      	ldr	r3, [pc, #24]	; (80005fc <StartActivationProcess+0x20>)
 80005e2:	2201      	movs	r2, #1
 80005e4:	701a      	strb	r2, [r3, #0]
    stateTimer = HAL_GetTick();
 80005e6:	f000 ffb3 	bl	8001550 <HAL_GetTick>
 80005ea:	4603      	mov	r3, r0
 80005ec:	4a04      	ldr	r2, [pc, #16]	; (8000600 <StartActivationProcess+0x24>)
 80005ee:	6013      	str	r3, [r2, #0]
    LogMessage("Starting activation process...");
 80005f0:	4804      	ldr	r0, [pc, #16]	; (8000604 <StartActivationProcess+0x28>)
 80005f2:	f000 fbe5 	bl	8000dc0 <LogMessage>
}
 80005f6:	bf00      	nop
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	20000090 	.word	0x20000090
 8000600:	20000094 	.word	0x20000094
 8000604:	08004b1c 	.word	0x08004b1c

08000608 <CAN_ProcessStateMachine>:

void CAN_ProcessStateMachine(void) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
    uint8_t activation_data[2] = {0x10, 0x10};
 800060e:	f241 0310 	movw	r3, #4112	; 0x1010
 8000612:	80bb      	strh	r3, [r7, #4]

    switch (currentState) {
 8000614:	4ba4      	ldr	r3, [pc, #656]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	3b01      	subs	r3, #1
 800061a:	2b0a      	cmp	r3, #10
 800061c:	f200 8134 	bhi.w	8000888 <CAN_ProcessStateMachine+0x280>
 8000620:	a201      	add	r2, pc, #4	; (adr r2, 8000628 <CAN_ProcessStateMachine+0x20>)
 8000622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000626:	bf00      	nop
 8000628:	08000655 	.word	0x08000655
 800062c:	080006a1 	.word	0x080006a1
 8000630:	080006d9 	.word	0x080006d9
 8000634:	08000725 	.word	0x08000725
 8000638:	0800075f 	.word	0x0800075f
 800063c:	080007a9 	.word	0x080007a9
 8000640:	080007f3 	.word	0x080007f3
 8000644:	08000813 	.word	0x08000813
 8000648:	08000833 	.word	0x08000833
 800064c:	0800086d 	.word	0x0800086d
 8000650:	0800087b 	.word	0x0800087b
        case STATE_WAIT_BOOTLOADER_HEARTBEAT:
            if (heartbeat_received) {
 8000654:	4b95      	ldr	r3, [pc, #596]	; (80008ac <CAN_ProcessStateMachine+0x2a4>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	b2db      	uxtb	r3, r3
 800065a:	2b00      	cmp	r3, #0
 800065c:	d00e      	beq.n	800067c <CAN_ProcessStateMachine+0x74>
                LogMessage("STATE_WAIT_BOOTLOADER_HEARTBEAT: Bootloader heartbeat received.");
 800065e:	4894      	ldr	r0, [pc, #592]	; (80008b0 <CAN_ProcessStateMachine+0x2a8>)
 8000660:	f000 fbae 	bl	8000dc0 <LogMessage>
                currentState = STATE_GET_BOOTLOADER_VERSION;
 8000664:	4b90      	ldr	r3, [pc, #576]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 8000666:	2202      	movs	r2, #2
 8000668:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 800066a:	f000 ff71 	bl	8001550 <HAL_GetTick>
 800066e:	4603      	mov	r3, r0
 8000670:	4a90      	ldr	r2, [pc, #576]	; (80008b4 <CAN_ProcessStateMachine+0x2ac>)
 8000672:	6013      	str	r3, [r2, #0]
                heartbeat_received = 0;
 8000674:	4b8d      	ldr	r3, [pc, #564]	; (80008ac <CAN_ProcessStateMachine+0x2a4>)
 8000676:	2200      	movs	r2, #0
 8000678:	701a      	strb	r2, [r3, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("Failed to receive bootloader heartbeat.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 800067a:	e107      	b.n	800088c <CAN_ProcessStateMachine+0x284>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 800067c:	f000 ff68 	bl	8001550 <HAL_GetTick>
 8000680:	4602      	mov	r2, r0
 8000682:	4b8c      	ldr	r3, [pc, #560]	; (80008b4 <CAN_ProcessStateMachine+0x2ac>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	1ad3      	subs	r3, r2, r3
 8000688:	f241 3288 	movw	r2, #5000	; 0x1388
 800068c:	4293      	cmp	r3, r2
 800068e:	f240 80fd 	bls.w	800088c <CAN_ProcessStateMachine+0x284>
                LogError("Failed to receive bootloader heartbeat.");
 8000692:	4889      	ldr	r0, [pc, #548]	; (80008b8 <CAN_ProcessStateMachine+0x2b0>)
 8000694:	f000 fbb2 	bl	8000dfc <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000698:	4b83      	ldr	r3, [pc, #524]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 800069a:	220b      	movs	r2, #11
 800069c:	701a      	strb	r2, [r3, #0]
            break;
 800069e:	e0f5      	b.n	800088c <CAN_ProcessStateMachine+0x284>

        case STATE_GET_BOOTLOADER_VERSION:
            if (send_command((uint8_t*) "\x20\x20", 2, 6000)) {
 80006a0:	f241 7270 	movw	r2, #6000	; 0x1770
 80006a4:	2102      	movs	r1, #2
 80006a6:	4885      	ldr	r0, [pc, #532]	; (80008bc <CAN_ProcessStateMachine+0x2b4>)
 80006a8:	f000 f9e6 	bl	8000a78 <send_command>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d00b      	beq.n	80006ca <CAN_ProcessStateMachine+0xc2>
                LogMessage("STATE_GET_BOOTLOADER_VERSION: Bootloader version request sent.");
 80006b2:	4883      	ldr	r0, [pc, #524]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 80006b4:	f000 fb84 	bl	8000dc0 <LogMessage>
                currentState = STATE_WAIT_BOOTLOADER_VERSION_RESPONSE;
 80006b8:	4b7b      	ldr	r3, [pc, #492]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 80006ba:	2203      	movs	r2, #3
 80006bc:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 80006be:	f000 ff47 	bl	8001550 <HAL_GetTick>
 80006c2:	4603      	mov	r3, r0
 80006c4:	4a7b      	ldr	r2, [pc, #492]	; (80008b4 <CAN_ProcessStateMachine+0x2ac>)
 80006c6:	6013      	str	r3, [r2, #0]
            } else {
                LogError("Failed to send bootloader version request.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 80006c8:	e0e9      	b.n	800089e <CAN_ProcessStateMachine+0x296>
                LogError("Failed to send bootloader version request.");
 80006ca:	487e      	ldr	r0, [pc, #504]	; (80008c4 <CAN_ProcessStateMachine+0x2bc>)
 80006cc:	f000 fb96 	bl	8000dfc <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 80006d0:	4b75      	ldr	r3, [pc, #468]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 80006d2:	220b      	movs	r2, #11
 80006d4:	701a      	strb	r2, [r3, #0]
            break;
 80006d6:	e0e2      	b.n	800089e <CAN_ProcessStateMachine+0x296>

        case STATE_WAIT_BOOTLOADER_VERSION_RESPONSE:
            if (bootloader_version_received) {
 80006d8:	4b7b      	ldr	r3, [pc, #492]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d00e      	beq.n	8000700 <CAN_ProcessStateMachine+0xf8>
                LogMessage("Bootloader version confirmed.");
 80006e2:	487a      	ldr	r0, [pc, #488]	; (80008cc <CAN_ProcessStateMachine+0x2c4>)
 80006e4:	f000 fb6c 	bl	8000dc0 <LogMessage>
                currentState = STATE_SEND_ACTIVATION;
 80006e8:	4b6f      	ldr	r3, [pc, #444]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 80006ea:	2204      	movs	r2, #4
 80006ec:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 80006ee:	f000 ff2f 	bl	8001550 <HAL_GetTick>
 80006f2:	4603      	mov	r3, r0
 80006f4:	4a6f      	ldr	r2, [pc, #444]	; (80008b4 <CAN_ProcessStateMachine+0x2ac>)
 80006f6:	6013      	str	r3, [r2, #0]
                bootloader_version_received = 0;
 80006f8:	4b73      	ldr	r3, [pc, #460]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	701a      	strb	r2, [r3, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("Failed to receive bootloader version confirmation.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 80006fe:	e0c7      	b.n	8000890 <CAN_ProcessStateMachine+0x288>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 8000700:	f000 ff26 	bl	8001550 <HAL_GetTick>
 8000704:	4602      	mov	r2, r0
 8000706:	4b6b      	ldr	r3, [pc, #428]	; (80008b4 <CAN_ProcessStateMachine+0x2ac>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	1ad3      	subs	r3, r2, r3
 800070c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000710:	4293      	cmp	r3, r2
 8000712:	f240 80bd 	bls.w	8000890 <CAN_ProcessStateMachine+0x288>
                LogError("Failed to receive bootloader version confirmation.");
 8000716:	486e      	ldr	r0, [pc, #440]	; (80008d0 <CAN_ProcessStateMachine+0x2c8>)
 8000718:	f000 fb70 	bl	8000dfc <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 800071c:	4b62      	ldr	r3, [pc, #392]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 800071e:	220b      	movs	r2, #11
 8000720:	701a      	strb	r2, [r3, #0]
            break;
 8000722:	e0b5      	b.n	8000890 <CAN_ProcessStateMachine+0x288>

        case STATE_SEND_ACTIVATION:
            if (send_command(activation_data, 2, 6000)) {
 8000724:	1d3b      	adds	r3, r7, #4
 8000726:	f241 7270 	movw	r2, #6000	; 0x1770
 800072a:	2102      	movs	r1, #2
 800072c:	4618      	mov	r0, r3
 800072e:	f000 f9a3 	bl	8000a78 <send_command>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d00b      	beq.n	8000750 <CAN_ProcessStateMachine+0x148>
                LogMessage("STATE_SEND_ACTIVATION: Activation command sent.");
 8000738:	4866      	ldr	r0, [pc, #408]	; (80008d4 <CAN_ProcessStateMachine+0x2cc>)
 800073a:	f000 fb41 	bl	8000dc0 <LogMessage>
                currentState = STATE_WAIT_ACTIVATION_RESPONSE;
 800073e:	4b5a      	ldr	r3, [pc, #360]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 8000740:	2205      	movs	r2, #5
 8000742:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 8000744:	f000 ff04 	bl	8001550 <HAL_GetTick>
 8000748:	4603      	mov	r3, r0
 800074a:	4a5a      	ldr	r2, [pc, #360]	; (80008b4 <CAN_ProcessStateMachine+0x2ac>)
 800074c:	6013      	str	r3, [r2, #0]
            } else {
                LogError("Failed to send activation command.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 800074e:	e0a6      	b.n	800089e <CAN_ProcessStateMachine+0x296>
                LogError("Failed to send activation command.");
 8000750:	4861      	ldr	r0, [pc, #388]	; (80008d8 <CAN_ProcessStateMachine+0x2d0>)
 8000752:	f000 fb53 	bl	8000dfc <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000756:	4b54      	ldr	r3, [pc, #336]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 8000758:	220b      	movs	r2, #11
 800075a:	701a      	strb	r2, [r3, #0]
            break;
 800075c:	e09f      	b.n	800089e <CAN_ProcessStateMachine+0x296>

        case STATE_WAIT_ACTIVATION_RESPONSE:
            if (activation_confirmed) {
 800075e:	4b5f      	ldr	r3, [pc, #380]	; (80008dc <CAN_ProcessStateMachine+0x2d4>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	b2db      	uxtb	r3, r3
 8000764:	2b00      	cmp	r3, #0
 8000766:	d00e      	beq.n	8000786 <CAN_ProcessStateMachine+0x17e>
                LogMessage("Activation confirmed.");
 8000768:	485d      	ldr	r0, [pc, #372]	; (80008e0 <CAN_ProcessStateMachine+0x2d8>)
 800076a:	f000 fb29 	bl	8000dc0 <LogMessage>
                currentState = STATE_CONFIRM_CANOPEN_MODE;
 800076e:	4b4e      	ldr	r3, [pc, #312]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 8000770:	2206      	movs	r2, #6
 8000772:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 8000774:	f000 feec 	bl	8001550 <HAL_GetTick>
 8000778:	4603      	mov	r3, r0
 800077a:	4a4e      	ldr	r2, [pc, #312]	; (80008b4 <CAN_ProcessStateMachine+0x2ac>)
 800077c:	6013      	str	r3, [r2, #0]
                activation_confirmed = 0;
 800077e:	4b57      	ldr	r3, [pc, #348]	; (80008dc <CAN_ProcessStateMachine+0x2d4>)
 8000780:	2200      	movs	r2, #0
 8000782:	701a      	strb	r2, [r3, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("Failed to receive activation confirmation.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 8000784:	e086      	b.n	8000894 <CAN_ProcessStateMachine+0x28c>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 8000786:	f000 fee3 	bl	8001550 <HAL_GetTick>
 800078a:	4602      	mov	r2, r0
 800078c:	4b49      	ldr	r3, [pc, #292]	; (80008b4 <CAN_ProcessStateMachine+0x2ac>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	1ad3      	subs	r3, r2, r3
 8000792:	f241 3288 	movw	r2, #5000	; 0x1388
 8000796:	4293      	cmp	r3, r2
 8000798:	d97c      	bls.n	8000894 <CAN_ProcessStateMachine+0x28c>
                LogError("Failed to receive activation confirmation.");
 800079a:	4852      	ldr	r0, [pc, #328]	; (80008e4 <CAN_ProcessStateMachine+0x2dc>)
 800079c:	f000 fb2e 	bl	8000dfc <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 80007a0:	4b41      	ldr	r3, [pc, #260]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 80007a2:	220b      	movs	r2, #11
 80007a4:	701a      	strb	r2, [r3, #0]
            break;
 80007a6:	e075      	b.n	8000894 <CAN_ProcessStateMachine+0x28c>

        case STATE_CONFIRM_CANOPEN_MODE:
            if (canopen_confirmation_received) {
 80007a8:	4b4f      	ldr	r3, [pc, #316]	; (80008e8 <CAN_ProcessStateMachine+0x2e0>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d00e      	beq.n	80007d0 <CAN_ProcessStateMachine+0x1c8>
                LogMessage("STATE_CONFIRM_CANOPEN_MODE: CANopen mode confirmed.");
 80007b2:	484e      	ldr	r0, [pc, #312]	; (80008ec <CAN_ProcessStateMachine+0x2e4>)
 80007b4:	f000 fb04 	bl	8000dc0 <LogMessage>
                currentState = STATE_READY_FOR_NODE_ID_CHANGE;
 80007b8:	4b3b      	ldr	r3, [pc, #236]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 80007ba:	2207      	movs	r2, #7
 80007bc:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 80007be:	f000 fec7 	bl	8001550 <HAL_GetTick>
 80007c2:	4603      	mov	r3, r0
 80007c4:	4a3b      	ldr	r2, [pc, #236]	; (80008b4 <CAN_ProcessStateMachine+0x2ac>)
 80007c6:	6013      	str	r3, [r2, #0]
                canopen_confirmation_received = 0;
 80007c8:	4b47      	ldr	r3, [pc, #284]	; (80008e8 <CAN_ProcessStateMachine+0x2e0>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	701a      	strb	r2, [r3, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("Failed to confirm CANopen mode.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 80007ce:	e063      	b.n	8000898 <CAN_ProcessStateMachine+0x290>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 80007d0:	f000 febe 	bl	8001550 <HAL_GetTick>
 80007d4:	4602      	mov	r2, r0
 80007d6:	4b37      	ldr	r3, [pc, #220]	; (80008b4 <CAN_ProcessStateMachine+0x2ac>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	1ad3      	subs	r3, r2, r3
 80007dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d959      	bls.n	8000898 <CAN_ProcessStateMachine+0x290>
                LogError("Failed to confirm CANopen mode.");
 80007e4:	4842      	ldr	r0, [pc, #264]	; (80008f0 <CAN_ProcessStateMachine+0x2e8>)
 80007e6:	f000 fb09 	bl	8000dfc <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 80007ea:	4b2f      	ldr	r3, [pc, #188]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 80007ec:	220b      	movs	r2, #11
 80007ee:	701a      	strb	r2, [r3, #0]
            break;
 80007f0:	e052      	b.n	8000898 <CAN_ProcessStateMachine+0x290>

        case STATE_READY_FOR_NODE_ID_CHANGE:
            if (HAL_GetTick() - stateTimer > 1000) {
 80007f2:	f000 fead 	bl	8001550 <HAL_GetTick>
 80007f6:	4602      	mov	r2, r0
 80007f8:	4b2e      	ldr	r3, [pc, #184]	; (80008b4 <CAN_ProcessStateMachine+0x2ac>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	1ad3      	subs	r3, r2, r3
 80007fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000802:	d94b      	bls.n	800089c <CAN_ProcessStateMachine+0x294>
                LogMessage("STATE_READY_FOR_NODE_ID_CHANGE: Ready to change Node-ID.");
 8000804:	483b      	ldr	r0, [pc, #236]	; (80008f4 <CAN_ProcessStateMachine+0x2ec>)
 8000806:	f000 fadb 	bl	8000dc0 <LogMessage>
                currentState = STATE_CHANGE_NODE_ID;
 800080a:	4b27      	ldr	r3, [pc, #156]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 800080c:	2208      	movs	r2, #8
 800080e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000810:	e044      	b.n	800089c <CAN_ProcessStateMachine+0x294>

        case STATE_CHANGE_NODE_ID:
            LogMessage("STATE_CHANGE_NODE_ID: Changing Node-ID.");
 8000812:	4839      	ldr	r0, [pc, #228]	; (80008f8 <CAN_ProcessStateMachine+0x2f0>)
 8000814:	f000 fad4 	bl	8000dc0 <LogMessage>
            change_node_id(LEFT_WHEEL_ID, 0x01);
 8000818:	2101      	movs	r1, #1
 800081a:	2003      	movs	r0, #3
 800081c:	f000 f974 	bl	8000b08 <change_node_id>
            currentState = STATE_SOFT_RESET;
 8000820:	4b21      	ldr	r3, [pc, #132]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 8000822:	2209      	movs	r2, #9
 8000824:	701a      	strb	r2, [r3, #0]
            stateTimer = HAL_GetTick();
 8000826:	f000 fe93 	bl	8001550 <HAL_GetTick>
 800082a:	4603      	mov	r3, r0
 800082c:	4a21      	ldr	r2, [pc, #132]	; (80008b4 <CAN_ProcessStateMachine+0x2ac>)
 800082e:	6013      	str	r3, [r2, #0]
            break;
 8000830:	e035      	b.n	800089e <CAN_ProcessStateMachine+0x296>

        case STATE_SOFT_RESET:
            LogMessage("STATE_SOFT_RESET: Sending soft reset command.");
 8000832:	4832      	ldr	r0, [pc, #200]	; (80008fc <CAN_ProcessStateMachine+0x2f4>)
 8000834:	f000 fac4 	bl	8000dc0 <LogMessage>
            uint8_t reset_command[] = {0x81, 0x00};
 8000838:	2381      	movs	r3, #129	; 0x81
 800083a:	803b      	strh	r3, [r7, #0]
            if (send_command(reset_command, sizeof(reset_command), 6000)) {
 800083c:	463b      	mov	r3, r7
 800083e:	f241 7270 	movw	r2, #6000	; 0x1770
 8000842:	2102      	movs	r1, #2
 8000844:	4618      	mov	r0, r3
 8000846:	f000 f917 	bl	8000a78 <send_command>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d006      	beq.n	800085e <CAN_ProcessStateMachine+0x256>
                LogMessage("Soft reset command sent successfully.");
 8000850:	482b      	ldr	r0, [pc, #172]	; (8000900 <CAN_ProcessStateMachine+0x2f8>)
 8000852:	f000 fab5 	bl	8000dc0 <LogMessage>
                currentState = STATE_ACTIVATION_SUCCESS;
 8000856:	4b14      	ldr	r3, [pc, #80]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 8000858:	220a      	movs	r2, #10
 800085a:	701a      	strb	r2, [r3, #0]
            } else {
                LogError("Failed to send soft reset command.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 800085c:	e01f      	b.n	800089e <CAN_ProcessStateMachine+0x296>
                LogError("Failed to send soft reset command.");
 800085e:	4829      	ldr	r0, [pc, #164]	; (8000904 <CAN_ProcessStateMachine+0x2fc>)
 8000860:	f000 facc 	bl	8000dfc <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000864:	4b10      	ldr	r3, [pc, #64]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 8000866:	220b      	movs	r2, #11
 8000868:	701a      	strb	r2, [r3, #0]
            break;
 800086a:	e018      	b.n	800089e <CAN_ProcessStateMachine+0x296>

        case STATE_ACTIVATION_SUCCESS:
            LogMessage("Activation and ID change completed successfully.");
 800086c:	4826      	ldr	r0, [pc, #152]	; (8000908 <CAN_ProcessStateMachine+0x300>)
 800086e:	f000 faa7 	bl	8000dc0 <LogMessage>
            currentState = STATE_INIT;
 8000872:	4b0d      	ldr	r3, [pc, #52]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 8000874:	2200      	movs	r2, #0
 8000876:	701a      	strb	r2, [r3, #0]
            break;
 8000878:	e011      	b.n	800089e <CAN_ProcessStateMachine+0x296>

        case STATE_ACTIVATION_FAILED:
            LogError("Activation or ID change failed.");
 800087a:	4824      	ldr	r0, [pc, #144]	; (800090c <CAN_ProcessStateMachine+0x304>)
 800087c:	f000 fabe 	bl	8000dfc <LogError>
            currentState = STATE_INIT;
 8000880:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <CAN_ProcessStateMachine+0x2a0>)
 8000882:	2200      	movs	r2, #0
 8000884:	701a      	strb	r2, [r3, #0]
            break;
 8000886:	e00a      	b.n	800089e <CAN_ProcessStateMachine+0x296>

        default:
            break;
 8000888:	bf00      	nop
 800088a:	e008      	b.n	800089e <CAN_ProcessStateMachine+0x296>
            break;
 800088c:	bf00      	nop
 800088e:	e006      	b.n	800089e <CAN_ProcessStateMachine+0x296>
            break;
 8000890:	bf00      	nop
 8000892:	e004      	b.n	800089e <CAN_ProcessStateMachine+0x296>
            break;
 8000894:	bf00      	nop
 8000896:	e002      	b.n	800089e <CAN_ProcessStateMachine+0x296>
            break;
 8000898:	bf00      	nop
 800089a:	e000      	b.n	800089e <CAN_ProcessStateMachine+0x296>
            break;
 800089c:	bf00      	nop
    }
}
 800089e:	bf00      	nop
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	20000090 	.word	0x20000090
 80008ac:	2000008c 	.word	0x2000008c
 80008b0:	08004b3c 	.word	0x08004b3c
 80008b4:	20000094 	.word	0x20000094
 80008b8:	08004b7c 	.word	0x08004b7c
 80008bc:	08004ba4 	.word	0x08004ba4
 80008c0:	08004ba8 	.word	0x08004ba8
 80008c4:	08004be8 	.word	0x08004be8
 80008c8:	2000008e 	.word	0x2000008e
 80008cc:	08004c14 	.word	0x08004c14
 80008d0:	08004c34 	.word	0x08004c34
 80008d4:	08004c68 	.word	0x08004c68
 80008d8:	08004c98 	.word	0x08004c98
 80008dc:	2000008f 	.word	0x2000008f
 80008e0:	08004cbc 	.word	0x08004cbc
 80008e4:	08004cd4 	.word	0x08004cd4
 80008e8:	2000008d 	.word	0x2000008d
 80008ec:	08004d00 	.word	0x08004d00
 80008f0:	08004d34 	.word	0x08004d34
 80008f4:	08004d54 	.word	0x08004d54
 80008f8:	08004d90 	.word	0x08004d90
 80008fc:	08004db8 	.word	0x08004db8
 8000900:	08004de8 	.word	0x08004de8
 8000904:	08004e10 	.word	0x08004e10
 8000908:	08004e34 	.word	0x08004e34
 800090c:	08004e68 	.word	0x08004e68

08000910 <process_CAN_message>:
    // Ожидание применения нового ID (можно настроить при необходимости)
    HAL_Delay(100);  // Короткая задержка, чтобы устройство обработало команду
}
*/

void process_CAN_message(uint16_t received_ID, uint8_t *data, uint8_t DLC) {
 8000910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000912:	b0c5      	sub	sp, #276	; 0x114
 8000914:	af0a      	add	r7, sp, #40	; 0x28
 8000916:	4603      	mov	r3, r0
 8000918:	6139      	str	r1, [r7, #16]
 800091a:	82fb      	strh	r3, [r7, #22]
 800091c:	4613      	mov	r3, r2
 800091e:	757b      	strb	r3, [r7, #21]
    char logBuffer[200];
    snprintf(logBuffer, sizeof(logBuffer),
 8000920:	8af9      	ldrh	r1, [r7, #22]
 8000922:	7d7b      	ldrb	r3, [r7, #21]
             "Received CAN message: ID=0x%X, DLC=%d, Data=[%02X, %02X, %02X, %02X, %02X, %02X, %02X, %02X]",
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000924:	693a      	ldr	r2, [r7, #16]
 8000926:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000928:	4614      	mov	r4, r2
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 800092a:	693a      	ldr	r2, [r7, #16]
 800092c:	3201      	adds	r2, #1
 800092e:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000930:	4615      	mov	r5, r2
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	3202      	adds	r2, #2
 8000936:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000938:	4616      	mov	r6, r2
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 800093a:	693a      	ldr	r2, [r7, #16]
 800093c:	3203      	adds	r2, #3
 800093e:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000940:	60fa      	str	r2, [r7, #12]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000942:	693a      	ldr	r2, [r7, #16]
 8000944:	3204      	adds	r2, #4
 8000946:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000948:	60ba      	str	r2, [r7, #8]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	3205      	adds	r2, #5
 800094e:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000950:	607a      	str	r2, [r7, #4]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000952:	693a      	ldr	r2, [r7, #16]
 8000954:	3206      	adds	r2, #6
 8000956:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000958:	603a      	str	r2, [r7, #0]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	3207      	adds	r2, #7
 800095e:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000960:	f107 0020 	add.w	r0, r7, #32
 8000964:	9208      	str	r2, [sp, #32]
 8000966:	683a      	ldr	r2, [r7, #0]
 8000968:	9207      	str	r2, [sp, #28]
 800096a:	687a      	ldr	r2, [r7, #4]
 800096c:	9206      	str	r2, [sp, #24]
 800096e:	68ba      	ldr	r2, [r7, #8]
 8000970:	9205      	str	r2, [sp, #20]
 8000972:	68fa      	ldr	r2, [r7, #12]
 8000974:	9204      	str	r2, [sp, #16]
 8000976:	9603      	str	r6, [sp, #12]
 8000978:	9502      	str	r5, [sp, #8]
 800097a:	9401      	str	r4, [sp, #4]
 800097c:	9300      	str	r3, [sp, #0]
 800097e:	460b      	mov	r3, r1
 8000980:	4a26      	ldr	r2, [pc, #152]	; (8000a1c <process_CAN_message+0x10c>)
 8000982:	21c8      	movs	r1, #200	; 0xc8
 8000984:	f003 fbf0 	bl	8004168 <sniprintf>
    LogMessage(logBuffer);
 8000988:	f107 0320 	add.w	r3, r7, #32
 800098c:	4618      	mov	r0, r3
 800098e:	f000 fa17 	bl	8000dc0 <LogMessage>

    if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 8000992:	8afb      	ldrh	r3, [r7, #22]
 8000994:	f240 7203 	movw	r2, #1795	; 0x703
 8000998:	4293      	cmp	r3, r2
 800099a:	d10b      	bne.n	80009b4 <process_CAN_message+0xa4>
        memcmp(data, RAW_CAN_BOOTLOADER_HEARTBEAT_DATA, 8) == 0) {
 800099c:	2208      	movs	r2, #8
 800099e:	4920      	ldr	r1, [pc, #128]	; (8000a20 <process_CAN_message+0x110>)
 80009a0:	6938      	ldr	r0, [r7, #16]
 80009a2:	f003 fbc9 	bl	8004138 <memcmp>
 80009a6:	4603      	mov	r3, r0
    if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d103      	bne.n	80009b4 <process_CAN_message+0xa4>
        heartbeat_received = 1;
 80009ac:	4b1d      	ldr	r3, [pc, #116]	; (8000a24 <process_CAN_message+0x114>)
 80009ae:	2201      	movs	r2, #1
 80009b0:	701a      	strb	r2, [r3, #0]
 80009b2:	e02f      	b.n	8000a14 <process_CAN_message+0x104>
    } else if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 80009b4:	8afb      	ldrh	r3, [r7, #22]
 80009b6:	f240 7203 	movw	r2, #1795	; 0x703
 80009ba:	4293      	cmp	r3, r2
 80009bc:	d108      	bne.n	80009d0 <process_CAN_message+0xc0>
               data[0] == CANOPEN_CONFIRMATION_DATA[0]) {
 80009be:	693b      	ldr	r3, [r7, #16]
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	227f      	movs	r2, #127	; 0x7f
    } else if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d103      	bne.n	80009d0 <process_CAN_message+0xc0>
        canopen_confirmation_received = 1;
 80009c8:	4b17      	ldr	r3, [pc, #92]	; (8000a28 <process_CAN_message+0x118>)
 80009ca:	2201      	movs	r2, #1
 80009cc:	701a      	strb	r2, [r3, #0]
 80009ce:	e021      	b.n	8000a14 <process_CAN_message+0x104>
    } else if (memcmp(data, (uint8_t[]){0xAA, 0xBB}, 2) == 0) {
 80009d0:	4b16      	ldr	r3, [pc, #88]	; (8000a2c <process_CAN_message+0x11c>)
 80009d2:	881b      	ldrh	r3, [r3, #0]
 80009d4:	83bb      	strh	r3, [r7, #28]
 80009d6:	f107 031c 	add.w	r3, r7, #28
 80009da:	2202      	movs	r2, #2
 80009dc:	4619      	mov	r1, r3
 80009de:	6938      	ldr	r0, [r7, #16]
 80009e0:	f003 fbaa 	bl	8004138 <memcmp>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d103      	bne.n	80009f2 <process_CAN_message+0xe2>
        activation_confirmed = 1;
 80009ea:	4b11      	ldr	r3, [pc, #68]	; (8000a30 <process_CAN_message+0x120>)
 80009ec:	2201      	movs	r2, #1
 80009ee:	701a      	strb	r2, [r3, #0]
    } else if (memcmp(data, (uint8_t[]){0xCC, 0xDD}, 2) == 0) {
        bootloader_version_received = 1;
    }
}
 80009f0:	e010      	b.n	8000a14 <process_CAN_message+0x104>
    } else if (memcmp(data, (uint8_t[]){0xCC, 0xDD}, 2) == 0) {
 80009f2:	4b10      	ldr	r3, [pc, #64]	; (8000a34 <process_CAN_message+0x124>)
 80009f4:	881b      	ldrh	r3, [r3, #0]
 80009f6:	833b      	strh	r3, [r7, #24]
 80009f8:	f107 0318 	add.w	r3, r7, #24
 80009fc:	2202      	movs	r2, #2
 80009fe:	4619      	mov	r1, r3
 8000a00:	6938      	ldr	r0, [r7, #16]
 8000a02:	f003 fb99 	bl	8004138 <memcmp>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d103      	bne.n	8000a14 <process_CAN_message+0x104>
        bootloader_version_received = 1;
 8000a0c:	4b0a      	ldr	r3, [pc, #40]	; (8000a38 <process_CAN_message+0x128>)
 8000a0e:	2201      	movs	r2, #1
 8000a10:	701a      	strb	r2, [r3, #0]
}
 8000a12:	e7ff      	b.n	8000a14 <process_CAN_message+0x104>
 8000a14:	bf00      	nop
 8000a16:	37ec      	adds	r7, #236	; 0xec
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a1c:	08004e88 	.word	0x08004e88
 8000a20:	08005234 	.word	0x08005234
 8000a24:	2000008c 	.word	0x2000008c
 8000a28:	2000008d 	.word	0x2000008d
 8000a2c:	08004ee8 	.word	0x08004ee8
 8000a30:	2000008f 	.word	0x2000008f
 8000a34:	08004eec 	.word	0x08004eec
 8000a38:	2000008e 	.word	0x2000008e

08000a3c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08c      	sub	sp, #48	; 0x30
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[8];
    while (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8000a44:	e008      	b.n	8000a58 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
        process_CAN_message(RxHeader.StdId, RxData, RxHeader.DLC);
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	b29b      	uxth	r3, r3
 8000a4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a4c:	b2d2      	uxtb	r2, r2
 8000a4e:	f107 010c 	add.w	r1, r7, #12
 8000a52:	4618      	mov	r0, r3
 8000a54:	f7ff ff5c 	bl	8000910 <process_CAN_message>
    while (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8000a58:	f107 030c 	add.w	r3, r7, #12
 8000a5c:	f107 0214 	add.w	r2, r7, #20
 8000a60:	2100      	movs	r1, #0
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f001 f8c3 	bl	8001bee <HAL_CAN_GetRxMessage>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d0eb      	beq.n	8000a46 <HAL_CAN_RxFifo0MsgPendingCallback+0xa>
    }
}
 8000a6e:	bf00      	nop
 8000a70:	bf00      	nop
 8000a72:	3730      	adds	r7, #48	; 0x30
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <send_command>:

static uint8_t send_command(uint8_t *data, uint8_t len, uint32_t timeout_ms) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08c      	sub	sp, #48	; 0x30
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	460b      	mov	r3, r1
 8000a82:	607a      	str	r2, [r7, #4]
 8000a84:	72fb      	strb	r3, [r7, #11]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t TxMailbox;
    TxHeader.StdId = LEFT_WHEEL_ID;
 8000a86:	2303      	movs	r3, #3
 8000a88:	617b      	str	r3, [r7, #20]
    TxHeader.RTR = CAN_RTR_DATA;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	623b      	str	r3, [r7, #32]
    TxHeader.IDE = CAN_ID_STD;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	61fb      	str	r3, [r7, #28]
    TxHeader.DLC = len;
 8000a92:	7afb      	ldrb	r3, [r7, #11]
 8000a94:	627b      	str	r3, [r7, #36]	; 0x24

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, &TxMailbox) != HAL_OK) {
 8000a96:	f107 0310 	add.w	r3, r7, #16
 8000a9a:	f107 0114 	add.w	r1, r7, #20
 8000a9e:	68fa      	ldr	r2, [r7, #12]
 8000aa0:	4815      	ldr	r0, [pc, #84]	; (8000af8 <send_command+0x80>)
 8000aa2:	f000 ffa5 	bl	80019f0 <HAL_CAN_AddTxMessage>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d004      	beq.n	8000ab6 <send_command+0x3e>
        LogError("Error sending command to CAN.");
 8000aac:	4813      	ldr	r0, [pc, #76]	; (8000afc <send_command+0x84>)
 8000aae:	f000 f9a5 	bl	8000dfc <LogError>
        return 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	e01c      	b.n	8000af0 <send_command+0x78>
    }

    uint32_t startTick = HAL_GetTick();
 8000ab6:	f000 fd4b 	bl	8001550 <HAL_GetTick>
 8000aba:	62f8      	str	r0, [r7, #44]	; 0x2c
    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000abc:	e00c      	b.n	8000ad8 <send_command+0x60>
        if (HAL_GetTick() - startTick > timeout_ms) {
 8000abe:	f000 fd47 	bl	8001550 <HAL_GetTick>
 8000ac2:	4602      	mov	r2, r0
 8000ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ac6:	1ad3      	subs	r3, r2, r3
 8000ac8:	687a      	ldr	r2, [r7, #4]
 8000aca:	429a      	cmp	r2, r3
 8000acc:	d204      	bcs.n	8000ad8 <send_command+0x60>
            LogError("Timeout waiting for message to be sent.");
 8000ace:	480c      	ldr	r0, [pc, #48]	; (8000b00 <send_command+0x88>)
 8000ad0:	f000 f994 	bl	8000dfc <LogError>
            return 0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	e00b      	b.n	8000af0 <send_command+0x78>
    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000ad8:	693b      	ldr	r3, [r7, #16]
 8000ada:	4619      	mov	r1, r3
 8000adc:	4806      	ldr	r0, [pc, #24]	; (8000af8 <send_command+0x80>)
 8000ade:	f001 f862 	bl	8001ba6 <HAL_CAN_IsTxMessagePending>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d1ea      	bne.n	8000abe <send_command+0x46>
        }
    }
    LogMessage("Command sent successfully from TxMailbox");
 8000ae8:	4806      	ldr	r0, [pc, #24]	; (8000b04 <send_command+0x8c>)
 8000aea:	f000 f969 	bl	8000dc0 <LogMessage>
    return 1;
 8000aee:	2301      	movs	r3, #1
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3730      	adds	r7, #48	; 0x30
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20000098 	.word	0x20000098
 8000afc:	08004ef0 	.word	0x08004ef0
 8000b00:	08004f10 	.word	0x08004f10
 8000b04:	08004f38 	.word	0x08004f38

08000b08 <change_node_id>:


void change_node_id(uint8_t current_id, uint8_t new_id) {
 8000b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b0a:	b0cd      	sub	sp, #308	; 0x134
 8000b0c:	af08      	add	r7, sp, #32
 8000b0e:	4602      	mov	r2, r0
 8000b10:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000b14:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8000b18:	701a      	strb	r2, [r3, #0]
 8000b1a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000b1e:	f5a3 7381 	sub.w	r3, r3, #258	; 0x102
 8000b22:	460a      	mov	r2, r1
 8000b24:	701a      	strb	r2, [r3, #0]
    if (current_id > 0x7F || new_id > 0x7F) {
 8000b26:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000b2a:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8000b2e:	f993 3000 	ldrsb.w	r3, [r3]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	db07      	blt.n	8000b46 <change_node_id+0x3e>
 8000b36:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000b3a:	f5a3 7381 	sub.w	r3, r3, #258	; 0x102
 8000b3e:	f993 3000 	ldrsb.w	r3, [r3]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	da03      	bge.n	8000b4e <change_node_id+0x46>
        LogError("change_node_id: Invalid Node ID. Must be in range 0x01 to 0x7F.");
 8000b46:	4879      	ldr	r0, [pc, #484]	; (8000d2c <change_node_id+0x224>)
 8000b48:	f000 f958 	bl	8000dfc <LogError>
        return;
 8000b4c:	e0ea      	b.n	8000d24 <change_node_id+0x21c>
    }

    uint32_t cob_id = 0x600 + current_id;
 8000b4e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000b52:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8000b5c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    uint8_t change_id_command[] = {0x2F, 0x26, 0x20, 0x00, new_id, 0x00, 0x00, 0x00};
 8000b60:	232f      	movs	r3, #47	; 0x2f
 8000b62:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
 8000b66:	2326      	movs	r3, #38	; 0x26
 8000b68:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
 8000b6c:	2320      	movs	r3, #32
 8000b6e:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
 8000b72:	2300      	movs	r3, #0
 8000b74:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
 8000b78:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000b7c:	f5a3 7381 	sub.w	r3, r3, #258	; 0x102
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
 8000b86:	2300      	movs	r3, #0
 8000b88:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
 8000b92:	2300      	movs	r3, #0
 8000b94:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
    // Логирование команды изменения Node-ID
    char logBuffer[200];
    snprintf(logBuffer, sizeof(logBuffer),
             "Sending Node-ID change command:\nCOB-ID: 0x%03lX\nData: [%02X, %02X, %02X, %02X, %02X, %02X, %02X, %02X]",
             (unsigned long)cob_id,
             change_id_command[0], change_id_command[1], change_id_command[2], change_id_command[3],
 8000b98:	f897 3100 	ldrb.w	r3, [r7, #256]	; 0x100
    snprintf(logBuffer, sizeof(logBuffer),
 8000b9c:	60bb      	str	r3, [r7, #8]
             change_id_command[0], change_id_command[1], change_id_command[2], change_id_command[3],
 8000b9e:	f897 2101 	ldrb.w	r2, [r7, #257]	; 0x101
 8000ba2:	f897 1102 	ldrb.w	r1, [r7, #258]	; 0x102
 8000ba6:	f897 0103 	ldrb.w	r0, [r7, #259]	; 0x103
    snprintf(logBuffer, sizeof(logBuffer),
 8000baa:	4604      	mov	r4, r0
             change_id_command[4], change_id_command[5], change_id_command[6], change_id_command[7]);
 8000bac:	f897 0104 	ldrb.w	r0, [r7, #260]	; 0x104
    snprintf(logBuffer, sizeof(logBuffer),
 8000bb0:	4605      	mov	r5, r0
             change_id_command[4], change_id_command[5], change_id_command[6], change_id_command[7]);
 8000bb2:	f897 0105 	ldrb.w	r0, [r7, #261]	; 0x105
    snprintf(logBuffer, sizeof(logBuffer),
 8000bb6:	4606      	mov	r6, r0
             change_id_command[4], change_id_command[5], change_id_command[6], change_id_command[7]);
 8000bb8:	f897 0106 	ldrb.w	r0, [r7, #262]	; 0x106
    snprintf(logBuffer, sizeof(logBuffer),
 8000bbc:	6078      	str	r0, [r7, #4]
             change_id_command[4], change_id_command[5], change_id_command[6], change_id_command[7]);
 8000bbe:	f897 0107 	ldrb.w	r0, [r7, #263]	; 0x107
    snprintf(logBuffer, sizeof(logBuffer),
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8000bc8:	9307      	str	r3, [sp, #28]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	9306      	str	r3, [sp, #24]
 8000bce:	9605      	str	r6, [sp, #20]
 8000bd0:	9504      	str	r5, [sp, #16]
 8000bd2:	9403      	str	r4, [sp, #12]
 8000bd4:	9102      	str	r1, [sp, #8]
 8000bd6:	9201      	str	r2, [sp, #4]
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	9300      	str	r3, [sp, #0]
 8000bdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000be0:	4a53      	ldr	r2, [pc, #332]	; (8000d30 <change_node_id+0x228>)
 8000be2:	21c8      	movs	r1, #200	; 0xc8
 8000be4:	f003 fac0 	bl	8004168 <sniprintf>
    LogMessage(logBuffer);
 8000be8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000bec:	4618      	mov	r0, r3
 8000bee:	f000 f8e7 	bl	8000dc0 <LogMessage>

    // Настройка заголовка CAN сообщения
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t TxMailbox;

    TxHeader.StdId = cob_id;
 8000bf2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000bf6:	623b      	str	r3, [r7, #32]
    TxHeader.RTR = CAN_RTR_DATA;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    TxHeader.IDE = CAN_ID_STD;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	62bb      	str	r3, [r7, #40]	; 0x28
    TxHeader.DLC = sizeof(change_id_command);
 8000c00:	2308      	movs	r3, #8
 8000c02:	633b      	str	r3, [r7, #48]	; 0x30

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, change_id_command, &TxMailbox) != HAL_OK) {
 8000c04:	f107 031c 	add.w	r3, r7, #28
 8000c08:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8000c0c:	f107 0120 	add.w	r1, r7, #32
 8000c10:	4848      	ldr	r0, [pc, #288]	; (8000d34 <change_node_id+0x22c>)
 8000c12:	f000 feed 	bl	80019f0 <HAL_CAN_AddTxMessage>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d003      	beq.n	8000c24 <change_node_id+0x11c>
        LogError("change_node_id: Failed to send Node-ID change command.");
 8000c1c:	4846      	ldr	r0, [pc, #280]	; (8000d38 <change_node_id+0x230>)
 8000c1e:	f000 f8ed 	bl	8000dfc <LogError>
        return;
 8000c22:	e07f      	b.n	8000d24 <change_node_id+0x21c>
    }

    // Ожидание завершения отправки
    uint32_t startTick = HAL_GetTick();
 8000c24:	f000 fc94 	bl	8001550 <HAL_GetTick>
 8000c28:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000c2c:	e00d      	b.n	8000c4a <change_node_id+0x142>
        if (HAL_GetTick() - startTick > CAN_COMMAND_TIMEOUT_MS) {
 8000c2e:	f000 fc8f 	bl	8001550 <HAL_GetTick>
 8000c32:	4602      	mov	r2, r0
 8000c34:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	f241 7270 	movw	r2, #6000	; 0x1770
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d903      	bls.n	8000c4a <change_node_id+0x142>
            LogError("change_node_id: Timeout waiting for Node-ID change command to be sent.");
 8000c42:	483e      	ldr	r0, [pc, #248]	; (8000d3c <change_node_id+0x234>)
 8000c44:	f000 f8da 	bl	8000dfc <LogError>
            return;
 8000c48:	e06c      	b.n	8000d24 <change_node_id+0x21c>
    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	4839      	ldr	r0, [pc, #228]	; (8000d34 <change_node_id+0x22c>)
 8000c50:	f000 ffa9 	bl	8001ba6 <HAL_CAN_IsTxMessagePending>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d1e9      	bne.n	8000c2e <change_node_id+0x126>
        }
    }

    LogMessage("change_node_id: Node-ID change command sent successfully.");
 8000c5a:	4839      	ldr	r0, [pc, #228]	; (8000d40 <change_node_id+0x238>)
 8000c5c:	f000 f8b0 	bl	8000dc0 <LogMessage>
    HAL_Delay(100);
 8000c60:	2064      	movs	r0, #100	; 0x64
 8000c62:	f000 fc81 	bl	8001568 <HAL_Delay>

    // Сохранение изменений
    uint8_t save_command[] = {0x23, 0x10, 0x10, 0x01, 0x73, 0x61, 0x76, 0x65};  // 'save' команда
 8000c66:	4a37      	ldr	r2, [pc, #220]	; (8000d44 <change_node_id+0x23c>)
 8000c68:	f107 0314 	add.w	r3, r7, #20
 8000c6c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c70:	e883 0003 	stmia.w	r3, {r0, r1}
    TxHeader.DLC = sizeof(save_command);
 8000c74:	2308      	movs	r3, #8
 8000c76:	633b      	str	r3, [r7, #48]	; 0x30

    snprintf(logBuffer, sizeof(logBuffer),
             "Sending Save Command:\nCOB-ID: 0x%03lX\nData: [%02X, %02X, %02X, %02X, %02X, %02X, %02X, %02X]",
             (unsigned long)cob_id,
             save_command[0], save_command[1], save_command[2], save_command[3],
 8000c78:	7d3b      	ldrb	r3, [r7, #20]
    snprintf(logBuffer, sizeof(logBuffer),
 8000c7a:	60bb      	str	r3, [r7, #8]
             save_command[0], save_command[1], save_command[2], save_command[3],
 8000c7c:	7d7a      	ldrb	r2, [r7, #21]
 8000c7e:	7db9      	ldrb	r1, [r7, #22]
 8000c80:	7df8      	ldrb	r0, [r7, #23]
    snprintf(logBuffer, sizeof(logBuffer),
 8000c82:	4604      	mov	r4, r0
             save_command[4], save_command[5], save_command[6], save_command[7]);
 8000c84:	7e38      	ldrb	r0, [r7, #24]
    snprintf(logBuffer, sizeof(logBuffer),
 8000c86:	4605      	mov	r5, r0
             save_command[4], save_command[5], save_command[6], save_command[7]);
 8000c88:	7e78      	ldrb	r0, [r7, #25]
    snprintf(logBuffer, sizeof(logBuffer),
 8000c8a:	4606      	mov	r6, r0
             save_command[4], save_command[5], save_command[6], save_command[7]);
 8000c8c:	7eb8      	ldrb	r0, [r7, #26]
    snprintf(logBuffer, sizeof(logBuffer),
 8000c8e:	6078      	str	r0, [r7, #4]
             save_command[4], save_command[5], save_command[6], save_command[7]);
 8000c90:	7ef8      	ldrb	r0, [r7, #27]
    snprintf(logBuffer, sizeof(logBuffer),
 8000c92:	4603      	mov	r3, r0
 8000c94:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8000c98:	9307      	str	r3, [sp, #28]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	9306      	str	r3, [sp, #24]
 8000c9e:	9605      	str	r6, [sp, #20]
 8000ca0:	9504      	str	r5, [sp, #16]
 8000ca2:	9403      	str	r4, [sp, #12]
 8000ca4:	9102      	str	r1, [sp, #8]
 8000ca6:	9201      	str	r2, [sp, #4]
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	9300      	str	r3, [sp, #0]
 8000cac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000cb0:	4a25      	ldr	r2, [pc, #148]	; (8000d48 <change_node_id+0x240>)
 8000cb2:	21c8      	movs	r1, #200	; 0xc8
 8000cb4:	f003 fa58 	bl	8004168 <sniprintf>
    LogMessage(logBuffer);
 8000cb8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f000 f87f 	bl	8000dc0 <LogMessage>

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, save_command, &TxMailbox) != HAL_OK) {
 8000cc2:	f107 031c 	add.w	r3, r7, #28
 8000cc6:	f107 0214 	add.w	r2, r7, #20
 8000cca:	f107 0120 	add.w	r1, r7, #32
 8000cce:	4819      	ldr	r0, [pc, #100]	; (8000d34 <change_node_id+0x22c>)
 8000cd0:	f000 fe8e 	bl	80019f0 <HAL_CAN_AddTxMessage>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d003      	beq.n	8000ce2 <change_node_id+0x1da>
        LogError("change_node_id: Failed to send save command.");
 8000cda:	481c      	ldr	r0, [pc, #112]	; (8000d4c <change_node_id+0x244>)
 8000cdc:	f000 f88e 	bl	8000dfc <LogError>
        return;
 8000ce0:	e020      	b.n	8000d24 <change_node_id+0x21c>
    }

    startTick = HAL_GetTick();
 8000ce2:	f000 fc35 	bl	8001550 <HAL_GetTick>
 8000ce6:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000cea:	e00d      	b.n	8000d08 <change_node_id+0x200>
        if (HAL_GetTick() - startTick > CAN_COMMAND_TIMEOUT_MS) {
 8000cec:	f000 fc30 	bl	8001550 <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000cf6:	1ad3      	subs	r3, r2, r3
 8000cf8:	f241 7270 	movw	r2, #6000	; 0x1770
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d903      	bls.n	8000d08 <change_node_id+0x200>
            LogError("change_node_id: Timeout waiting for save command to be sent.");
 8000d00:	4813      	ldr	r0, [pc, #76]	; (8000d50 <change_node_id+0x248>)
 8000d02:	f000 f87b 	bl	8000dfc <LogError>
            return;
 8000d06:	e00d      	b.n	8000d24 <change_node_id+0x21c>
    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4809      	ldr	r0, [pc, #36]	; (8000d34 <change_node_id+0x22c>)
 8000d0e:	f000 ff4a 	bl	8001ba6 <HAL_CAN_IsTxMessagePending>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d1e9      	bne.n	8000cec <change_node_id+0x1e4>
        }
    }

    LogMessage("change_node_id: Changes saved successfully.");
 8000d18:	480e      	ldr	r0, [pc, #56]	; (8000d54 <change_node_id+0x24c>)
 8000d1a:	f000 f851 	bl	8000dc0 <LogMessage>
    HAL_Delay(100);
 8000d1e:	2064      	movs	r0, #100	; 0x64
 8000d20:	f000 fc22 	bl	8001568 <HAL_Delay>
}
 8000d24:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d2c:	08004f64 	.word	0x08004f64
 8000d30:	08004fa4 	.word	0x08004fa4
 8000d34:	20000098 	.word	0x20000098
 8000d38:	0800500c 	.word	0x0800500c
 8000d3c:	08005044 	.word	0x08005044
 8000d40:	0800508c 	.word	0x0800508c
 8000d44:	080051c4 	.word	0x080051c4
 8000d48:	080050c8 	.word	0x080050c8
 8000d4c:	08005128 	.word	0x08005128
 8000d50:	08005158 	.word	0x08005158
 8000d54:	08005198 	.word	0x08005198

08000d58 <CAN_ConfigFilter>:


static void CAN_ConfigFilter(void) {
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b08a      	sub	sp, #40	; 0x28
 8000d5c:	af00      	add	r7, sp, #0
    CAN_FilterTypeDef FilterConfig = {0};
 8000d5e:	463b      	mov	r3, r7
 8000d60:	2228      	movs	r2, #40	; 0x28
 8000d62:	2100      	movs	r1, #0
 8000d64:	4618      	mov	r0, r3
 8000d66:	f003 f9f7 	bl	8004158 <memset>
    FilterConfig.FilterBank = 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	617b      	str	r3, [r7, #20]
    FilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	61bb      	str	r3, [r7, #24]
    FilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000d72:	2301      	movs	r3, #1
 8000d74:	61fb      	str	r3, [r7, #28]
    FilterConfig.FilterIdHigh = 0x0000;
 8000d76:	2300      	movs	r3, #0
 8000d78:	603b      	str	r3, [r7, #0]
    FilterConfig.FilterIdLow = 0x0000;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	607b      	str	r3, [r7, #4]
    FilterConfig.FilterMaskIdHigh = 0x0000;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60bb      	str	r3, [r7, #8]
    FilterConfig.FilterMaskIdLow = 0x0000;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
    FilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000d86:	2300      	movs	r3, #0
 8000d88:	613b      	str	r3, [r7, #16]
    FilterConfig.FilterActivation = ENABLE;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	623b      	str	r3, [r7, #32]

    if (HAL_CAN_ConfigFilter(&hcan1, &FilterConfig) != HAL_OK) {
 8000d8e:	463b      	mov	r3, r7
 8000d90:	4619      	mov	r1, r3
 8000d92:	4808      	ldr	r0, [pc, #32]	; (8000db4 <CAN_ConfigFilter+0x5c>)
 8000d94:	f000 fd08 	bl	80017a8 <HAL_CAN_ConfigFilter>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d003      	beq.n	8000da6 <CAN_ConfigFilter+0x4e>
        LogError("CAN_ConfigFilter: Filter configuration failed");
 8000d9e:	4806      	ldr	r0, [pc, #24]	; (8000db8 <CAN_ConfigFilter+0x60>)
 8000da0:	f000 f82c 	bl	8000dfc <LogError>
    } else {
        LogMessage("CAN_ConfigFilter: Filter configured successfully");
    }
}
 8000da4:	e002      	b.n	8000dac <CAN_ConfigFilter+0x54>
        LogMessage("CAN_ConfigFilter: Filter configured successfully");
 8000da6:	4805      	ldr	r0, [pc, #20]	; (8000dbc <CAN_ConfigFilter+0x64>)
 8000da8:	f000 f80a 	bl	8000dc0 <LogMessage>
}
 8000dac:	bf00      	nop
 8000dae:	3728      	adds	r7, #40	; 0x28
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000098 	.word	0x20000098
 8000db8:	080051cc 	.word	0x080051cc
 8000dbc:	080051fc 	.word	0x080051fc

08000dc0 <LogMessage>:

void LogMessage(const char *message) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff fa01 	bl	80001d0 <strlen>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	b29a      	uxth	r2, r3
 8000dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd6:	6879      	ldr	r1, [r7, #4]
 8000dd8:	4806      	ldr	r0, [pc, #24]	; (8000df4 <LogMessage+0x34>)
 8000dda:	f002 fe0e 	bl	80039fa <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)"\n\r", 2, HAL_MAX_DELAY);
 8000dde:	f04f 33ff 	mov.w	r3, #4294967295
 8000de2:	2202      	movs	r2, #2
 8000de4:	4904      	ldr	r1, [pc, #16]	; (8000df8 <LogMessage+0x38>)
 8000de6:	4803      	ldr	r0, [pc, #12]	; (8000df4 <LogMessage+0x34>)
 8000de8:	f002 fe07 	bl	80039fa <HAL_UART_Transmit>
}
 8000dec:	bf00      	nop
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000108 	.word	0x20000108
 8000df8:	08005230 	.word	0x08005230

08000dfc <LogError>:

void LogError(const char *message) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
    LogMessage(message);
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f7ff ffdb 	bl	8000dc0 <LogMessage>
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e16:	f000 fb35 	bl	8001484 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e1a:	f000 f813 	bl	8000e44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e1e:	f000 f929 	bl	8001074 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000e22:	f000 f879 	bl	8000f18 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 8000e26:	f000 f8fb 	bl	8001020 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000e2a:	f000 f8ab 	bl	8000f84 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  CAN_Init();  // ?нициализация CAN
 8000e2e:	f7ff fba9 	bl	8000584 <CAN_Init>
  StartActivationProcess();
 8000e32:	f7ff fbd3 	bl	80005dc <StartActivationProcess>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  CAN_ProcessStateMachine();  // Обработка состояния
 8000e36:	f7ff fbe7 	bl	8000608 <CAN_ProcessStateMachine>
	    HAL_Delay(10);
 8000e3a:	200a      	movs	r0, #10
 8000e3c:	f000 fb94 	bl	8001568 <HAL_Delay>
	  CAN_ProcessStateMachine();  // Обработка состояния
 8000e40:	e7f9      	b.n	8000e36 <main+0x24>
	...

08000e44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b094      	sub	sp, #80	; 0x50
 8000e48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e4a:	f107 0320 	add.w	r3, r7, #32
 8000e4e:	2230      	movs	r2, #48	; 0x30
 8000e50:	2100      	movs	r1, #0
 8000e52:	4618      	mov	r0, r3
 8000e54:	f003 f980 	bl	8004158 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e58:	f107 030c 	add.w	r3, r7, #12
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e68:	2300      	movs	r3, #0
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	4b28      	ldr	r3, [pc, #160]	; (8000f10 <SystemClock_Config+0xcc>)
 8000e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e70:	4a27      	ldr	r2, [pc, #156]	; (8000f10 <SystemClock_Config+0xcc>)
 8000e72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e76:	6413      	str	r3, [r2, #64]	; 0x40
 8000e78:	4b25      	ldr	r3, [pc, #148]	; (8000f10 <SystemClock_Config+0xcc>)
 8000e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e80:	60bb      	str	r3, [r7, #8]
 8000e82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e84:	2300      	movs	r3, #0
 8000e86:	607b      	str	r3, [r7, #4]
 8000e88:	4b22      	ldr	r3, [pc, #136]	; (8000f14 <SystemClock_Config+0xd0>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a21      	ldr	r2, [pc, #132]	; (8000f14 <SystemClock_Config+0xd0>)
 8000e8e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e92:	6013      	str	r3, [r2, #0]
 8000e94:	4b1f      	ldr	r3, [pc, #124]	; (8000f14 <SystemClock_Config+0xd0>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e9c:	607b      	str	r3, [r7, #4]
 8000e9e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ea8:	2310      	movs	r3, #16
 8000eaa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eac:	2302      	movs	r3, #2
 8000eae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000eb4:	2308      	movs	r3, #8
 8000eb6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000eb8:	23a8      	movs	r3, #168	; 0xa8
 8000eba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ec0:	2304      	movs	r3, #4
 8000ec2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ec4:	f107 0320 	add.w	r3, r7, #32
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f001 fca5 	bl	8002818 <HAL_RCC_OscConfig>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ed4:	f000 f904 	bl	80010e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ed8:	230f      	movs	r3, #15
 8000eda:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000edc:	2302      	movs	r3, #2
 8000ede:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ee4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ee8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000eea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ef0:	f107 030c 	add.w	r3, r7, #12
 8000ef4:	2105      	movs	r1, #5
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f001 ff06 	bl	8002d08 <HAL_RCC_ClockConfig>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000f02:	f000 f8ed 	bl	80010e0 <Error_Handler>
  }
}
 8000f06:	bf00      	nop
 8000f08:	3750      	adds	r7, #80	; 0x50
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40023800 	.word	0x40023800
 8000f14:	40007000 	.word	0x40007000

08000f18 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000f1c:	4b17      	ldr	r3, [pc, #92]	; (8000f7c <MX_CAN1_Init+0x64>)
 8000f1e:	4a18      	ldr	r2, [pc, #96]	; (8000f80 <MX_CAN1_Init+0x68>)
 8000f20:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 12;
 8000f22:	4b16      	ldr	r3, [pc, #88]	; (8000f7c <MX_CAN1_Init+0x64>)
 8000f24:	220c      	movs	r2, #12
 8000f26:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000f28:	4b14      	ldr	r3, [pc, #80]	; (8000f7c <MX_CAN1_Init+0x64>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f2e:	4b13      	ldr	r3, [pc, #76]	; (8000f7c <MX_CAN1_Init+0x64>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 8000f34:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <MX_CAN1_Init+0x64>)
 8000f36:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000f3a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	; (8000f7c <MX_CAN1_Init+0x64>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000f42:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <MX_CAN1_Init+0x64>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000f48:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <MX_CAN1_Init+0x64>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000f4e:	4b0b      	ldr	r3, [pc, #44]	; (8000f7c <MX_CAN1_Init+0x64>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000f54:	4b09      	ldr	r3, [pc, #36]	; (8000f7c <MX_CAN1_Init+0x64>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000f5a:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <MX_CAN1_Init+0x64>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000f60:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <MX_CAN1_Init+0x64>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000f66:	4805      	ldr	r0, [pc, #20]	; (8000f7c <MX_CAN1_Init+0x64>)
 8000f68:	f000 fb22 	bl	80015b0 <HAL_CAN_Init>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000f72:	f000 f8b5 	bl	80010e0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000098 	.word	0x20000098
 8000f80:	40006400 	.word	0x40006400

08000f84 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000f8a:	f107 030c 	add.w	r3, r7, #12
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	605a      	str	r2, [r3, #4]
 8000f94:	609a      	str	r2, [r3, #8]
 8000f96:	60da      	str	r2, [r3, #12]
 8000f98:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f9a:	1d3b      	adds	r3, r7, #4
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fa2:	4b1e      	ldr	r3, [pc, #120]	; (800101c <MX_TIM2_Init+0x98>)
 8000fa4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fa8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84 - 1;
 8000faa:	4b1c      	ldr	r3, [pc, #112]	; (800101c <MX_TIM2_Init+0x98>)
 8000fac:	2253      	movs	r2, #83	; 0x53
 8000fae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fb0:	4b1a      	ldr	r3, [pc, #104]	; (800101c <MX_TIM2_Init+0x98>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000fb6:	4b19      	ldr	r3, [pc, #100]	; (800101c <MX_TIM2_Init+0x98>)
 8000fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fbc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fbe:	4b17      	ldr	r3, [pc, #92]	; (800101c <MX_TIM2_Init+0x98>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fc4:	4b15      	ldr	r3, [pc, #84]	; (800101c <MX_TIM2_Init+0x98>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fca:	4814      	ldr	r0, [pc, #80]	; (800101c <MX_TIM2_Init+0x98>)
 8000fcc:	f002 f8bc 	bl	8003148 <HAL_TIM_Base_Init>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000fd6:	f000 f883 	bl	80010e0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000fe2:	f107 030c 	add.w	r3, r7, #12
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	480c      	ldr	r0, [pc, #48]	; (800101c <MX_TIM2_Init+0x98>)
 8000fea:	f002 fa04 	bl	80033f6 <HAL_TIM_SlaveConfigSynchro>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000ff4:	f000 f874 	bl	80010e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	4619      	mov	r1, r3
 8001004:	4805      	ldr	r0, [pc, #20]	; (800101c <MX_TIM2_Init+0x98>)
 8001006:	f002 fc1b 	bl	8003840 <HAL_TIMEx_MasterConfigSynchronization>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001010:	f000 f866 	bl	80010e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001014:	bf00      	nop
 8001016:	3720      	adds	r7, #32
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	200000c0 	.word	0x200000c0

08001020 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001024:	4b11      	ldr	r3, [pc, #68]	; (800106c <MX_USART2_UART_Init+0x4c>)
 8001026:	4a12      	ldr	r2, [pc, #72]	; (8001070 <MX_USART2_UART_Init+0x50>)
 8001028:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800102a:	4b10      	ldr	r3, [pc, #64]	; (800106c <MX_USART2_UART_Init+0x4c>)
 800102c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001030:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001032:	4b0e      	ldr	r3, [pc, #56]	; (800106c <MX_USART2_UART_Init+0x4c>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001038:	4b0c      	ldr	r3, [pc, #48]	; (800106c <MX_USART2_UART_Init+0x4c>)
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800103e:	4b0b      	ldr	r3, [pc, #44]	; (800106c <MX_USART2_UART_Init+0x4c>)
 8001040:	2200      	movs	r2, #0
 8001042:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001044:	4b09      	ldr	r3, [pc, #36]	; (800106c <MX_USART2_UART_Init+0x4c>)
 8001046:	220c      	movs	r2, #12
 8001048:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800104a:	4b08      	ldr	r3, [pc, #32]	; (800106c <MX_USART2_UART_Init+0x4c>)
 800104c:	2200      	movs	r2, #0
 800104e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001050:	4b06      	ldr	r3, [pc, #24]	; (800106c <MX_USART2_UART_Init+0x4c>)
 8001052:	2200      	movs	r2, #0
 8001054:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001056:	4805      	ldr	r0, [pc, #20]	; (800106c <MX_USART2_UART_Init+0x4c>)
 8001058:	f002 fc82 	bl	8003960 <HAL_UART_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001062:	f000 f83d 	bl	80010e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	20000108 	.word	0x20000108
 8001070:	40004400 	.word	0x40004400

08001074 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	4b17      	ldr	r3, [pc, #92]	; (80010dc <MX_GPIO_Init+0x68>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	4a16      	ldr	r2, [pc, #88]	; (80010dc <MX_GPIO_Init+0x68>)
 8001084:	f043 0304 	orr.w	r3, r3, #4
 8001088:	6313      	str	r3, [r2, #48]	; 0x30
 800108a:	4b14      	ldr	r3, [pc, #80]	; (80010dc <MX_GPIO_Init+0x68>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	f003 0304 	and.w	r3, r3, #4
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	60bb      	str	r3, [r7, #8]
 800109a:	4b10      	ldr	r3, [pc, #64]	; (80010dc <MX_GPIO_Init+0x68>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	4a0f      	ldr	r2, [pc, #60]	; (80010dc <MX_GPIO_Init+0x68>)
 80010a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010a4:	6313      	str	r3, [r2, #48]	; 0x30
 80010a6:	4b0d      	ldr	r3, [pc, #52]	; (80010dc <MX_GPIO_Init+0x68>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010ae:	60bb      	str	r3, [r7, #8]
 80010b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	607b      	str	r3, [r7, #4]
 80010b6:	4b09      	ldr	r3, [pc, #36]	; (80010dc <MX_GPIO_Init+0x68>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	4a08      	ldr	r2, [pc, #32]	; (80010dc <MX_GPIO_Init+0x68>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	6313      	str	r3, [r2, #48]	; 0x30
 80010c2:	4b06      	ldr	r3, [pc, #24]	; (80010dc <MX_GPIO_Init+0x68>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	607b      	str	r3, [r7, #4]
 80010cc:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010ce:	bf00      	nop
 80010d0:	3714      	adds	r7, #20
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	40023800 	.word	0x40023800

080010e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010e4:	b672      	cpsid	i
}
 80010e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010e8:	e7fe      	b.n	80010e8 <Error_Handler+0x8>
	...

080010ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	607b      	str	r3, [r7, #4]
 80010f6:	4b10      	ldr	r3, [pc, #64]	; (8001138 <HAL_MspInit+0x4c>)
 80010f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010fa:	4a0f      	ldr	r2, [pc, #60]	; (8001138 <HAL_MspInit+0x4c>)
 80010fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001100:	6453      	str	r3, [r2, #68]	; 0x44
 8001102:	4b0d      	ldr	r3, [pc, #52]	; (8001138 <HAL_MspInit+0x4c>)
 8001104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001106:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800110a:	607b      	str	r3, [r7, #4]
 800110c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	603b      	str	r3, [r7, #0]
 8001112:	4b09      	ldr	r3, [pc, #36]	; (8001138 <HAL_MspInit+0x4c>)
 8001114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001116:	4a08      	ldr	r2, [pc, #32]	; (8001138 <HAL_MspInit+0x4c>)
 8001118:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800111c:	6413      	str	r3, [r2, #64]	; 0x40
 800111e:	4b06      	ldr	r3, [pc, #24]	; (8001138 <HAL_MspInit+0x4c>)
 8001120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001126:	603b      	str	r3, [r7, #0]
 8001128:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800112a:	bf00      	nop
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	40023800 	.word	0x40023800

0800113c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b08a      	sub	sp, #40	; 0x28
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a29      	ldr	r2, [pc, #164]	; (8001200 <HAL_CAN_MspInit+0xc4>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d14c      	bne.n	80011f8 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	613b      	str	r3, [r7, #16]
 8001162:	4b28      	ldr	r3, [pc, #160]	; (8001204 <HAL_CAN_MspInit+0xc8>)
 8001164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001166:	4a27      	ldr	r2, [pc, #156]	; (8001204 <HAL_CAN_MspInit+0xc8>)
 8001168:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800116c:	6413      	str	r3, [r2, #64]	; 0x40
 800116e:	4b25      	ldr	r3, [pc, #148]	; (8001204 <HAL_CAN_MspInit+0xc8>)
 8001170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001176:	613b      	str	r3, [r7, #16]
 8001178:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	4b21      	ldr	r3, [pc, #132]	; (8001204 <HAL_CAN_MspInit+0xc8>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	4a20      	ldr	r2, [pc, #128]	; (8001204 <HAL_CAN_MspInit+0xc8>)
 8001184:	f043 0301 	orr.w	r3, r3, #1
 8001188:	6313      	str	r3, [r2, #48]	; 0x30
 800118a:	4b1e      	ldr	r3, [pc, #120]	; (8001204 <HAL_CAN_MspInit+0xc8>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001196:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800119a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119c:	2302      	movs	r3, #2
 800119e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a4:	2303      	movs	r3, #3
 80011a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80011a8:	2309      	movs	r3, #9
 80011aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	4619      	mov	r1, r3
 80011b2:	4815      	ldr	r0, [pc, #84]	; (8001208 <HAL_CAN_MspInit+0xcc>)
 80011b4:	f001 f994 	bl	80024e0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 80011b8:	2200      	movs	r2, #0
 80011ba:	2100      	movs	r1, #0
 80011bc:	2013      	movs	r0, #19
 80011be:	f001 f958 	bl	8002472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80011c2:	2013      	movs	r0, #19
 80011c4:	f001 f971 	bl	80024aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2100      	movs	r1, #0
 80011cc:	2014      	movs	r0, #20
 80011ce:	f001 f950 	bl	8002472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80011d2:	2014      	movs	r0, #20
 80011d4:	f001 f969 	bl	80024aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80011d8:	2200      	movs	r2, #0
 80011da:	2100      	movs	r1, #0
 80011dc:	2015      	movs	r0, #21
 80011de:	f001 f948 	bl	8002472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80011e2:	2015      	movs	r0, #21
 80011e4:	f001 f961 	bl	80024aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2100      	movs	r1, #0
 80011ec:	2016      	movs	r0, #22
 80011ee:	f001 f940 	bl	8002472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80011f2:	2016      	movs	r0, #22
 80011f4:	f001 f959 	bl	80024aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80011f8:	bf00      	nop
 80011fa:	3728      	adds	r7, #40	; 0x28
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40006400 	.word	0x40006400
 8001204:	40023800 	.word	0x40023800
 8001208:	40020000 	.word	0x40020000

0800120c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800121c:	d115      	bne.n	800124a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	60fb      	str	r3, [r7, #12]
 8001222:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <HAL_TIM_Base_MspInit+0x48>)
 8001224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001226:	4a0b      	ldr	r2, [pc, #44]	; (8001254 <HAL_TIM_Base_MspInit+0x48>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	6413      	str	r3, [r2, #64]	; 0x40
 800122e:	4b09      	ldr	r3, [pc, #36]	; (8001254 <HAL_TIM_Base_MspInit+0x48>)
 8001230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800123a:	2200      	movs	r2, #0
 800123c:	2100      	movs	r1, #0
 800123e:	201c      	movs	r0, #28
 8001240:	f001 f917 	bl	8002472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001244:	201c      	movs	r0, #28
 8001246:	f001 f930 	bl	80024aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800124a:	bf00      	nop
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40023800 	.word	0x40023800

08001258 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b08a      	sub	sp, #40	; 0x28
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001260:	f107 0314 	add.w	r3, r7, #20
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]
 800126e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a19      	ldr	r2, [pc, #100]	; (80012dc <HAL_UART_MspInit+0x84>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d12b      	bne.n	80012d2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800127a:	2300      	movs	r3, #0
 800127c:	613b      	str	r3, [r7, #16]
 800127e:	4b18      	ldr	r3, [pc, #96]	; (80012e0 <HAL_UART_MspInit+0x88>)
 8001280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001282:	4a17      	ldr	r2, [pc, #92]	; (80012e0 <HAL_UART_MspInit+0x88>)
 8001284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001288:	6413      	str	r3, [r2, #64]	; 0x40
 800128a:	4b15      	ldr	r3, [pc, #84]	; (80012e0 <HAL_UART_MspInit+0x88>)
 800128c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001292:	613b      	str	r3, [r7, #16]
 8001294:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
 800129a:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <HAL_UART_MspInit+0x88>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129e:	4a10      	ldr	r2, [pc, #64]	; (80012e0 <HAL_UART_MspInit+0x88>)
 80012a0:	f043 0301 	orr.w	r3, r3, #1
 80012a4:	6313      	str	r3, [r2, #48]	; 0x30
 80012a6:	4b0e      	ldr	r3, [pc, #56]	; (80012e0 <HAL_UART_MspInit+0x88>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012aa:	f003 0301 	and.w	r3, r3, #1
 80012ae:	60fb      	str	r3, [r7, #12]
 80012b0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012b2:	230c      	movs	r3, #12
 80012b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b6:	2302      	movs	r3, #2
 80012b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012be:	2303      	movs	r3, #3
 80012c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012c2:	2307      	movs	r3, #7
 80012c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c6:	f107 0314 	add.w	r3, r7, #20
 80012ca:	4619      	mov	r1, r3
 80012cc:	4805      	ldr	r0, [pc, #20]	; (80012e4 <HAL_UART_MspInit+0x8c>)
 80012ce:	f001 f907 	bl	80024e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012d2:	bf00      	nop
 80012d4:	3728      	adds	r7, #40	; 0x28
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40004400 	.word	0x40004400
 80012e0:	40023800 	.word	0x40023800
 80012e4:	40020000 	.word	0x40020000

080012e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012ec:	e7fe      	b.n	80012ec <NMI_Handler+0x4>

080012ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ee:	b480      	push	{r7}
 80012f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012f2:	e7fe      	b.n	80012f2 <HardFault_Handler+0x4>

080012f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012f8:	e7fe      	b.n	80012f8 <MemManage_Handler+0x4>

080012fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012fa:	b480      	push	{r7}
 80012fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012fe:	e7fe      	b.n	80012fe <BusFault_Handler+0x4>

08001300 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001304:	e7fe      	b.n	8001304 <UsageFault_Handler+0x4>

08001306 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr

08001322 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001322:	b480      	push	{r7}
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001326:	bf00      	nop
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001334:	f000 f8f8 	bl	8001528 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}

0800133c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001340:	4802      	ldr	r0, [pc, #8]	; (800134c <CAN1_TX_IRQHandler+0x10>)
 8001342:	f000 fd8c 	bl	8001e5e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000098 	.word	0x20000098

08001350 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001354:	4802      	ldr	r0, [pc, #8]	; (8001360 <CAN1_RX0_IRQHandler+0x10>)
 8001356:	f000 fd82 	bl	8001e5e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	20000098 	.word	0x20000098

08001364 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001368:	4802      	ldr	r0, [pc, #8]	; (8001374 <CAN1_RX1_IRQHandler+0x10>)
 800136a:	f000 fd78 	bl	8001e5e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20000098 	.word	0x20000098

08001378 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800137c:	4802      	ldr	r0, [pc, #8]	; (8001388 <CAN1_SCE_IRQHandler+0x10>)
 800137e:	f000 fd6e 	bl	8001e5e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000098 	.word	0x20000098

0800138c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001390:	4802      	ldr	r0, [pc, #8]	; (800139c <TIM2_IRQHandler+0x10>)
 8001392:	f001 ff28 	bl	80031e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	200000c0 	.word	0x200000c0

080013a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b086      	sub	sp, #24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013a8:	4a14      	ldr	r2, [pc, #80]	; (80013fc <_sbrk+0x5c>)
 80013aa:	4b15      	ldr	r3, [pc, #84]	; (8001400 <_sbrk+0x60>)
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013b4:	4b13      	ldr	r3, [pc, #76]	; (8001404 <_sbrk+0x64>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d102      	bne.n	80013c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013bc:	4b11      	ldr	r3, [pc, #68]	; (8001404 <_sbrk+0x64>)
 80013be:	4a12      	ldr	r2, [pc, #72]	; (8001408 <_sbrk+0x68>)
 80013c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013c2:	4b10      	ldr	r3, [pc, #64]	; (8001404 <_sbrk+0x64>)
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4413      	add	r3, r2
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d207      	bcs.n	80013e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013d0:	f002 fe88 	bl	80040e4 <__errno>
 80013d4:	4603      	mov	r3, r0
 80013d6:	220c      	movs	r2, #12
 80013d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013da:	f04f 33ff 	mov.w	r3, #4294967295
 80013de:	e009      	b.n	80013f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013e0:	4b08      	ldr	r3, [pc, #32]	; (8001404 <_sbrk+0x64>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013e6:	4b07      	ldr	r3, [pc, #28]	; (8001404 <_sbrk+0x64>)
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4413      	add	r3, r2
 80013ee:	4a05      	ldr	r2, [pc, #20]	; (8001404 <_sbrk+0x64>)
 80013f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013f2:	68fb      	ldr	r3, [r7, #12]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3718      	adds	r7, #24
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20020000 	.word	0x20020000
 8001400:	00000400 	.word	0x00000400
 8001404:	2000014c 	.word	0x2000014c
 8001408:	20000168 	.word	0x20000168

0800140c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001410:	4b06      	ldr	r3, [pc, #24]	; (800142c <SystemInit+0x20>)
 8001412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001416:	4a05      	ldr	r2, [pc, #20]	; (800142c <SystemInit+0x20>)
 8001418:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800141c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001420:	bf00      	nop
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	e000ed00 	.word	0xe000ed00

08001430 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001430:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001468 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001434:	480d      	ldr	r0, [pc, #52]	; (800146c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001436:	490e      	ldr	r1, [pc, #56]	; (8001470 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001438:	4a0e      	ldr	r2, [pc, #56]	; (8001474 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800143a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800143c:	e002      	b.n	8001444 <LoopCopyDataInit>

0800143e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800143e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001442:	3304      	adds	r3, #4

08001444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001448:	d3f9      	bcc.n	800143e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800144a:	4a0b      	ldr	r2, [pc, #44]	; (8001478 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800144c:	4c0b      	ldr	r4, [pc, #44]	; (800147c <LoopFillZerobss+0x26>)
  movs r3, #0
 800144e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001450:	e001      	b.n	8001456 <LoopFillZerobss>

08001452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001454:	3204      	adds	r2, #4

08001456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001458:	d3fb      	bcc.n	8001452 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800145a:	f7ff ffd7 	bl	800140c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800145e:	f002 fe47 	bl	80040f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001462:	f7ff fcd6 	bl	8000e12 <main>
  bx  lr    
 8001466:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001468:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800146c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001470:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001474:	08005298 	.word	0x08005298
  ldr r2, =_sbss
 8001478:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800147c:	20000164 	.word	0x20000164

08001480 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001480:	e7fe      	b.n	8001480 <ADC_IRQHandler>
	...

08001484 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001488:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <HAL_Init+0x40>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a0d      	ldr	r2, [pc, #52]	; (80014c4 <HAL_Init+0x40>)
 800148e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001492:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001494:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <HAL_Init+0x40>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a0a      	ldr	r2, [pc, #40]	; (80014c4 <HAL_Init+0x40>)
 800149a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800149e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014a0:	4b08      	ldr	r3, [pc, #32]	; (80014c4 <HAL_Init+0x40>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a07      	ldr	r2, [pc, #28]	; (80014c4 <HAL_Init+0x40>)
 80014a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014ac:	2003      	movs	r0, #3
 80014ae:	f000 ffd5 	bl	800245c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014b2:	200f      	movs	r0, #15
 80014b4:	f000 f808 	bl	80014c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014b8:	f7ff fe18 	bl	80010ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40023c00 	.word	0x40023c00

080014c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014d0:	4b12      	ldr	r3, [pc, #72]	; (800151c <HAL_InitTick+0x54>)
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	4b12      	ldr	r3, [pc, #72]	; (8001520 <HAL_InitTick+0x58>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	4619      	mov	r1, r3
 80014da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014de:	fbb3 f3f1 	udiv	r3, r3, r1
 80014e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 ffed 	bl	80024c6 <HAL_SYSTICK_Config>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e00e      	b.n	8001514 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2b0f      	cmp	r3, #15
 80014fa:	d80a      	bhi.n	8001512 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014fc:	2200      	movs	r2, #0
 80014fe:	6879      	ldr	r1, [r7, #4]
 8001500:	f04f 30ff 	mov.w	r0, #4294967295
 8001504:	f000 ffb5 	bl	8002472 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001508:	4a06      	ldr	r2, [pc, #24]	; (8001524 <HAL_InitTick+0x5c>)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800150e:	2300      	movs	r3, #0
 8001510:	e000      	b.n	8001514 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
}
 8001514:	4618      	mov	r0, r3
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20000000 	.word	0x20000000
 8001520:	20000008 	.word	0x20000008
 8001524:	20000004 	.word	0x20000004

08001528 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800152c:	4b06      	ldr	r3, [pc, #24]	; (8001548 <HAL_IncTick+0x20>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	461a      	mov	r2, r3
 8001532:	4b06      	ldr	r3, [pc, #24]	; (800154c <HAL_IncTick+0x24>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4413      	add	r3, r2
 8001538:	4a04      	ldr	r2, [pc, #16]	; (800154c <HAL_IncTick+0x24>)
 800153a:	6013      	str	r3, [r2, #0]
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	20000008 	.word	0x20000008
 800154c:	20000150 	.word	0x20000150

08001550 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  return uwTick;
 8001554:	4b03      	ldr	r3, [pc, #12]	; (8001564 <HAL_GetTick+0x14>)
 8001556:	681b      	ldr	r3, [r3, #0]
}
 8001558:	4618      	mov	r0, r3
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	20000150 	.word	0x20000150

08001568 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001570:	f7ff ffee 	bl	8001550 <HAL_GetTick>
 8001574:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001580:	d005      	beq.n	800158e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001582:	4b0a      	ldr	r3, [pc, #40]	; (80015ac <HAL_Delay+0x44>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	461a      	mov	r2, r3
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	4413      	add	r3, r2
 800158c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800158e:	bf00      	nop
 8001590:	f7ff ffde 	bl	8001550 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	429a      	cmp	r2, r3
 800159e:	d8f7      	bhi.n	8001590 <HAL_Delay+0x28>
  {
  }
}
 80015a0:	bf00      	nop
 80015a2:	bf00      	nop
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20000008 	.word	0x20000008

080015b0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d101      	bne.n	80015c2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e0ed      	b.n	800179e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d102      	bne.n	80015d4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f7ff fdb4 	bl	800113c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f042 0201 	orr.w	r2, r2, #1
 80015e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015e4:	f7ff ffb4 	bl	8001550 <HAL_GetTick>
 80015e8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80015ea:	e012      	b.n	8001612 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015ec:	f7ff ffb0 	bl	8001550 <HAL_GetTick>
 80015f0:	4602      	mov	r2, r0
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	2b0a      	cmp	r3, #10
 80015f8:	d90b      	bls.n	8001612 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015fe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2205      	movs	r2, #5
 800160a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e0c5      	b.n	800179e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f003 0301 	and.w	r3, r3, #1
 800161c:	2b00      	cmp	r3, #0
 800161e:	d0e5      	beq.n	80015ec <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f022 0202 	bic.w	r2, r2, #2
 800162e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001630:	f7ff ff8e 	bl	8001550 <HAL_GetTick>
 8001634:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001636:	e012      	b.n	800165e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001638:	f7ff ff8a 	bl	8001550 <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	2b0a      	cmp	r3, #10
 8001644:	d90b      	bls.n	800165e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2205      	movs	r2, #5
 8001656:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e09f      	b.n	800179e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f003 0302 	and.w	r3, r3, #2
 8001668:	2b00      	cmp	r3, #0
 800166a:	d1e5      	bne.n	8001638 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	7e1b      	ldrb	r3, [r3, #24]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d108      	bne.n	8001686 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	e007      	b.n	8001696 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001694:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	7e5b      	ldrb	r3, [r3, #25]
 800169a:	2b01      	cmp	r3, #1
 800169c:	d108      	bne.n	80016b0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	e007      	b.n	80016c0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80016be:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	7e9b      	ldrb	r3, [r3, #26]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d108      	bne.n	80016da <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f042 0220 	orr.w	r2, r2, #32
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	e007      	b.n	80016ea <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f022 0220 	bic.w	r2, r2, #32
 80016e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	7edb      	ldrb	r3, [r3, #27]
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d108      	bne.n	8001704 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f022 0210 	bic.w	r2, r2, #16
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	e007      	b.n	8001714 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f042 0210 	orr.w	r2, r2, #16
 8001712:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	7f1b      	ldrb	r3, [r3, #28]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d108      	bne.n	800172e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f042 0208 	orr.w	r2, r2, #8
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	e007      	b.n	800173e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f022 0208 	bic.w	r2, r2, #8
 800173c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	7f5b      	ldrb	r3, [r3, #29]
 8001742:	2b01      	cmp	r3, #1
 8001744:	d108      	bne.n	8001758 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f042 0204 	orr.w	r2, r2, #4
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	e007      	b.n	8001768 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f022 0204 	bic.w	r2, r2, #4
 8001766:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689a      	ldr	r2, [r3, #8]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	431a      	orrs	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	691b      	ldr	r3, [r3, #16]
 8001776:	431a      	orrs	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	695b      	ldr	r3, [r3, #20]
 800177c:	ea42 0103 	orr.w	r1, r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	1e5a      	subs	r2, r3, #1
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	430a      	orrs	r2, r1
 800178c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2200      	movs	r2, #0
 8001792:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2201      	movs	r2, #1
 8001798:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
	...

080017a8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b087      	sub	sp, #28
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017be:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80017c0:	7cfb      	ldrb	r3, [r7, #19]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d003      	beq.n	80017ce <HAL_CAN_ConfigFilter+0x26>
 80017c6:	7cfb      	ldrb	r3, [r7, #19]
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	f040 80be 	bne.w	800194a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80017ce:	4b65      	ldr	r3, [pc, #404]	; (8001964 <HAL_CAN_ConfigFilter+0x1bc>)
 80017d0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80017d8:	f043 0201 	orr.w	r2, r3, #1
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80017e8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fc:	021b      	lsls	r3, r3, #8
 80017fe:	431a      	orrs	r2, r3
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	695b      	ldr	r3, [r3, #20]
 800180a:	f003 031f 	and.w	r3, r3, #31
 800180e:	2201      	movs	r2, #1
 8001810:	fa02 f303 	lsl.w	r3, r2, r3
 8001814:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	43db      	mvns	r3, r3
 8001820:	401a      	ands	r2, r3
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	69db      	ldr	r3, [r3, #28]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d123      	bne.n	8001878 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	43db      	mvns	r3, r3
 800183a:	401a      	ands	r2, r3
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800184e:	683a      	ldr	r2, [r7, #0]
 8001850:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001852:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	3248      	adds	r2, #72	; 0x48
 8001858:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800186c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800186e:	6979      	ldr	r1, [r7, #20]
 8001870:	3348      	adds	r3, #72	; 0x48
 8001872:	00db      	lsls	r3, r3, #3
 8001874:	440b      	add	r3, r1
 8001876:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	69db      	ldr	r3, [r3, #28]
 800187c:	2b01      	cmp	r3, #1
 800187e:	d122      	bne.n	80018c6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	431a      	orrs	r2, r3
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80018a0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	3248      	adds	r2, #72	; 0x48
 80018a6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80018ba:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018bc:	6979      	ldr	r1, [r7, #20]
 80018be:	3348      	adds	r3, #72	; 0x48
 80018c0:	00db      	lsls	r3, r3, #3
 80018c2:	440b      	add	r3, r1
 80018c4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	699b      	ldr	r3, [r3, #24]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d109      	bne.n	80018e2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	43db      	mvns	r3, r3
 80018d8:	401a      	ands	r2, r3
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80018e0:	e007      	b.n	80018f2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	431a      	orrs	r2, r3
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d109      	bne.n	800190e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	43db      	mvns	r3, r3
 8001904:	401a      	ands	r2, r3
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800190c:	e007      	b.n	800191e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	431a      	orrs	r2, r3
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	6a1b      	ldr	r3, [r3, #32]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d107      	bne.n	8001936 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	431a      	orrs	r2, r3
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800193c:	f023 0201 	bic.w	r2, r3, #1
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001946:	2300      	movs	r3, #0
 8001948:	e006      	b.n	8001958 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
  }
}
 8001958:	4618      	mov	r0, r3
 800195a:	371c      	adds	r7, #28
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	40006400 	.word	0x40006400

08001968 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b01      	cmp	r3, #1
 800197a:	d12e      	bne.n	80019da <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2202      	movs	r2, #2
 8001980:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f022 0201 	bic.w	r2, r2, #1
 8001992:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001994:	f7ff fddc 	bl	8001550 <HAL_GetTick>
 8001998:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800199a:	e012      	b.n	80019c2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800199c:	f7ff fdd8 	bl	8001550 <HAL_GetTick>
 80019a0:	4602      	mov	r2, r0
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	2b0a      	cmp	r3, #10
 80019a8:	d90b      	bls.n	80019c2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2205      	movs	r2, #5
 80019ba:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e012      	b.n	80019e8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f003 0301 	and.w	r3, r3, #1
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d1e5      	bne.n	800199c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80019d6:	2300      	movs	r3, #0
 80019d8:	e006      	b.n	80019e8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019de:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
  }
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b089      	sub	sp, #36	; 0x24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
 80019fc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a04:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a0e:	7ffb      	ldrb	r3, [r7, #31]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d003      	beq.n	8001a1c <HAL_CAN_AddTxMessage+0x2c>
 8001a14:	7ffb      	ldrb	r3, [r7, #31]
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	f040 80b8 	bne.w	8001b8c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d10a      	bne.n	8001a3c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d105      	bne.n	8001a3c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	f000 80a0 	beq.w	8001b7c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001a3c:	69bb      	ldr	r3, [r7, #24]
 8001a3e:	0e1b      	lsrs	r3, r3, #24
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d907      	bls.n	8001a5c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a50:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e09e      	b.n	8001b9a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	409a      	lsls	r2, r3
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d10d      	bne.n	8001a8a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a78:	68f9      	ldr	r1, [r7, #12]
 8001a7a:	6809      	ldr	r1, [r1, #0]
 8001a7c:	431a      	orrs	r2, r3
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	3318      	adds	r3, #24
 8001a82:	011b      	lsls	r3, r3, #4
 8001a84:	440b      	add	r3, r1
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	e00f      	b.n	8001aaa <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a94:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a9a:	68f9      	ldr	r1, [r7, #12]
 8001a9c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001a9e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	3318      	adds	r3, #24
 8001aa4:	011b      	lsls	r3, r3, #4
 8001aa6:	440b      	add	r3, r1
 8001aa8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	6819      	ldr	r1, [r3, #0]
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	691a      	ldr	r2, [r3, #16]
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	3318      	adds	r3, #24
 8001ab6:	011b      	lsls	r3, r3, #4
 8001ab8:	440b      	add	r3, r1
 8001aba:	3304      	adds	r3, #4
 8001abc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	7d1b      	ldrb	r3, [r3, #20]
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d111      	bne.n	8001aea <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	3318      	adds	r3, #24
 8001ace:	011b      	lsls	r3, r3, #4
 8001ad0:	4413      	add	r3, r2
 8001ad2:	3304      	adds	r3, #4
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	6811      	ldr	r1, [r2, #0]
 8001ada:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	3318      	adds	r3, #24
 8001ae2:	011b      	lsls	r3, r3, #4
 8001ae4:	440b      	add	r3, r1
 8001ae6:	3304      	adds	r3, #4
 8001ae8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	3307      	adds	r3, #7
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	061a      	lsls	r2, r3, #24
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	3306      	adds	r3, #6
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	041b      	lsls	r3, r3, #16
 8001afa:	431a      	orrs	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3305      	adds	r3, #5
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	021b      	lsls	r3, r3, #8
 8001b04:	4313      	orrs	r3, r2
 8001b06:	687a      	ldr	r2, [r7, #4]
 8001b08:	3204      	adds	r2, #4
 8001b0a:	7812      	ldrb	r2, [r2, #0]
 8001b0c:	4610      	mov	r0, r2
 8001b0e:	68fa      	ldr	r2, [r7, #12]
 8001b10:	6811      	ldr	r1, [r2, #0]
 8001b12:	ea43 0200 	orr.w	r2, r3, r0
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	011b      	lsls	r3, r3, #4
 8001b1a:	440b      	add	r3, r1
 8001b1c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001b20:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	3303      	adds	r3, #3
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	061a      	lsls	r2, r3, #24
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	3302      	adds	r3, #2
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	041b      	lsls	r3, r3, #16
 8001b32:	431a      	orrs	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	3301      	adds	r3, #1
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	021b      	lsls	r3, r3, #8
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	7812      	ldrb	r2, [r2, #0]
 8001b42:	4610      	mov	r0, r2
 8001b44:	68fa      	ldr	r2, [r7, #12]
 8001b46:	6811      	ldr	r1, [r2, #0]
 8001b48:	ea43 0200 	orr.w	r2, r3, r0
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	011b      	lsls	r3, r3, #4
 8001b50:	440b      	add	r3, r1
 8001b52:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001b56:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	3318      	adds	r3, #24
 8001b60:	011b      	lsls	r3, r3, #4
 8001b62:	4413      	add	r3, r2
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	68fa      	ldr	r2, [r7, #12]
 8001b68:	6811      	ldr	r1, [r2, #0]
 8001b6a:	f043 0201 	orr.w	r2, r3, #1
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	3318      	adds	r3, #24
 8001b72:	011b      	lsls	r3, r3, #4
 8001b74:	440b      	add	r3, r1
 8001b76:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	e00e      	b.n	8001b9a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b80:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e006      	b.n	8001b9a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b90:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
  }
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3724      	adds	r7, #36	; 0x24
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b085      	sub	sp, #20
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
 8001bae:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bba:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8001bbc:	7afb      	ldrb	r3, [r7, #11]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d002      	beq.n	8001bc8 <HAL_CAN_IsTxMessagePending+0x22>
 8001bc2:	7afb      	ldrb	r3, [r7, #11]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d10b      	bne.n	8001be0 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	689a      	ldr	r2, [r3, #8]
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	069b      	lsls	r3, r3, #26
 8001bd2:	401a      	ands	r2, r3
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	069b      	lsls	r3, r3, #26
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d001      	beq.n	8001be0 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8001be0:	68fb      	ldr	r3, [r7, #12]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3714      	adds	r7, #20
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001bee:	b480      	push	{r7}
 8001bf0:	b087      	sub	sp, #28
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	60f8      	str	r0, [r7, #12]
 8001bf6:	60b9      	str	r1, [r7, #8]
 8001bf8:	607a      	str	r2, [r7, #4]
 8001bfa:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c02:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c04:	7dfb      	ldrb	r3, [r7, #23]
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d003      	beq.n	8001c12 <HAL_CAN_GetRxMessage+0x24>
 8001c0a:	7dfb      	ldrb	r3, [r7, #23]
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	f040 80f3 	bne.w	8001df8 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d10e      	bne.n	8001c36 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	f003 0303 	and.w	r3, r3, #3
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d116      	bne.n	8001c54 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e0e7      	b.n	8001e06 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	f003 0303 	and.w	r3, r3, #3
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d107      	bne.n	8001c54 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c48:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e0d8      	b.n	8001e06 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	331b      	adds	r3, #27
 8001c5c:	011b      	lsls	r3, r3, #4
 8001c5e:	4413      	add	r3, r2
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0204 	and.w	r2, r3, #4
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d10c      	bne.n	8001c8c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	331b      	adds	r3, #27
 8001c7a:	011b      	lsls	r3, r3, #4
 8001c7c:	4413      	add	r3, r2
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	0d5b      	lsrs	r3, r3, #21
 8001c82:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	e00b      	b.n	8001ca4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	331b      	adds	r3, #27
 8001c94:	011b      	lsls	r3, r3, #4
 8001c96:	4413      	add	r3, r2
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	08db      	lsrs	r3, r3, #3
 8001c9c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	331b      	adds	r3, #27
 8001cac:	011b      	lsls	r3, r3, #4
 8001cae:	4413      	add	r3, r2
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0202 	and.w	r2, r3, #2
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	331b      	adds	r3, #27
 8001cc2:	011b      	lsls	r3, r3, #4
 8001cc4:	4413      	add	r3, r2
 8001cc6:	3304      	adds	r3, #4
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 020f 	and.w	r2, r3, #15
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	331b      	adds	r3, #27
 8001cda:	011b      	lsls	r3, r3, #4
 8001cdc:	4413      	add	r3, r2
 8001cde:	3304      	adds	r3, #4
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	0a1b      	lsrs	r3, r3, #8
 8001ce4:	b2da      	uxtb	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	331b      	adds	r3, #27
 8001cf2:	011b      	lsls	r3, r3, #4
 8001cf4:	4413      	add	r3, r2
 8001cf6:	3304      	adds	r3, #4
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	0c1b      	lsrs	r3, r3, #16
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	011b      	lsls	r3, r3, #4
 8001d0a:	4413      	add	r3, r2
 8001d0c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	b2da      	uxtb	r2, r3
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	011b      	lsls	r3, r3, #4
 8001d20:	4413      	add	r3, r2
 8001d22:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	0a1a      	lsrs	r2, r3, #8
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	011b      	lsls	r3, r3, #4
 8001d3a:	4413      	add	r3, r2
 8001d3c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	0c1a      	lsrs	r2, r3, #16
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	3302      	adds	r3, #2
 8001d48:	b2d2      	uxtb	r2, r2
 8001d4a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	011b      	lsls	r3, r3, #4
 8001d54:	4413      	add	r3, r2
 8001d56:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	0e1a      	lsrs	r2, r3, #24
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	3303      	adds	r3, #3
 8001d62:	b2d2      	uxtb	r2, r2
 8001d64:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	011b      	lsls	r3, r3, #4
 8001d6e:	4413      	add	r3, r2
 8001d70:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	3304      	adds	r3, #4
 8001d7a:	b2d2      	uxtb	r2, r2
 8001d7c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	011b      	lsls	r3, r3, #4
 8001d86:	4413      	add	r3, r2
 8001d88:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	0a1a      	lsrs	r2, r3, #8
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	3305      	adds	r3, #5
 8001d94:	b2d2      	uxtb	r2, r2
 8001d96:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	011b      	lsls	r3, r3, #4
 8001da0:	4413      	add	r3, r2
 8001da2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	0c1a      	lsrs	r2, r3, #16
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	3306      	adds	r3, #6
 8001dae:	b2d2      	uxtb	r2, r2
 8001db0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	011b      	lsls	r3, r3, #4
 8001dba:	4413      	add	r3, r2
 8001dbc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	0e1a      	lsrs	r2, r3, #24
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	3307      	adds	r3, #7
 8001dc8:	b2d2      	uxtb	r2, r2
 8001dca:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d108      	bne.n	8001de4 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	68da      	ldr	r2, [r3, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f042 0220 	orr.w	r2, r2, #32
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	e007      	b.n	8001df4 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	691a      	ldr	r2, [r3, #16]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f042 0220 	orr.w	r2, r2, #32
 8001df2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001df4:	2300      	movs	r3, #0
 8001df6:	e006      	b.n	8001e06 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dfc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
  }
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	371c      	adds	r7, #28
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b085      	sub	sp, #20
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
 8001e1a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e22:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d002      	beq.n	8001e30 <HAL_CAN_ActivateNotification+0x1e>
 8001e2a:	7bfb      	ldrb	r3, [r7, #15]
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d109      	bne.n	8001e44 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	6959      	ldr	r1, [r3, #20]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001e40:	2300      	movs	r3, #0
 8001e42:	e006      	b.n	8001e52 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e48:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
  }
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3714      	adds	r7, #20
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b08a      	sub	sp, #40	; 0x28
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001e66:	2300      	movs	r3, #0
 8001e68:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	695b      	ldr	r3, [r3, #20]
 8001e70:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	691b      	ldr	r3, [r3, #16]
 8001e90:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	699b      	ldr	r3, [r3, #24]
 8001e98:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001e9a:	6a3b      	ldr	r3, [r7, #32]
 8001e9c:	f003 0301 	and.w	r3, r3, #1
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d07c      	beq.n	8001f9e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d023      	beq.n	8001ef6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001eb6:	69bb      	ldr	r3, [r7, #24]
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d003      	beq.n	8001ec8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f000 f983 	bl	80021cc <HAL_CAN_TxMailbox0CompleteCallback>
 8001ec6:	e016      	b.n	8001ef6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	f003 0304 	and.w	r3, r3, #4
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d004      	beq.n	8001edc <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ed8:	627b      	str	r3, [r7, #36]	; 0x24
 8001eda:	e00c      	b.n	8001ef6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	f003 0308 	and.w	r3, r3, #8
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d004      	beq.n	8001ef0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001eec:	627b      	str	r3, [r7, #36]	; 0x24
 8001eee:	e002      	b.n	8001ef6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f000 f989 	bl	8002208 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d024      	beq.n	8001f4a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f08:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d003      	beq.n	8001f1c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f000 f963 	bl	80021e0 <HAL_CAN_TxMailbox1CompleteCallback>
 8001f1a:	e016      	b.n	8001f4a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d004      	beq.n	8001f30 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f28:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f2c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f2e:	e00c      	b.n	8001f4a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001f30:	69bb      	ldr	r3, [r7, #24]
 8001f32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d004      	beq.n	8001f44 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24
 8001f42:	e002      	b.n	8001f4a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f000 f969 	bl	800221c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d024      	beq.n	8001f9e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f5c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d003      	beq.n	8001f70 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f000 f943 	bl	80021f4 <HAL_CAN_TxMailbox2CompleteCallback>
 8001f6e:	e016      	b.n	8001f9e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d004      	beq.n	8001f84 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f80:	627b      	str	r3, [r7, #36]	; 0x24
 8001f82:	e00c      	b.n	8001f9e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d004      	beq.n	8001f98 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f94:	627b      	str	r3, [r7, #36]	; 0x24
 8001f96:	e002      	b.n	8001f9e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001f98:	6878      	ldr	r0, [r7, #4]
 8001f9a:	f000 f949 	bl	8002230 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001f9e:	6a3b      	ldr	r3, [r7, #32]
 8001fa0:	f003 0308 	and.w	r3, r3, #8
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d00c      	beq.n	8001fc2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	f003 0310 	and.w	r3, r3, #16
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d007      	beq.n	8001fc2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fb8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2210      	movs	r2, #16
 8001fc0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001fc2:	6a3b      	ldr	r3, [r7, #32]
 8001fc4:	f003 0304 	and.w	r3, r3, #4
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d00b      	beq.n	8001fe4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	f003 0308 	and.w	r3, r3, #8
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d006      	beq.n	8001fe4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2208      	movs	r2, #8
 8001fdc:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 f930 	bl	8002244 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001fe4:	6a3b      	ldr	r3, [r7, #32]
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d009      	beq.n	8002002 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	f003 0303 	and.w	r3, r3, #3
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d002      	beq.n	8002002 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f7fe fd1d 	bl	8000a3c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002002:	6a3b      	ldr	r3, [r7, #32]
 8002004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002008:	2b00      	cmp	r3, #0
 800200a:	d00c      	beq.n	8002026 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	f003 0310 	and.w	r3, r3, #16
 8002012:	2b00      	cmp	r3, #0
 8002014:	d007      	beq.n	8002026 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002018:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800201c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	2210      	movs	r2, #16
 8002024:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002026:	6a3b      	ldr	r3, [r7, #32]
 8002028:	f003 0320 	and.w	r3, r3, #32
 800202c:	2b00      	cmp	r3, #0
 800202e:	d00b      	beq.n	8002048 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	f003 0308 	and.w	r3, r3, #8
 8002036:	2b00      	cmp	r3, #0
 8002038:	d006      	beq.n	8002048 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	2208      	movs	r2, #8
 8002040:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f912 	bl	800226c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002048:	6a3b      	ldr	r3, [r7, #32]
 800204a:	f003 0310 	and.w	r3, r3, #16
 800204e:	2b00      	cmp	r3, #0
 8002050:	d009      	beq.n	8002066 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	f003 0303 	and.w	r3, r3, #3
 800205c:	2b00      	cmp	r3, #0
 800205e:	d002      	beq.n	8002066 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f000 f8f9 	bl	8002258 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002066:	6a3b      	ldr	r3, [r7, #32]
 8002068:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d00b      	beq.n	8002088 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	f003 0310 	and.w	r3, r3, #16
 8002076:	2b00      	cmp	r3, #0
 8002078:	d006      	beq.n	8002088 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2210      	movs	r2, #16
 8002080:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f000 f8fc 	bl	8002280 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002088:	6a3b      	ldr	r3, [r7, #32]
 800208a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d00b      	beq.n	80020aa <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	f003 0308 	and.w	r3, r3, #8
 8002098:	2b00      	cmp	r3, #0
 800209a:	d006      	beq.n	80020aa <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2208      	movs	r2, #8
 80020a2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 f8f5 	bl	8002294 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80020aa:	6a3b      	ldr	r3, [r7, #32]
 80020ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d07b      	beq.n	80021ac <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	f003 0304 	and.w	r3, r3, #4
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d072      	beq.n	80021a4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80020be:	6a3b      	ldr	r3, [r7, #32]
 80020c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d008      	beq.n	80020da <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80020d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d4:	f043 0301 	orr.w	r3, r3, #1
 80020d8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80020da:	6a3b      	ldr	r3, [r7, #32]
 80020dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d008      	beq.n	80020f6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d003      	beq.n	80020f6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80020ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f0:	f043 0302 	orr.w	r3, r3, #2
 80020f4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80020f6:	6a3b      	ldr	r3, [r7, #32]
 80020f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d008      	beq.n	8002112 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800210a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800210c:	f043 0304 	orr.w	r3, r3, #4
 8002110:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002112:	6a3b      	ldr	r3, [r7, #32]
 8002114:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002118:	2b00      	cmp	r3, #0
 800211a:	d043      	beq.n	80021a4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002122:	2b00      	cmp	r3, #0
 8002124:	d03e      	beq.n	80021a4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800212c:	2b60      	cmp	r3, #96	; 0x60
 800212e:	d02b      	beq.n	8002188 <HAL_CAN_IRQHandler+0x32a>
 8002130:	2b60      	cmp	r3, #96	; 0x60
 8002132:	d82e      	bhi.n	8002192 <HAL_CAN_IRQHandler+0x334>
 8002134:	2b50      	cmp	r3, #80	; 0x50
 8002136:	d022      	beq.n	800217e <HAL_CAN_IRQHandler+0x320>
 8002138:	2b50      	cmp	r3, #80	; 0x50
 800213a:	d82a      	bhi.n	8002192 <HAL_CAN_IRQHandler+0x334>
 800213c:	2b40      	cmp	r3, #64	; 0x40
 800213e:	d019      	beq.n	8002174 <HAL_CAN_IRQHandler+0x316>
 8002140:	2b40      	cmp	r3, #64	; 0x40
 8002142:	d826      	bhi.n	8002192 <HAL_CAN_IRQHandler+0x334>
 8002144:	2b30      	cmp	r3, #48	; 0x30
 8002146:	d010      	beq.n	800216a <HAL_CAN_IRQHandler+0x30c>
 8002148:	2b30      	cmp	r3, #48	; 0x30
 800214a:	d822      	bhi.n	8002192 <HAL_CAN_IRQHandler+0x334>
 800214c:	2b10      	cmp	r3, #16
 800214e:	d002      	beq.n	8002156 <HAL_CAN_IRQHandler+0x2f8>
 8002150:	2b20      	cmp	r3, #32
 8002152:	d005      	beq.n	8002160 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002154:	e01d      	b.n	8002192 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002158:	f043 0308 	orr.w	r3, r3, #8
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800215e:	e019      	b.n	8002194 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	f043 0310 	orr.w	r3, r3, #16
 8002166:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002168:	e014      	b.n	8002194 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800216a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216c:	f043 0320 	orr.w	r3, r3, #32
 8002170:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002172:	e00f      	b.n	8002194 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002176:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800217a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800217c:	e00a      	b.n	8002194 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800217e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002180:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002184:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002186:	e005      	b.n	8002194 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002190:	e000      	b.n	8002194 <HAL_CAN_IRQHandler+0x336>
            break;
 8002192:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	699a      	ldr	r2, [r3, #24]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80021a2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2204      	movs	r2, #4
 80021aa:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80021ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d008      	beq.n	80021c4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b8:	431a      	orrs	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 f872 	bl	80022a8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80021c4:	bf00      	nop
 80021c6:	3728      	adds	r7, #40	; 0x28
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80021d4:	bf00      	nop
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80021e8:	bf00      	nop
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80021fc:	bf00      	nop
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002224:	bf00      	nop
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002260:	bf00      	nop
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800229c:	bf00      	nop
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80022b0:	bf00      	nop
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022bc:	b480      	push	{r7}
 80022be:	b085      	sub	sp, #20
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f003 0307 	and.w	r3, r3, #7
 80022ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022cc:	4b0c      	ldr	r3, [pc, #48]	; (8002300 <__NVIC_SetPriorityGrouping+0x44>)
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022d2:	68ba      	ldr	r2, [r7, #8]
 80022d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022d8:	4013      	ands	r3, r2
 80022da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ee:	4a04      	ldr	r2, [pc, #16]	; (8002300 <__NVIC_SetPriorityGrouping+0x44>)
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	60d3      	str	r3, [r2, #12]
}
 80022f4:	bf00      	nop
 80022f6:	3714      	adds	r7, #20
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002308:	4b04      	ldr	r3, [pc, #16]	; (800231c <__NVIC_GetPriorityGrouping+0x18>)
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	0a1b      	lsrs	r3, r3, #8
 800230e:	f003 0307 	and.w	r3, r3, #7
}
 8002312:	4618      	mov	r0, r3
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	e000ed00 	.word	0xe000ed00

08002320 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	4603      	mov	r3, r0
 8002328:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800232a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232e:	2b00      	cmp	r3, #0
 8002330:	db0b      	blt.n	800234a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002332:	79fb      	ldrb	r3, [r7, #7]
 8002334:	f003 021f 	and.w	r2, r3, #31
 8002338:	4907      	ldr	r1, [pc, #28]	; (8002358 <__NVIC_EnableIRQ+0x38>)
 800233a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233e:	095b      	lsrs	r3, r3, #5
 8002340:	2001      	movs	r0, #1
 8002342:	fa00 f202 	lsl.w	r2, r0, r2
 8002346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800234a:	bf00      	nop
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	e000e100 	.word	0xe000e100

0800235c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	6039      	str	r1, [r7, #0]
 8002366:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236c:	2b00      	cmp	r3, #0
 800236e:	db0a      	blt.n	8002386 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	b2da      	uxtb	r2, r3
 8002374:	490c      	ldr	r1, [pc, #48]	; (80023a8 <__NVIC_SetPriority+0x4c>)
 8002376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237a:	0112      	lsls	r2, r2, #4
 800237c:	b2d2      	uxtb	r2, r2
 800237e:	440b      	add	r3, r1
 8002380:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002384:	e00a      	b.n	800239c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	b2da      	uxtb	r2, r3
 800238a:	4908      	ldr	r1, [pc, #32]	; (80023ac <__NVIC_SetPriority+0x50>)
 800238c:	79fb      	ldrb	r3, [r7, #7]
 800238e:	f003 030f 	and.w	r3, r3, #15
 8002392:	3b04      	subs	r3, #4
 8002394:	0112      	lsls	r2, r2, #4
 8002396:	b2d2      	uxtb	r2, r2
 8002398:	440b      	add	r3, r1
 800239a:	761a      	strb	r2, [r3, #24]
}
 800239c:	bf00      	nop
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	e000e100 	.word	0xe000e100
 80023ac:	e000ed00 	.word	0xe000ed00

080023b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b089      	sub	sp, #36	; 0x24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f003 0307 	and.w	r3, r3, #7
 80023c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	f1c3 0307 	rsb	r3, r3, #7
 80023ca:	2b04      	cmp	r3, #4
 80023cc:	bf28      	it	cs
 80023ce:	2304      	movcs	r3, #4
 80023d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	3304      	adds	r3, #4
 80023d6:	2b06      	cmp	r3, #6
 80023d8:	d902      	bls.n	80023e0 <NVIC_EncodePriority+0x30>
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	3b03      	subs	r3, #3
 80023de:	e000      	b.n	80023e2 <NVIC_EncodePriority+0x32>
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023e4:	f04f 32ff 	mov.w	r2, #4294967295
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	fa02 f303 	lsl.w	r3, r2, r3
 80023ee:	43da      	mvns	r2, r3
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	401a      	ands	r2, r3
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023f8:	f04f 31ff 	mov.w	r1, #4294967295
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002402:	43d9      	mvns	r1, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002408:	4313      	orrs	r3, r2
         );
}
 800240a:	4618      	mov	r0, r3
 800240c:	3724      	adds	r7, #36	; 0x24
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
	...

08002418 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	3b01      	subs	r3, #1
 8002424:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002428:	d301      	bcc.n	800242e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800242a:	2301      	movs	r3, #1
 800242c:	e00f      	b.n	800244e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800242e:	4a0a      	ldr	r2, [pc, #40]	; (8002458 <SysTick_Config+0x40>)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3b01      	subs	r3, #1
 8002434:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002436:	210f      	movs	r1, #15
 8002438:	f04f 30ff 	mov.w	r0, #4294967295
 800243c:	f7ff ff8e 	bl	800235c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002440:	4b05      	ldr	r3, [pc, #20]	; (8002458 <SysTick_Config+0x40>)
 8002442:	2200      	movs	r2, #0
 8002444:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002446:	4b04      	ldr	r3, [pc, #16]	; (8002458 <SysTick_Config+0x40>)
 8002448:	2207      	movs	r2, #7
 800244a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	e000e010 	.word	0xe000e010

0800245c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f7ff ff29 	bl	80022bc <__NVIC_SetPriorityGrouping>
}
 800246a:	bf00      	nop
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002472:	b580      	push	{r7, lr}
 8002474:	b086      	sub	sp, #24
 8002476:	af00      	add	r7, sp, #0
 8002478:	4603      	mov	r3, r0
 800247a:	60b9      	str	r1, [r7, #8]
 800247c:	607a      	str	r2, [r7, #4]
 800247e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002480:	2300      	movs	r3, #0
 8002482:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002484:	f7ff ff3e 	bl	8002304 <__NVIC_GetPriorityGrouping>
 8002488:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	68b9      	ldr	r1, [r7, #8]
 800248e:	6978      	ldr	r0, [r7, #20]
 8002490:	f7ff ff8e 	bl	80023b0 <NVIC_EncodePriority>
 8002494:	4602      	mov	r2, r0
 8002496:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800249a:	4611      	mov	r1, r2
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff ff5d 	bl	800235c <__NVIC_SetPriority>
}
 80024a2:	bf00      	nop
 80024a4:	3718      	adds	r7, #24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b082      	sub	sp, #8
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	4603      	mov	r3, r0
 80024b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff ff31 	bl	8002320 <__NVIC_EnableIRQ>
}
 80024be:	bf00      	nop
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f7ff ffa2 	bl	8002418 <SysTick_Config>
 80024d4:	4603      	mov	r3, r0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
	...

080024e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b089      	sub	sp, #36	; 0x24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024ea:	2300      	movs	r3, #0
 80024ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024ee:	2300      	movs	r3, #0
 80024f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024f2:	2300      	movs	r3, #0
 80024f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024f6:	2300      	movs	r3, #0
 80024f8:	61fb      	str	r3, [r7, #28]
 80024fa:	e16b      	b.n	80027d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024fc:	2201      	movs	r2, #1
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	fa02 f303 	lsl.w	r3, r2, r3
 8002504:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	697a      	ldr	r2, [r7, #20]
 800250c:	4013      	ands	r3, r2
 800250e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	429a      	cmp	r2, r3
 8002516:	f040 815a 	bne.w	80027ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f003 0303 	and.w	r3, r3, #3
 8002522:	2b01      	cmp	r3, #1
 8002524:	d005      	beq.n	8002532 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800252e:	2b02      	cmp	r3, #2
 8002530:	d130      	bne.n	8002594 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	2203      	movs	r2, #3
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43db      	mvns	r3, r3
 8002544:	69ba      	ldr	r2, [r7, #24]
 8002546:	4013      	ands	r3, r2
 8002548:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	68da      	ldr	r2, [r3, #12]
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	fa02 f303 	lsl.w	r3, r2, r3
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	4313      	orrs	r3, r2
 800255a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002568:	2201      	movs	r2, #1
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	43db      	mvns	r3, r3
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	4013      	ands	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	091b      	lsrs	r3, r3, #4
 800257e:	f003 0201 	and.w	r2, r3, #1
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	fa02 f303 	lsl.w	r3, r2, r3
 8002588:	69ba      	ldr	r2, [r7, #24]
 800258a:	4313      	orrs	r3, r2
 800258c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f003 0303 	and.w	r3, r3, #3
 800259c:	2b03      	cmp	r3, #3
 800259e:	d017      	beq.n	80025d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	2203      	movs	r2, #3
 80025ac:	fa02 f303 	lsl.w	r3, r2, r3
 80025b0:	43db      	mvns	r3, r3
 80025b2:	69ba      	ldr	r2, [r7, #24]
 80025b4:	4013      	ands	r3, r2
 80025b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	fa02 f303 	lsl.w	r3, r2, r3
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	69ba      	ldr	r2, [r7, #24]
 80025ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f003 0303 	and.w	r3, r3, #3
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d123      	bne.n	8002624 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	08da      	lsrs	r2, r3, #3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	3208      	adds	r2, #8
 80025e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	f003 0307 	and.w	r3, r3, #7
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	220f      	movs	r2, #15
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	43db      	mvns	r3, r3
 80025fa:	69ba      	ldr	r2, [r7, #24]
 80025fc:	4013      	ands	r3, r2
 80025fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	691a      	ldr	r2, [r3, #16]
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	fa02 f303 	lsl.w	r3, r2, r3
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	4313      	orrs	r3, r2
 8002614:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	08da      	lsrs	r2, r3, #3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	3208      	adds	r2, #8
 800261e:	69b9      	ldr	r1, [r7, #24]
 8002620:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	2203      	movs	r2, #3
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	43db      	mvns	r3, r3
 8002636:	69ba      	ldr	r2, [r7, #24]
 8002638:	4013      	ands	r3, r2
 800263a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f003 0203 	and.w	r2, r3, #3
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	4313      	orrs	r3, r2
 8002650:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002660:	2b00      	cmp	r3, #0
 8002662:	f000 80b4 	beq.w	80027ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	60fb      	str	r3, [r7, #12]
 800266a:	4b60      	ldr	r3, [pc, #384]	; (80027ec <HAL_GPIO_Init+0x30c>)
 800266c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266e:	4a5f      	ldr	r2, [pc, #380]	; (80027ec <HAL_GPIO_Init+0x30c>)
 8002670:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002674:	6453      	str	r3, [r2, #68]	; 0x44
 8002676:	4b5d      	ldr	r3, [pc, #372]	; (80027ec <HAL_GPIO_Init+0x30c>)
 8002678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002682:	4a5b      	ldr	r2, [pc, #364]	; (80027f0 <HAL_GPIO_Init+0x310>)
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	089b      	lsrs	r3, r3, #2
 8002688:	3302      	adds	r3, #2
 800268a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800268e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	f003 0303 	and.w	r3, r3, #3
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	220f      	movs	r2, #15
 800269a:	fa02 f303 	lsl.w	r3, r2, r3
 800269e:	43db      	mvns	r3, r3
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	4013      	ands	r3, r2
 80026a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4a52      	ldr	r2, [pc, #328]	; (80027f4 <HAL_GPIO_Init+0x314>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d02b      	beq.n	8002706 <HAL_GPIO_Init+0x226>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4a51      	ldr	r2, [pc, #324]	; (80027f8 <HAL_GPIO_Init+0x318>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d025      	beq.n	8002702 <HAL_GPIO_Init+0x222>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a50      	ldr	r2, [pc, #320]	; (80027fc <HAL_GPIO_Init+0x31c>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d01f      	beq.n	80026fe <HAL_GPIO_Init+0x21e>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a4f      	ldr	r2, [pc, #316]	; (8002800 <HAL_GPIO_Init+0x320>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d019      	beq.n	80026fa <HAL_GPIO_Init+0x21a>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4a4e      	ldr	r2, [pc, #312]	; (8002804 <HAL_GPIO_Init+0x324>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d013      	beq.n	80026f6 <HAL_GPIO_Init+0x216>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4a4d      	ldr	r2, [pc, #308]	; (8002808 <HAL_GPIO_Init+0x328>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d00d      	beq.n	80026f2 <HAL_GPIO_Init+0x212>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a4c      	ldr	r2, [pc, #304]	; (800280c <HAL_GPIO_Init+0x32c>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d007      	beq.n	80026ee <HAL_GPIO_Init+0x20e>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4a4b      	ldr	r2, [pc, #300]	; (8002810 <HAL_GPIO_Init+0x330>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d101      	bne.n	80026ea <HAL_GPIO_Init+0x20a>
 80026e6:	2307      	movs	r3, #7
 80026e8:	e00e      	b.n	8002708 <HAL_GPIO_Init+0x228>
 80026ea:	2308      	movs	r3, #8
 80026ec:	e00c      	b.n	8002708 <HAL_GPIO_Init+0x228>
 80026ee:	2306      	movs	r3, #6
 80026f0:	e00a      	b.n	8002708 <HAL_GPIO_Init+0x228>
 80026f2:	2305      	movs	r3, #5
 80026f4:	e008      	b.n	8002708 <HAL_GPIO_Init+0x228>
 80026f6:	2304      	movs	r3, #4
 80026f8:	e006      	b.n	8002708 <HAL_GPIO_Init+0x228>
 80026fa:	2303      	movs	r3, #3
 80026fc:	e004      	b.n	8002708 <HAL_GPIO_Init+0x228>
 80026fe:	2302      	movs	r3, #2
 8002700:	e002      	b.n	8002708 <HAL_GPIO_Init+0x228>
 8002702:	2301      	movs	r3, #1
 8002704:	e000      	b.n	8002708 <HAL_GPIO_Init+0x228>
 8002706:	2300      	movs	r3, #0
 8002708:	69fa      	ldr	r2, [r7, #28]
 800270a:	f002 0203 	and.w	r2, r2, #3
 800270e:	0092      	lsls	r2, r2, #2
 8002710:	4093      	lsls	r3, r2
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	4313      	orrs	r3, r2
 8002716:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002718:	4935      	ldr	r1, [pc, #212]	; (80027f0 <HAL_GPIO_Init+0x310>)
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	089b      	lsrs	r3, r3, #2
 800271e:	3302      	adds	r3, #2
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002726:	4b3b      	ldr	r3, [pc, #236]	; (8002814 <HAL_GPIO_Init+0x334>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	43db      	mvns	r3, r3
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	4013      	ands	r3, r2
 8002734:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d003      	beq.n	800274a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002742:	69ba      	ldr	r2, [r7, #24]
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	4313      	orrs	r3, r2
 8002748:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800274a:	4a32      	ldr	r2, [pc, #200]	; (8002814 <HAL_GPIO_Init+0x334>)
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002750:	4b30      	ldr	r3, [pc, #192]	; (8002814 <HAL_GPIO_Init+0x334>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	43db      	mvns	r3, r3
 800275a:	69ba      	ldr	r2, [r7, #24]
 800275c:	4013      	ands	r3, r2
 800275e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d003      	beq.n	8002774 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	4313      	orrs	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002774:	4a27      	ldr	r2, [pc, #156]	; (8002814 <HAL_GPIO_Init+0x334>)
 8002776:	69bb      	ldr	r3, [r7, #24]
 8002778:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800277a:	4b26      	ldr	r3, [pc, #152]	; (8002814 <HAL_GPIO_Init+0x334>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	43db      	mvns	r3, r3
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	4013      	ands	r3, r2
 8002788:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d003      	beq.n	800279e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	4313      	orrs	r3, r2
 800279c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800279e:	4a1d      	ldr	r2, [pc, #116]	; (8002814 <HAL_GPIO_Init+0x334>)
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027a4:	4b1b      	ldr	r3, [pc, #108]	; (8002814 <HAL_GPIO_Init+0x334>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	43db      	mvns	r3, r3
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	4013      	ands	r3, r2
 80027b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d003      	beq.n	80027c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027c8:	4a12      	ldr	r2, [pc, #72]	; (8002814 <HAL_GPIO_Init+0x334>)
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	3301      	adds	r3, #1
 80027d2:	61fb      	str	r3, [r7, #28]
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	2b0f      	cmp	r3, #15
 80027d8:	f67f ae90 	bls.w	80024fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027dc:	bf00      	nop
 80027de:	bf00      	nop
 80027e0:	3724      	adds	r7, #36	; 0x24
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	40023800 	.word	0x40023800
 80027f0:	40013800 	.word	0x40013800
 80027f4:	40020000 	.word	0x40020000
 80027f8:	40020400 	.word	0x40020400
 80027fc:	40020800 	.word	0x40020800
 8002800:	40020c00 	.word	0x40020c00
 8002804:	40021000 	.word	0x40021000
 8002808:	40021400 	.word	0x40021400
 800280c:	40021800 	.word	0x40021800
 8002810:	40021c00 	.word	0x40021c00
 8002814:	40013c00 	.word	0x40013c00

08002818 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b086      	sub	sp, #24
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e267      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	2b00      	cmp	r3, #0
 8002834:	d075      	beq.n	8002922 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002836:	4b88      	ldr	r3, [pc, #544]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f003 030c 	and.w	r3, r3, #12
 800283e:	2b04      	cmp	r3, #4
 8002840:	d00c      	beq.n	800285c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002842:	4b85      	ldr	r3, [pc, #532]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800284a:	2b08      	cmp	r3, #8
 800284c:	d112      	bne.n	8002874 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800284e:	4b82      	ldr	r3, [pc, #520]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002856:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800285a:	d10b      	bne.n	8002874 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800285c:	4b7e      	ldr	r3, [pc, #504]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d05b      	beq.n	8002920 <HAL_RCC_OscConfig+0x108>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d157      	bne.n	8002920 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e242      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800287c:	d106      	bne.n	800288c <HAL_RCC_OscConfig+0x74>
 800287e:	4b76      	ldr	r3, [pc, #472]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a75      	ldr	r2, [pc, #468]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 8002884:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002888:	6013      	str	r3, [r2, #0]
 800288a:	e01d      	b.n	80028c8 <HAL_RCC_OscConfig+0xb0>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002894:	d10c      	bne.n	80028b0 <HAL_RCC_OscConfig+0x98>
 8002896:	4b70      	ldr	r3, [pc, #448]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a6f      	ldr	r2, [pc, #444]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 800289c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028a0:	6013      	str	r3, [r2, #0]
 80028a2:	4b6d      	ldr	r3, [pc, #436]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a6c      	ldr	r2, [pc, #432]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 80028a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028ac:	6013      	str	r3, [r2, #0]
 80028ae:	e00b      	b.n	80028c8 <HAL_RCC_OscConfig+0xb0>
 80028b0:	4b69      	ldr	r3, [pc, #420]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a68      	ldr	r2, [pc, #416]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 80028b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ba:	6013      	str	r3, [r2, #0]
 80028bc:	4b66      	ldr	r3, [pc, #408]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a65      	ldr	r2, [pc, #404]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 80028c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d013      	beq.n	80028f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d0:	f7fe fe3e 	bl	8001550 <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028d8:	f7fe fe3a 	bl	8001550 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b64      	cmp	r3, #100	; 0x64
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e207      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ea:	4b5b      	ldr	r3, [pc, #364]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d0f0      	beq.n	80028d8 <HAL_RCC_OscConfig+0xc0>
 80028f6:	e014      	b.n	8002922 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f8:	f7fe fe2a 	bl	8001550 <HAL_GetTick>
 80028fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028fe:	e008      	b.n	8002912 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002900:	f7fe fe26 	bl	8001550 <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b64      	cmp	r3, #100	; 0x64
 800290c:	d901      	bls.n	8002912 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e1f3      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002912:	4b51      	ldr	r3, [pc, #324]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d1f0      	bne.n	8002900 <HAL_RCC_OscConfig+0xe8>
 800291e:	e000      	b.n	8002922 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002920:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d063      	beq.n	80029f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800292e:	4b4a      	ldr	r3, [pc, #296]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 030c 	and.w	r3, r3, #12
 8002936:	2b00      	cmp	r3, #0
 8002938:	d00b      	beq.n	8002952 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800293a:	4b47      	ldr	r3, [pc, #284]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002942:	2b08      	cmp	r3, #8
 8002944:	d11c      	bne.n	8002980 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002946:	4b44      	ldr	r3, [pc, #272]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d116      	bne.n	8002980 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002952:	4b41      	ldr	r3, [pc, #260]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d005      	beq.n	800296a <HAL_RCC_OscConfig+0x152>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	2b01      	cmp	r3, #1
 8002964:	d001      	beq.n	800296a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e1c7      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800296a:	4b3b      	ldr	r3, [pc, #236]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	691b      	ldr	r3, [r3, #16]
 8002976:	00db      	lsls	r3, r3, #3
 8002978:	4937      	ldr	r1, [pc, #220]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 800297a:	4313      	orrs	r3, r2
 800297c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800297e:	e03a      	b.n	80029f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d020      	beq.n	80029ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002988:	4b34      	ldr	r3, [pc, #208]	; (8002a5c <HAL_RCC_OscConfig+0x244>)
 800298a:	2201      	movs	r2, #1
 800298c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800298e:	f7fe fddf 	bl	8001550 <HAL_GetTick>
 8002992:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002994:	e008      	b.n	80029a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002996:	f7fe fddb 	bl	8001550 <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d901      	bls.n	80029a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80029a4:	2303      	movs	r3, #3
 80029a6:	e1a8      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029a8:	4b2b      	ldr	r3, [pc, #172]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0302 	and.w	r3, r3, #2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d0f0      	beq.n	8002996 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b4:	4b28      	ldr	r3, [pc, #160]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	691b      	ldr	r3, [r3, #16]
 80029c0:	00db      	lsls	r3, r3, #3
 80029c2:	4925      	ldr	r1, [pc, #148]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	600b      	str	r3, [r1, #0]
 80029c8:	e015      	b.n	80029f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029ca:	4b24      	ldr	r3, [pc, #144]	; (8002a5c <HAL_RCC_OscConfig+0x244>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d0:	f7fe fdbe 	bl	8001550 <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029d6:	e008      	b.n	80029ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029d8:	f7fe fdba 	bl	8001550 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e187      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ea:	4b1b      	ldr	r3, [pc, #108]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0302 	and.w	r3, r3, #2
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1f0      	bne.n	80029d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0308 	and.w	r3, r3, #8
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d036      	beq.n	8002a70 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d016      	beq.n	8002a38 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a0a:	4b15      	ldr	r3, [pc, #84]	; (8002a60 <HAL_RCC_OscConfig+0x248>)
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a10:	f7fe fd9e 	bl	8001550 <HAL_GetTick>
 8002a14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a16:	e008      	b.n	8002a2a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a18:	f7fe fd9a 	bl	8001550 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e167      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a2a:	4b0b      	ldr	r3, [pc, #44]	; (8002a58 <HAL_RCC_OscConfig+0x240>)
 8002a2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a2e:	f003 0302 	and.w	r3, r3, #2
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d0f0      	beq.n	8002a18 <HAL_RCC_OscConfig+0x200>
 8002a36:	e01b      	b.n	8002a70 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a38:	4b09      	ldr	r3, [pc, #36]	; (8002a60 <HAL_RCC_OscConfig+0x248>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a3e:	f7fe fd87 	bl	8001550 <HAL_GetTick>
 8002a42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a44:	e00e      	b.n	8002a64 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a46:	f7fe fd83 	bl	8001550 <HAL_GetTick>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d907      	bls.n	8002a64 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e150      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	42470000 	.word	0x42470000
 8002a60:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a64:	4b88      	ldr	r3, [pc, #544]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002a66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a68:	f003 0302 	and.w	r3, r3, #2
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d1ea      	bne.n	8002a46 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0304 	and.w	r3, r3, #4
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	f000 8097 	beq.w	8002bac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a82:	4b81      	ldr	r3, [pc, #516]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10f      	bne.n	8002aae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a8e:	2300      	movs	r3, #0
 8002a90:	60bb      	str	r3, [r7, #8]
 8002a92:	4b7d      	ldr	r3, [pc, #500]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	4a7c      	ldr	r2, [pc, #496]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a9c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a9e:	4b7a      	ldr	r3, [pc, #488]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa6:	60bb      	str	r3, [r7, #8]
 8002aa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aae:	4b77      	ldr	r3, [pc, #476]	; (8002c8c <HAL_RCC_OscConfig+0x474>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d118      	bne.n	8002aec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aba:	4b74      	ldr	r3, [pc, #464]	; (8002c8c <HAL_RCC_OscConfig+0x474>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a73      	ldr	r2, [pc, #460]	; (8002c8c <HAL_RCC_OscConfig+0x474>)
 8002ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ac4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ac6:	f7fe fd43 	bl	8001550 <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ace:	f7fe fd3f 	bl	8001550 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e10c      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae0:	4b6a      	ldr	r3, [pc, #424]	; (8002c8c <HAL_RCC_OscConfig+0x474>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0f0      	beq.n	8002ace <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d106      	bne.n	8002b02 <HAL_RCC_OscConfig+0x2ea>
 8002af4:	4b64      	ldr	r3, [pc, #400]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002af8:	4a63      	ldr	r2, [pc, #396]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002afa:	f043 0301 	orr.w	r3, r3, #1
 8002afe:	6713      	str	r3, [r2, #112]	; 0x70
 8002b00:	e01c      	b.n	8002b3c <HAL_RCC_OscConfig+0x324>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	2b05      	cmp	r3, #5
 8002b08:	d10c      	bne.n	8002b24 <HAL_RCC_OscConfig+0x30c>
 8002b0a:	4b5f      	ldr	r3, [pc, #380]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b0e:	4a5e      	ldr	r2, [pc, #376]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002b10:	f043 0304 	orr.w	r3, r3, #4
 8002b14:	6713      	str	r3, [r2, #112]	; 0x70
 8002b16:	4b5c      	ldr	r3, [pc, #368]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002b18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b1a:	4a5b      	ldr	r2, [pc, #364]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002b1c:	f043 0301 	orr.w	r3, r3, #1
 8002b20:	6713      	str	r3, [r2, #112]	; 0x70
 8002b22:	e00b      	b.n	8002b3c <HAL_RCC_OscConfig+0x324>
 8002b24:	4b58      	ldr	r3, [pc, #352]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b28:	4a57      	ldr	r2, [pc, #348]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002b2a:	f023 0301 	bic.w	r3, r3, #1
 8002b2e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b30:	4b55      	ldr	r3, [pc, #340]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b34:	4a54      	ldr	r2, [pc, #336]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002b36:	f023 0304 	bic.w	r3, r3, #4
 8002b3a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d015      	beq.n	8002b70 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b44:	f7fe fd04 	bl	8001550 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b4a:	e00a      	b.n	8002b62 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b4c:	f7fe fd00 	bl	8001550 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e0cb      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b62:	4b49      	ldr	r3, [pc, #292]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d0ee      	beq.n	8002b4c <HAL_RCC_OscConfig+0x334>
 8002b6e:	e014      	b.n	8002b9a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b70:	f7fe fcee 	bl	8001550 <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b76:	e00a      	b.n	8002b8e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b78:	f7fe fcea 	bl	8001550 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e0b5      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b8e:	4b3e      	ldr	r3, [pc, #248]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1ee      	bne.n	8002b78 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b9a:	7dfb      	ldrb	r3, [r7, #23]
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d105      	bne.n	8002bac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ba0:	4b39      	ldr	r3, [pc, #228]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba4:	4a38      	ldr	r2, [pc, #224]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002ba6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002baa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f000 80a1 	beq.w	8002cf8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bb6:	4b34      	ldr	r3, [pc, #208]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f003 030c 	and.w	r3, r3, #12
 8002bbe:	2b08      	cmp	r3, #8
 8002bc0:	d05c      	beq.n	8002c7c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d141      	bne.n	8002c4e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bca:	4b31      	ldr	r3, [pc, #196]	; (8002c90 <HAL_RCC_OscConfig+0x478>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd0:	f7fe fcbe 	bl	8001550 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bd8:	f7fe fcba 	bl	8001550 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e087      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bea:	4b27      	ldr	r3, [pc, #156]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1f0      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69da      	ldr	r2, [r3, #28]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a1b      	ldr	r3, [r3, #32]
 8002bfe:	431a      	orrs	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c04:	019b      	lsls	r3, r3, #6
 8002c06:	431a      	orrs	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0c:	085b      	lsrs	r3, r3, #1
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	041b      	lsls	r3, r3, #16
 8002c12:	431a      	orrs	r2, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c18:	061b      	lsls	r3, r3, #24
 8002c1a:	491b      	ldr	r1, [pc, #108]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c20:	4b1b      	ldr	r3, [pc, #108]	; (8002c90 <HAL_RCC_OscConfig+0x478>)
 8002c22:	2201      	movs	r2, #1
 8002c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c26:	f7fe fc93 	bl	8001550 <HAL_GetTick>
 8002c2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c2c:	e008      	b.n	8002c40 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c2e:	f7fe fc8f 	bl	8001550 <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d901      	bls.n	8002c40 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	e05c      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c40:	4b11      	ldr	r3, [pc, #68]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d0f0      	beq.n	8002c2e <HAL_RCC_OscConfig+0x416>
 8002c4c:	e054      	b.n	8002cf8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c4e:	4b10      	ldr	r3, [pc, #64]	; (8002c90 <HAL_RCC_OscConfig+0x478>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c54:	f7fe fc7c 	bl	8001550 <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c5a:	e008      	b.n	8002c6e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c5c:	f7fe fc78 	bl	8001550 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e045      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c6e:	4b06      	ldr	r3, [pc, #24]	; (8002c88 <HAL_RCC_OscConfig+0x470>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d1f0      	bne.n	8002c5c <HAL_RCC_OscConfig+0x444>
 8002c7a:	e03d      	b.n	8002cf8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d107      	bne.n	8002c94 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e038      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
 8002c88:	40023800 	.word	0x40023800
 8002c8c:	40007000 	.word	0x40007000
 8002c90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c94:	4b1b      	ldr	r3, [pc, #108]	; (8002d04 <HAL_RCC_OscConfig+0x4ec>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	699b      	ldr	r3, [r3, #24]
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d028      	beq.n	8002cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d121      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d11a      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cbe:	68fa      	ldr	r2, [r7, #12]
 8002cc0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002cca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d111      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cda:	085b      	lsrs	r3, r3, #1
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d107      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d001      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e000      	b.n	8002cfa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3718      	adds	r7, #24
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	40023800 	.word	0x40023800

08002d08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e0cc      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d1c:	4b68      	ldr	r3, [pc, #416]	; (8002ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0307 	and.w	r3, r3, #7
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d90c      	bls.n	8002d44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2a:	4b65      	ldr	r3, [pc, #404]	; (8002ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	b2d2      	uxtb	r2, r2
 8002d30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d32:	4b63      	ldr	r3, [pc, #396]	; (8002ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0307 	and.w	r3, r3, #7
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d001      	beq.n	8002d44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e0b8      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d020      	beq.n	8002d92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0304 	and.w	r3, r3, #4
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d005      	beq.n	8002d68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d5c:	4b59      	ldr	r3, [pc, #356]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	4a58      	ldr	r2, [pc, #352]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d62:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d66:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0308 	and.w	r3, r3, #8
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d005      	beq.n	8002d80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d74:	4b53      	ldr	r3, [pc, #332]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	4a52      	ldr	r2, [pc, #328]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d7a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d80:	4b50      	ldr	r3, [pc, #320]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	494d      	ldr	r1, [pc, #308]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d044      	beq.n	8002e28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d107      	bne.n	8002db6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002da6:	4b47      	ldr	r3, [pc, #284]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d119      	bne.n	8002de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e07f      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d003      	beq.n	8002dc6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002dc2:	2b03      	cmp	r3, #3
 8002dc4:	d107      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dc6:	4b3f      	ldr	r3, [pc, #252]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d109      	bne.n	8002de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e06f      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dd6:	4b3b      	ldr	r3, [pc, #236]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e067      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002de6:	4b37      	ldr	r3, [pc, #220]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f023 0203 	bic.w	r2, r3, #3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	4934      	ldr	r1, [pc, #208]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002df8:	f7fe fbaa 	bl	8001550 <HAL_GetTick>
 8002dfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dfe:	e00a      	b.n	8002e16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e00:	f7fe fba6 	bl	8001550 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d901      	bls.n	8002e16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e04f      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e16:	4b2b      	ldr	r3, [pc, #172]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f003 020c 	and.w	r2, r3, #12
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d1eb      	bne.n	8002e00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e28:	4b25      	ldr	r3, [pc, #148]	; (8002ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0307 	and.w	r3, r3, #7
 8002e30:	683a      	ldr	r2, [r7, #0]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d20c      	bcs.n	8002e50 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e36:	4b22      	ldr	r3, [pc, #136]	; (8002ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e38:	683a      	ldr	r2, [r7, #0]
 8002e3a:	b2d2      	uxtb	r2, r2
 8002e3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e3e:	4b20      	ldr	r3, [pc, #128]	; (8002ec0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0307 	and.w	r3, r3, #7
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d001      	beq.n	8002e50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e032      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0304 	and.w	r3, r3, #4
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d008      	beq.n	8002e6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e5c:	4b19      	ldr	r3, [pc, #100]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	4916      	ldr	r1, [pc, #88]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0308 	and.w	r3, r3, #8
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d009      	beq.n	8002e8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e7a:	4b12      	ldr	r3, [pc, #72]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	00db      	lsls	r3, r3, #3
 8002e88:	490e      	ldr	r1, [pc, #56]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e8e:	f000 f821 	bl	8002ed4 <HAL_RCC_GetSysClockFreq>
 8002e92:	4602      	mov	r2, r0
 8002e94:	4b0b      	ldr	r3, [pc, #44]	; (8002ec4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	091b      	lsrs	r3, r3, #4
 8002e9a:	f003 030f 	and.w	r3, r3, #15
 8002e9e:	490a      	ldr	r1, [pc, #40]	; (8002ec8 <HAL_RCC_ClockConfig+0x1c0>)
 8002ea0:	5ccb      	ldrb	r3, [r1, r3]
 8002ea2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ea6:	4a09      	ldr	r2, [pc, #36]	; (8002ecc <HAL_RCC_ClockConfig+0x1c4>)
 8002ea8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002eaa:	4b09      	ldr	r3, [pc, #36]	; (8002ed0 <HAL_RCC_ClockConfig+0x1c8>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7fe fb0a 	bl	80014c8 <HAL_InitTick>

  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3710      	adds	r7, #16
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	40023c00 	.word	0x40023c00
 8002ec4:	40023800 	.word	0x40023800
 8002ec8:	0800523c 	.word	0x0800523c
 8002ecc:	20000000 	.word	0x20000000
 8002ed0:	20000004 	.word	0x20000004

08002ed4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ed4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ed8:	b094      	sub	sp, #80	; 0x50
 8002eda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002edc:	2300      	movs	r3, #0
 8002ede:	647b      	str	r3, [r7, #68]	; 0x44
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002eec:	4b79      	ldr	r3, [pc, #484]	; (80030d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f003 030c 	and.w	r3, r3, #12
 8002ef4:	2b08      	cmp	r3, #8
 8002ef6:	d00d      	beq.n	8002f14 <HAL_RCC_GetSysClockFreq+0x40>
 8002ef8:	2b08      	cmp	r3, #8
 8002efa:	f200 80e1 	bhi.w	80030c0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d002      	beq.n	8002f08 <HAL_RCC_GetSysClockFreq+0x34>
 8002f02:	2b04      	cmp	r3, #4
 8002f04:	d003      	beq.n	8002f0e <HAL_RCC_GetSysClockFreq+0x3a>
 8002f06:	e0db      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f08:	4b73      	ldr	r3, [pc, #460]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f0a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002f0c:	e0db      	b.n	80030c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f0e:	4b73      	ldr	r3, [pc, #460]	; (80030dc <HAL_RCC_GetSysClockFreq+0x208>)
 8002f10:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f12:	e0d8      	b.n	80030c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f14:	4b6f      	ldr	r3, [pc, #444]	; (80030d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f1c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f1e:	4b6d      	ldr	r3, [pc, #436]	; (80030d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d063      	beq.n	8002ff2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f2a:	4b6a      	ldr	r3, [pc, #424]	; (80030d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	099b      	lsrs	r3, r3, #6
 8002f30:	2200      	movs	r2, #0
 8002f32:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f34:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f3c:	633b      	str	r3, [r7, #48]	; 0x30
 8002f3e:	2300      	movs	r3, #0
 8002f40:	637b      	str	r3, [r7, #52]	; 0x34
 8002f42:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002f46:	4622      	mov	r2, r4
 8002f48:	462b      	mov	r3, r5
 8002f4a:	f04f 0000 	mov.w	r0, #0
 8002f4e:	f04f 0100 	mov.w	r1, #0
 8002f52:	0159      	lsls	r1, r3, #5
 8002f54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f58:	0150      	lsls	r0, r2, #5
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	4621      	mov	r1, r4
 8002f60:	1a51      	subs	r1, r2, r1
 8002f62:	6139      	str	r1, [r7, #16]
 8002f64:	4629      	mov	r1, r5
 8002f66:	eb63 0301 	sbc.w	r3, r3, r1
 8002f6a:	617b      	str	r3, [r7, #20]
 8002f6c:	f04f 0200 	mov.w	r2, #0
 8002f70:	f04f 0300 	mov.w	r3, #0
 8002f74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f78:	4659      	mov	r1, fp
 8002f7a:	018b      	lsls	r3, r1, #6
 8002f7c:	4651      	mov	r1, sl
 8002f7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f82:	4651      	mov	r1, sl
 8002f84:	018a      	lsls	r2, r1, #6
 8002f86:	4651      	mov	r1, sl
 8002f88:	ebb2 0801 	subs.w	r8, r2, r1
 8002f8c:	4659      	mov	r1, fp
 8002f8e:	eb63 0901 	sbc.w	r9, r3, r1
 8002f92:	f04f 0200 	mov.w	r2, #0
 8002f96:	f04f 0300 	mov.w	r3, #0
 8002f9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fa2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fa6:	4690      	mov	r8, r2
 8002fa8:	4699      	mov	r9, r3
 8002faa:	4623      	mov	r3, r4
 8002fac:	eb18 0303 	adds.w	r3, r8, r3
 8002fb0:	60bb      	str	r3, [r7, #8]
 8002fb2:	462b      	mov	r3, r5
 8002fb4:	eb49 0303 	adc.w	r3, r9, r3
 8002fb8:	60fb      	str	r3, [r7, #12]
 8002fba:	f04f 0200 	mov.w	r2, #0
 8002fbe:	f04f 0300 	mov.w	r3, #0
 8002fc2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002fc6:	4629      	mov	r1, r5
 8002fc8:	024b      	lsls	r3, r1, #9
 8002fca:	4621      	mov	r1, r4
 8002fcc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002fd0:	4621      	mov	r1, r4
 8002fd2:	024a      	lsls	r2, r1, #9
 8002fd4:	4610      	mov	r0, r2
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fda:	2200      	movs	r2, #0
 8002fdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fde:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002fe0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fe4:	f7fd f94c 	bl	8000280 <__aeabi_uldivmod>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	460b      	mov	r3, r1
 8002fec:	4613      	mov	r3, r2
 8002fee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ff0:	e058      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ff2:	4b38      	ldr	r3, [pc, #224]	; (80030d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	099b      	lsrs	r3, r3, #6
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	4611      	mov	r1, r2
 8002ffe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003002:	623b      	str	r3, [r7, #32]
 8003004:	2300      	movs	r3, #0
 8003006:	627b      	str	r3, [r7, #36]	; 0x24
 8003008:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800300c:	4642      	mov	r2, r8
 800300e:	464b      	mov	r3, r9
 8003010:	f04f 0000 	mov.w	r0, #0
 8003014:	f04f 0100 	mov.w	r1, #0
 8003018:	0159      	lsls	r1, r3, #5
 800301a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800301e:	0150      	lsls	r0, r2, #5
 8003020:	4602      	mov	r2, r0
 8003022:	460b      	mov	r3, r1
 8003024:	4641      	mov	r1, r8
 8003026:	ebb2 0a01 	subs.w	sl, r2, r1
 800302a:	4649      	mov	r1, r9
 800302c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003030:	f04f 0200 	mov.w	r2, #0
 8003034:	f04f 0300 	mov.w	r3, #0
 8003038:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800303c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003040:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003044:	ebb2 040a 	subs.w	r4, r2, sl
 8003048:	eb63 050b 	sbc.w	r5, r3, fp
 800304c:	f04f 0200 	mov.w	r2, #0
 8003050:	f04f 0300 	mov.w	r3, #0
 8003054:	00eb      	lsls	r3, r5, #3
 8003056:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800305a:	00e2      	lsls	r2, r4, #3
 800305c:	4614      	mov	r4, r2
 800305e:	461d      	mov	r5, r3
 8003060:	4643      	mov	r3, r8
 8003062:	18e3      	adds	r3, r4, r3
 8003064:	603b      	str	r3, [r7, #0]
 8003066:	464b      	mov	r3, r9
 8003068:	eb45 0303 	adc.w	r3, r5, r3
 800306c:	607b      	str	r3, [r7, #4]
 800306e:	f04f 0200 	mov.w	r2, #0
 8003072:	f04f 0300 	mov.w	r3, #0
 8003076:	e9d7 4500 	ldrd	r4, r5, [r7]
 800307a:	4629      	mov	r1, r5
 800307c:	028b      	lsls	r3, r1, #10
 800307e:	4621      	mov	r1, r4
 8003080:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003084:	4621      	mov	r1, r4
 8003086:	028a      	lsls	r2, r1, #10
 8003088:	4610      	mov	r0, r2
 800308a:	4619      	mov	r1, r3
 800308c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800308e:	2200      	movs	r2, #0
 8003090:	61bb      	str	r3, [r7, #24]
 8003092:	61fa      	str	r2, [r7, #28]
 8003094:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003098:	f7fd f8f2 	bl	8000280 <__aeabi_uldivmod>
 800309c:	4602      	mov	r2, r0
 800309e:	460b      	mov	r3, r1
 80030a0:	4613      	mov	r3, r2
 80030a2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80030a4:	4b0b      	ldr	r3, [pc, #44]	; (80030d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	0c1b      	lsrs	r3, r3, #16
 80030aa:	f003 0303 	and.w	r3, r3, #3
 80030ae:	3301      	adds	r3, #1
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80030b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030bc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80030be:	e002      	b.n	80030c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030c0:	4b05      	ldr	r3, [pc, #20]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x204>)
 80030c2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80030c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3750      	adds	r7, #80	; 0x50
 80030cc:	46bd      	mov	sp, r7
 80030ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030d2:	bf00      	nop
 80030d4:	40023800 	.word	0x40023800
 80030d8:	00f42400 	.word	0x00f42400
 80030dc:	007a1200 	.word	0x007a1200

080030e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030e4:	4b03      	ldr	r3, [pc, #12]	; (80030f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80030e6:	681b      	ldr	r3, [r3, #0]
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	20000000 	.word	0x20000000

080030f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80030fc:	f7ff fff0 	bl	80030e0 <HAL_RCC_GetHCLKFreq>
 8003100:	4602      	mov	r2, r0
 8003102:	4b05      	ldr	r3, [pc, #20]	; (8003118 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	0a9b      	lsrs	r3, r3, #10
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	4903      	ldr	r1, [pc, #12]	; (800311c <HAL_RCC_GetPCLK1Freq+0x24>)
 800310e:	5ccb      	ldrb	r3, [r1, r3]
 8003110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003114:	4618      	mov	r0, r3
 8003116:	bd80      	pop	{r7, pc}
 8003118:	40023800 	.word	0x40023800
 800311c:	0800524c 	.word	0x0800524c

08003120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003124:	f7ff ffdc 	bl	80030e0 <HAL_RCC_GetHCLKFreq>
 8003128:	4602      	mov	r2, r0
 800312a:	4b05      	ldr	r3, [pc, #20]	; (8003140 <HAL_RCC_GetPCLK2Freq+0x20>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	0b5b      	lsrs	r3, r3, #13
 8003130:	f003 0307 	and.w	r3, r3, #7
 8003134:	4903      	ldr	r1, [pc, #12]	; (8003144 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003136:	5ccb      	ldrb	r3, [r1, r3]
 8003138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800313c:	4618      	mov	r0, r3
 800313e:	bd80      	pop	{r7, pc}
 8003140:	40023800 	.word	0x40023800
 8003144:	0800524c 	.word	0x0800524c

08003148 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d101      	bne.n	800315a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e041      	b.n	80031de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d106      	bne.n	8003174 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7fe f84c 	bl	800120c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2202      	movs	r2, #2
 8003178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	3304      	adds	r3, #4
 8003184:	4619      	mov	r1, r3
 8003186:	4610      	mov	r0, r2
 8003188:	f000 f9aa 	bl	80034e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b082      	sub	sp, #8
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	691b      	ldr	r3, [r3, #16]
 80031f4:	f003 0302 	and.w	r3, r3, #2
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d122      	bne.n	8003242 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b02      	cmp	r3, #2
 8003208:	d11b      	bne.n	8003242 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f06f 0202 	mvn.w	r2, #2
 8003212:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	699b      	ldr	r3, [r3, #24]
 8003220:	f003 0303 	and.w	r3, r3, #3
 8003224:	2b00      	cmp	r3, #0
 8003226:	d003      	beq.n	8003230 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 f93a 	bl	80034a2 <HAL_TIM_IC_CaptureCallback>
 800322e:	e005      	b.n	800323c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f000 f92c 	bl	800348e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 f93d 	bl	80034b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	f003 0304 	and.w	r3, r3, #4
 800324c:	2b04      	cmp	r3, #4
 800324e:	d122      	bne.n	8003296 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	f003 0304 	and.w	r3, r3, #4
 800325a:	2b04      	cmp	r3, #4
 800325c:	d11b      	bne.n	8003296 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f06f 0204 	mvn.w	r2, #4
 8003266:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2202      	movs	r2, #2
 800326c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	699b      	ldr	r3, [r3, #24]
 8003274:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f000 f910 	bl	80034a2 <HAL_TIM_IC_CaptureCallback>
 8003282:	e005      	b.n	8003290 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 f902 	bl	800348e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 f913 	bl	80034b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	691b      	ldr	r3, [r3, #16]
 800329c:	f003 0308 	and.w	r3, r3, #8
 80032a0:	2b08      	cmp	r3, #8
 80032a2:	d122      	bne.n	80032ea <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	f003 0308 	and.w	r3, r3, #8
 80032ae:	2b08      	cmp	r3, #8
 80032b0:	d11b      	bne.n	80032ea <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f06f 0208 	mvn.w	r2, #8
 80032ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2204      	movs	r2, #4
 80032c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	69db      	ldr	r3, [r3, #28]
 80032c8:	f003 0303 	and.w	r3, r3, #3
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d003      	beq.n	80032d8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 f8e6 	bl	80034a2 <HAL_TIM_IC_CaptureCallback>
 80032d6:	e005      	b.n	80032e4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f000 f8d8 	bl	800348e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 f8e9 	bl	80034b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	691b      	ldr	r3, [r3, #16]
 80032f0:	f003 0310 	and.w	r3, r3, #16
 80032f4:	2b10      	cmp	r3, #16
 80032f6:	d122      	bne.n	800333e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	f003 0310 	and.w	r3, r3, #16
 8003302:	2b10      	cmp	r3, #16
 8003304:	d11b      	bne.n	800333e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f06f 0210 	mvn.w	r2, #16
 800330e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2208      	movs	r2, #8
 8003314:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	69db      	ldr	r3, [r3, #28]
 800331c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003320:	2b00      	cmp	r3, #0
 8003322:	d003      	beq.n	800332c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 f8bc 	bl	80034a2 <HAL_TIM_IC_CaptureCallback>
 800332a:	e005      	b.n	8003338 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 f8ae 	bl	800348e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f8bf 	bl	80034b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	f003 0301 	and.w	r3, r3, #1
 8003348:	2b01      	cmp	r3, #1
 800334a:	d10e      	bne.n	800336a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	f003 0301 	and.w	r3, r3, #1
 8003356:	2b01      	cmp	r3, #1
 8003358:	d107      	bne.n	800336a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f06f 0201 	mvn.w	r2, #1
 8003362:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f000 f888 	bl	800347a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003374:	2b80      	cmp	r3, #128	; 0x80
 8003376:	d10e      	bne.n	8003396 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003382:	2b80      	cmp	r3, #128	; 0x80
 8003384:	d107      	bne.n	8003396 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800338e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 fadb 	bl	800394c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033a0:	2b40      	cmp	r3, #64	; 0x40
 80033a2:	d10e      	bne.n	80033c2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ae:	2b40      	cmp	r3, #64	; 0x40
 80033b0:	d107      	bne.n	80033c2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80033ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 f884 	bl	80034ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	691b      	ldr	r3, [r3, #16]
 80033c8:	f003 0320 	and.w	r3, r3, #32
 80033cc:	2b20      	cmp	r3, #32
 80033ce:	d10e      	bne.n	80033ee <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	f003 0320 	and.w	r3, r3, #32
 80033da:	2b20      	cmp	r3, #32
 80033dc:	d107      	bne.n	80033ee <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f06f 0220 	mvn.w	r2, #32
 80033e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f000 faa5 	bl	8003938 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033ee:	bf00      	nop
 80033f0:	3708      	adds	r7, #8
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b082      	sub	sp, #8
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
 80033fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003406:	2b01      	cmp	r3, #1
 8003408:	d101      	bne.n	800340e <HAL_TIM_SlaveConfigSynchro+0x18>
 800340a:	2302      	movs	r3, #2
 800340c:	e031      	b.n	8003472 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2202      	movs	r2, #2
 800341a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800341e:	6839      	ldr	r1, [r7, #0]
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 f8fd 	bl	8003620 <TIM_SlaveTimer_SetConfig>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d009      	beq.n	8003440 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e018      	b.n	8003472 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	68da      	ldr	r2, [r3, #12]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800344e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68da      	ldr	r2, [r3, #12]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800345e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800347a:	b480      	push	{r7}
 800347c:	b083      	sub	sp, #12
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003482:	bf00      	nop
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr

0800348e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800348e:	b480      	push	{r7}
 8003490:	b083      	sub	sp, #12
 8003492:	af00      	add	r7, sp, #0
 8003494:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003496:	bf00      	nop
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr

080034a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034a2:	b480      	push	{r7}
 80034a4:	b083      	sub	sp, #12
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034aa:	bf00      	nop
 80034ac:	370c      	adds	r7, #12
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b083      	sub	sp, #12
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034be:	bf00      	nop
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr

080034ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034ca:	b480      	push	{r7}
 80034cc:	b083      	sub	sp, #12
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034d2:	bf00      	nop
 80034d4:	370c      	adds	r7, #12
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
	...

080034e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4a40      	ldr	r2, [pc, #256]	; (80035f4 <TIM_Base_SetConfig+0x114>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d013      	beq.n	8003520 <TIM_Base_SetConfig+0x40>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034fe:	d00f      	beq.n	8003520 <TIM_Base_SetConfig+0x40>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a3d      	ldr	r2, [pc, #244]	; (80035f8 <TIM_Base_SetConfig+0x118>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d00b      	beq.n	8003520 <TIM_Base_SetConfig+0x40>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a3c      	ldr	r2, [pc, #240]	; (80035fc <TIM_Base_SetConfig+0x11c>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d007      	beq.n	8003520 <TIM_Base_SetConfig+0x40>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4a3b      	ldr	r2, [pc, #236]	; (8003600 <TIM_Base_SetConfig+0x120>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d003      	beq.n	8003520 <TIM_Base_SetConfig+0x40>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a3a      	ldr	r2, [pc, #232]	; (8003604 <TIM_Base_SetConfig+0x124>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d108      	bne.n	8003532 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003526:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	68fa      	ldr	r2, [r7, #12]
 800352e:	4313      	orrs	r3, r2
 8003530:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a2f      	ldr	r2, [pc, #188]	; (80035f4 <TIM_Base_SetConfig+0x114>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d02b      	beq.n	8003592 <TIM_Base_SetConfig+0xb2>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003540:	d027      	beq.n	8003592 <TIM_Base_SetConfig+0xb2>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a2c      	ldr	r2, [pc, #176]	; (80035f8 <TIM_Base_SetConfig+0x118>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d023      	beq.n	8003592 <TIM_Base_SetConfig+0xb2>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a2b      	ldr	r2, [pc, #172]	; (80035fc <TIM_Base_SetConfig+0x11c>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d01f      	beq.n	8003592 <TIM_Base_SetConfig+0xb2>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4a2a      	ldr	r2, [pc, #168]	; (8003600 <TIM_Base_SetConfig+0x120>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d01b      	beq.n	8003592 <TIM_Base_SetConfig+0xb2>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a29      	ldr	r2, [pc, #164]	; (8003604 <TIM_Base_SetConfig+0x124>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d017      	beq.n	8003592 <TIM_Base_SetConfig+0xb2>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a28      	ldr	r2, [pc, #160]	; (8003608 <TIM_Base_SetConfig+0x128>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d013      	beq.n	8003592 <TIM_Base_SetConfig+0xb2>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a27      	ldr	r2, [pc, #156]	; (800360c <TIM_Base_SetConfig+0x12c>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d00f      	beq.n	8003592 <TIM_Base_SetConfig+0xb2>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a26      	ldr	r2, [pc, #152]	; (8003610 <TIM_Base_SetConfig+0x130>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d00b      	beq.n	8003592 <TIM_Base_SetConfig+0xb2>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a25      	ldr	r2, [pc, #148]	; (8003614 <TIM_Base_SetConfig+0x134>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d007      	beq.n	8003592 <TIM_Base_SetConfig+0xb2>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a24      	ldr	r2, [pc, #144]	; (8003618 <TIM_Base_SetConfig+0x138>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d003      	beq.n	8003592 <TIM_Base_SetConfig+0xb2>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a23      	ldr	r2, [pc, #140]	; (800361c <TIM_Base_SetConfig+0x13c>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d108      	bne.n	80035a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003598:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	68fa      	ldr	r2, [r7, #12]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	689a      	ldr	r2, [r3, #8]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a0a      	ldr	r2, [pc, #40]	; (80035f4 <TIM_Base_SetConfig+0x114>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d003      	beq.n	80035d8 <TIM_Base_SetConfig+0xf8>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a0c      	ldr	r2, [pc, #48]	; (8003604 <TIM_Base_SetConfig+0x124>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d103      	bne.n	80035e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	691a      	ldr	r2, [r3, #16]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	615a      	str	r2, [r3, #20]
}
 80035e6:	bf00      	nop
 80035e8:	3714      	adds	r7, #20
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr
 80035f2:	bf00      	nop
 80035f4:	40010000 	.word	0x40010000
 80035f8:	40000400 	.word	0x40000400
 80035fc:	40000800 	.word	0x40000800
 8003600:	40000c00 	.word	0x40000c00
 8003604:	40010400 	.word	0x40010400
 8003608:	40014000 	.word	0x40014000
 800360c:	40014400 	.word	0x40014400
 8003610:	40014800 	.word	0x40014800
 8003614:	40001800 	.word	0x40001800
 8003618:	40001c00 	.word	0x40001c00
 800361c:	40002000 	.word	0x40002000

08003620 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b086      	sub	sp, #24
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800362a:	2300      	movs	r3, #0
 800362c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800363c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	4313      	orrs	r3, r2
 8003646:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	f023 0307 	bic.w	r3, r3, #7
 800364e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	693a      	ldr	r2, [r7, #16]
 8003656:	4313      	orrs	r3, r2
 8003658:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	693a      	ldr	r2, [r7, #16]
 8003660:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2b70      	cmp	r3, #112	; 0x70
 8003668:	d01a      	beq.n	80036a0 <TIM_SlaveTimer_SetConfig+0x80>
 800366a:	2b70      	cmp	r3, #112	; 0x70
 800366c:	d860      	bhi.n	8003730 <TIM_SlaveTimer_SetConfig+0x110>
 800366e:	2b60      	cmp	r3, #96	; 0x60
 8003670:	d054      	beq.n	800371c <TIM_SlaveTimer_SetConfig+0xfc>
 8003672:	2b60      	cmp	r3, #96	; 0x60
 8003674:	d85c      	bhi.n	8003730 <TIM_SlaveTimer_SetConfig+0x110>
 8003676:	2b50      	cmp	r3, #80	; 0x50
 8003678:	d046      	beq.n	8003708 <TIM_SlaveTimer_SetConfig+0xe8>
 800367a:	2b50      	cmp	r3, #80	; 0x50
 800367c:	d858      	bhi.n	8003730 <TIM_SlaveTimer_SetConfig+0x110>
 800367e:	2b40      	cmp	r3, #64	; 0x40
 8003680:	d019      	beq.n	80036b6 <TIM_SlaveTimer_SetConfig+0x96>
 8003682:	2b40      	cmp	r3, #64	; 0x40
 8003684:	d854      	bhi.n	8003730 <TIM_SlaveTimer_SetConfig+0x110>
 8003686:	2b30      	cmp	r3, #48	; 0x30
 8003688:	d055      	beq.n	8003736 <TIM_SlaveTimer_SetConfig+0x116>
 800368a:	2b30      	cmp	r3, #48	; 0x30
 800368c:	d850      	bhi.n	8003730 <TIM_SlaveTimer_SetConfig+0x110>
 800368e:	2b20      	cmp	r3, #32
 8003690:	d051      	beq.n	8003736 <TIM_SlaveTimer_SetConfig+0x116>
 8003692:	2b20      	cmp	r3, #32
 8003694:	d84c      	bhi.n	8003730 <TIM_SlaveTimer_SetConfig+0x110>
 8003696:	2b00      	cmp	r3, #0
 8003698:	d04d      	beq.n	8003736 <TIM_SlaveTimer_SetConfig+0x116>
 800369a:	2b10      	cmp	r3, #16
 800369c:	d04b      	beq.n	8003736 <TIM_SlaveTimer_SetConfig+0x116>
 800369e:	e047      	b.n	8003730 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6818      	ldr	r0, [r3, #0]
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	68d9      	ldr	r1, [r3, #12]
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	689a      	ldr	r2, [r3, #8]
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	f000 f8a6 	bl	8003800 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80036b4:	e040      	b.n	8003738 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2b05      	cmp	r3, #5
 80036bc:	d101      	bne.n	80036c2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e03b      	b.n	800373a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	6a1a      	ldr	r2, [r3, #32]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0201 	bic.w	r2, r2, #1
 80036d8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036e8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	011b      	lsls	r3, r3, #4
 80036f0:	68ba      	ldr	r2, [r7, #8]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68ba      	ldr	r2, [r7, #8]
 80036fc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	621a      	str	r2, [r3, #32]
      break;
 8003706:	e017      	b.n	8003738 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6818      	ldr	r0, [r3, #0]
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	6899      	ldr	r1, [r3, #8]
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	461a      	mov	r2, r3
 8003716:	f000 f814 	bl	8003742 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800371a:	e00d      	b.n	8003738 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6818      	ldr	r0, [r3, #0]
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	6899      	ldr	r1, [r3, #8]
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	461a      	mov	r2, r3
 800372a:	f000 f839 	bl	80037a0 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800372e:	e003      	b.n	8003738 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	75fb      	strb	r3, [r7, #23]
      break;
 8003734:	e000      	b.n	8003738 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8003736:	bf00      	nop
  }

  return status;
 8003738:	7dfb      	ldrb	r3, [r7, #23]
}
 800373a:	4618      	mov	r0, r3
 800373c:	3718      	adds	r7, #24
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003742:	b480      	push	{r7}
 8003744:	b087      	sub	sp, #28
 8003746:	af00      	add	r7, sp, #0
 8003748:	60f8      	str	r0, [r7, #12]
 800374a:	60b9      	str	r1, [r7, #8]
 800374c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6a1b      	ldr	r3, [r3, #32]
 8003752:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	f023 0201 	bic.w	r2, r3, #1
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800376c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	011b      	lsls	r3, r3, #4
 8003772:	693a      	ldr	r2, [r7, #16]
 8003774:	4313      	orrs	r3, r2
 8003776:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	f023 030a 	bic.w	r3, r3, #10
 800377e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003780:	697a      	ldr	r2, [r7, #20]
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	4313      	orrs	r3, r2
 8003786:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	697a      	ldr	r2, [r7, #20]
 8003792:	621a      	str	r2, [r3, #32]
}
 8003794:	bf00      	nop
 8003796:	371c      	adds	r7, #28
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b087      	sub	sp, #28
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6a1b      	ldr	r3, [r3, #32]
 80037b0:	f023 0210 	bic.w	r2, r3, #16
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	699b      	ldr	r3, [r3, #24]
 80037bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6a1b      	ldr	r3, [r3, #32]
 80037c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80037ca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	031b      	lsls	r3, r3, #12
 80037d0:	697a      	ldr	r2, [r7, #20]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80037dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	011b      	lsls	r3, r3, #4
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	693a      	ldr	r2, [r7, #16]
 80037f2:	621a      	str	r2, [r3, #32]
}
 80037f4:	bf00      	nop
 80037f6:	371c      	adds	r7, #28
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003800:	b480      	push	{r7}
 8003802:	b087      	sub	sp, #28
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
 800380c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800381a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	021a      	lsls	r2, r3, #8
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	431a      	orrs	r2, r3
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	4313      	orrs	r3, r2
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	4313      	orrs	r3, r2
 800382c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	697a      	ldr	r2, [r7, #20]
 8003832:	609a      	str	r2, [r3, #8]
}
 8003834:	bf00      	nop
 8003836:	371c      	adds	r7, #28
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003850:	2b01      	cmp	r3, #1
 8003852:	d101      	bne.n	8003858 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003854:	2302      	movs	r3, #2
 8003856:	e05a      	b.n	800390e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2202      	movs	r2, #2
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800387e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	4313      	orrs	r3, r2
 8003888:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a21      	ldr	r2, [pc, #132]	; (800391c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d022      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038a4:	d01d      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a1d      	ldr	r2, [pc, #116]	; (8003920 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d018      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a1b      	ldr	r2, [pc, #108]	; (8003924 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d013      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a1a      	ldr	r2, [pc, #104]	; (8003928 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d00e      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a18      	ldr	r2, [pc, #96]	; (800392c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d009      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a17      	ldr	r2, [pc, #92]	; (8003930 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d004      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a15      	ldr	r2, [pc, #84]	; (8003934 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d10c      	bne.n	80038fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	68ba      	ldr	r2, [r7, #8]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68ba      	ldr	r2, [r7, #8]
 80038fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3714      	adds	r7, #20
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	40010000 	.word	0x40010000
 8003920:	40000400 	.word	0x40000400
 8003924:	40000800 	.word	0x40000800
 8003928:	40000c00 	.word	0x40000c00
 800392c:	40010400 	.word	0x40010400
 8003930:	40014000 	.word	0x40014000
 8003934:	40001800 	.word	0x40001800

08003938 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e03f      	b.n	80039f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d106      	bne.n	800398c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f7fd fc66 	bl	8001258 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2224      	movs	r2, #36	; 0x24
 8003990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68da      	ldr	r2, [r3, #12]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f000 f929 	bl	8003bfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	691a      	ldr	r2, [r3, #16]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	695a      	ldr	r2, [r3, #20]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68da      	ldr	r2, [r3, #12]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2220      	movs	r2, #32
 80039e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2220      	movs	r2, #32
 80039ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}

080039fa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039fa:	b580      	push	{r7, lr}
 80039fc:	b08a      	sub	sp, #40	; 0x28
 80039fe:	af02      	add	r7, sp, #8
 8003a00:	60f8      	str	r0, [r7, #12]
 8003a02:	60b9      	str	r1, [r7, #8]
 8003a04:	603b      	str	r3, [r7, #0]
 8003a06:	4613      	mov	r3, r2
 8003a08:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b20      	cmp	r3, #32
 8003a18:	d17c      	bne.n	8003b14 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d002      	beq.n	8003a26 <HAL_UART_Transmit+0x2c>
 8003a20:	88fb      	ldrh	r3, [r7, #6]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e075      	b.n	8003b16 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d101      	bne.n	8003a38 <HAL_UART_Transmit+0x3e>
 8003a34:	2302      	movs	r3, #2
 8003a36:	e06e      	b.n	8003b16 <HAL_UART_Transmit+0x11c>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2221      	movs	r2, #33	; 0x21
 8003a4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a4e:	f7fd fd7f 	bl	8001550 <HAL_GetTick>
 8003a52:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	88fa      	ldrh	r2, [r7, #6]
 8003a58:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	88fa      	ldrh	r2, [r7, #6]
 8003a5e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a68:	d108      	bne.n	8003a7c <HAL_UART_Transmit+0x82>
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d104      	bne.n	8003a7c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003a72:	2300      	movs	r3, #0
 8003a74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	61bb      	str	r3, [r7, #24]
 8003a7a:	e003      	b.n	8003a84 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a80:	2300      	movs	r3, #0
 8003a82:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2200      	movs	r2, #0
 8003a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003a8c:	e02a      	b.n	8003ae4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	2200      	movs	r2, #0
 8003a96:	2180      	movs	r1, #128	; 0x80
 8003a98:	68f8      	ldr	r0, [r7, #12]
 8003a9a:	f000 f840 	bl	8003b1e <UART_WaitOnFlagUntilTimeout>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d001      	beq.n	8003aa8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e036      	b.n	8003b16 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d10b      	bne.n	8003ac6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	881b      	ldrh	r3, [r3, #0]
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003abc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	3302      	adds	r3, #2
 8003ac2:	61bb      	str	r3, [r7, #24]
 8003ac4:	e007      	b.n	8003ad6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	781a      	ldrb	r2, [r3, #0]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	3b01      	subs	r3, #1
 8003ade:	b29a      	uxth	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1cf      	bne.n	8003a8e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	9300      	str	r3, [sp, #0]
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	2200      	movs	r2, #0
 8003af6:	2140      	movs	r1, #64	; 0x40
 8003af8:	68f8      	ldr	r0, [r7, #12]
 8003afa:	f000 f810 	bl	8003b1e <UART_WaitOnFlagUntilTimeout>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e006      	b.n	8003b16 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2220      	movs	r2, #32
 8003b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003b10:	2300      	movs	r3, #0
 8003b12:	e000      	b.n	8003b16 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003b14:	2302      	movs	r3, #2
  }
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3720      	adds	r7, #32
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b090      	sub	sp, #64	; 0x40
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	60f8      	str	r0, [r7, #12]
 8003b26:	60b9      	str	r1, [r7, #8]
 8003b28:	603b      	str	r3, [r7, #0]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b2e:	e050      	b.n	8003bd2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b36:	d04c      	beq.n	8003bd2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003b38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d007      	beq.n	8003b4e <UART_WaitOnFlagUntilTimeout+0x30>
 8003b3e:	f7fd fd07 	bl	8001550 <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d241      	bcs.n	8003bd2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	330c      	adds	r3, #12
 8003b54:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b58:	e853 3f00 	ldrex	r3, [r3]
 8003b5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b60:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003b64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	330c      	adds	r3, #12
 8003b6c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003b6e:	637a      	str	r2, [r7, #52]	; 0x34
 8003b70:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b72:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003b74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b76:	e841 2300 	strex	r3, r2, [r1]
 8003b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1e5      	bne.n	8003b4e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	3314      	adds	r3, #20
 8003b88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	e853 3f00 	ldrex	r3, [r3]
 8003b90:	613b      	str	r3, [r7, #16]
   return(result);
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	f023 0301 	bic.w	r3, r3, #1
 8003b98:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	3314      	adds	r3, #20
 8003ba0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ba2:	623a      	str	r2, [r7, #32]
 8003ba4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba6:	69f9      	ldr	r1, [r7, #28]
 8003ba8:	6a3a      	ldr	r2, [r7, #32]
 8003baa:	e841 2300 	strex	r3, r2, [r1]
 8003bae:	61bb      	str	r3, [r7, #24]
   return(result);
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1e5      	bne.n	8003b82 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2220      	movs	r2, #32
 8003bc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e00f      	b.n	8003bf2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	68ba      	ldr	r2, [r7, #8]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	bf0c      	ite	eq
 8003be2:	2301      	moveq	r3, #1
 8003be4:	2300      	movne	r3, #0
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	461a      	mov	r2, r3
 8003bea:	79fb      	ldrb	r3, [r7, #7]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d09f      	beq.n	8003b30 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003bf0:	2300      	movs	r3, #0
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3740      	adds	r7, #64	; 0x40
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
	...

08003bfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c00:	b0c0      	sub	sp, #256	; 0x100
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c18:	68d9      	ldr	r1, [r3, #12]
 8003c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	ea40 0301 	orr.w	r3, r0, r1
 8003c24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c2a:	689a      	ldr	r2, [r3, #8]
 8003c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	431a      	orrs	r2, r3
 8003c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c40:	69db      	ldr	r3, [r3, #28]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003c54:	f021 010c 	bic.w	r1, r1, #12
 8003c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003c62:	430b      	orrs	r3, r1
 8003c64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c76:	6999      	ldr	r1, [r3, #24]
 8003c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	ea40 0301 	orr.w	r3, r0, r1
 8003c82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	4b8f      	ldr	r3, [pc, #572]	; (8003ec8 <UART_SetConfig+0x2cc>)
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d005      	beq.n	8003c9c <UART_SetConfig+0xa0>
 8003c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	4b8d      	ldr	r3, [pc, #564]	; (8003ecc <UART_SetConfig+0x2d0>)
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d104      	bne.n	8003ca6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003c9c:	f7ff fa40 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
 8003ca0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003ca4:	e003      	b.n	8003cae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ca6:	f7ff fa27 	bl	80030f8 <HAL_RCC_GetPCLK1Freq>
 8003caa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cb2:	69db      	ldr	r3, [r3, #28]
 8003cb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cb8:	f040 810c 	bne.w	8003ed4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003cbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003cc6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003cca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003cce:	4622      	mov	r2, r4
 8003cd0:	462b      	mov	r3, r5
 8003cd2:	1891      	adds	r1, r2, r2
 8003cd4:	65b9      	str	r1, [r7, #88]	; 0x58
 8003cd6:	415b      	adcs	r3, r3
 8003cd8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003cda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003cde:	4621      	mov	r1, r4
 8003ce0:	eb12 0801 	adds.w	r8, r2, r1
 8003ce4:	4629      	mov	r1, r5
 8003ce6:	eb43 0901 	adc.w	r9, r3, r1
 8003cea:	f04f 0200 	mov.w	r2, #0
 8003cee:	f04f 0300 	mov.w	r3, #0
 8003cf2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003cf6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003cfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cfe:	4690      	mov	r8, r2
 8003d00:	4699      	mov	r9, r3
 8003d02:	4623      	mov	r3, r4
 8003d04:	eb18 0303 	adds.w	r3, r8, r3
 8003d08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003d0c:	462b      	mov	r3, r5
 8003d0e:	eb49 0303 	adc.w	r3, r9, r3
 8003d12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003d22:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003d26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	18db      	adds	r3, r3, r3
 8003d2e:	653b      	str	r3, [r7, #80]	; 0x50
 8003d30:	4613      	mov	r3, r2
 8003d32:	eb42 0303 	adc.w	r3, r2, r3
 8003d36:	657b      	str	r3, [r7, #84]	; 0x54
 8003d38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003d3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003d40:	f7fc fa9e 	bl	8000280 <__aeabi_uldivmod>
 8003d44:	4602      	mov	r2, r0
 8003d46:	460b      	mov	r3, r1
 8003d48:	4b61      	ldr	r3, [pc, #388]	; (8003ed0 <UART_SetConfig+0x2d4>)
 8003d4a:	fba3 2302 	umull	r2, r3, r3, r2
 8003d4e:	095b      	lsrs	r3, r3, #5
 8003d50:	011c      	lsls	r4, r3, #4
 8003d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d56:	2200      	movs	r2, #0
 8003d58:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003d5c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003d60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003d64:	4642      	mov	r2, r8
 8003d66:	464b      	mov	r3, r9
 8003d68:	1891      	adds	r1, r2, r2
 8003d6a:	64b9      	str	r1, [r7, #72]	; 0x48
 8003d6c:	415b      	adcs	r3, r3
 8003d6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003d74:	4641      	mov	r1, r8
 8003d76:	eb12 0a01 	adds.w	sl, r2, r1
 8003d7a:	4649      	mov	r1, r9
 8003d7c:	eb43 0b01 	adc.w	fp, r3, r1
 8003d80:	f04f 0200 	mov.w	r2, #0
 8003d84:	f04f 0300 	mov.w	r3, #0
 8003d88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d94:	4692      	mov	sl, r2
 8003d96:	469b      	mov	fp, r3
 8003d98:	4643      	mov	r3, r8
 8003d9a:	eb1a 0303 	adds.w	r3, sl, r3
 8003d9e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003da2:	464b      	mov	r3, r9
 8003da4:	eb4b 0303 	adc.w	r3, fp, r3
 8003da8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003db8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003dbc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	18db      	adds	r3, r3, r3
 8003dc4:	643b      	str	r3, [r7, #64]	; 0x40
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	eb42 0303 	adc.w	r3, r2, r3
 8003dcc:	647b      	str	r3, [r7, #68]	; 0x44
 8003dce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003dd2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003dd6:	f7fc fa53 	bl	8000280 <__aeabi_uldivmod>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	460b      	mov	r3, r1
 8003dde:	4611      	mov	r1, r2
 8003de0:	4b3b      	ldr	r3, [pc, #236]	; (8003ed0 <UART_SetConfig+0x2d4>)
 8003de2:	fba3 2301 	umull	r2, r3, r3, r1
 8003de6:	095b      	lsrs	r3, r3, #5
 8003de8:	2264      	movs	r2, #100	; 0x64
 8003dea:	fb02 f303 	mul.w	r3, r2, r3
 8003dee:	1acb      	subs	r3, r1, r3
 8003df0:	00db      	lsls	r3, r3, #3
 8003df2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003df6:	4b36      	ldr	r3, [pc, #216]	; (8003ed0 <UART_SetConfig+0x2d4>)
 8003df8:	fba3 2302 	umull	r2, r3, r3, r2
 8003dfc:	095b      	lsrs	r3, r3, #5
 8003dfe:	005b      	lsls	r3, r3, #1
 8003e00:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003e04:	441c      	add	r4, r3
 8003e06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e10:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003e14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003e18:	4642      	mov	r2, r8
 8003e1a:	464b      	mov	r3, r9
 8003e1c:	1891      	adds	r1, r2, r2
 8003e1e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003e20:	415b      	adcs	r3, r3
 8003e22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003e28:	4641      	mov	r1, r8
 8003e2a:	1851      	adds	r1, r2, r1
 8003e2c:	6339      	str	r1, [r7, #48]	; 0x30
 8003e2e:	4649      	mov	r1, r9
 8003e30:	414b      	adcs	r3, r1
 8003e32:	637b      	str	r3, [r7, #52]	; 0x34
 8003e34:	f04f 0200 	mov.w	r2, #0
 8003e38:	f04f 0300 	mov.w	r3, #0
 8003e3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003e40:	4659      	mov	r1, fp
 8003e42:	00cb      	lsls	r3, r1, #3
 8003e44:	4651      	mov	r1, sl
 8003e46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e4a:	4651      	mov	r1, sl
 8003e4c:	00ca      	lsls	r2, r1, #3
 8003e4e:	4610      	mov	r0, r2
 8003e50:	4619      	mov	r1, r3
 8003e52:	4603      	mov	r3, r0
 8003e54:	4642      	mov	r2, r8
 8003e56:	189b      	adds	r3, r3, r2
 8003e58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003e5c:	464b      	mov	r3, r9
 8003e5e:	460a      	mov	r2, r1
 8003e60:	eb42 0303 	adc.w	r3, r2, r3
 8003e64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003e74:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003e78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	18db      	adds	r3, r3, r3
 8003e80:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e82:	4613      	mov	r3, r2
 8003e84:	eb42 0303 	adc.w	r3, r2, r3
 8003e88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003e8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003e92:	f7fc f9f5 	bl	8000280 <__aeabi_uldivmod>
 8003e96:	4602      	mov	r2, r0
 8003e98:	460b      	mov	r3, r1
 8003e9a:	4b0d      	ldr	r3, [pc, #52]	; (8003ed0 <UART_SetConfig+0x2d4>)
 8003e9c:	fba3 1302 	umull	r1, r3, r3, r2
 8003ea0:	095b      	lsrs	r3, r3, #5
 8003ea2:	2164      	movs	r1, #100	; 0x64
 8003ea4:	fb01 f303 	mul.w	r3, r1, r3
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	00db      	lsls	r3, r3, #3
 8003eac:	3332      	adds	r3, #50	; 0x32
 8003eae:	4a08      	ldr	r2, [pc, #32]	; (8003ed0 <UART_SetConfig+0x2d4>)
 8003eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb4:	095b      	lsrs	r3, r3, #5
 8003eb6:	f003 0207 	and.w	r2, r3, #7
 8003eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4422      	add	r2, r4
 8003ec2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ec4:	e105      	b.n	80040d2 <UART_SetConfig+0x4d6>
 8003ec6:	bf00      	nop
 8003ec8:	40011000 	.word	0x40011000
 8003ecc:	40011400 	.word	0x40011400
 8003ed0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ed4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003ede:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003ee2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003ee6:	4642      	mov	r2, r8
 8003ee8:	464b      	mov	r3, r9
 8003eea:	1891      	adds	r1, r2, r2
 8003eec:	6239      	str	r1, [r7, #32]
 8003eee:	415b      	adcs	r3, r3
 8003ef0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ef2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ef6:	4641      	mov	r1, r8
 8003ef8:	1854      	adds	r4, r2, r1
 8003efa:	4649      	mov	r1, r9
 8003efc:	eb43 0501 	adc.w	r5, r3, r1
 8003f00:	f04f 0200 	mov.w	r2, #0
 8003f04:	f04f 0300 	mov.w	r3, #0
 8003f08:	00eb      	lsls	r3, r5, #3
 8003f0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f0e:	00e2      	lsls	r2, r4, #3
 8003f10:	4614      	mov	r4, r2
 8003f12:	461d      	mov	r5, r3
 8003f14:	4643      	mov	r3, r8
 8003f16:	18e3      	adds	r3, r4, r3
 8003f18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003f1c:	464b      	mov	r3, r9
 8003f1e:	eb45 0303 	adc.w	r3, r5, r3
 8003f22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003f32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003f36:	f04f 0200 	mov.w	r2, #0
 8003f3a:	f04f 0300 	mov.w	r3, #0
 8003f3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003f42:	4629      	mov	r1, r5
 8003f44:	008b      	lsls	r3, r1, #2
 8003f46:	4621      	mov	r1, r4
 8003f48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f4c:	4621      	mov	r1, r4
 8003f4e:	008a      	lsls	r2, r1, #2
 8003f50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003f54:	f7fc f994 	bl	8000280 <__aeabi_uldivmod>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	4b60      	ldr	r3, [pc, #384]	; (80040e0 <UART_SetConfig+0x4e4>)
 8003f5e:	fba3 2302 	umull	r2, r3, r3, r2
 8003f62:	095b      	lsrs	r3, r3, #5
 8003f64:	011c      	lsls	r4, r3, #4
 8003f66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003f70:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003f74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003f78:	4642      	mov	r2, r8
 8003f7a:	464b      	mov	r3, r9
 8003f7c:	1891      	adds	r1, r2, r2
 8003f7e:	61b9      	str	r1, [r7, #24]
 8003f80:	415b      	adcs	r3, r3
 8003f82:	61fb      	str	r3, [r7, #28]
 8003f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f88:	4641      	mov	r1, r8
 8003f8a:	1851      	adds	r1, r2, r1
 8003f8c:	6139      	str	r1, [r7, #16]
 8003f8e:	4649      	mov	r1, r9
 8003f90:	414b      	adcs	r3, r1
 8003f92:	617b      	str	r3, [r7, #20]
 8003f94:	f04f 0200 	mov.w	r2, #0
 8003f98:	f04f 0300 	mov.w	r3, #0
 8003f9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fa0:	4659      	mov	r1, fp
 8003fa2:	00cb      	lsls	r3, r1, #3
 8003fa4:	4651      	mov	r1, sl
 8003fa6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003faa:	4651      	mov	r1, sl
 8003fac:	00ca      	lsls	r2, r1, #3
 8003fae:	4610      	mov	r0, r2
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	4642      	mov	r2, r8
 8003fb6:	189b      	adds	r3, r3, r2
 8003fb8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003fbc:	464b      	mov	r3, r9
 8003fbe:	460a      	mov	r2, r1
 8003fc0:	eb42 0303 	adc.w	r3, r2, r3
 8003fc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	67bb      	str	r3, [r7, #120]	; 0x78
 8003fd2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003fd4:	f04f 0200 	mov.w	r2, #0
 8003fd8:	f04f 0300 	mov.w	r3, #0
 8003fdc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003fe0:	4649      	mov	r1, r9
 8003fe2:	008b      	lsls	r3, r1, #2
 8003fe4:	4641      	mov	r1, r8
 8003fe6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fea:	4641      	mov	r1, r8
 8003fec:	008a      	lsls	r2, r1, #2
 8003fee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003ff2:	f7fc f945 	bl	8000280 <__aeabi_uldivmod>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	4b39      	ldr	r3, [pc, #228]	; (80040e0 <UART_SetConfig+0x4e4>)
 8003ffc:	fba3 1302 	umull	r1, r3, r3, r2
 8004000:	095b      	lsrs	r3, r3, #5
 8004002:	2164      	movs	r1, #100	; 0x64
 8004004:	fb01 f303 	mul.w	r3, r1, r3
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	011b      	lsls	r3, r3, #4
 800400c:	3332      	adds	r3, #50	; 0x32
 800400e:	4a34      	ldr	r2, [pc, #208]	; (80040e0 <UART_SetConfig+0x4e4>)
 8004010:	fba2 2303 	umull	r2, r3, r2, r3
 8004014:	095b      	lsrs	r3, r3, #5
 8004016:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800401a:	441c      	add	r4, r3
 800401c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004020:	2200      	movs	r2, #0
 8004022:	673b      	str	r3, [r7, #112]	; 0x70
 8004024:	677a      	str	r2, [r7, #116]	; 0x74
 8004026:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800402a:	4642      	mov	r2, r8
 800402c:	464b      	mov	r3, r9
 800402e:	1891      	adds	r1, r2, r2
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	415b      	adcs	r3, r3
 8004034:	60fb      	str	r3, [r7, #12]
 8004036:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800403a:	4641      	mov	r1, r8
 800403c:	1851      	adds	r1, r2, r1
 800403e:	6039      	str	r1, [r7, #0]
 8004040:	4649      	mov	r1, r9
 8004042:	414b      	adcs	r3, r1
 8004044:	607b      	str	r3, [r7, #4]
 8004046:	f04f 0200 	mov.w	r2, #0
 800404a:	f04f 0300 	mov.w	r3, #0
 800404e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004052:	4659      	mov	r1, fp
 8004054:	00cb      	lsls	r3, r1, #3
 8004056:	4651      	mov	r1, sl
 8004058:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800405c:	4651      	mov	r1, sl
 800405e:	00ca      	lsls	r2, r1, #3
 8004060:	4610      	mov	r0, r2
 8004062:	4619      	mov	r1, r3
 8004064:	4603      	mov	r3, r0
 8004066:	4642      	mov	r2, r8
 8004068:	189b      	adds	r3, r3, r2
 800406a:	66bb      	str	r3, [r7, #104]	; 0x68
 800406c:	464b      	mov	r3, r9
 800406e:	460a      	mov	r2, r1
 8004070:	eb42 0303 	adc.w	r3, r2, r3
 8004074:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	663b      	str	r3, [r7, #96]	; 0x60
 8004080:	667a      	str	r2, [r7, #100]	; 0x64
 8004082:	f04f 0200 	mov.w	r2, #0
 8004086:	f04f 0300 	mov.w	r3, #0
 800408a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800408e:	4649      	mov	r1, r9
 8004090:	008b      	lsls	r3, r1, #2
 8004092:	4641      	mov	r1, r8
 8004094:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004098:	4641      	mov	r1, r8
 800409a:	008a      	lsls	r2, r1, #2
 800409c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80040a0:	f7fc f8ee 	bl	8000280 <__aeabi_uldivmod>
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	4b0d      	ldr	r3, [pc, #52]	; (80040e0 <UART_SetConfig+0x4e4>)
 80040aa:	fba3 1302 	umull	r1, r3, r3, r2
 80040ae:	095b      	lsrs	r3, r3, #5
 80040b0:	2164      	movs	r1, #100	; 0x64
 80040b2:	fb01 f303 	mul.w	r3, r1, r3
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	011b      	lsls	r3, r3, #4
 80040ba:	3332      	adds	r3, #50	; 0x32
 80040bc:	4a08      	ldr	r2, [pc, #32]	; (80040e0 <UART_SetConfig+0x4e4>)
 80040be:	fba2 2303 	umull	r2, r3, r2, r3
 80040c2:	095b      	lsrs	r3, r3, #5
 80040c4:	f003 020f 	and.w	r2, r3, #15
 80040c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4422      	add	r2, r4
 80040d0:	609a      	str	r2, [r3, #8]
}
 80040d2:	bf00      	nop
 80040d4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80040d8:	46bd      	mov	sp, r7
 80040da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040de:	bf00      	nop
 80040e0:	51eb851f 	.word	0x51eb851f

080040e4 <__errno>:
 80040e4:	4b01      	ldr	r3, [pc, #4]	; (80040ec <__errno+0x8>)
 80040e6:	6818      	ldr	r0, [r3, #0]
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	2000000c 	.word	0x2000000c

080040f0 <__libc_init_array>:
 80040f0:	b570      	push	{r4, r5, r6, lr}
 80040f2:	4d0d      	ldr	r5, [pc, #52]	; (8004128 <__libc_init_array+0x38>)
 80040f4:	4c0d      	ldr	r4, [pc, #52]	; (800412c <__libc_init_array+0x3c>)
 80040f6:	1b64      	subs	r4, r4, r5
 80040f8:	10a4      	asrs	r4, r4, #2
 80040fa:	2600      	movs	r6, #0
 80040fc:	42a6      	cmp	r6, r4
 80040fe:	d109      	bne.n	8004114 <__libc_init_array+0x24>
 8004100:	4d0b      	ldr	r5, [pc, #44]	; (8004130 <__libc_init_array+0x40>)
 8004102:	4c0c      	ldr	r4, [pc, #48]	; (8004134 <__libc_init_array+0x44>)
 8004104:	f000 fcb2 	bl	8004a6c <_init>
 8004108:	1b64      	subs	r4, r4, r5
 800410a:	10a4      	asrs	r4, r4, #2
 800410c:	2600      	movs	r6, #0
 800410e:	42a6      	cmp	r6, r4
 8004110:	d105      	bne.n	800411e <__libc_init_array+0x2e>
 8004112:	bd70      	pop	{r4, r5, r6, pc}
 8004114:	f855 3b04 	ldr.w	r3, [r5], #4
 8004118:	4798      	blx	r3
 800411a:	3601      	adds	r6, #1
 800411c:	e7ee      	b.n	80040fc <__libc_init_array+0xc>
 800411e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004122:	4798      	blx	r3
 8004124:	3601      	adds	r6, #1
 8004126:	e7f2      	b.n	800410e <__libc_init_array+0x1e>
 8004128:	08005290 	.word	0x08005290
 800412c:	08005290 	.word	0x08005290
 8004130:	08005290 	.word	0x08005290
 8004134:	08005294 	.word	0x08005294

08004138 <memcmp>:
 8004138:	b510      	push	{r4, lr}
 800413a:	3901      	subs	r1, #1
 800413c:	4402      	add	r2, r0
 800413e:	4290      	cmp	r0, r2
 8004140:	d101      	bne.n	8004146 <memcmp+0xe>
 8004142:	2000      	movs	r0, #0
 8004144:	e005      	b.n	8004152 <memcmp+0x1a>
 8004146:	7803      	ldrb	r3, [r0, #0]
 8004148:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800414c:	42a3      	cmp	r3, r4
 800414e:	d001      	beq.n	8004154 <memcmp+0x1c>
 8004150:	1b18      	subs	r0, r3, r4
 8004152:	bd10      	pop	{r4, pc}
 8004154:	3001      	adds	r0, #1
 8004156:	e7f2      	b.n	800413e <memcmp+0x6>

08004158 <memset>:
 8004158:	4402      	add	r2, r0
 800415a:	4603      	mov	r3, r0
 800415c:	4293      	cmp	r3, r2
 800415e:	d100      	bne.n	8004162 <memset+0xa>
 8004160:	4770      	bx	lr
 8004162:	f803 1b01 	strb.w	r1, [r3], #1
 8004166:	e7f9      	b.n	800415c <memset+0x4>

08004168 <sniprintf>:
 8004168:	b40c      	push	{r2, r3}
 800416a:	b530      	push	{r4, r5, lr}
 800416c:	4b17      	ldr	r3, [pc, #92]	; (80041cc <sniprintf+0x64>)
 800416e:	1e0c      	subs	r4, r1, #0
 8004170:	681d      	ldr	r5, [r3, #0]
 8004172:	b09d      	sub	sp, #116	; 0x74
 8004174:	da08      	bge.n	8004188 <sniprintf+0x20>
 8004176:	238b      	movs	r3, #139	; 0x8b
 8004178:	602b      	str	r3, [r5, #0]
 800417a:	f04f 30ff 	mov.w	r0, #4294967295
 800417e:	b01d      	add	sp, #116	; 0x74
 8004180:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004184:	b002      	add	sp, #8
 8004186:	4770      	bx	lr
 8004188:	f44f 7302 	mov.w	r3, #520	; 0x208
 800418c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004190:	bf14      	ite	ne
 8004192:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004196:	4623      	moveq	r3, r4
 8004198:	9304      	str	r3, [sp, #16]
 800419a:	9307      	str	r3, [sp, #28]
 800419c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80041a0:	9002      	str	r0, [sp, #8]
 80041a2:	9006      	str	r0, [sp, #24]
 80041a4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80041a8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80041aa:	ab21      	add	r3, sp, #132	; 0x84
 80041ac:	a902      	add	r1, sp, #8
 80041ae:	4628      	mov	r0, r5
 80041b0:	9301      	str	r3, [sp, #4]
 80041b2:	f000 f869 	bl	8004288 <_svfiprintf_r>
 80041b6:	1c43      	adds	r3, r0, #1
 80041b8:	bfbc      	itt	lt
 80041ba:	238b      	movlt	r3, #139	; 0x8b
 80041bc:	602b      	strlt	r3, [r5, #0]
 80041be:	2c00      	cmp	r4, #0
 80041c0:	d0dd      	beq.n	800417e <sniprintf+0x16>
 80041c2:	9b02      	ldr	r3, [sp, #8]
 80041c4:	2200      	movs	r2, #0
 80041c6:	701a      	strb	r2, [r3, #0]
 80041c8:	e7d9      	b.n	800417e <sniprintf+0x16>
 80041ca:	bf00      	nop
 80041cc:	2000000c 	.word	0x2000000c

080041d0 <__ssputs_r>:
 80041d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041d4:	688e      	ldr	r6, [r1, #8]
 80041d6:	429e      	cmp	r6, r3
 80041d8:	4682      	mov	sl, r0
 80041da:	460c      	mov	r4, r1
 80041dc:	4690      	mov	r8, r2
 80041de:	461f      	mov	r7, r3
 80041e0:	d838      	bhi.n	8004254 <__ssputs_r+0x84>
 80041e2:	898a      	ldrh	r2, [r1, #12]
 80041e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80041e8:	d032      	beq.n	8004250 <__ssputs_r+0x80>
 80041ea:	6825      	ldr	r5, [r4, #0]
 80041ec:	6909      	ldr	r1, [r1, #16]
 80041ee:	eba5 0901 	sub.w	r9, r5, r1
 80041f2:	6965      	ldr	r5, [r4, #20]
 80041f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80041f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80041fc:	3301      	adds	r3, #1
 80041fe:	444b      	add	r3, r9
 8004200:	106d      	asrs	r5, r5, #1
 8004202:	429d      	cmp	r5, r3
 8004204:	bf38      	it	cc
 8004206:	461d      	movcc	r5, r3
 8004208:	0553      	lsls	r3, r2, #21
 800420a:	d531      	bpl.n	8004270 <__ssputs_r+0xa0>
 800420c:	4629      	mov	r1, r5
 800420e:	f000 fb63 	bl	80048d8 <_malloc_r>
 8004212:	4606      	mov	r6, r0
 8004214:	b950      	cbnz	r0, 800422c <__ssputs_r+0x5c>
 8004216:	230c      	movs	r3, #12
 8004218:	f8ca 3000 	str.w	r3, [sl]
 800421c:	89a3      	ldrh	r3, [r4, #12]
 800421e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004222:	81a3      	strh	r3, [r4, #12]
 8004224:	f04f 30ff 	mov.w	r0, #4294967295
 8004228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800422c:	6921      	ldr	r1, [r4, #16]
 800422e:	464a      	mov	r2, r9
 8004230:	f000 fabe 	bl	80047b0 <memcpy>
 8004234:	89a3      	ldrh	r3, [r4, #12]
 8004236:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800423a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800423e:	81a3      	strh	r3, [r4, #12]
 8004240:	6126      	str	r6, [r4, #16]
 8004242:	6165      	str	r5, [r4, #20]
 8004244:	444e      	add	r6, r9
 8004246:	eba5 0509 	sub.w	r5, r5, r9
 800424a:	6026      	str	r6, [r4, #0]
 800424c:	60a5      	str	r5, [r4, #8]
 800424e:	463e      	mov	r6, r7
 8004250:	42be      	cmp	r6, r7
 8004252:	d900      	bls.n	8004256 <__ssputs_r+0x86>
 8004254:	463e      	mov	r6, r7
 8004256:	6820      	ldr	r0, [r4, #0]
 8004258:	4632      	mov	r2, r6
 800425a:	4641      	mov	r1, r8
 800425c:	f000 fab6 	bl	80047cc <memmove>
 8004260:	68a3      	ldr	r3, [r4, #8]
 8004262:	1b9b      	subs	r3, r3, r6
 8004264:	60a3      	str	r3, [r4, #8]
 8004266:	6823      	ldr	r3, [r4, #0]
 8004268:	4433      	add	r3, r6
 800426a:	6023      	str	r3, [r4, #0]
 800426c:	2000      	movs	r0, #0
 800426e:	e7db      	b.n	8004228 <__ssputs_r+0x58>
 8004270:	462a      	mov	r2, r5
 8004272:	f000 fba5 	bl	80049c0 <_realloc_r>
 8004276:	4606      	mov	r6, r0
 8004278:	2800      	cmp	r0, #0
 800427a:	d1e1      	bne.n	8004240 <__ssputs_r+0x70>
 800427c:	6921      	ldr	r1, [r4, #16]
 800427e:	4650      	mov	r0, sl
 8004280:	f000 fabe 	bl	8004800 <_free_r>
 8004284:	e7c7      	b.n	8004216 <__ssputs_r+0x46>
	...

08004288 <_svfiprintf_r>:
 8004288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800428c:	4698      	mov	r8, r3
 800428e:	898b      	ldrh	r3, [r1, #12]
 8004290:	061b      	lsls	r3, r3, #24
 8004292:	b09d      	sub	sp, #116	; 0x74
 8004294:	4607      	mov	r7, r0
 8004296:	460d      	mov	r5, r1
 8004298:	4614      	mov	r4, r2
 800429a:	d50e      	bpl.n	80042ba <_svfiprintf_r+0x32>
 800429c:	690b      	ldr	r3, [r1, #16]
 800429e:	b963      	cbnz	r3, 80042ba <_svfiprintf_r+0x32>
 80042a0:	2140      	movs	r1, #64	; 0x40
 80042a2:	f000 fb19 	bl	80048d8 <_malloc_r>
 80042a6:	6028      	str	r0, [r5, #0]
 80042a8:	6128      	str	r0, [r5, #16]
 80042aa:	b920      	cbnz	r0, 80042b6 <_svfiprintf_r+0x2e>
 80042ac:	230c      	movs	r3, #12
 80042ae:	603b      	str	r3, [r7, #0]
 80042b0:	f04f 30ff 	mov.w	r0, #4294967295
 80042b4:	e0d1      	b.n	800445a <_svfiprintf_r+0x1d2>
 80042b6:	2340      	movs	r3, #64	; 0x40
 80042b8:	616b      	str	r3, [r5, #20]
 80042ba:	2300      	movs	r3, #0
 80042bc:	9309      	str	r3, [sp, #36]	; 0x24
 80042be:	2320      	movs	r3, #32
 80042c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80042c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80042c8:	2330      	movs	r3, #48	; 0x30
 80042ca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004474 <_svfiprintf_r+0x1ec>
 80042ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80042d2:	f04f 0901 	mov.w	r9, #1
 80042d6:	4623      	mov	r3, r4
 80042d8:	469a      	mov	sl, r3
 80042da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042de:	b10a      	cbz	r2, 80042e4 <_svfiprintf_r+0x5c>
 80042e0:	2a25      	cmp	r2, #37	; 0x25
 80042e2:	d1f9      	bne.n	80042d8 <_svfiprintf_r+0x50>
 80042e4:	ebba 0b04 	subs.w	fp, sl, r4
 80042e8:	d00b      	beq.n	8004302 <_svfiprintf_r+0x7a>
 80042ea:	465b      	mov	r3, fp
 80042ec:	4622      	mov	r2, r4
 80042ee:	4629      	mov	r1, r5
 80042f0:	4638      	mov	r0, r7
 80042f2:	f7ff ff6d 	bl	80041d0 <__ssputs_r>
 80042f6:	3001      	adds	r0, #1
 80042f8:	f000 80aa 	beq.w	8004450 <_svfiprintf_r+0x1c8>
 80042fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80042fe:	445a      	add	r2, fp
 8004300:	9209      	str	r2, [sp, #36]	; 0x24
 8004302:	f89a 3000 	ldrb.w	r3, [sl]
 8004306:	2b00      	cmp	r3, #0
 8004308:	f000 80a2 	beq.w	8004450 <_svfiprintf_r+0x1c8>
 800430c:	2300      	movs	r3, #0
 800430e:	f04f 32ff 	mov.w	r2, #4294967295
 8004312:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004316:	f10a 0a01 	add.w	sl, sl, #1
 800431a:	9304      	str	r3, [sp, #16]
 800431c:	9307      	str	r3, [sp, #28]
 800431e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004322:	931a      	str	r3, [sp, #104]	; 0x68
 8004324:	4654      	mov	r4, sl
 8004326:	2205      	movs	r2, #5
 8004328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800432c:	4851      	ldr	r0, [pc, #324]	; (8004474 <_svfiprintf_r+0x1ec>)
 800432e:	f7fb ff57 	bl	80001e0 <memchr>
 8004332:	9a04      	ldr	r2, [sp, #16]
 8004334:	b9d8      	cbnz	r0, 800436e <_svfiprintf_r+0xe6>
 8004336:	06d0      	lsls	r0, r2, #27
 8004338:	bf44      	itt	mi
 800433a:	2320      	movmi	r3, #32
 800433c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004340:	0711      	lsls	r1, r2, #28
 8004342:	bf44      	itt	mi
 8004344:	232b      	movmi	r3, #43	; 0x2b
 8004346:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800434a:	f89a 3000 	ldrb.w	r3, [sl]
 800434e:	2b2a      	cmp	r3, #42	; 0x2a
 8004350:	d015      	beq.n	800437e <_svfiprintf_r+0xf6>
 8004352:	9a07      	ldr	r2, [sp, #28]
 8004354:	4654      	mov	r4, sl
 8004356:	2000      	movs	r0, #0
 8004358:	f04f 0c0a 	mov.w	ip, #10
 800435c:	4621      	mov	r1, r4
 800435e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004362:	3b30      	subs	r3, #48	; 0x30
 8004364:	2b09      	cmp	r3, #9
 8004366:	d94e      	bls.n	8004406 <_svfiprintf_r+0x17e>
 8004368:	b1b0      	cbz	r0, 8004398 <_svfiprintf_r+0x110>
 800436a:	9207      	str	r2, [sp, #28]
 800436c:	e014      	b.n	8004398 <_svfiprintf_r+0x110>
 800436e:	eba0 0308 	sub.w	r3, r0, r8
 8004372:	fa09 f303 	lsl.w	r3, r9, r3
 8004376:	4313      	orrs	r3, r2
 8004378:	9304      	str	r3, [sp, #16]
 800437a:	46a2      	mov	sl, r4
 800437c:	e7d2      	b.n	8004324 <_svfiprintf_r+0x9c>
 800437e:	9b03      	ldr	r3, [sp, #12]
 8004380:	1d19      	adds	r1, r3, #4
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	9103      	str	r1, [sp, #12]
 8004386:	2b00      	cmp	r3, #0
 8004388:	bfbb      	ittet	lt
 800438a:	425b      	neglt	r3, r3
 800438c:	f042 0202 	orrlt.w	r2, r2, #2
 8004390:	9307      	strge	r3, [sp, #28]
 8004392:	9307      	strlt	r3, [sp, #28]
 8004394:	bfb8      	it	lt
 8004396:	9204      	strlt	r2, [sp, #16]
 8004398:	7823      	ldrb	r3, [r4, #0]
 800439a:	2b2e      	cmp	r3, #46	; 0x2e
 800439c:	d10c      	bne.n	80043b8 <_svfiprintf_r+0x130>
 800439e:	7863      	ldrb	r3, [r4, #1]
 80043a0:	2b2a      	cmp	r3, #42	; 0x2a
 80043a2:	d135      	bne.n	8004410 <_svfiprintf_r+0x188>
 80043a4:	9b03      	ldr	r3, [sp, #12]
 80043a6:	1d1a      	adds	r2, r3, #4
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	9203      	str	r2, [sp, #12]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	bfb8      	it	lt
 80043b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80043b4:	3402      	adds	r4, #2
 80043b6:	9305      	str	r3, [sp, #20]
 80043b8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004484 <_svfiprintf_r+0x1fc>
 80043bc:	7821      	ldrb	r1, [r4, #0]
 80043be:	2203      	movs	r2, #3
 80043c0:	4650      	mov	r0, sl
 80043c2:	f7fb ff0d 	bl	80001e0 <memchr>
 80043c6:	b140      	cbz	r0, 80043da <_svfiprintf_r+0x152>
 80043c8:	2340      	movs	r3, #64	; 0x40
 80043ca:	eba0 000a 	sub.w	r0, r0, sl
 80043ce:	fa03 f000 	lsl.w	r0, r3, r0
 80043d2:	9b04      	ldr	r3, [sp, #16]
 80043d4:	4303      	orrs	r3, r0
 80043d6:	3401      	adds	r4, #1
 80043d8:	9304      	str	r3, [sp, #16]
 80043da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043de:	4826      	ldr	r0, [pc, #152]	; (8004478 <_svfiprintf_r+0x1f0>)
 80043e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80043e4:	2206      	movs	r2, #6
 80043e6:	f7fb fefb 	bl	80001e0 <memchr>
 80043ea:	2800      	cmp	r0, #0
 80043ec:	d038      	beq.n	8004460 <_svfiprintf_r+0x1d8>
 80043ee:	4b23      	ldr	r3, [pc, #140]	; (800447c <_svfiprintf_r+0x1f4>)
 80043f0:	bb1b      	cbnz	r3, 800443a <_svfiprintf_r+0x1b2>
 80043f2:	9b03      	ldr	r3, [sp, #12]
 80043f4:	3307      	adds	r3, #7
 80043f6:	f023 0307 	bic.w	r3, r3, #7
 80043fa:	3308      	adds	r3, #8
 80043fc:	9303      	str	r3, [sp, #12]
 80043fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004400:	4433      	add	r3, r6
 8004402:	9309      	str	r3, [sp, #36]	; 0x24
 8004404:	e767      	b.n	80042d6 <_svfiprintf_r+0x4e>
 8004406:	fb0c 3202 	mla	r2, ip, r2, r3
 800440a:	460c      	mov	r4, r1
 800440c:	2001      	movs	r0, #1
 800440e:	e7a5      	b.n	800435c <_svfiprintf_r+0xd4>
 8004410:	2300      	movs	r3, #0
 8004412:	3401      	adds	r4, #1
 8004414:	9305      	str	r3, [sp, #20]
 8004416:	4619      	mov	r1, r3
 8004418:	f04f 0c0a 	mov.w	ip, #10
 800441c:	4620      	mov	r0, r4
 800441e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004422:	3a30      	subs	r2, #48	; 0x30
 8004424:	2a09      	cmp	r2, #9
 8004426:	d903      	bls.n	8004430 <_svfiprintf_r+0x1a8>
 8004428:	2b00      	cmp	r3, #0
 800442a:	d0c5      	beq.n	80043b8 <_svfiprintf_r+0x130>
 800442c:	9105      	str	r1, [sp, #20]
 800442e:	e7c3      	b.n	80043b8 <_svfiprintf_r+0x130>
 8004430:	fb0c 2101 	mla	r1, ip, r1, r2
 8004434:	4604      	mov	r4, r0
 8004436:	2301      	movs	r3, #1
 8004438:	e7f0      	b.n	800441c <_svfiprintf_r+0x194>
 800443a:	ab03      	add	r3, sp, #12
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	462a      	mov	r2, r5
 8004440:	4b0f      	ldr	r3, [pc, #60]	; (8004480 <_svfiprintf_r+0x1f8>)
 8004442:	a904      	add	r1, sp, #16
 8004444:	4638      	mov	r0, r7
 8004446:	f3af 8000 	nop.w
 800444a:	1c42      	adds	r2, r0, #1
 800444c:	4606      	mov	r6, r0
 800444e:	d1d6      	bne.n	80043fe <_svfiprintf_r+0x176>
 8004450:	89ab      	ldrh	r3, [r5, #12]
 8004452:	065b      	lsls	r3, r3, #25
 8004454:	f53f af2c 	bmi.w	80042b0 <_svfiprintf_r+0x28>
 8004458:	9809      	ldr	r0, [sp, #36]	; 0x24
 800445a:	b01d      	add	sp, #116	; 0x74
 800445c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004460:	ab03      	add	r3, sp, #12
 8004462:	9300      	str	r3, [sp, #0]
 8004464:	462a      	mov	r2, r5
 8004466:	4b06      	ldr	r3, [pc, #24]	; (8004480 <_svfiprintf_r+0x1f8>)
 8004468:	a904      	add	r1, sp, #16
 800446a:	4638      	mov	r0, r7
 800446c:	f000 f87a 	bl	8004564 <_printf_i>
 8004470:	e7eb      	b.n	800444a <_svfiprintf_r+0x1c2>
 8004472:	bf00      	nop
 8004474:	08005254 	.word	0x08005254
 8004478:	0800525e 	.word	0x0800525e
 800447c:	00000000 	.word	0x00000000
 8004480:	080041d1 	.word	0x080041d1
 8004484:	0800525a 	.word	0x0800525a

08004488 <_printf_common>:
 8004488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800448c:	4616      	mov	r6, r2
 800448e:	4699      	mov	r9, r3
 8004490:	688a      	ldr	r2, [r1, #8]
 8004492:	690b      	ldr	r3, [r1, #16]
 8004494:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004498:	4293      	cmp	r3, r2
 800449a:	bfb8      	it	lt
 800449c:	4613      	movlt	r3, r2
 800449e:	6033      	str	r3, [r6, #0]
 80044a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044a4:	4607      	mov	r7, r0
 80044a6:	460c      	mov	r4, r1
 80044a8:	b10a      	cbz	r2, 80044ae <_printf_common+0x26>
 80044aa:	3301      	adds	r3, #1
 80044ac:	6033      	str	r3, [r6, #0]
 80044ae:	6823      	ldr	r3, [r4, #0]
 80044b0:	0699      	lsls	r1, r3, #26
 80044b2:	bf42      	ittt	mi
 80044b4:	6833      	ldrmi	r3, [r6, #0]
 80044b6:	3302      	addmi	r3, #2
 80044b8:	6033      	strmi	r3, [r6, #0]
 80044ba:	6825      	ldr	r5, [r4, #0]
 80044bc:	f015 0506 	ands.w	r5, r5, #6
 80044c0:	d106      	bne.n	80044d0 <_printf_common+0x48>
 80044c2:	f104 0a19 	add.w	sl, r4, #25
 80044c6:	68e3      	ldr	r3, [r4, #12]
 80044c8:	6832      	ldr	r2, [r6, #0]
 80044ca:	1a9b      	subs	r3, r3, r2
 80044cc:	42ab      	cmp	r3, r5
 80044ce:	dc26      	bgt.n	800451e <_printf_common+0x96>
 80044d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044d4:	1e13      	subs	r3, r2, #0
 80044d6:	6822      	ldr	r2, [r4, #0]
 80044d8:	bf18      	it	ne
 80044da:	2301      	movne	r3, #1
 80044dc:	0692      	lsls	r2, r2, #26
 80044de:	d42b      	bmi.n	8004538 <_printf_common+0xb0>
 80044e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044e4:	4649      	mov	r1, r9
 80044e6:	4638      	mov	r0, r7
 80044e8:	47c0      	blx	r8
 80044ea:	3001      	adds	r0, #1
 80044ec:	d01e      	beq.n	800452c <_printf_common+0xa4>
 80044ee:	6823      	ldr	r3, [r4, #0]
 80044f0:	68e5      	ldr	r5, [r4, #12]
 80044f2:	6832      	ldr	r2, [r6, #0]
 80044f4:	f003 0306 	and.w	r3, r3, #6
 80044f8:	2b04      	cmp	r3, #4
 80044fa:	bf08      	it	eq
 80044fc:	1aad      	subeq	r5, r5, r2
 80044fe:	68a3      	ldr	r3, [r4, #8]
 8004500:	6922      	ldr	r2, [r4, #16]
 8004502:	bf0c      	ite	eq
 8004504:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004508:	2500      	movne	r5, #0
 800450a:	4293      	cmp	r3, r2
 800450c:	bfc4      	itt	gt
 800450e:	1a9b      	subgt	r3, r3, r2
 8004510:	18ed      	addgt	r5, r5, r3
 8004512:	2600      	movs	r6, #0
 8004514:	341a      	adds	r4, #26
 8004516:	42b5      	cmp	r5, r6
 8004518:	d11a      	bne.n	8004550 <_printf_common+0xc8>
 800451a:	2000      	movs	r0, #0
 800451c:	e008      	b.n	8004530 <_printf_common+0xa8>
 800451e:	2301      	movs	r3, #1
 8004520:	4652      	mov	r2, sl
 8004522:	4649      	mov	r1, r9
 8004524:	4638      	mov	r0, r7
 8004526:	47c0      	blx	r8
 8004528:	3001      	adds	r0, #1
 800452a:	d103      	bne.n	8004534 <_printf_common+0xac>
 800452c:	f04f 30ff 	mov.w	r0, #4294967295
 8004530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004534:	3501      	adds	r5, #1
 8004536:	e7c6      	b.n	80044c6 <_printf_common+0x3e>
 8004538:	18e1      	adds	r1, r4, r3
 800453a:	1c5a      	adds	r2, r3, #1
 800453c:	2030      	movs	r0, #48	; 0x30
 800453e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004542:	4422      	add	r2, r4
 8004544:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004548:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800454c:	3302      	adds	r3, #2
 800454e:	e7c7      	b.n	80044e0 <_printf_common+0x58>
 8004550:	2301      	movs	r3, #1
 8004552:	4622      	mov	r2, r4
 8004554:	4649      	mov	r1, r9
 8004556:	4638      	mov	r0, r7
 8004558:	47c0      	blx	r8
 800455a:	3001      	adds	r0, #1
 800455c:	d0e6      	beq.n	800452c <_printf_common+0xa4>
 800455e:	3601      	adds	r6, #1
 8004560:	e7d9      	b.n	8004516 <_printf_common+0x8e>
	...

08004564 <_printf_i>:
 8004564:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004568:	7e0f      	ldrb	r7, [r1, #24]
 800456a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800456c:	2f78      	cmp	r7, #120	; 0x78
 800456e:	4691      	mov	r9, r2
 8004570:	4680      	mov	r8, r0
 8004572:	460c      	mov	r4, r1
 8004574:	469a      	mov	sl, r3
 8004576:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800457a:	d807      	bhi.n	800458c <_printf_i+0x28>
 800457c:	2f62      	cmp	r7, #98	; 0x62
 800457e:	d80a      	bhi.n	8004596 <_printf_i+0x32>
 8004580:	2f00      	cmp	r7, #0
 8004582:	f000 80d8 	beq.w	8004736 <_printf_i+0x1d2>
 8004586:	2f58      	cmp	r7, #88	; 0x58
 8004588:	f000 80a3 	beq.w	80046d2 <_printf_i+0x16e>
 800458c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004590:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004594:	e03a      	b.n	800460c <_printf_i+0xa8>
 8004596:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800459a:	2b15      	cmp	r3, #21
 800459c:	d8f6      	bhi.n	800458c <_printf_i+0x28>
 800459e:	a101      	add	r1, pc, #4	; (adr r1, 80045a4 <_printf_i+0x40>)
 80045a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80045a4:	080045fd 	.word	0x080045fd
 80045a8:	08004611 	.word	0x08004611
 80045ac:	0800458d 	.word	0x0800458d
 80045b0:	0800458d 	.word	0x0800458d
 80045b4:	0800458d 	.word	0x0800458d
 80045b8:	0800458d 	.word	0x0800458d
 80045bc:	08004611 	.word	0x08004611
 80045c0:	0800458d 	.word	0x0800458d
 80045c4:	0800458d 	.word	0x0800458d
 80045c8:	0800458d 	.word	0x0800458d
 80045cc:	0800458d 	.word	0x0800458d
 80045d0:	0800471d 	.word	0x0800471d
 80045d4:	08004641 	.word	0x08004641
 80045d8:	080046ff 	.word	0x080046ff
 80045dc:	0800458d 	.word	0x0800458d
 80045e0:	0800458d 	.word	0x0800458d
 80045e4:	0800473f 	.word	0x0800473f
 80045e8:	0800458d 	.word	0x0800458d
 80045ec:	08004641 	.word	0x08004641
 80045f0:	0800458d 	.word	0x0800458d
 80045f4:	0800458d 	.word	0x0800458d
 80045f8:	08004707 	.word	0x08004707
 80045fc:	682b      	ldr	r3, [r5, #0]
 80045fe:	1d1a      	adds	r2, r3, #4
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	602a      	str	r2, [r5, #0]
 8004604:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004608:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800460c:	2301      	movs	r3, #1
 800460e:	e0a3      	b.n	8004758 <_printf_i+0x1f4>
 8004610:	6820      	ldr	r0, [r4, #0]
 8004612:	6829      	ldr	r1, [r5, #0]
 8004614:	0606      	lsls	r6, r0, #24
 8004616:	f101 0304 	add.w	r3, r1, #4
 800461a:	d50a      	bpl.n	8004632 <_printf_i+0xce>
 800461c:	680e      	ldr	r6, [r1, #0]
 800461e:	602b      	str	r3, [r5, #0]
 8004620:	2e00      	cmp	r6, #0
 8004622:	da03      	bge.n	800462c <_printf_i+0xc8>
 8004624:	232d      	movs	r3, #45	; 0x2d
 8004626:	4276      	negs	r6, r6
 8004628:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800462c:	485e      	ldr	r0, [pc, #376]	; (80047a8 <_printf_i+0x244>)
 800462e:	230a      	movs	r3, #10
 8004630:	e019      	b.n	8004666 <_printf_i+0x102>
 8004632:	680e      	ldr	r6, [r1, #0]
 8004634:	602b      	str	r3, [r5, #0]
 8004636:	f010 0f40 	tst.w	r0, #64	; 0x40
 800463a:	bf18      	it	ne
 800463c:	b236      	sxthne	r6, r6
 800463e:	e7ef      	b.n	8004620 <_printf_i+0xbc>
 8004640:	682b      	ldr	r3, [r5, #0]
 8004642:	6820      	ldr	r0, [r4, #0]
 8004644:	1d19      	adds	r1, r3, #4
 8004646:	6029      	str	r1, [r5, #0]
 8004648:	0601      	lsls	r1, r0, #24
 800464a:	d501      	bpl.n	8004650 <_printf_i+0xec>
 800464c:	681e      	ldr	r6, [r3, #0]
 800464e:	e002      	b.n	8004656 <_printf_i+0xf2>
 8004650:	0646      	lsls	r6, r0, #25
 8004652:	d5fb      	bpl.n	800464c <_printf_i+0xe8>
 8004654:	881e      	ldrh	r6, [r3, #0]
 8004656:	4854      	ldr	r0, [pc, #336]	; (80047a8 <_printf_i+0x244>)
 8004658:	2f6f      	cmp	r7, #111	; 0x6f
 800465a:	bf0c      	ite	eq
 800465c:	2308      	moveq	r3, #8
 800465e:	230a      	movne	r3, #10
 8004660:	2100      	movs	r1, #0
 8004662:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004666:	6865      	ldr	r5, [r4, #4]
 8004668:	60a5      	str	r5, [r4, #8]
 800466a:	2d00      	cmp	r5, #0
 800466c:	bfa2      	ittt	ge
 800466e:	6821      	ldrge	r1, [r4, #0]
 8004670:	f021 0104 	bicge.w	r1, r1, #4
 8004674:	6021      	strge	r1, [r4, #0]
 8004676:	b90e      	cbnz	r6, 800467c <_printf_i+0x118>
 8004678:	2d00      	cmp	r5, #0
 800467a:	d04d      	beq.n	8004718 <_printf_i+0x1b4>
 800467c:	4615      	mov	r5, r2
 800467e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004682:	fb03 6711 	mls	r7, r3, r1, r6
 8004686:	5dc7      	ldrb	r7, [r0, r7]
 8004688:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800468c:	4637      	mov	r7, r6
 800468e:	42bb      	cmp	r3, r7
 8004690:	460e      	mov	r6, r1
 8004692:	d9f4      	bls.n	800467e <_printf_i+0x11a>
 8004694:	2b08      	cmp	r3, #8
 8004696:	d10b      	bne.n	80046b0 <_printf_i+0x14c>
 8004698:	6823      	ldr	r3, [r4, #0]
 800469a:	07de      	lsls	r6, r3, #31
 800469c:	d508      	bpl.n	80046b0 <_printf_i+0x14c>
 800469e:	6923      	ldr	r3, [r4, #16]
 80046a0:	6861      	ldr	r1, [r4, #4]
 80046a2:	4299      	cmp	r1, r3
 80046a4:	bfde      	ittt	le
 80046a6:	2330      	movle	r3, #48	; 0x30
 80046a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80046ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 80046b0:	1b52      	subs	r2, r2, r5
 80046b2:	6122      	str	r2, [r4, #16]
 80046b4:	f8cd a000 	str.w	sl, [sp]
 80046b8:	464b      	mov	r3, r9
 80046ba:	aa03      	add	r2, sp, #12
 80046bc:	4621      	mov	r1, r4
 80046be:	4640      	mov	r0, r8
 80046c0:	f7ff fee2 	bl	8004488 <_printf_common>
 80046c4:	3001      	adds	r0, #1
 80046c6:	d14c      	bne.n	8004762 <_printf_i+0x1fe>
 80046c8:	f04f 30ff 	mov.w	r0, #4294967295
 80046cc:	b004      	add	sp, #16
 80046ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046d2:	4835      	ldr	r0, [pc, #212]	; (80047a8 <_printf_i+0x244>)
 80046d4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80046d8:	6829      	ldr	r1, [r5, #0]
 80046da:	6823      	ldr	r3, [r4, #0]
 80046dc:	f851 6b04 	ldr.w	r6, [r1], #4
 80046e0:	6029      	str	r1, [r5, #0]
 80046e2:	061d      	lsls	r5, r3, #24
 80046e4:	d514      	bpl.n	8004710 <_printf_i+0x1ac>
 80046e6:	07df      	lsls	r7, r3, #31
 80046e8:	bf44      	itt	mi
 80046ea:	f043 0320 	orrmi.w	r3, r3, #32
 80046ee:	6023      	strmi	r3, [r4, #0]
 80046f0:	b91e      	cbnz	r6, 80046fa <_printf_i+0x196>
 80046f2:	6823      	ldr	r3, [r4, #0]
 80046f4:	f023 0320 	bic.w	r3, r3, #32
 80046f8:	6023      	str	r3, [r4, #0]
 80046fa:	2310      	movs	r3, #16
 80046fc:	e7b0      	b.n	8004660 <_printf_i+0xfc>
 80046fe:	6823      	ldr	r3, [r4, #0]
 8004700:	f043 0320 	orr.w	r3, r3, #32
 8004704:	6023      	str	r3, [r4, #0]
 8004706:	2378      	movs	r3, #120	; 0x78
 8004708:	4828      	ldr	r0, [pc, #160]	; (80047ac <_printf_i+0x248>)
 800470a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800470e:	e7e3      	b.n	80046d8 <_printf_i+0x174>
 8004710:	0659      	lsls	r1, r3, #25
 8004712:	bf48      	it	mi
 8004714:	b2b6      	uxthmi	r6, r6
 8004716:	e7e6      	b.n	80046e6 <_printf_i+0x182>
 8004718:	4615      	mov	r5, r2
 800471a:	e7bb      	b.n	8004694 <_printf_i+0x130>
 800471c:	682b      	ldr	r3, [r5, #0]
 800471e:	6826      	ldr	r6, [r4, #0]
 8004720:	6961      	ldr	r1, [r4, #20]
 8004722:	1d18      	adds	r0, r3, #4
 8004724:	6028      	str	r0, [r5, #0]
 8004726:	0635      	lsls	r5, r6, #24
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	d501      	bpl.n	8004730 <_printf_i+0x1cc>
 800472c:	6019      	str	r1, [r3, #0]
 800472e:	e002      	b.n	8004736 <_printf_i+0x1d2>
 8004730:	0670      	lsls	r0, r6, #25
 8004732:	d5fb      	bpl.n	800472c <_printf_i+0x1c8>
 8004734:	8019      	strh	r1, [r3, #0]
 8004736:	2300      	movs	r3, #0
 8004738:	6123      	str	r3, [r4, #16]
 800473a:	4615      	mov	r5, r2
 800473c:	e7ba      	b.n	80046b4 <_printf_i+0x150>
 800473e:	682b      	ldr	r3, [r5, #0]
 8004740:	1d1a      	adds	r2, r3, #4
 8004742:	602a      	str	r2, [r5, #0]
 8004744:	681d      	ldr	r5, [r3, #0]
 8004746:	6862      	ldr	r2, [r4, #4]
 8004748:	2100      	movs	r1, #0
 800474a:	4628      	mov	r0, r5
 800474c:	f7fb fd48 	bl	80001e0 <memchr>
 8004750:	b108      	cbz	r0, 8004756 <_printf_i+0x1f2>
 8004752:	1b40      	subs	r0, r0, r5
 8004754:	6060      	str	r0, [r4, #4]
 8004756:	6863      	ldr	r3, [r4, #4]
 8004758:	6123      	str	r3, [r4, #16]
 800475a:	2300      	movs	r3, #0
 800475c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004760:	e7a8      	b.n	80046b4 <_printf_i+0x150>
 8004762:	6923      	ldr	r3, [r4, #16]
 8004764:	462a      	mov	r2, r5
 8004766:	4649      	mov	r1, r9
 8004768:	4640      	mov	r0, r8
 800476a:	47d0      	blx	sl
 800476c:	3001      	adds	r0, #1
 800476e:	d0ab      	beq.n	80046c8 <_printf_i+0x164>
 8004770:	6823      	ldr	r3, [r4, #0]
 8004772:	079b      	lsls	r3, r3, #30
 8004774:	d413      	bmi.n	800479e <_printf_i+0x23a>
 8004776:	68e0      	ldr	r0, [r4, #12]
 8004778:	9b03      	ldr	r3, [sp, #12]
 800477a:	4298      	cmp	r0, r3
 800477c:	bfb8      	it	lt
 800477e:	4618      	movlt	r0, r3
 8004780:	e7a4      	b.n	80046cc <_printf_i+0x168>
 8004782:	2301      	movs	r3, #1
 8004784:	4632      	mov	r2, r6
 8004786:	4649      	mov	r1, r9
 8004788:	4640      	mov	r0, r8
 800478a:	47d0      	blx	sl
 800478c:	3001      	adds	r0, #1
 800478e:	d09b      	beq.n	80046c8 <_printf_i+0x164>
 8004790:	3501      	adds	r5, #1
 8004792:	68e3      	ldr	r3, [r4, #12]
 8004794:	9903      	ldr	r1, [sp, #12]
 8004796:	1a5b      	subs	r3, r3, r1
 8004798:	42ab      	cmp	r3, r5
 800479a:	dcf2      	bgt.n	8004782 <_printf_i+0x21e>
 800479c:	e7eb      	b.n	8004776 <_printf_i+0x212>
 800479e:	2500      	movs	r5, #0
 80047a0:	f104 0619 	add.w	r6, r4, #25
 80047a4:	e7f5      	b.n	8004792 <_printf_i+0x22e>
 80047a6:	bf00      	nop
 80047a8:	08005265 	.word	0x08005265
 80047ac:	08005276 	.word	0x08005276

080047b0 <memcpy>:
 80047b0:	440a      	add	r2, r1
 80047b2:	4291      	cmp	r1, r2
 80047b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80047b8:	d100      	bne.n	80047bc <memcpy+0xc>
 80047ba:	4770      	bx	lr
 80047bc:	b510      	push	{r4, lr}
 80047be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047c6:	4291      	cmp	r1, r2
 80047c8:	d1f9      	bne.n	80047be <memcpy+0xe>
 80047ca:	bd10      	pop	{r4, pc}

080047cc <memmove>:
 80047cc:	4288      	cmp	r0, r1
 80047ce:	b510      	push	{r4, lr}
 80047d0:	eb01 0402 	add.w	r4, r1, r2
 80047d4:	d902      	bls.n	80047dc <memmove+0x10>
 80047d6:	4284      	cmp	r4, r0
 80047d8:	4623      	mov	r3, r4
 80047da:	d807      	bhi.n	80047ec <memmove+0x20>
 80047dc:	1e43      	subs	r3, r0, #1
 80047de:	42a1      	cmp	r1, r4
 80047e0:	d008      	beq.n	80047f4 <memmove+0x28>
 80047e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80047e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80047ea:	e7f8      	b.n	80047de <memmove+0x12>
 80047ec:	4402      	add	r2, r0
 80047ee:	4601      	mov	r1, r0
 80047f0:	428a      	cmp	r2, r1
 80047f2:	d100      	bne.n	80047f6 <memmove+0x2a>
 80047f4:	bd10      	pop	{r4, pc}
 80047f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80047fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80047fe:	e7f7      	b.n	80047f0 <memmove+0x24>

08004800 <_free_r>:
 8004800:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004802:	2900      	cmp	r1, #0
 8004804:	d044      	beq.n	8004890 <_free_r+0x90>
 8004806:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800480a:	9001      	str	r0, [sp, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	f1a1 0404 	sub.w	r4, r1, #4
 8004812:	bfb8      	it	lt
 8004814:	18e4      	addlt	r4, r4, r3
 8004816:	f000 f913 	bl	8004a40 <__malloc_lock>
 800481a:	4a1e      	ldr	r2, [pc, #120]	; (8004894 <_free_r+0x94>)
 800481c:	9801      	ldr	r0, [sp, #4]
 800481e:	6813      	ldr	r3, [r2, #0]
 8004820:	b933      	cbnz	r3, 8004830 <_free_r+0x30>
 8004822:	6063      	str	r3, [r4, #4]
 8004824:	6014      	str	r4, [r2, #0]
 8004826:	b003      	add	sp, #12
 8004828:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800482c:	f000 b90e 	b.w	8004a4c <__malloc_unlock>
 8004830:	42a3      	cmp	r3, r4
 8004832:	d908      	bls.n	8004846 <_free_r+0x46>
 8004834:	6825      	ldr	r5, [r4, #0]
 8004836:	1961      	adds	r1, r4, r5
 8004838:	428b      	cmp	r3, r1
 800483a:	bf01      	itttt	eq
 800483c:	6819      	ldreq	r1, [r3, #0]
 800483e:	685b      	ldreq	r3, [r3, #4]
 8004840:	1949      	addeq	r1, r1, r5
 8004842:	6021      	streq	r1, [r4, #0]
 8004844:	e7ed      	b.n	8004822 <_free_r+0x22>
 8004846:	461a      	mov	r2, r3
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	b10b      	cbz	r3, 8004850 <_free_r+0x50>
 800484c:	42a3      	cmp	r3, r4
 800484e:	d9fa      	bls.n	8004846 <_free_r+0x46>
 8004850:	6811      	ldr	r1, [r2, #0]
 8004852:	1855      	adds	r5, r2, r1
 8004854:	42a5      	cmp	r5, r4
 8004856:	d10b      	bne.n	8004870 <_free_r+0x70>
 8004858:	6824      	ldr	r4, [r4, #0]
 800485a:	4421      	add	r1, r4
 800485c:	1854      	adds	r4, r2, r1
 800485e:	42a3      	cmp	r3, r4
 8004860:	6011      	str	r1, [r2, #0]
 8004862:	d1e0      	bne.n	8004826 <_free_r+0x26>
 8004864:	681c      	ldr	r4, [r3, #0]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	6053      	str	r3, [r2, #4]
 800486a:	4421      	add	r1, r4
 800486c:	6011      	str	r1, [r2, #0]
 800486e:	e7da      	b.n	8004826 <_free_r+0x26>
 8004870:	d902      	bls.n	8004878 <_free_r+0x78>
 8004872:	230c      	movs	r3, #12
 8004874:	6003      	str	r3, [r0, #0]
 8004876:	e7d6      	b.n	8004826 <_free_r+0x26>
 8004878:	6825      	ldr	r5, [r4, #0]
 800487a:	1961      	adds	r1, r4, r5
 800487c:	428b      	cmp	r3, r1
 800487e:	bf04      	itt	eq
 8004880:	6819      	ldreq	r1, [r3, #0]
 8004882:	685b      	ldreq	r3, [r3, #4]
 8004884:	6063      	str	r3, [r4, #4]
 8004886:	bf04      	itt	eq
 8004888:	1949      	addeq	r1, r1, r5
 800488a:	6021      	streq	r1, [r4, #0]
 800488c:	6054      	str	r4, [r2, #4]
 800488e:	e7ca      	b.n	8004826 <_free_r+0x26>
 8004890:	b003      	add	sp, #12
 8004892:	bd30      	pop	{r4, r5, pc}
 8004894:	20000154 	.word	0x20000154

08004898 <sbrk_aligned>:
 8004898:	b570      	push	{r4, r5, r6, lr}
 800489a:	4e0e      	ldr	r6, [pc, #56]	; (80048d4 <sbrk_aligned+0x3c>)
 800489c:	460c      	mov	r4, r1
 800489e:	6831      	ldr	r1, [r6, #0]
 80048a0:	4605      	mov	r5, r0
 80048a2:	b911      	cbnz	r1, 80048aa <sbrk_aligned+0x12>
 80048a4:	f000 f8bc 	bl	8004a20 <_sbrk_r>
 80048a8:	6030      	str	r0, [r6, #0]
 80048aa:	4621      	mov	r1, r4
 80048ac:	4628      	mov	r0, r5
 80048ae:	f000 f8b7 	bl	8004a20 <_sbrk_r>
 80048b2:	1c43      	adds	r3, r0, #1
 80048b4:	d00a      	beq.n	80048cc <sbrk_aligned+0x34>
 80048b6:	1cc4      	adds	r4, r0, #3
 80048b8:	f024 0403 	bic.w	r4, r4, #3
 80048bc:	42a0      	cmp	r0, r4
 80048be:	d007      	beq.n	80048d0 <sbrk_aligned+0x38>
 80048c0:	1a21      	subs	r1, r4, r0
 80048c2:	4628      	mov	r0, r5
 80048c4:	f000 f8ac 	bl	8004a20 <_sbrk_r>
 80048c8:	3001      	adds	r0, #1
 80048ca:	d101      	bne.n	80048d0 <sbrk_aligned+0x38>
 80048cc:	f04f 34ff 	mov.w	r4, #4294967295
 80048d0:	4620      	mov	r0, r4
 80048d2:	bd70      	pop	{r4, r5, r6, pc}
 80048d4:	20000158 	.word	0x20000158

080048d8 <_malloc_r>:
 80048d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048dc:	1ccd      	adds	r5, r1, #3
 80048de:	f025 0503 	bic.w	r5, r5, #3
 80048e2:	3508      	adds	r5, #8
 80048e4:	2d0c      	cmp	r5, #12
 80048e6:	bf38      	it	cc
 80048e8:	250c      	movcc	r5, #12
 80048ea:	2d00      	cmp	r5, #0
 80048ec:	4607      	mov	r7, r0
 80048ee:	db01      	blt.n	80048f4 <_malloc_r+0x1c>
 80048f0:	42a9      	cmp	r1, r5
 80048f2:	d905      	bls.n	8004900 <_malloc_r+0x28>
 80048f4:	230c      	movs	r3, #12
 80048f6:	603b      	str	r3, [r7, #0]
 80048f8:	2600      	movs	r6, #0
 80048fa:	4630      	mov	r0, r6
 80048fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004900:	4e2e      	ldr	r6, [pc, #184]	; (80049bc <_malloc_r+0xe4>)
 8004902:	f000 f89d 	bl	8004a40 <__malloc_lock>
 8004906:	6833      	ldr	r3, [r6, #0]
 8004908:	461c      	mov	r4, r3
 800490a:	bb34      	cbnz	r4, 800495a <_malloc_r+0x82>
 800490c:	4629      	mov	r1, r5
 800490e:	4638      	mov	r0, r7
 8004910:	f7ff ffc2 	bl	8004898 <sbrk_aligned>
 8004914:	1c43      	adds	r3, r0, #1
 8004916:	4604      	mov	r4, r0
 8004918:	d14d      	bne.n	80049b6 <_malloc_r+0xde>
 800491a:	6834      	ldr	r4, [r6, #0]
 800491c:	4626      	mov	r6, r4
 800491e:	2e00      	cmp	r6, #0
 8004920:	d140      	bne.n	80049a4 <_malloc_r+0xcc>
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	4631      	mov	r1, r6
 8004926:	4638      	mov	r0, r7
 8004928:	eb04 0803 	add.w	r8, r4, r3
 800492c:	f000 f878 	bl	8004a20 <_sbrk_r>
 8004930:	4580      	cmp	r8, r0
 8004932:	d13a      	bne.n	80049aa <_malloc_r+0xd2>
 8004934:	6821      	ldr	r1, [r4, #0]
 8004936:	3503      	adds	r5, #3
 8004938:	1a6d      	subs	r5, r5, r1
 800493a:	f025 0503 	bic.w	r5, r5, #3
 800493e:	3508      	adds	r5, #8
 8004940:	2d0c      	cmp	r5, #12
 8004942:	bf38      	it	cc
 8004944:	250c      	movcc	r5, #12
 8004946:	4629      	mov	r1, r5
 8004948:	4638      	mov	r0, r7
 800494a:	f7ff ffa5 	bl	8004898 <sbrk_aligned>
 800494e:	3001      	adds	r0, #1
 8004950:	d02b      	beq.n	80049aa <_malloc_r+0xd2>
 8004952:	6823      	ldr	r3, [r4, #0]
 8004954:	442b      	add	r3, r5
 8004956:	6023      	str	r3, [r4, #0]
 8004958:	e00e      	b.n	8004978 <_malloc_r+0xa0>
 800495a:	6822      	ldr	r2, [r4, #0]
 800495c:	1b52      	subs	r2, r2, r5
 800495e:	d41e      	bmi.n	800499e <_malloc_r+0xc6>
 8004960:	2a0b      	cmp	r2, #11
 8004962:	d916      	bls.n	8004992 <_malloc_r+0xba>
 8004964:	1961      	adds	r1, r4, r5
 8004966:	42a3      	cmp	r3, r4
 8004968:	6025      	str	r5, [r4, #0]
 800496a:	bf18      	it	ne
 800496c:	6059      	strne	r1, [r3, #4]
 800496e:	6863      	ldr	r3, [r4, #4]
 8004970:	bf08      	it	eq
 8004972:	6031      	streq	r1, [r6, #0]
 8004974:	5162      	str	r2, [r4, r5]
 8004976:	604b      	str	r3, [r1, #4]
 8004978:	4638      	mov	r0, r7
 800497a:	f104 060b 	add.w	r6, r4, #11
 800497e:	f000 f865 	bl	8004a4c <__malloc_unlock>
 8004982:	f026 0607 	bic.w	r6, r6, #7
 8004986:	1d23      	adds	r3, r4, #4
 8004988:	1af2      	subs	r2, r6, r3
 800498a:	d0b6      	beq.n	80048fa <_malloc_r+0x22>
 800498c:	1b9b      	subs	r3, r3, r6
 800498e:	50a3      	str	r3, [r4, r2]
 8004990:	e7b3      	b.n	80048fa <_malloc_r+0x22>
 8004992:	6862      	ldr	r2, [r4, #4]
 8004994:	42a3      	cmp	r3, r4
 8004996:	bf0c      	ite	eq
 8004998:	6032      	streq	r2, [r6, #0]
 800499a:	605a      	strne	r2, [r3, #4]
 800499c:	e7ec      	b.n	8004978 <_malloc_r+0xa0>
 800499e:	4623      	mov	r3, r4
 80049a0:	6864      	ldr	r4, [r4, #4]
 80049a2:	e7b2      	b.n	800490a <_malloc_r+0x32>
 80049a4:	4634      	mov	r4, r6
 80049a6:	6876      	ldr	r6, [r6, #4]
 80049a8:	e7b9      	b.n	800491e <_malloc_r+0x46>
 80049aa:	230c      	movs	r3, #12
 80049ac:	603b      	str	r3, [r7, #0]
 80049ae:	4638      	mov	r0, r7
 80049b0:	f000 f84c 	bl	8004a4c <__malloc_unlock>
 80049b4:	e7a1      	b.n	80048fa <_malloc_r+0x22>
 80049b6:	6025      	str	r5, [r4, #0]
 80049b8:	e7de      	b.n	8004978 <_malloc_r+0xa0>
 80049ba:	bf00      	nop
 80049bc:	20000154 	.word	0x20000154

080049c0 <_realloc_r>:
 80049c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049c4:	4680      	mov	r8, r0
 80049c6:	4614      	mov	r4, r2
 80049c8:	460e      	mov	r6, r1
 80049ca:	b921      	cbnz	r1, 80049d6 <_realloc_r+0x16>
 80049cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049d0:	4611      	mov	r1, r2
 80049d2:	f7ff bf81 	b.w	80048d8 <_malloc_r>
 80049d6:	b92a      	cbnz	r2, 80049e4 <_realloc_r+0x24>
 80049d8:	f7ff ff12 	bl	8004800 <_free_r>
 80049dc:	4625      	mov	r5, r4
 80049de:	4628      	mov	r0, r5
 80049e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049e4:	f000 f838 	bl	8004a58 <_malloc_usable_size_r>
 80049e8:	4284      	cmp	r4, r0
 80049ea:	4607      	mov	r7, r0
 80049ec:	d802      	bhi.n	80049f4 <_realloc_r+0x34>
 80049ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80049f2:	d812      	bhi.n	8004a1a <_realloc_r+0x5a>
 80049f4:	4621      	mov	r1, r4
 80049f6:	4640      	mov	r0, r8
 80049f8:	f7ff ff6e 	bl	80048d8 <_malloc_r>
 80049fc:	4605      	mov	r5, r0
 80049fe:	2800      	cmp	r0, #0
 8004a00:	d0ed      	beq.n	80049de <_realloc_r+0x1e>
 8004a02:	42bc      	cmp	r4, r7
 8004a04:	4622      	mov	r2, r4
 8004a06:	4631      	mov	r1, r6
 8004a08:	bf28      	it	cs
 8004a0a:	463a      	movcs	r2, r7
 8004a0c:	f7ff fed0 	bl	80047b0 <memcpy>
 8004a10:	4631      	mov	r1, r6
 8004a12:	4640      	mov	r0, r8
 8004a14:	f7ff fef4 	bl	8004800 <_free_r>
 8004a18:	e7e1      	b.n	80049de <_realloc_r+0x1e>
 8004a1a:	4635      	mov	r5, r6
 8004a1c:	e7df      	b.n	80049de <_realloc_r+0x1e>
	...

08004a20 <_sbrk_r>:
 8004a20:	b538      	push	{r3, r4, r5, lr}
 8004a22:	4d06      	ldr	r5, [pc, #24]	; (8004a3c <_sbrk_r+0x1c>)
 8004a24:	2300      	movs	r3, #0
 8004a26:	4604      	mov	r4, r0
 8004a28:	4608      	mov	r0, r1
 8004a2a:	602b      	str	r3, [r5, #0]
 8004a2c:	f7fc fcb8 	bl	80013a0 <_sbrk>
 8004a30:	1c43      	adds	r3, r0, #1
 8004a32:	d102      	bne.n	8004a3a <_sbrk_r+0x1a>
 8004a34:	682b      	ldr	r3, [r5, #0]
 8004a36:	b103      	cbz	r3, 8004a3a <_sbrk_r+0x1a>
 8004a38:	6023      	str	r3, [r4, #0]
 8004a3a:	bd38      	pop	{r3, r4, r5, pc}
 8004a3c:	2000015c 	.word	0x2000015c

08004a40 <__malloc_lock>:
 8004a40:	4801      	ldr	r0, [pc, #4]	; (8004a48 <__malloc_lock+0x8>)
 8004a42:	f000 b811 	b.w	8004a68 <__retarget_lock_acquire_recursive>
 8004a46:	bf00      	nop
 8004a48:	20000160 	.word	0x20000160

08004a4c <__malloc_unlock>:
 8004a4c:	4801      	ldr	r0, [pc, #4]	; (8004a54 <__malloc_unlock+0x8>)
 8004a4e:	f000 b80c 	b.w	8004a6a <__retarget_lock_release_recursive>
 8004a52:	bf00      	nop
 8004a54:	20000160 	.word	0x20000160

08004a58 <_malloc_usable_size_r>:
 8004a58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a5c:	1f18      	subs	r0, r3, #4
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	bfbc      	itt	lt
 8004a62:	580b      	ldrlt	r3, [r1, r0]
 8004a64:	18c0      	addlt	r0, r0, r3
 8004a66:	4770      	bx	lr

08004a68 <__retarget_lock_acquire_recursive>:
 8004a68:	4770      	bx	lr

08004a6a <__retarget_lock_release_recursive>:
 8004a6a:	4770      	bx	lr

08004a6c <_init>:
 8004a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a6e:	bf00      	nop
 8004a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a72:	bc08      	pop	{r3}
 8004a74:	469e      	mov	lr, r3
 8004a76:	4770      	bx	lr

08004a78 <_fini>:
 8004a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a7a:	bf00      	nop
 8004a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a7e:	bc08      	pop	{r3}
 8004a80:	469e      	mov	lr, r3
 8004a82:	4770      	bx	lr
