You can verilate project using Makefile under eFPGA_20x20/wrapper/sim

There is some warnings. They will be resolved.
