<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s___core_debug" xml:lang="en-US">
<title>Core Debug Registers (CoreDebug)</title>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary></indexterm>
<para>

<para>Type definitions for the Core Debug Registers. </para>
 
</para>
<simplesect>
    <title>Modules    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__bitfield">Core register bit field macros</link></para>

<para>Macros for use with bit field definitions (xxx_Pos, xxx_Msk). </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_core_debug___type">CoreDebug_Type</link></para>

<para>Structure type to access the Core Debug Register (CoreDebug). </para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc">CoreDebug_DHCSR_DBGKEY_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>   26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gabe3254d40aaa482987ff31584d2a3240">CoreDebug_DHCSR_S_RESTART_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>   25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922">CoreDebug_DHCSR_S_RESET_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6">CoreDebug_DHCSR_S_RETIRE_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756">CoreDebug_DHCSR_S_LOCKUP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25">CoreDebug_DHCSR_S_SLEEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca">CoreDebug_DHCSR_S_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07">CoreDebug_DHCSR_S_REGRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31">CoreDebug_DHCSR_C_MASKINTS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d">CoreDebug_DHCSR_C_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f">CoreDebug_DHCSR_C_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b">CoreDebug_DHCSR_C_DEBUGEN_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5">CoreDebug_DCRSR_REGWnR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d">CoreDebug_DCRSR_REGSEL_Msk</link>   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga0cde79c4e741e1eed0513c1f985baeb9">CoreDebug_DEMCR_DWTENA_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2fcc0b8f174e85379d38e1cb74b8c627">CoreDebug_DEMCR_DWTENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0cde79c4e741e1eed0513c1f985baeb9">CoreDebug_DEMCR_DWTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>   10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1">CoreDebug_DEMCR_VC_HARDERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30">CoreDebug_DEMCR_VC_CORERESET_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gadad0bf68d32cba49c1ea7534122c2752">CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaabb5d6c750c9ec50254134ece2111dcd">CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1570f149a0f89f70fc2644a5842cbcb4">CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaa043fd13768d57be320c682ca1c9b234">CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga083417245e1aa40e84a2b12433a15a6b">CoreDebug_DSCSR_CDS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaaffe28a24f05446e55ba3d75bb6f4cd0">CoreDebug_DSCSR_SBRSEL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga5e5ed94cac1139165af161c008881805">CoreDebug_DSCSR_SBRSELEN_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc">CoreDebug_DHCSR_DBGKEY_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>   26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gabe3254d40aaa482987ff31584d2a3240">CoreDebug_DHCSR_S_RESTART_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>   25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922">CoreDebug_DHCSR_S_RESET_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6">CoreDebug_DHCSR_S_RETIRE_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756">CoreDebug_DHCSR_S_LOCKUP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25">CoreDebug_DHCSR_S_SLEEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca">CoreDebug_DHCSR_S_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07">CoreDebug_DHCSR_S_REGRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4">CoreDebug_DHCSR_C_SNAPSTALL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31">CoreDebug_DHCSR_C_MASKINTS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d">CoreDebug_DHCSR_C_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f">CoreDebug_DHCSR_C_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b">CoreDebug_DHCSR_C_DEBUGEN_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5">CoreDebug_DCRSR_REGWnR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d">CoreDebug_DCRSR_REGSEL_Msk</link>   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95">CoreDebug_DEMCR_MON_REQ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98">CoreDebug_DEMCR_MON_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8">CoreDebug_DEMCR_MON_PEND_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977">CoreDebug_DEMCR_MON_EN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>   10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1">CoreDebug_DEMCR_VC_HARDERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>   9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a">CoreDebug_DEMCR_VC_INTERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b">CoreDebug_DEMCR_VC_BUSERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>   7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19">CoreDebug_DEMCR_VC_STATERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>   6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f">CoreDebug_DEMCR_VC_CHKERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c">CoreDebug_DEMCR_VC_NOCPERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87">CoreDebug_DEMCR_VC_MMERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30">CoreDebug_DEMCR_VC_CORERESET_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gadad0bf68d32cba49c1ea7534122c2752">CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaabb5d6c750c9ec50254134ece2111dcd">CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1570f149a0f89f70fc2644a5842cbcb4">CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaa043fd13768d57be320c682ca1c9b234">CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga083417245e1aa40e84a2b12433a15a6b">CoreDebug_DSCSR_CDS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaaffe28a24f05446e55ba3d75bb6f4cd0">CoreDebug_DSCSR_SBRSEL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga5e5ed94cac1139165af161c008881805">CoreDebug_DSCSR_SBRSELEN_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc">CoreDebug_DHCSR_DBGKEY_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>   26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gabe3254d40aaa482987ff31584d2a3240">CoreDebug_DHCSR_S_RESTART_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>   25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922">CoreDebug_DHCSR_S_RESET_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6">CoreDebug_DHCSR_S_RETIRE_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756">CoreDebug_DHCSR_S_LOCKUP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25">CoreDebug_DHCSR_S_SLEEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca">CoreDebug_DHCSR_S_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07">CoreDebug_DHCSR_S_REGRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31">CoreDebug_DHCSR_C_MASKINTS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d">CoreDebug_DHCSR_C_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f">CoreDebug_DHCSR_C_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b">CoreDebug_DHCSR_C_DEBUGEN_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5">CoreDebug_DCRSR_REGWnR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d">CoreDebug_DCRSR_REGSEL_Msk</link>   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga0cde79c4e741e1eed0513c1f985baeb9">CoreDebug_DEMCR_DWTENA_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2fcc0b8f174e85379d38e1cb74b8c627">CoreDebug_DEMCR_DWTENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0cde79c4e741e1eed0513c1f985baeb9">CoreDebug_DEMCR_DWTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>   10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1">CoreDebug_DEMCR_VC_HARDERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30">CoreDebug_DEMCR_VC_CORERESET_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gadad0bf68d32cba49c1ea7534122c2752">CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaabb5d6c750c9ec50254134ece2111dcd">CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1570f149a0f89f70fc2644a5842cbcb4">CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaa043fd13768d57be320c682ca1c9b234">CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga083417245e1aa40e84a2b12433a15a6b">CoreDebug_DSCSR_CDS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaaffe28a24f05446e55ba3d75bb6f4cd0">CoreDebug_DSCSR_SBRSEL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga5e5ed94cac1139165af161c008881805">CoreDebug_DSCSR_SBRSELEN_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc">CoreDebug_DHCSR_DBGKEY_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>   25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922">CoreDebug_DHCSR_S_RESET_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6">CoreDebug_DHCSR_S_RETIRE_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756">CoreDebug_DHCSR_S_LOCKUP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25">CoreDebug_DHCSR_S_SLEEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca">CoreDebug_DHCSR_S_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07">CoreDebug_DHCSR_S_REGRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4">CoreDebug_DHCSR_C_SNAPSTALL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31">CoreDebug_DHCSR_C_MASKINTS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d">CoreDebug_DHCSR_C_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f">CoreDebug_DHCSR_C_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b">CoreDebug_DHCSR_C_DEBUGEN_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5">CoreDebug_DCRSR_REGWnR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d">CoreDebug_DCRSR_REGSEL_Msk</link>   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95">CoreDebug_DEMCR_MON_REQ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98">CoreDebug_DEMCR_MON_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8">CoreDebug_DEMCR_MON_PEND_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977">CoreDebug_DEMCR_MON_EN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>   10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1">CoreDebug_DEMCR_VC_HARDERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>   9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a">CoreDebug_DEMCR_VC_INTERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b">CoreDebug_DEMCR_VC_BUSERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>   7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19">CoreDebug_DEMCR_VC_STATERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>   6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f">CoreDebug_DEMCR_VC_CHKERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c">CoreDebug_DEMCR_VC_NOCPERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87">CoreDebug_DEMCR_VC_MMERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30">CoreDebug_DEMCR_VC_CORERESET_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc">CoreDebug_DHCSR_DBGKEY_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>   26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gabe3254d40aaa482987ff31584d2a3240">CoreDebug_DHCSR_S_RESTART_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>   25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922">CoreDebug_DHCSR_S_RESET_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6">CoreDebug_DHCSR_S_RETIRE_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756">CoreDebug_DHCSR_S_LOCKUP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25">CoreDebug_DHCSR_S_SLEEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca">CoreDebug_DHCSR_S_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07">CoreDebug_DHCSR_S_REGRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4">CoreDebug_DHCSR_C_SNAPSTALL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31">CoreDebug_DHCSR_C_MASKINTS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d">CoreDebug_DHCSR_C_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f">CoreDebug_DHCSR_C_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b">CoreDebug_DHCSR_C_DEBUGEN_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5">CoreDebug_DCRSR_REGWnR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d">CoreDebug_DCRSR_REGSEL_Msk</link>   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95">CoreDebug_DEMCR_MON_REQ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98">CoreDebug_DEMCR_MON_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8">CoreDebug_DEMCR_MON_PEND_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977">CoreDebug_DEMCR_MON_EN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>   10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1">CoreDebug_DEMCR_VC_HARDERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>   9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a">CoreDebug_DEMCR_VC_INTERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b">CoreDebug_DEMCR_VC_BUSERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>   7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19">CoreDebug_DEMCR_VC_STATERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>   6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f">CoreDebug_DEMCR_VC_CHKERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c">CoreDebug_DEMCR_VC_NOCPERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87">CoreDebug_DEMCR_VC_MMERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30">CoreDebug_DEMCR_VC_CORERESET_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gadad0bf68d32cba49c1ea7534122c2752">CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaabb5d6c750c9ec50254134ece2111dcd">CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1570f149a0f89f70fc2644a5842cbcb4">CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaa043fd13768d57be320c682ca1c9b234">CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga083417245e1aa40e84a2b12433a15a6b">CoreDebug_DSCSR_CDS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaaffe28a24f05446e55ba3d75bb6f4cd0">CoreDebug_DSCSR_SBRSEL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga5e5ed94cac1139165af161c008881805">CoreDebug_DSCSR_SBRSELEN_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc">CoreDebug_DHCSR_DBGKEY_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>   25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922">CoreDebug_DHCSR_S_RESET_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6">CoreDebug_DHCSR_S_RETIRE_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756">CoreDebug_DHCSR_S_LOCKUP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25">CoreDebug_DHCSR_S_SLEEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca">CoreDebug_DHCSR_S_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07">CoreDebug_DHCSR_S_REGRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4">CoreDebug_DHCSR_C_SNAPSTALL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31">CoreDebug_DHCSR_C_MASKINTS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d">CoreDebug_DHCSR_C_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f">CoreDebug_DHCSR_C_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b">CoreDebug_DHCSR_C_DEBUGEN_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5">CoreDebug_DCRSR_REGWnR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d">CoreDebug_DCRSR_REGSEL_Msk</link>   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95">CoreDebug_DEMCR_MON_REQ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98">CoreDebug_DEMCR_MON_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8">CoreDebug_DEMCR_MON_PEND_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977">CoreDebug_DEMCR_MON_EN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>   10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1">CoreDebug_DEMCR_VC_HARDERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>   9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a">CoreDebug_DEMCR_VC_INTERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b">CoreDebug_DEMCR_VC_BUSERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>   7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19">CoreDebug_DEMCR_VC_STATERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>   6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f">CoreDebug_DEMCR_VC_CHKERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c">CoreDebug_DEMCR_VC_NOCPERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87">CoreDebug_DEMCR_VC_MMERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30">CoreDebug_DEMCR_VC_CORERESET_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc">CoreDebug_DHCSR_DBGKEY_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>   25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922">CoreDebug_DHCSR_S_RESET_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6">CoreDebug_DHCSR_S_RETIRE_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756">CoreDebug_DHCSR_S_LOCKUP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25">CoreDebug_DHCSR_S_SLEEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca">CoreDebug_DHCSR_S_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07">CoreDebug_DHCSR_S_REGRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4">CoreDebug_DHCSR_C_SNAPSTALL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31">CoreDebug_DHCSR_C_MASKINTS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d">CoreDebug_DHCSR_C_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f">CoreDebug_DHCSR_C_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b">CoreDebug_DHCSR_C_DEBUGEN_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5">CoreDebug_DCRSR_REGWnR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d">CoreDebug_DCRSR_REGSEL_Msk</link>   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95">CoreDebug_DEMCR_MON_REQ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98">CoreDebug_DEMCR_MON_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8">CoreDebug_DEMCR_MON_PEND_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977">CoreDebug_DEMCR_MON_EN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>   10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1">CoreDebug_DEMCR_VC_HARDERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>   9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a">CoreDebug_DEMCR_VC_INTERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b">CoreDebug_DEMCR_VC_BUSERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>   7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19">CoreDebug_DEMCR_VC_STATERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>   6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f">CoreDebug_DEMCR_VC_CHKERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c">CoreDebug_DEMCR_VC_NOCPERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87">CoreDebug_DEMCR_VC_MMERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30">CoreDebug_DEMCR_VC_CORERESET_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc">CoreDebug_DHCSR_DBGKEY_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>   25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922">CoreDebug_DHCSR_S_RESET_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6">CoreDebug_DHCSR_S_RETIRE_ST_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756">CoreDebug_DHCSR_S_LOCKUP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25">CoreDebug_DHCSR_S_SLEEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca">CoreDebug_DHCSR_S_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07">CoreDebug_DHCSR_S_REGRDY_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4">CoreDebug_DHCSR_C_SNAPSTALL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>   3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31">CoreDebug_DHCSR_C_MASKINTS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>   2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d">CoreDebug_DHCSR_C_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>   1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f">CoreDebug_DHCSR_C_HALT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b">CoreDebug_DHCSR_C_DEBUGEN_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5">CoreDebug_DCRSR_REGWnR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d">CoreDebug_DCRSR_REGSEL_Msk</link>   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>   24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>   19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95">CoreDebug_DEMCR_MON_REQ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>   18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98">CoreDebug_DEMCR_MON_STEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>   17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8">CoreDebug_DEMCR_MON_PEND_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>   16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977">CoreDebug_DEMCR_MON_EN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>   10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1">CoreDebug_DEMCR_VC_HARDERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>   9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a">CoreDebug_DEMCR_VC_INTERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>   8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b">CoreDebug_DEMCR_VC_BUSERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>   7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19">CoreDebug_DEMCR_VC_STATERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>   6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f">CoreDebug_DEMCR_VC_CHKERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>   5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c">CoreDebug_DEMCR_VC_NOCPERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87">CoreDebug_DEMCR_VC_MMERR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30">CoreDebug_DEMCR_VC_CORERESET_Msk</link>   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Type definitions for the Core Debug Registers. </para>

<para>SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the SC000 header file.</para>

<para>Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M1 header file.</para>

<para>Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0+ header file.</para>

<para>Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0 header file.</para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1570f149a0f89f70fc2644a5842cbcb4"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1570f149a0f89f70fc2644a5842cbcb4"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1570f149a0f89f70fc2644a5842cbcb4"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1570f149a0f89f70fc2644a5842cbcb4"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga3caef9790e4e2ccbfea77d55315ad59f"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gadad0bf68d32cba49c1ea7534122c2752"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gadad0bf68d32cba49c1ea7534122c2752"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gadad0bf68d32cba49c1ea7534122c2752"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gadad0bf68d32cba49c1ea7534122c2752"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaf733a36e6b4717a604f7d77c05dfceb4"/>    <section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaa043fd13768d57be320c682ca1c9b234"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaa043fd13768d57be320c682ca1c9b234"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaa043fd13768d57be320c682ca1c9b234"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaa043fd13768d57be320c682ca1c9b234"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga587610b7ac18292de47bf9d675b0b88c"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaabb5d6c750c9ec50254134ece2111dcd"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaabb5d6c750c9ec50254134ece2111dcd"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaabb5d6c750c9ec50254134ece2111dcd"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaabb5d6c750c9ec50254134ece2111dcd"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga866734a8e4bec2d6cf091e265c6c0f3d"/>    <section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U</computeroutput></para>
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga17cafbd72b55030219ce5609baa7c01d"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b">CoreDebug_DCRSR_REGSEL_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Pos   0U</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Pos   0U</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Pos   0U</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Pos   0U</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Pos   0U</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Pos   0U</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Pos   0U</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga52182c8a9f63a52470244c0bc2064f7b"/>    <section>
    <title>CoreDebug_DCRSR_REGSEL_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGSEL_Pos   0U</computeroutput></para>
<para>CoreDebug DCRSR: REGSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1eef4992d8f84bc6c0dffed1c87f90a5"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a">CoreDebug_DCRSR_REGWnR_Pos</link>)</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Pos   16U</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Pos   16U</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Pos   16U</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Pos   16U</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Pos   16U</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Pos   16U</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Pos   16U</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga51e75942fc0614bc9bb2c0e96fcdda9a"/>    <section>
    <title>CoreDebug_DCRSR_REGWnR_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DCRSR_REGWnR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DCRSR_REGWnR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DCRSR_REGWnR_Pos   16U</computeroutput></para>
<para>CoreDebug DCRSR: REGWnR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2fcc0b8f174e85379d38e1cb74b8c627"/>    <section>
    <title>CoreDebug_DEMCR_DWTENA_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_DWTENA_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_DWTENA_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_DWTENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0cde79c4e741e1eed0513c1f985baeb9">CoreDebug_DEMCR_DWTENA_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: DWTENA Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2fcc0b8f174e85379d38e1cb74b8c627"/>    <section>
    <title>CoreDebug_DEMCR_DWTENA_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_DWTENA_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_DWTENA_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_DWTENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0cde79c4e741e1eed0513c1f985baeb9">CoreDebug_DEMCR_DWTENA_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: DWTENA Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga0cde79c4e741e1eed0513c1f985baeb9"/>    <section>
    <title>CoreDebug_DEMCR_DWTENA_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_DWTENA_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_DWTENA_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_DWTENA_Pos   24U</computeroutput></para>
<para>CoreDebug DEMCR: DWTENA Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga0cde79c4e741e1eed0513c1f985baeb9"/>    <section>
    <title>CoreDebug_DEMCR_DWTENA_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_DWTENA_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_DWTENA_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_DWTENA_Pos   24U</computeroutput></para>
<para>CoreDebug DEMCR: DWTENA Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977"/>    <section>
    <title>CoreDebug_DEMCR_MON_EN_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977"/>    <section>
    <title>CoreDebug_DEMCR_MON_EN_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977"/>    <section>
    <title>CoreDebug_DEMCR_MON_EN_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977"/>    <section>
    <title>CoreDebug_DEMCR_MON_EN_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977"/>    <section>
    <title>CoreDebug_DEMCR_MON_EN_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac2b46b9b65bf8d23027f255fc9641977"/>    <section>
    <title>CoreDebug_DEMCR_MON_EN_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_EN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c">CoreDebug_DEMCR_MON_EN_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c"/>    <section>
    <title>CoreDebug_DEMCR_MON_EN_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Pos   16U</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c"/>    <section>
    <title>CoreDebug_DEMCR_MON_EN_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Pos   16U</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c"/>    <section>
    <title>CoreDebug_DEMCR_MON_EN_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Pos   16U</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c"/>    <section>
    <title>CoreDebug_DEMCR_MON_EN_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Pos   16U</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c"/>    <section>
    <title>CoreDebug_DEMCR_MON_EN_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Pos   16U</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga802829678f6871863ae9ecf60a10425c"/>    <section>
    <title>CoreDebug_DEMCR_MON_EN_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_EN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_EN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_EN_Pos   16U</computeroutput></para>
<para>CoreDebug DEMCR: MON_EN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8"/>    <section>
    <title>CoreDebug_DEMCR_MON_PEND_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8"/>    <section>
    <title>CoreDebug_DEMCR_MON_PEND_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8"/>    <section>
    <title>CoreDebug_DEMCR_MON_PEND_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8"/>    <section>
    <title>CoreDebug_DEMCR_MON_PEND_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8"/>    <section>
    <title>CoreDebug_DEMCR_MON_PEND_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga68ec55930269fab78e733dcfa32392f8"/>    <section>
    <title>CoreDebug_DEMCR_MON_PEND_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d">CoreDebug_DEMCR_MON_PEND_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d"/>    <section>
    <title>CoreDebug_DEMCR_MON_PEND_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Pos   17U</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d"/>    <section>
    <title>CoreDebug_DEMCR_MON_PEND_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Pos   17U</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d"/>    <section>
    <title>CoreDebug_DEMCR_MON_PEND_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Pos   17U</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d"/>    <section>
    <title>CoreDebug_DEMCR_MON_PEND_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Pos   17U</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d"/>    <section>
    <title>CoreDebug_DEMCR_MON_PEND_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Pos   17U</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1e2f706a59e0d8131279af1c7e152f8d"/>    <section>
    <title>CoreDebug_DEMCR_MON_PEND_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_PEND_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_PEND_Pos   17U</computeroutput></para>
<para>CoreDebug DEMCR: MON_PEND Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95"/>    <section>
    <title>CoreDebug_DEMCR_MON_REQ_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95"/>    <section>
    <title>CoreDebug_DEMCR_MON_REQ_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95"/>    <section>
    <title>CoreDebug_DEMCR_MON_REQ_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95"/>    <section>
    <title>CoreDebug_DEMCR_MON_REQ_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95"/>    <section>
    <title>CoreDebug_DEMCR_MON_REQ_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6384cbe8045051186d13ef9cdeace95"/>    <section>
    <title>CoreDebug_DEMCR_MON_REQ_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64">CoreDebug_DEMCR_MON_REQ_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64"/>    <section>
    <title>CoreDebug_DEMCR_MON_REQ_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Pos   19U</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64"/>    <section>
    <title>CoreDebug_DEMCR_MON_REQ_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Pos   19U</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64"/>    <section>
    <title>CoreDebug_DEMCR_MON_REQ_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Pos   19U</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64"/>    <section>
    <title>CoreDebug_DEMCR_MON_REQ_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Pos   19U</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64"/>    <section>
    <title>CoreDebug_DEMCR_MON_REQ_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Pos   19U</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga341020a3b7450416d72544eaf8e57a64"/>    <section>
    <title>CoreDebug_DEMCR_MON_REQ_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_REQ_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_REQ_Pos   19U</computeroutput></para>
<para>CoreDebug DEMCR: MON_REQ Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98"/>    <section>
    <title>CoreDebug_DEMCR_MON_STEP_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98"/>    <section>
    <title>CoreDebug_DEMCR_MON_STEP_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98"/>    <section>
    <title>CoreDebug_DEMCR_MON_STEP_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98"/>    <section>
    <title>CoreDebug_DEMCR_MON_STEP_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98"/>    <section>
    <title>CoreDebug_DEMCR_MON_STEP_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2ded814556de96fc369de7ae9a7ceb98"/>    <section>
    <title>CoreDebug_DEMCR_MON_STEP_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b">CoreDebug_DEMCR_MON_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b"/>    <section>
    <title>CoreDebug_DEMCR_MON_STEP_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Pos   18U</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b"/>    <section>
    <title>CoreDebug_DEMCR_MON_STEP_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Pos   18U</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b"/>    <section>
    <title>CoreDebug_DEMCR_MON_STEP_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Pos   18U</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b"/>    <section>
    <title>CoreDebug_DEMCR_MON_STEP_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Pos   18U</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b"/>    <section>
    <title>CoreDebug_DEMCR_MON_STEP_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Pos   18U</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9ae10710684e14a1a534e785ef390e1b"/>    <section>
    <title>CoreDebug_DEMCR_MON_STEP_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_MON_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_MON_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_MON_STEP_Pos   18U</computeroutput></para>
<para>CoreDebug DEMCR: MON_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834"/>    <section>
    <title>CoreDebug_DEMCR_TRCENA_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834"/>    <section>
    <title>CoreDebug_DEMCR_TRCENA_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834"/>    <section>
    <title>CoreDebug_DEMCR_TRCENA_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834"/>    <section>
    <title>CoreDebug_DEMCR_TRCENA_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834"/>    <section>
    <title>CoreDebug_DEMCR_TRCENA_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga5e99652c1df93b441257389f49407834"/>    <section>
    <title>CoreDebug_DEMCR_TRCENA_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_TRCENA_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39">CoreDebug_DEMCR_TRCENA_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39"/>    <section>
    <title>CoreDebug_DEMCR_TRCENA_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Pos   24U</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39"/>    <section>
    <title>CoreDebug_DEMCR_TRCENA_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Pos   24U</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39"/>    <section>
    <title>CoreDebug_DEMCR_TRCENA_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Pos   24U</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39"/>    <section>
    <title>CoreDebug_DEMCR_TRCENA_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Pos   24U</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39"/>    <section>
    <title>CoreDebug_DEMCR_TRCENA_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Pos   24U</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6ff2102b98f86540224819a1b767ba39"/>    <section>
    <title>CoreDebug_DEMCR_TRCENA_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_TRCENA_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_TRCENA_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_TRCENA_Pos   24U</computeroutput></para>
<para>CoreDebug DEMCR: TRCENA Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b"/>    <section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b"/>    <section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b"/>    <section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b"/>    <section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b"/>    <section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9d29546aefe3ca8662a7fe48dd4a5b2b"/>    <section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933">CoreDebug_DEMCR_VC_BUSERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933"/>    <section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933"/>    <section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933"/>    <section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933"/>    <section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933"/>    <section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab8e3d8f0f9590a51bbf10f6da3ad6933"/>    <section>
    <title>CoreDebug_DEMCR_VC_BUSERR_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_BUSERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_BUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U</computeroutput></para>
<para>CoreDebug DEMCR: VC_BUSERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f"/>    <section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f"/>    <section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f"/>    <section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f"/>    <section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f"/>    <section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2f98b461d19746ab2febfddebb73da6f"/>    <section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50">CoreDebug_DEMCR_VC_CHKERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50"/>    <section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50"/>    <section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50"/>    <section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50"/>    <section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50"/>    <section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga10fc7c53bca904c128bc8e1a03072d50"/>    <section>
    <title>CoreDebug_DEMCR_VC_CHKERR_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CHKERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CHKERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CHKERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga906476e53c1e1487c30f3a1181df9e30"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a">CoreDebug_DEMCR_VC_CORERESET_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9fcf09666f7063a7303117aa32a85d5a"/>    <section>
    <title>CoreDebug_DEMCR_VC_CORERESET_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_CORERESET_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_CORERESET_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U</computeroutput></para>
<para>CoreDebug DEMCR: VC_CORERESET Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga803fc98c5bb85f10f0347b23794847d1"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a">CoreDebug_DEMCR_VC_HARDERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaed9f42053031a9a30cd8054623304c0a"/>    <section>
    <title>CoreDebug_DEMCR_VC_HARDERR_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_HARDERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_HARDERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U</computeroutput></para>
<para>CoreDebug DEMCR: VC_HARDERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a"/>    <section>
    <title>CoreDebug_DEMCR_VC_INTERR_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a"/>    <section>
    <title>CoreDebug_DEMCR_VC_INTERR_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a"/>    <section>
    <title>CoreDebug_DEMCR_VC_INTERR_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a"/>    <section>
    <title>CoreDebug_DEMCR_VC_INTERR_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a"/>    <section>
    <title>CoreDebug_DEMCR_VC_INTERR_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gad6815d8e3df302d2f0ff2c2c734ed29a"/>    <section>
    <title>CoreDebug_DEMCR_VC_INTERR_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e">CoreDebug_DEMCR_VC_INTERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e"/>    <section>
    <title>CoreDebug_DEMCR_VC_INTERR_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Pos   9U</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e"/>    <section>
    <title>CoreDebug_DEMCR_VC_INTERR_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Pos   9U</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e"/>    <section>
    <title>CoreDebug_DEMCR_VC_INTERR_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Pos   9U</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e"/>    <section>
    <title>CoreDebug_DEMCR_VC_INTERR_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Pos   9U</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e"/>    <section>
    <title>CoreDebug_DEMCR_VC_INTERR_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Pos   9U</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga22079a6e436f23b90308be97e19cf07e"/>    <section>
    <title>CoreDebug_DEMCR_VC_INTERR_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_INTERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_INTERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_INTERR_Pos   9U</computeroutput></para>
<para>CoreDebug DEMCR: VC_INTERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87"/>    <section>
    <title>CoreDebug_DEMCR_VC_MMERR_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87"/>    <section>
    <title>CoreDebug_DEMCR_VC_MMERR_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87"/>    <section>
    <title>CoreDebug_DEMCR_VC_MMERR_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87"/>    <section>
    <title>CoreDebug_DEMCR_VC_MMERR_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87"/>    <section>
    <title>CoreDebug_DEMCR_VC_MMERR_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gad420a9b60620584faaca6289e83d3a87"/>    <section>
    <title>CoreDebug_DEMCR_VC_MMERR_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41">CoreDebug_DEMCR_VC_MMERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41"/>    <section>
    <title>CoreDebug_DEMCR_VC_MMERR_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Pos   4U</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41"/>    <section>
    <title>CoreDebug_DEMCR_VC_MMERR_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Pos   4U</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41"/>    <section>
    <title>CoreDebug_DEMCR_VC_MMERR_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Pos   4U</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41"/>    <section>
    <title>CoreDebug_DEMCR_VC_MMERR_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Pos   4U</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41"/>    <section>
    <title>CoreDebug_DEMCR_VC_MMERR_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Pos   4U</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga444454f7c7748e76cd76c3809c887c41"/>    <section>
    <title>CoreDebug_DEMCR_VC_MMERR_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_MMERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_MMERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_MMERR_Pos   4U</computeroutput></para>
<para>CoreDebug DEMCR: VC_MMERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c"/>    <section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c"/>    <section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c"/>    <section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c"/>    <section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c"/>    <section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga03ee58b1b02fdbf21612809034562f1c"/>    <section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8">CoreDebug_DEMCR_VC_NOCPERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8"/>    <section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8"/>    <section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8"/>    <section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8"/>    <section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8"/>    <section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac9d13eb2add61f610d5ced1f7ad2adf8"/>    <section>
    <title>CoreDebug_DEMCR_VC_NOCPERR_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_NOCPERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_NOCPERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U</computeroutput></para>
<para>CoreDebug DEMCR: VC_NOCPERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19"/>    <section>
    <title>CoreDebug_DEMCR_VC_STATERR_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19"/>    <section>
    <title>CoreDebug_DEMCR_VC_STATERR_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19"/>    <section>
    <title>CoreDebug_DEMCR_VC_STATERR_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19"/>    <section>
    <title>CoreDebug_DEMCR_VC_STATERR_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19"/>    <section>
    <title>CoreDebug_DEMCR_VC_STATERR_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaa38b947d77672c48bba1280c0a642e19"/>    <section>
    <title>CoreDebug_DEMCR_VC_STATERR_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac">CoreDebug_DEMCR_VC_STATERR_Pos</link>)</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac"/>    <section>
    <title>CoreDebug_DEMCR_VC_STATERR_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Pos   7U</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac"/>    <section>
    <title>CoreDebug_DEMCR_VC_STATERR_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Pos   7U</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac"/>    <section>
    <title>CoreDebug_DEMCR_VC_STATERR_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Pos   7U</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac"/>    <section>
    <title>CoreDebug_DEMCR_VC_STATERR_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Pos   7U</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac"/>    <section>
    <title>CoreDebug_DEMCR_VC_STATERR_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Pos   7U</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga16f0d3d2ce1e1e8cd762d938ac56c4ac"/>    <section>
    <title>CoreDebug_DEMCR_VC_STATERR_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DEMCR_VC_STATERR_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DEMCR_VC_STATERR_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DEMCR_VC_STATERR_Pos   7U</computeroutput></para>
<para>CoreDebug DEMCR: VC_STATERR Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab815c741a4fc2a61988cd2fb7594210b"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e">CoreDebug_DHCSR_C_DEBUGEN_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gab557abb5b172b74d2cf44efb9d824e4e"/>    <section>
    <title>CoreDebug_DHCSR_C_DEBUGEN_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_DEBUGEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_DEBUGEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U</computeroutput></para>
<para>CoreDebug DHCSR: C_DEBUGEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1d905a3aa594eb2e8bb78bcc4da05b3f"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692">CoreDebug_DHCSR_C_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Pos   1U</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Pos   1U</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Pos   1U</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Pos   1U</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Pos   1U</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Pos   1U</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Pos   1U</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaddf1d43f8857e4efc3dc4e6b15509692"/>    <section>
    <title>CoreDebug_DHCSR_C_HALT_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_HALT_Pos   1U</computeroutput></para>
<para>CoreDebug DHCSR: C_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga77fe1ef3c4a729c1c82fb62a94a51c31"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3">CoreDebug_DHCSR_C_MASKINTS_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga0d2907400eb948a4ea3886ca083ec8e3"/>    <section>
    <title>CoreDebug_DHCSR_C_MASKINTS_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_MASKINTS_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_MASKINTS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U</computeroutput></para>
<para>CoreDebug DHCSR: C_MASKINTS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4"/>    <section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4"/>    <section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4"/>    <section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4"/>    <section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4"/>    <section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga53aa99b2e39a67622f3b9973e079c2b4"/>    <section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d">CoreDebug_DHCSR_C_SNAPSTALL_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d"/>    <section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d"/>    <section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d"/>    <section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d"/>    <section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d"/>    <section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga85747214e2656df6b05ec72e4d22bd6d"/>    <section>
    <title>CoreDebug_DHCSR_C_SNAPSTALL_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_SNAPSTALL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U</computeroutput></para>
<para>CoreDebug DHCSR: C_SNAPSTALL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae6bda72fbd32cc5734ff3542170dc00d"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9">CoreDebug_DHCSR_C_STEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Pos   2U</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Pos   2U</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Pos   2U</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Pos   2U</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Pos   2U</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Pos   2U</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Pos   2U</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gae1fc39e80de54c0339cbb1b298a9f0f9"/>    <section>
    <title>CoreDebug_DHCSR_C_STEP_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_STEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_C_STEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_STEP_Pos   2U</computeroutput></para>
<para>CoreDebug DHCSR: C_STEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga1ce997cee15edaafe4aed77751816ffc"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842">CoreDebug_DHCSR_DBGKEY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac91280edd0ce932665cf75a23d11d842"/>    <section>
    <title>CoreDebug_DHCSR_DBGKEY_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_DBGKEY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_DBGKEY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_DBGKEY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: DBGKEY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga9f881ade3151a73bc5b02b73fe6473ca"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772">CoreDebug_DHCSR_S_HALT_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Pos   17U</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Pos   17U</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Pos   17U</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Pos   17U</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Pos   17U</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Pos   17U</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Pos   17U</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga760a9a0d7f39951dc3f07d01f1f64772"/>    <section>
    <title>CoreDebug_DHCSR_S_HALT_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_HALT_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_HALT_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_HALT_Pos   17U</computeroutput></para>
<para>CoreDebug DHCSR: S_HALT Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga7b67e4506d7f464ef5dafd6219739756"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e">CoreDebug_DHCSR_S_LOCKUP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2900dd56a988a4ed27ad664d5642807e"/>    <section>
    <title>CoreDebug_DHCSR_S_LOCKUP_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_LOCKUP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_LOCKUP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U</computeroutput></para>
<para>CoreDebug DHCSR: S_LOCKUP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac4cd6f3178de48f473d8903e8c847c07"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d">CoreDebug_DHCSR_S_REGRDY_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga20a71871ca8768019c51168c70c3f41d"/>    <section>
    <title>CoreDebug_DHCSR_S_REGRDY_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_REGRDY_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_REGRDY_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_REGRDY_Pos   16U</computeroutput></para>
<para>CoreDebug DHCSR: S_REGRDY Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gac474394bcceb31a8e09566c90b3f8922"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753">CoreDebug_DHCSR_S_RESET_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga6f934c5427ea057394268e541fa97753"/>    <section>
    <title>CoreDebug_DHCSR_S_RESET_ST_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESET_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESET_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U</computeroutput></para>
<para>CoreDebug DHCSR: S_RESET_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gabe3254d40aaa482987ff31584d2a3240"/>    <section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gabe3254d40aaa482987ff31584d2a3240"/>    <section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gabe3254d40aaa482987ff31584d2a3240"/>    <section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gabe3254d40aaa482987ff31584d2a3240"/>    <section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8"/>    <section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U</computeroutput></para>
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8"/>    <section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U</computeroutput></para>
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8"/>    <section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U</computeroutput></para>
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaf6498d32dbe23b8d95a12d2fbc0a65f8"/>    <section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U</computeroutput></para>
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga89dceb5325f6bcb36a0473d65fbfcfa6"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730">CoreDebug_DHCSR_S_RETIRE_ST_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga2328118f8b3574c871a53605eb17e730"/>    <section>
    <title>CoreDebug_DHCSR_S_RETIRE_ST_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_RETIRE_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U</computeroutput></para>
<para>CoreDebug DHCSR: S_RETIRE_ST Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga98d51538e645c2c1a422279cd85a0a25"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb">CoreDebug_DHCSR_S_SLEEP_Pos</link>)</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Pos   18U</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Pos   18U</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Pos   18U</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Pos   18U</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Pos   18U</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Pos   18U</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Pos   18U</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga349ccea33accc705595624c2d334fbcb"/>    <section>
    <title>CoreDebug_DHCSR_S_SLEEP_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SLEEP_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DHCSR_S_SLEEP_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SLEEP_Pos   18U</computeroutput></para>
<para>CoreDebug DHCSR: S_SLEEP Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga083417245e1aa40e84a2b12433a15a6b"/>    <section>
    <title>CoreDebug_DSCSR_CDS_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para>CoreDebug DSCSR: CDS Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga083417245e1aa40e84a2b12433a15a6b"/>    <section>
    <title>CoreDebug_DSCSR_CDS_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para>CoreDebug DSCSR: CDS Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga083417245e1aa40e84a2b12433a15a6b"/>    <section>
    <title>CoreDebug_DSCSR_CDS_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para>CoreDebug DSCSR: CDS Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga083417245e1aa40e84a2b12433a15a6b"/>    <section>
    <title>CoreDebug_DSCSR_CDS_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para>CoreDebug DSCSR: CDS Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e"/>    <section>
    <title>CoreDebug_DSCSR_CDS_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Pos   16U</computeroutput></para>
<para>CoreDebug DSCSR: CDS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e"/>    <section>
    <title>CoreDebug_DSCSR_CDS_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Pos   16U</computeroutput></para>
<para>CoreDebug DSCSR: CDS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e"/>    <section>
    <title>CoreDebug_DSCSR_CDS_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Pos   16U</computeroutput></para>
<para>CoreDebug DSCSR: CDS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga4be5d0f8af5d7d8ec04bde78ce18e10e"/>    <section>
    <title>CoreDebug_DSCSR_CDS_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Pos   16U</computeroutput></para>
<para>CoreDebug DSCSR: CDS Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaaffe28a24f05446e55ba3d75bb6f4cd0"/>    <section>
    <title>CoreDebug_DSCSR_SBRSEL_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para>CoreDebug DSCSR: SBRSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaaffe28a24f05446e55ba3d75bb6f4cd0"/>    <section>
    <title>CoreDebug_DSCSR_SBRSEL_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para>CoreDebug DSCSR: SBRSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaaffe28a24f05446e55ba3d75bb6f4cd0"/>    <section>
    <title>CoreDebug_DSCSR_SBRSEL_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para>CoreDebug DSCSR: SBRSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1gaaffe28a24f05446e55ba3d75bb6f4cd0"/>    <section>
    <title>CoreDebug_DSCSR_SBRSEL_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para>CoreDebug DSCSR: SBRSEL Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae"/>    <section>
    <title>CoreDebug_DSCSR_SBRSEL_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Pos   1U</computeroutput></para>
<para>CoreDebug DSCSR: SBRSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae"/>    <section>
    <title>CoreDebug_DSCSR_SBRSEL_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Pos   1U</computeroutput></para>
<para>CoreDebug DSCSR: SBRSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae"/>    <section>
    <title>CoreDebug_DSCSR_SBRSEL_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Pos   1U</computeroutput></para>
<para>CoreDebug DSCSR: SBRSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga7450603163415ab4d4e4a7a767879eae"/>    <section>
    <title>CoreDebug_DSCSR_SBRSEL_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Pos   1U</computeroutput></para>
<para>CoreDebug DSCSR: SBRSEL Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga5e5ed94cac1139165af161c008881805"/>    <section>
    <title>CoreDebug_DSCSR_SBRSELEN_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga5e5ed94cac1139165af161c008881805"/>    <section>
    <title>CoreDebug_DSCSR_SBRSELEN_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga5e5ed94cac1139165af161c008881805"/>    <section>
    <title>CoreDebug_DSCSR_SBRSELEN_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga5e5ed94cac1139165af161c008881805"/>    <section>
    <title>CoreDebug_DSCSR_SBRSELEN_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Msk</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad"/>    <section>
    <title>CoreDebug_DSCSR_SBRSELEN_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Pos   0U</computeroutput></para>
<para>CoreDebug DSCSR: SBRSELEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad"/>    <section>
    <title>CoreDebug_DSCSR_SBRSELEN_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Pos   0U</computeroutput></para>
<para>CoreDebug DSCSR: SBRSELEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad"/>    <section>
    <title>CoreDebug_DSCSR_SBRSELEN_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Pos   0U</computeroutput></para>
<para>CoreDebug DSCSR: SBRSELEN Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___core_debug_1ga3eb88e444b678057db1b59272eebb1ad"/>    <section>
    <title>CoreDebug_DSCSR_SBRSELEN_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Pos</primary><secondary>Core Debug Registers (CoreDebug)</secondary></indexterm>
<indexterm><primary>Core Debug Registers (CoreDebug)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Pos   0U</computeroutput></para>
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</section>
</section>
</section>
