#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun May 03 14:50:44 2015
# Process ID: 5552
# Log file: O:/engs128/lab4_withCRLoop/vivado.log
# Journal file: O:/engs128/lab4_withCRLoop\vivado.jou
#-----------------------------------------------------------
start_gui
open_project O:/engs128/lab4_withCRLoop/lab4.xpr
reset_run dds_compiler_0_synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_project O:/engs128/lab4/lab4.xpr
launch_simulation -simset lab2_test
close_project
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_1
set_property -dict [list CONFIG.PartsPresent {SIN_COS_LUT_only} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Noise_Shaping {None} CONFIG.Phase_Width {16} CONFIG.Output_Width {16} CONFIG.Has_Phase_Out {false} CONFIG.Latency {6} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_ips dds_compiler_1]
generate_target {instantiation_template} [get_files o:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
generate_target all [get_files  o:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] o:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
launch_run -jobs 8 dds_compiler_1_synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
file mkdir O:/engs128/lab4_withCRLoop/lab4.srcs/sim_1/new
create_fileset -simset lab4_wCRLoop_test
set_property SOURCE_SET sources_1 [get_filesets lab4_wCRLoop_test]
file mkdir O:/engs128/lab4_withCRLoop/lab4.srcs/lab4_wCRLoop_test/new
close [ open O:/engs128/lab4_withCRLoop/lab4.srcs/lab4_wCRLoop_test/new/wCRLoop_tb.vhd w ]
add_files -fileset lab4_wCRLoop_test O:/engs128/lab4_withCRLoop/lab4.srcs/lab4_wCRLoop_test/new/wCRLoop_tb.vhd
current_fileset -simset [ get_filesets lab4_wCRLoop_test ]
set_property top wCRLoop_tb [get_filesets lab4_wCRLoop_test]
launch_simulation -simset lab4_wCRLoop_test
source wCRLoop_tb.tcl
open_wave_config {O:/engs128/lab4/lab2_tb_behav.wcfg}
