

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8'
================================================================
* Date:           Sun Sep 15 02:59:36 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.418 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_7_VITIS_LOOP_85_8  |       24|       24|         3|          2|          2|    12|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln82_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln82"   --->   Operation 9 'read' 'zext_ln82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln82_cast = zext i3 %zext_ln82_read"   --->   Operation 10 'zext' 'zext_ln82_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten14"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln0 = store i64 0, i64 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond103"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.16>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i4 %indvar_flatten14" [nn.cpp:84]   --->   Operation 15 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.77ns)   --->   "%icmp_ln84 = icmp_eq  i4 %indvar_flatten14_load, i4 12" [nn.cpp:84]   --->   Operation 16 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.77ns)   --->   "%add_ln84_1 = add i4 %indvar_flatten14_load, i4 1" [nn.cpp:84]   --->   Operation 18 'add' 'add_ln84_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc123, void %VITIS_LOOP_92_9.exitStub" [nn.cpp:84]   --->   Operation 19 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i64 %j" [nn.cpp:85]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [nn.cpp:84]   --->   Operation 21 'load' 'i_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.58ns)   --->   "%add_ln84 = add i2 %i_load, i2 1" [nn.cpp:84]   --->   Operation 22 'add' 'add_ln84' <Predicate = (!icmp_ln84)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (3.56ns)   --->   "%icmp_ln85 = icmp_eq  i64 %j_load, i64 4" [nn.cpp:85]   --->   Operation 23 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln84)> <Delay = 3.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.99ns)   --->   "%select_ln84_1 = select i1 %icmp_ln85, i2 %add_ln84, i2 %i_load" [nn.cpp:84]   --->   Operation 24 'select' 'select_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln85 = store i4 %add_ln84_1, i4 %indvar_flatten14" [nn.cpp:85]   --->   Operation 25 'store' 'store_ln85' <Predicate = (!icmp_ln84)> <Delay = 1.61>
ST_2 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln85 = store i2 %select_ln84_1, i2 %i" [nn.cpp:85]   --->   Operation 26 'store' 'store_ln85' <Predicate = (!icmp_ln84)> <Delay = 1.61>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 27 [1/1] (0.98ns)   --->   "%select_ln84 = select i1 %icmp_ln85, i64 0, i64 %j_load" [nn.cpp:84]   --->   Operation 27 'select' 'select_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %select_ln84_1, i3 0" [nn.cpp:87]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i64 %select_ln84" [nn.cpp:85]   --->   Operation 29 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i64 %select_ln84" [nn.cpp:85]   --->   Operation 30 'trunc' 'trunc_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln85 = add i5 %trunc_ln85, i5 %zext_ln82_cast" [nn.cpp:85]   --->   Operation 31 'add' 'add_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.63> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (3.27ns) (root node of TernaryAdder)   --->   "%add_ln87 = add i5 %tmp_s, i5 %add_ln85" [nn.cpp:87]   --->   Operation 32 'add' 'add_ln87' <Predicate = (!icmp_ln84)> <Delay = 3.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.63> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i5 %add_ln87" [nn.cpp:87]   --->   Operation 33 'zext' 'zext_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%layer2_weights_addr = getelementptr i10 %layer2_weights, i64 0, i64 %zext_ln87" [nn.cpp:87]   --->   Operation 34 'getelementptr' 'layer2_weights_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (2.15ns)   --->   "%layer2_weights_load = load i5 %layer2_weights_addr" [nn.cpp:87]   --->   Operation 35 'load' 'layer2_weights_load' <Predicate = (!icmp_ln84)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 24> <ROM>
ST_3 : Operation 36 [1/1] (1.84ns)   --->   "%switch_ln87 = switch i2 %trunc_ln85_1, void %arrayidx1193.case.3, i2 0, void %arrayidx1193.case.0, i2 1, void %arrayidx1193.case.1, i2 2, void %arrayidx1193.case.2" [nn.cpp:87]   --->   Operation 36 'switch' 'switch_ln87' <Predicate = (!icmp_ln84)> <Delay = 1.84>
ST_3 : Operation 37 [1/1] (3.56ns)   --->   "%add_ln85_1 = add i64 %select_ln84, i64 1" [nn.cpp:85]   --->   Operation 37 'add' 'add_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln85 = store i64 %add_ln85_1, i64 %j" [nn.cpp:85]   --->   Operation 38 'store' 'store_ln85' <Predicate = (!icmp_ln84)> <Delay = 1.61>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.cond103" [nn.cpp:85]   --->   Operation 39 'br' 'br_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_84_7_VITIS_LOOP_85_8_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i2 %select_ln84_1" [nn.cpp:84]   --->   Operation 41 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_13" [nn.cpp:86]   --->   Operation 42 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [nn.cpp:85]   --->   Operation 43 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (2.15ns)   --->   "%layer2_weights_load = load i5 %layer2_weights_addr" [nn.cpp:87]   --->   Operation 44 'load' 'layer2_weights_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 24> <ROM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%layer2_weight_tile_2_addr = getelementptr i10 %layer2_weight_tile_2, i64 0, i64 %zext_ln84" [nn.cpp:84]   --->   Operation 45 'getelementptr' 'layer2_weight_tile_2_addr' <Predicate = (trunc_ln85_1 == 2)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.15ns)   --->   "%store_ln87 = store i10 %layer2_weights_load, i2 %layer2_weight_tile_2_addr" [nn.cpp:87]   --->   Operation 46 'store' 'store_ln87' <Predicate = (trunc_ln85_1 == 2)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1193.exit" [nn.cpp:87]   --->   Operation 47 'br' 'br_ln87' <Predicate = (trunc_ln85_1 == 2)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%layer2_weight_tile_1_addr = getelementptr i10 %layer2_weight_tile_1, i64 0, i64 %zext_ln84" [nn.cpp:84]   --->   Operation 48 'getelementptr' 'layer2_weight_tile_1_addr' <Predicate = (trunc_ln85_1 == 1)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.15ns)   --->   "%store_ln87 = store i10 %layer2_weights_load, i2 %layer2_weight_tile_1_addr" [nn.cpp:87]   --->   Operation 49 'store' 'store_ln87' <Predicate = (trunc_ln85_1 == 1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1193.exit" [nn.cpp:87]   --->   Operation 50 'br' 'br_ln87' <Predicate = (trunc_ln85_1 == 1)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%layer2_weight_tile_addr = getelementptr i10 %layer2_weight_tile, i64 0, i64 %zext_ln84" [nn.cpp:84]   --->   Operation 51 'getelementptr' 'layer2_weight_tile_addr' <Predicate = (trunc_ln85_1 == 0)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.15ns)   --->   "%store_ln87 = store i10 %layer2_weights_load, i2 %layer2_weight_tile_addr" [nn.cpp:87]   --->   Operation 52 'store' 'store_ln87' <Predicate = (trunc_ln85_1 == 0)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1193.exit" [nn.cpp:87]   --->   Operation 53 'br' 'br_ln87' <Predicate = (trunc_ln85_1 == 0)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%layer2_weight_tile_3_addr = getelementptr i10 %layer2_weight_tile_3, i64 0, i64 %zext_ln84" [nn.cpp:84]   --->   Operation 54 'getelementptr' 'layer2_weight_tile_3_addr' <Predicate = (trunc_ln85_1 == 3)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.15ns)   --->   "%store_ln87 = store i10 %layer2_weights_load, i2 %layer2_weight_tile_3_addr" [nn.cpp:87]   --->   Operation 55 'store' 'store_ln87' <Predicate = (trunc_ln85_1 == 3)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1193.exit" [nn.cpp:87]   --->   Operation 56 'br' 'br_ln87' <Predicate = (trunc_ln85_1 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_weight_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln82]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_weight_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_weight_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_weight_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 01110]
i                         (alloca           ) [ 01100]
indvar_flatten14          (alloca           ) [ 01100]
zext_ln82_read            (read             ) [ 00000]
zext_ln82_cast            (zext             ) [ 01110]
store_ln0                 (store            ) [ 00000]
store_ln0                 (store            ) [ 00000]
store_ln0                 (store            ) [ 00000]
br_ln0                    (br               ) [ 00000]
indvar_flatten14_load     (load             ) [ 00000]
icmp_ln84                 (icmp             ) [ 01110]
speclooptripcount_ln0     (speclooptripcount) [ 00000]
add_ln84_1                (add              ) [ 00000]
br_ln84                   (br               ) [ 00000]
j_load                    (load             ) [ 01010]
i_load                    (load             ) [ 00000]
add_ln84                  (add              ) [ 00000]
icmp_ln85                 (icmp             ) [ 01010]
select_ln84_1             (select           ) [ 01111]
store_ln85                (store            ) [ 00000]
store_ln85                (store            ) [ 00000]
select_ln84               (select           ) [ 00000]
tmp_s                     (bitconcatenate   ) [ 00000]
trunc_ln85                (trunc            ) [ 00000]
trunc_ln85_1              (trunc            ) [ 00101]
add_ln85                  (add              ) [ 00000]
add_ln87                  (add              ) [ 00000]
zext_ln87                 (zext             ) [ 00000]
layer2_weights_addr       (getelementptr    ) [ 00101]
switch_ln87               (switch           ) [ 00000]
add_ln85_1                (add              ) [ 00000]
store_ln85                (store            ) [ 00000]
br_ln85                   (br               ) [ 00000]
specloopname_ln0          (specloopname     ) [ 00000]
zext_ln84                 (zext             ) [ 00000]
specpipeline_ln86         (specpipeline     ) [ 00000]
specloopname_ln85         (specloopname     ) [ 00000]
layer2_weights_load       (load             ) [ 00000]
layer2_weight_tile_2_addr (getelementptr    ) [ 00000]
store_ln87                (store            ) [ 00000]
br_ln87                   (br               ) [ 00000]
layer2_weight_tile_1_addr (getelementptr    ) [ 00000]
store_ln87                (store            ) [ 00000]
br_ln87                   (br               ) [ 00000]
layer2_weight_tile_addr   (getelementptr    ) [ 00000]
store_ln87                (store            ) [ 00000]
br_ln87                   (br               ) [ 00000]
layer2_weight_tile_3_addr (getelementptr    ) [ 00000]
store_ln87                (store            ) [ 00000]
br_ln87                   (br               ) [ 00000]
ret_ln0                   (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_weight_tile">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln82">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_weight_tile_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_weight_tile_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer2_weight_tile_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer2_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_84_7_VITIS_LOOP_85_8_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten14_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten14/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zext_ln82_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="0" index="1" bw="3" slack="0"/>
<pin id="71" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln82_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="layer2_weights_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="5" slack="0"/>
<pin id="78" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weights_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weights_load/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="layer2_weight_tile_2_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="2" slack="0"/>
<pin id="91" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_2_addr/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln87_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="10" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="layer2_weight_tile_1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="2" slack="0"/>
<pin id="105" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_1_addr/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln87_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="layer2_weight_tile_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="2" slack="0"/>
<pin id="119" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_addr/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln87_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="layer2_weight_tile_3_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="2" slack="0"/>
<pin id="133" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_3_addr/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln87_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln82_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_cast/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten14_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="1"/>
<pin id="164" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten14_load/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln84_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="3" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln84_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="j_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="1"/>
<pin id="182" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln84_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln85_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln84_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="2" slack="0"/>
<pin id="198" dir="0" index="2" bw="2" slack="0"/>
<pin id="199" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln85_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="1"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln85_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="1"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln84_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="64" slack="1"/>
<pin id="217" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="2" slack="1"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln85_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln85_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_1/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln85_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="2"/>
<pin id="237" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln87_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln87_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln85_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln85_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="2"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln84_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="2"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/4 "/>
</bind>
</comp>

<comp id="268" class="1005" name="j_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="282" class="1005" name="indvar_flatten14_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten14 "/>
</bind>
</comp>

<comp id="289" class="1005" name="zext_ln82_cast_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="2"/>
<pin id="291" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln82_cast "/>
</bind>
</comp>

<comp id="294" class="1005" name="icmp_ln84_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="298" class="1005" name="j_load_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_load "/>
</bind>
</comp>

<comp id="303" class="1005" name="icmp_ln85_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="308" class="1005" name="select_ln84_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="1"/>
<pin id="310" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln84_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="trunc_ln85_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="1"/>
<pin id="316" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln85_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="layer2_weights_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="1"/>
<pin id="320" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weights_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="81" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="81" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="81" pin="3"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="81" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="68" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="162" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="177" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="183" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="180" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="171" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="195" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="213" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="213" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="226" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="219" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="254"><net_src comp="213" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="271"><net_src comp="56" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="278"><net_src comp="60" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="285"><net_src comp="64" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="292"><net_src comp="143" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="297"><net_src comp="165" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="177" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="306"><net_src comp="189" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="311"><net_src comp="195" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="317"><net_src comp="230" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="74" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="81" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_weight_tile | {4 }
	Port: layer2_weight_tile_1 | {4 }
	Port: layer2_weight_tile_2 | {4 }
	Port: layer2_weight_tile_3 | {4 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8 : zext_ln82 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8 : layer2_weights | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln84 : 1
		add_ln84_1 : 1
		br_ln84 : 2
		add_ln84 : 1
		icmp_ln85 : 1
		select_ln84_1 : 2
		store_ln85 : 2
		store_ln85 : 3
	State 3
		trunc_ln85 : 1
		trunc_ln85_1 : 1
		add_ln85 : 2
		add_ln87 : 3
		zext_ln87 : 4
		layer2_weights_addr : 5
		layer2_weights_load : 6
		switch_ln87 : 2
		add_ln85_1 : 1
		store_ln85 : 2
	State 4
		layer2_weight_tile_2_addr : 1
		store_ln87 : 2
		layer2_weight_tile_1_addr : 1
		store_ln87 : 2
		layer2_weight_tile_addr : 1
		store_ln87 : 2
		layer2_weight_tile_3_addr : 1
		store_ln87 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln84_1_fu_171     |    0    |    13   |
|          |      add_ln84_fu_183      |    0    |    10   |
|    add   |      add_ln85_fu_234      |    0    |    7    |
|          |      add_ln87_fu_239      |    0    |    7    |
|          |     add_ln85_1_fu_250     |    0    |    71   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln84_fu_165     |    0    |    13   |
|          |      icmp_ln85_fu_189     |    0    |    71   |
|----------|---------------------------|---------|---------|
|  select  |    select_ln84_1_fu_195   |    0    |    2    |
|          |     select_ln84_fu_213    |    0    |    64   |
|----------|---------------------------|---------|---------|
|   read   | zext_ln82_read_read_fu_68 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   zext_ln82_cast_fu_143   |    0    |    0    |
|   zext   |      zext_ln87_fu_245     |    0    |    0    |
|          |      zext_ln84_fu_261     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_219       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln85_fu_226     |    0    |    0    |
|          |    trunc_ln85_1_fu_230    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   258   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         i_reg_275         |    2   |
|     icmp_ln84_reg_294     |    1   |
|     icmp_ln85_reg_303     |    1   |
|  indvar_flatten14_reg_282 |    4   |
|       j_load_reg_298      |   64   |
|         j_reg_268         |   64   |
|layer2_weights_addr_reg_318|    5   |
|   select_ln84_1_reg_308   |    2   |
|    trunc_ln85_1_reg_314   |    2   |
|   zext_ln82_cast_reg_289  |    5   |
+---------------------------+--------+
|           Total           |   150  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   258  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   150  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   150  |   267  |
+-----------+--------+--------+--------+
