
ELEC3300_project_jubeat_imitate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022cc  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000079c  080024b0  080024b0  000124b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c4c  08002c4c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002c4c  08002c4c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002c4c  08002c4c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c4c  08002c4c  00012c4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c50  08002c50  00012c50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002c54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  08002c60  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  08002c60  000200c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000821d  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c03  00000000  00000000  00028252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000980  00000000  00000000  00029e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008a8  00000000  00000000  0002a7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ec7  00000000  00000000  0002b080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a333  00000000  00000000  00044f47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093979  00000000  00000000  0004f27a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e2bf3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024c0  00000000  00000000  000e2c44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	08002498 	.word	0x08002498

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	08002498 	.word	0x08002498

08000224 <an_apple_LCD>:

#include "blank_space.h"
#include "dy_sv17f.h"
#include "lcd.h"

void an_apple_LCD(void) {
 8000224:	b580      	push	{r7, lr}
 8000226:	b082      	sub	sp, #8
 8000228:	af02      	add	r7, sp, #8
			LCD_Clear(0, 0, 240, 320, WHITE);
 800022a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800022e:	9300      	str	r3, [sp, #0]
 8000230:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000234:	22f0      	movs	r2, #240	; 0xf0
 8000236:	2100      	movs	r1, #0
 8000238:	2000      	movs	r0, #0
 800023a:	f000 fa80 	bl	800073e <LCD_Clear>
		  LCD_DrawString(60,50,"An Apple");
 800023e:	4a10      	ldr	r2, [pc, #64]	; (8000280 <an_apple_LCD+0x5c>)
 8000240:	2132      	movs	r1, #50	; 0x32
 8000242:	203c      	movs	r0, #60	; 0x3c
 8000244:	f000 fae4 	bl	8000810 <LCD_DrawString>
		  LCD_DrawString(100,80,"-- Mayday ");
 8000248:	4a0e      	ldr	r2, [pc, #56]	; (8000284 <an_apple_LCD+0x60>)
 800024a:	2150      	movs	r1, #80	; 0x50
 800024c:	2064      	movs	r0, #100	; 0x64
 800024e:	f000 fadf 	bl	8000810 <LCD_DrawString>
		  LCD_DrawString(20,110,"Difficulty: Normal");
 8000252:	4a0d      	ldr	r2, [pc, #52]	; (8000288 <an_apple_LCD+0x64>)
 8000254:	216e      	movs	r1, #110	; 0x6e
 8000256:	2014      	movs	r0, #20
 8000258:	f000 fada 	bl	8000810 <LCD_DrawString>
		  LCD_DrawString(20,130,"Score: 0000");
 800025c:	4a0b      	ldr	r2, [pc, #44]	; (800028c <an_apple_LCD+0x68>)
 800025e:	2182      	movs	r1, #130	; 0x82
 8000260:	2014      	movs	r0, #20
 8000262:	f000 fad5 	bl	8000810 <LCD_DrawString>
		  LCD_DrawString(100,170,"Playing");
 8000266:	4a0a      	ldr	r2, [pc, #40]	; (8000290 <an_apple_LCD+0x6c>)
 8000268:	21aa      	movs	r1, #170	; 0xaa
 800026a:	2064      	movs	r0, #100	; 0x64
 800026c:	f000 fad0 	bl	8000810 <LCD_DrawString>
		  LCD_DrawString(200,200," ");
 8000270:	4a08      	ldr	r2, [pc, #32]	; (8000294 <an_apple_LCD+0x70>)
 8000272:	21c8      	movs	r1, #200	; 0xc8
 8000274:	20c8      	movs	r0, #200	; 0xc8
 8000276:	f000 facb 	bl	8000810 <LCD_DrawString>
}
 800027a:	bf00      	nop
 800027c:	46bd      	mov	sp, r7
 800027e:	bd80      	pop	{r7, pc}
 8000280:	080024b0 	.word	0x080024b0
 8000284:	080024bc 	.word	0x080024bc
 8000288:	080024c8 	.word	0x080024c8
 800028c:	080024dc 	.word	0x080024dc
 8000290:	080024e8 	.word	0x080024e8
 8000294:	080024f0 	.word	0x080024f0

08000298 <blank_space_LCD>:

#include "blank_space.h"
#include "dy_sv17f.h"
#include "lcd.h"

void blank_space_LCD(void) {
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af02      	add	r7, sp, #8
			LCD_Clear(0, 0, 240, 320, WHITE);
 800029e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80002a2:	9300      	str	r3, [sp, #0]
 80002a4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80002a8:	22f0      	movs	r2, #240	; 0xf0
 80002aa:	2100      	movs	r1, #0
 80002ac:	2000      	movs	r0, #0
 80002ae:	f000 fa46 	bl	800073e <LCD_Clear>
		  LCD_DrawString(60,50,"Blank Space");
 80002b2:	4a10      	ldr	r2, [pc, #64]	; (80002f4 <blank_space_LCD+0x5c>)
 80002b4:	2132      	movs	r1, #50	; 0x32
 80002b6:	203c      	movs	r0, #60	; 0x3c
 80002b8:	f000 faaa 	bl	8000810 <LCD_DrawString>
		  LCD_DrawString(100,80,"--Taylor Swift ");
 80002bc:	4a0e      	ldr	r2, [pc, #56]	; (80002f8 <blank_space_LCD+0x60>)
 80002be:	2150      	movs	r1, #80	; 0x50
 80002c0:	2064      	movs	r0, #100	; 0x64
 80002c2:	f000 faa5 	bl	8000810 <LCD_DrawString>
		  LCD_DrawString(20,110,"Difficulty: Easy");
 80002c6:	4a0d      	ldr	r2, [pc, #52]	; (80002fc <blank_space_LCD+0x64>)
 80002c8:	216e      	movs	r1, #110	; 0x6e
 80002ca:	2014      	movs	r0, #20
 80002cc:	f000 faa0 	bl	8000810 <LCD_DrawString>
		  LCD_DrawString(20,130,"Score: 0000");
 80002d0:	4a0b      	ldr	r2, [pc, #44]	; (8000300 <blank_space_LCD+0x68>)
 80002d2:	2182      	movs	r1, #130	; 0x82
 80002d4:	2014      	movs	r0, #20
 80002d6:	f000 fa9b 	bl	8000810 <LCD_DrawString>
		  LCD_DrawString(100,170,"Playing");
 80002da:	4a0a      	ldr	r2, [pc, #40]	; (8000304 <blank_space_LCD+0x6c>)
 80002dc:	21aa      	movs	r1, #170	; 0xaa
 80002de:	2064      	movs	r0, #100	; 0x64
 80002e0:	f000 fa96 	bl	8000810 <LCD_DrawString>
		  LCD_DrawString(200,200," ");
 80002e4:	4a08      	ldr	r2, [pc, #32]	; (8000308 <blank_space_LCD+0x70>)
 80002e6:	21c8      	movs	r1, #200	; 0xc8
 80002e8:	20c8      	movs	r0, #200	; 0xc8
 80002ea:	f000 fa91 	bl	8000810 <LCD_DrawString>


}
 80002ee:	bf00      	nop
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bd80      	pop	{r7, pc}
 80002f4:	080024f4 	.word	0x080024f4
 80002f8:	08002500 	.word	0x08002500
 80002fc:	08002510 	.word	0x08002510
 8000300:	08002524 	.word	0x08002524
 8000304:	08002530 	.word	0x08002530
 8000308:	08002538 	.word	0x08002538

0800030c <DY_Init>:
    cmd[length - 1] = checksum;

    HAL_UART_Transmit(DYuart, cmd, length, HAL_MAX_DELAY);
}

void DY_Init(UART_HandleTypeDef *huart) {
 800030c:	b480      	push	{r7}
 800030e:	b083      	sub	sp, #12
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
    DYuart = huart;
 8000314:	4a03      	ldr	r2, [pc, #12]	; (8000324 <DY_Init+0x18>)
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	6013      	str	r3, [r2, #0]
}
 800031a:	bf00      	nop
 800031c:	370c      	adds	r7, #12
 800031e:	46bd      	mov	sp, r7
 8000320:	bc80      	pop	{r7}
 8000322:	4770      	bx	lr
 8000324:	20000028 	.word	0x20000028

08000328 <Delay>:
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );



void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
 8000330:	e002      	b.n	8000338 <Delay+0x10>
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	3b01      	subs	r3, #1
 8000336:	607b      	str	r3, [r7, #4]
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	2b00      	cmp	r3, #0
 800033c:	d1f9      	bne.n	8000332 <Delay+0xa>
 800033e:	bf00      	nop
 8000340:	bf00      	nop
 8000342:	370c      	adds	r7, #12
 8000344:	46bd      	mov	sp, r7
 8000346:	bc80      	pop	{r7}
 8000348:	4770      	bx	lr

0800034a <LCD_INIT>:

void LCD_INIT ( void )
{
 800034a:	b580      	push	{r7, lr}
 800034c:	b082      	sub	sp, #8
 800034e:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 8000350:	2001      	movs	r0, #1
 8000352:	f000 f829 	bl	80003a8 <LCD_BackLed_Control>
	LCD_Rst();
 8000356:	f000 f80f 	bl	8000378 <LCD_Rst>
	LCD_REG_Config();
 800035a:	f000 f85f 	bl	800041c <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 800035e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000362:	9300      	str	r3, [sp, #0]
 8000364:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000368:	22f0      	movs	r2, #240	; 0xf0
 800036a:	2100      	movs	r1, #0
 800036c:	2000      	movs	r0, #0
 800036e:	f000 f9e6 	bl	800073e <LCD_Clear>
}
 8000372:	bf00      	nop
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}

08000378 <LCD_Rst>:



void LCD_Rst ( void )
{			
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 800037c:	2200      	movs	r2, #0
 800037e:	2102      	movs	r1, #2
 8000380:	4807      	ldr	r0, [pc, #28]	; (80003a0 <LCD_Rst+0x28>)
 8000382:	f001 f950 	bl	8001626 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8000386:	4807      	ldr	r0, [pc, #28]	; (80003a4 <LCD_Rst+0x2c>)
 8000388:	f7ff ffce 	bl	8000328 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 800038c:	2201      	movs	r2, #1
 800038e:	2102      	movs	r1, #2
 8000390:	4803      	ldr	r0, [pc, #12]	; (80003a0 <LCD_Rst+0x28>)
 8000392:	f001 f948 	bl	8001626 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8000396:	4803      	ldr	r0, [pc, #12]	; (80003a4 <LCD_Rst+0x2c>)
 8000398:	f7ff ffc6 	bl	8000328 <Delay>
}
 800039c:	bf00      	nop
 800039e:	bd80      	pop	{r7, pc}
 80003a0:	40011800 	.word	0x40011800
 80003a4:	0002bffc 	.word	0x0002bffc

080003a8 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	4603      	mov	r3, r0
 80003b0:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 80003b2:	79fb      	ldrb	r3, [r7, #7]
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d006      	beq.n	80003c6 <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 80003b8:	2200      	movs	r2, #0
 80003ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003be:	4807      	ldr	r0, [pc, #28]	; (80003dc <LCD_BackLed_Control+0x34>)
 80003c0:	f001 f931 	bl	8001626 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 80003c4:	e005      	b.n	80003d2 <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 80003c6:	2201      	movs	r2, #1
 80003c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003cc:	4803      	ldr	r0, [pc, #12]	; (80003dc <LCD_BackLed_Control+0x34>)
 80003ce:	f001 f92a 	bl	8001626 <HAL_GPIO_WritePin>
}
 80003d2:	bf00      	nop
 80003d4:	3708      	adds	r7, #8
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	40011400 	.word	0x40011400

080003e0 <LCD_Write_Cmd>:




void LCD_Write_Cmd ( uint16_t usCmd )
{
 80003e0:	b480      	push	{r7}
 80003e2:	b083      	sub	sp, #12
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	4603      	mov	r3, r0
 80003e8:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 80003ea:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80003ee:	88fb      	ldrh	r3, [r7, #6]
 80003f0:	8013      	strh	r3, [r2, #0]
}
 80003f2:	bf00      	nop
 80003f4:	370c      	adds	r7, #12
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bc80      	pop	{r7}
 80003fa:	4770      	bx	lr

080003fc <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 80003fc:	b480      	push	{r7}
 80003fe:	b083      	sub	sp, #12
 8000400:	af00      	add	r7, sp, #0
 8000402:	4603      	mov	r3, r0
 8000404:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8000406:	4a04      	ldr	r2, [pc, #16]	; (8000418 <LCD_Write_Data+0x1c>)
 8000408:	88fb      	ldrh	r3, [r7, #6]
 800040a:	8013      	strh	r3, [r2, #0]
}
 800040c:	bf00      	nop
 800040e:	370c      	adds	r7, #12
 8000410:	46bd      	mov	sp, r7
 8000412:	bc80      	pop	{r7}
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	60020000 	.word	0x60020000

0800041c <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8000420:	20cf      	movs	r0, #207	; 0xcf
 8000422:	f7ff ffdd 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 8000426:	2000      	movs	r0, #0
 8000428:	f7ff ffe8 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 800042c:	2081      	movs	r0, #129	; 0x81
 800042e:	f7ff ffe5 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8000432:	2030      	movs	r0, #48	; 0x30
 8000434:	f7ff ffe2 	bl	80003fc <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8000438:	20ed      	movs	r0, #237	; 0xed
 800043a:	f7ff ffd1 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 800043e:	2064      	movs	r0, #100	; 0x64
 8000440:	f7ff ffdc 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8000444:	2003      	movs	r0, #3
 8000446:	f7ff ffd9 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 800044a:	2012      	movs	r0, #18
 800044c:	f7ff ffd6 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8000450:	2081      	movs	r0, #129	; 0x81
 8000452:	f7ff ffd3 	bl	80003fc <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8000456:	20e8      	movs	r0, #232	; 0xe8
 8000458:	f7ff ffc2 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 800045c:	2085      	movs	r0, #133	; 0x85
 800045e:	f7ff ffcd 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8000462:	2010      	movs	r0, #16
 8000464:	f7ff ffca 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8000468:	2078      	movs	r0, #120	; 0x78
 800046a:	f7ff ffc7 	bl	80003fc <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 800046e:	20cb      	movs	r0, #203	; 0xcb
 8000470:	f7ff ffb6 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8000474:	2039      	movs	r0, #57	; 0x39
 8000476:	f7ff ffc1 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 800047a:	202c      	movs	r0, #44	; 0x2c
 800047c:	f7ff ffbe 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000480:	2000      	movs	r0, #0
 8000482:	f7ff ffbb 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 8000486:	2034      	movs	r0, #52	; 0x34
 8000488:	f7ff ffb8 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 800048c:	2002      	movs	r0, #2
 800048e:	f7ff ffb5 	bl	80003fc <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8000492:	20f7      	movs	r0, #247	; 0xf7
 8000494:	f7ff ffa4 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 8000498:	2020      	movs	r0, #32
 800049a:	f7ff ffaf 	bl	80003fc <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 800049e:	20ea      	movs	r0, #234	; 0xea
 80004a0:	f7ff ff9e 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80004a4:	2000      	movs	r0, #0
 80004a6:	f7ff ffa9 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80004aa:	2000      	movs	r0, #0
 80004ac:	f7ff ffa6 	bl	80003fc <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 80004b0:	20b1      	movs	r0, #177	; 0xb1
 80004b2:	f7ff ff95 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80004b6:	2000      	movs	r0, #0
 80004b8:	f7ff ffa0 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 80004bc:	201b      	movs	r0, #27
 80004be:	f7ff ff9d 	bl	80003fc <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 80004c2:	20b6      	movs	r0, #182	; 0xb6
 80004c4:	f7ff ff8c 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 80004c8:	200a      	movs	r0, #10
 80004ca:	f7ff ff97 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 80004ce:	20a2      	movs	r0, #162	; 0xa2
 80004d0:	f7ff ff94 	bl	80003fc <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 80004d4:	20c0      	movs	r0, #192	; 0xc0
 80004d6:	f7ff ff83 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 80004da:	2035      	movs	r0, #53	; 0x35
 80004dc:	f7ff ff8e 	bl	80003fc <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 80004e0:	20c1      	movs	r0, #193	; 0xc1
 80004e2:	f7ff ff7d 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 80004e6:	2011      	movs	r0, #17
 80004e8:	f7ff ff88 	bl	80003fc <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 80004ec:	20c5      	movs	r0, #197	; 0xc5
 80004ee:	f7ff ff77 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 80004f2:	2045      	movs	r0, #69	; 0x45
 80004f4:	f7ff ff82 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 80004f8:	2045      	movs	r0, #69	; 0x45
 80004fa:	f7ff ff7f 	bl	80003fc <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 80004fe:	20c7      	movs	r0, #199	; 0xc7
 8000500:	f7ff ff6e 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8000504:	20a2      	movs	r0, #162	; 0xa2
 8000506:	f7ff ff79 	bl	80003fc <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 800050a:	20f2      	movs	r0, #242	; 0xf2
 800050c:	f7ff ff68 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000510:	2000      	movs	r0, #0
 8000512:	f7ff ff73 	bl	80003fc <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8000516:	2026      	movs	r0, #38	; 0x26
 8000518:	f7ff ff62 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 800051c:	2001      	movs	r0, #1
 800051e:	f7ff ff6d 	bl	80003fc <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8000522:	20e0      	movs	r0, #224	; 0xe0
 8000524:	f7ff ff5c 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 8000528:	200f      	movs	r0, #15
 800052a:	f7ff ff67 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 800052e:	2026      	movs	r0, #38	; 0x26
 8000530:	f7ff ff64 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8000534:	2024      	movs	r0, #36	; 0x24
 8000536:	f7ff ff61 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 800053a:	200b      	movs	r0, #11
 800053c:	f7ff ff5e 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8000540:	200e      	movs	r0, #14
 8000542:	f7ff ff5b 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8000546:	2009      	movs	r0, #9
 8000548:	f7ff ff58 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 800054c:	2054      	movs	r0, #84	; 0x54
 800054e:	f7ff ff55 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 8000552:	20a8      	movs	r0, #168	; 0xa8
 8000554:	f7ff ff52 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 8000558:	2046      	movs	r0, #70	; 0x46
 800055a:	f7ff ff4f 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 800055e:	200c      	movs	r0, #12
 8000560:	f7ff ff4c 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8000564:	2017      	movs	r0, #23
 8000566:	f7ff ff49 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800056a:	2009      	movs	r0, #9
 800056c:	f7ff ff46 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8000570:	200f      	movs	r0, #15
 8000572:	f7ff ff43 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8000576:	2007      	movs	r0, #7
 8000578:	f7ff ff40 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800057c:	2000      	movs	r0, #0
 800057e:	f7ff ff3d 	bl	80003fc <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8000582:	20e1      	movs	r0, #225	; 0xe1
 8000584:	f7ff ff2c 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000588:	2000      	movs	r0, #0
 800058a:	f7ff ff37 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 800058e:	2019      	movs	r0, #25
 8000590:	f7ff ff34 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8000594:	201b      	movs	r0, #27
 8000596:	f7ff ff31 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 800059a:	2004      	movs	r0, #4
 800059c:	f7ff ff2e 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 80005a0:	2010      	movs	r0, #16
 80005a2:	f7ff ff2b 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 80005a6:	2007      	movs	r0, #7
 80005a8:	f7ff ff28 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 80005ac:	202a      	movs	r0, #42	; 0x2a
 80005ae:	f7ff ff25 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 80005b2:	2047      	movs	r0, #71	; 0x47
 80005b4:	f7ff ff22 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 80005b8:	2039      	movs	r0, #57	; 0x39
 80005ba:	f7ff ff1f 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 80005be:	2003      	movs	r0, #3
 80005c0:	f7ff ff1c 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80005c4:	2006      	movs	r0, #6
 80005c6:	f7ff ff19 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80005ca:	2006      	movs	r0, #6
 80005cc:	f7ff ff16 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 80005d0:	2030      	movs	r0, #48	; 0x30
 80005d2:	f7ff ff13 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 80005d6:	2038      	movs	r0, #56	; 0x38
 80005d8:	f7ff ff10 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 80005dc:	200f      	movs	r0, #15
 80005de:	f7ff ff0d 	bl	80003fc <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 80005e2:	2036      	movs	r0, #54	; 0x36
 80005e4:	f7ff fefc 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );  // Version 1
 80005e8:	20c8      	movs	r0, #200	; 0xc8
 80005ea:	f7ff ff07 	bl	80003fc <LCD_Write_Data>
	/* display inversion */
//	LCD_Write_Cmd ( 0x21 );   // Version 2
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 80005ee:	202a      	movs	r0, #42	; 0x2a
 80005f0:	f7ff fef6 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80005f4:	2000      	movs	r0, #0
 80005f6:	f7ff ff01 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80005fa:	2000      	movs	r0, #0
 80005fc:	f7ff fefe 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000600:	2000      	movs	r0, #0
 8000602:	f7ff fefb 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 8000606:	20ef      	movs	r0, #239	; 0xef
 8000608:	f7ff fef8 	bl	80003fc <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 800060c:	202b      	movs	r0, #43	; 0x2b
 800060e:	f7ff fee7 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000612:	2000      	movs	r0, #0
 8000614:	f7ff fef2 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000618:	2000      	movs	r0, #0
 800061a:	f7ff feef 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 800061e:	2001      	movs	r0, #1
 8000620:	f7ff feec 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8000624:	203f      	movs	r0, #63	; 0x3f
 8000626:	f7ff fee9 	bl	80003fc <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 800062a:	203a      	movs	r0, #58	; 0x3a
 800062c:	f7ff fed8 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8000630:	2055      	movs	r0, #85	; 0x55
 8000632:	f7ff fee3 	bl	80003fc <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 8000636:	2011      	movs	r0, #17
 8000638:	f7ff fed2 	bl	80003e0 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 800063c:	4803      	ldr	r0, [pc, #12]	; (800064c <LCD_REG_Config+0x230>)
 800063e:	f7ff fe73 	bl	8000328 <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8000642:	2029      	movs	r0, #41	; 0x29
 8000644:	f7ff fecc 	bl	80003e0 <LCD_Write_Cmd>
	
	
}
 8000648:	bf00      	nop
 800064a:	bd80      	pop	{r7, pc}
 800064c:	0002bffc 	.word	0x0002bffc

08000650 <LCD_OpenWindow>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8000650:	b590      	push	{r4, r7, lr}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
 8000656:	4604      	mov	r4, r0
 8000658:	4608      	mov	r0, r1
 800065a:	4611      	mov	r1, r2
 800065c:	461a      	mov	r2, r3
 800065e:	4623      	mov	r3, r4
 8000660:	80fb      	strh	r3, [r7, #6]
 8000662:	4603      	mov	r3, r0
 8000664:	80bb      	strh	r3, [r7, #4]
 8000666:	460b      	mov	r3, r1
 8000668:	807b      	strh	r3, [r7, #2]
 800066a:	4613      	mov	r3, r2
 800066c:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 800066e:	202a      	movs	r0, #42	; 0x2a
 8000670:	f7ff feb6 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8000674:	88fb      	ldrh	r3, [r7, #6]
 8000676:	0a1b      	lsrs	r3, r3, #8
 8000678:	b29b      	uxth	r3, r3
 800067a:	4618      	mov	r0, r3
 800067c:	f7ff febe 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8000680:	88fb      	ldrh	r3, [r7, #6]
 8000682:	b2db      	uxtb	r3, r3
 8000684:	b29b      	uxth	r3, r3
 8000686:	4618      	mov	r0, r3
 8000688:	f7ff feb8 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 800068c:	88fa      	ldrh	r2, [r7, #6]
 800068e:	887b      	ldrh	r3, [r7, #2]
 8000690:	4413      	add	r3, r2
 8000692:	3b01      	subs	r3, #1
 8000694:	121b      	asrs	r3, r3, #8
 8000696:	b29b      	uxth	r3, r3
 8000698:	4618      	mov	r0, r3
 800069a:	f7ff feaf 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 800069e:	88fa      	ldrh	r2, [r7, #6]
 80006a0:	887b      	ldrh	r3, [r7, #2]
 80006a2:	4413      	add	r3, r2
 80006a4:	b29b      	uxth	r3, r3
 80006a6:	3b01      	subs	r3, #1
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	4618      	mov	r0, r3
 80006b0:	f7ff fea4 	bl	80003fc <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 80006b4:	202b      	movs	r0, #43	; 0x2b
 80006b6:	f7ff fe93 	bl	80003e0 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 80006ba:	88bb      	ldrh	r3, [r7, #4]
 80006bc:	0a1b      	lsrs	r3, r3, #8
 80006be:	b29b      	uxth	r3, r3
 80006c0:	4618      	mov	r0, r3
 80006c2:	f7ff fe9b 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 80006c6:	88bb      	ldrh	r3, [r7, #4]
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	b29b      	uxth	r3, r3
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff fe95 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 80006d2:	88ba      	ldrh	r2, [r7, #4]
 80006d4:	883b      	ldrh	r3, [r7, #0]
 80006d6:	4413      	add	r3, r2
 80006d8:	3b01      	subs	r3, #1
 80006da:	121b      	asrs	r3, r3, #8
 80006dc:	b29b      	uxth	r3, r3
 80006de:	4618      	mov	r0, r3
 80006e0:	f7ff fe8c 	bl	80003fc <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 80006e4:	88ba      	ldrh	r2, [r7, #4]
 80006e6:	883b      	ldrh	r3, [r7, #0]
 80006e8:	4413      	add	r3, r2
 80006ea:	b29b      	uxth	r3, r3
 80006ec:	3b01      	subs	r3, #1
 80006ee:	b29b      	uxth	r3, r3
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	b29b      	uxth	r3, r3
 80006f4:	4618      	mov	r0, r3
 80006f6:	f7ff fe81 	bl	80003fc <LCD_Write_Data>
	
}
 80006fa:	bf00      	nop
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd90      	pop	{r4, r7, pc}

08000702 <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 8000702:	b580      	push	{r7, lr}
 8000704:	b084      	sub	sp, #16
 8000706:	af00      	add	r7, sp, #0
 8000708:	6078      	str	r0, [r7, #4]
 800070a:	460b      	mov	r3, r1
 800070c:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 800070e:	2300      	movs	r3, #0
 8000710:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8000712:	202c      	movs	r0, #44	; 0x2c
 8000714:	f7ff fe64 	bl	80003e0 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 8000718:	2300      	movs	r3, #0
 800071a:	60fb      	str	r3, [r7, #12]
 800071c:	e006      	b.n	800072c <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 800071e:	887b      	ldrh	r3, [r7, #2]
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff fe6b 	bl	80003fc <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	3301      	adds	r3, #1
 800072a:	60fb      	str	r3, [r7, #12]
 800072c:	68fa      	ldr	r2, [r7, #12]
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	429a      	cmp	r2, r3
 8000732:	d3f4      	bcc.n	800071e <LCD_FillColor+0x1c>
		
}
 8000734:	bf00      	nop
 8000736:	bf00      	nop
 8000738:	3710      	adds	r7, #16
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <LCD_Clear>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 800073e:	b590      	push	{r4, r7, lr}
 8000740:	b083      	sub	sp, #12
 8000742:	af00      	add	r7, sp, #0
 8000744:	4604      	mov	r4, r0
 8000746:	4608      	mov	r0, r1
 8000748:	4611      	mov	r1, r2
 800074a:	461a      	mov	r2, r3
 800074c:	4623      	mov	r3, r4
 800074e:	80fb      	strh	r3, [r7, #6]
 8000750:	4603      	mov	r3, r0
 8000752:	80bb      	strh	r3, [r7, #4]
 8000754:	460b      	mov	r3, r1
 8000756:	807b      	strh	r3, [r7, #2]
 8000758:	4613      	mov	r3, r2
 800075a:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 800075c:	883b      	ldrh	r3, [r7, #0]
 800075e:	887a      	ldrh	r2, [r7, #2]
 8000760:	88b9      	ldrh	r1, [r7, #4]
 8000762:	88f8      	ldrh	r0, [r7, #6]
 8000764:	f7ff ff74 	bl	8000650 <LCD_OpenWindow>
	LCD_FillColor ( usWidth * usHeight, usColor );		
 8000768:	887b      	ldrh	r3, [r7, #2]
 800076a:	883a      	ldrh	r2, [r7, #0]
 800076c:	fb02 f303 	mul.w	r3, r2, r3
 8000770:	461a      	mov	r2, r3
 8000772:	8b3b      	ldrh	r3, [r7, #24]
 8000774:	4619      	mov	r1, r3
 8000776:	4610      	mov	r0, r2
 8000778:	f7ff ffc3 	bl	8000702 <LCD_FillColor>
	
}
 800077c:	bf00      	nop
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	bd90      	pop	{r4, r7, pc}

08000784 <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	80fb      	strh	r3, [r7, #6]
 800078e:	460b      	mov	r3, r1
 8000790:	80bb      	strh	r3, [r7, #4]
 8000792:	4613      	mov	r3, r2
 8000794:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 8000796:	78fb      	ldrb	r3, [r7, #3]
 8000798:	3b20      	subs	r3, #32
 800079a:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 800079c:	88b9      	ldrh	r1, [r7, #4]
 800079e:	88f8      	ldrh	r0, [r7, #6]
 80007a0:	2310      	movs	r3, #16
 80007a2:	2208      	movs	r2, #8
 80007a4:	f7ff ff54 	bl	8000650 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80007a8:	202c      	movs	r0, #44	; 0x2c
 80007aa:	f7ff fe19 	bl	80003e0 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80007ae:	2300      	movs	r3, #0
 80007b0:	73bb      	strb	r3, [r7, #14]
 80007b2:	e023      	b.n	80007fc <LCD_DrawChar+0x78>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80007b4:	7b3a      	ldrb	r2, [r7, #12]
 80007b6:	7bbb      	ldrb	r3, [r7, #14]
 80007b8:	4914      	ldr	r1, [pc, #80]	; (800080c <LCD_DrawChar+0x88>)
 80007ba:	0112      	lsls	r2, r2, #4
 80007bc:	440a      	add	r2, r1
 80007be:	4413      	add	r3, r2
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80007c4:	2300      	movs	r3, #0
 80007c6:	737b      	strb	r3, [r7, #13]
 80007c8:	e012      	b.n	80007f0 <LCD_DrawChar+0x6c>
		{
			if ( ucTemp & 0x01 )
 80007ca:	7bfb      	ldrb	r3, [r7, #15]
 80007cc:	f003 0301 	and.w	r3, r3, #1
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d003      	beq.n	80007dc <LCD_DrawChar+0x58>
				LCD_Write_Data ( 0x0000 );
 80007d4:	2000      	movs	r0, #0
 80007d6:	f7ff fe11 	bl	80003fc <LCD_Write_Data>
 80007da:	e003      	b.n	80007e4 <LCD_DrawChar+0x60>
			
			else
				LCD_Write_Data (  0xFFFF );								
 80007dc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80007e0:	f7ff fe0c 	bl	80003fc <LCD_Write_Data>
			
			ucTemp >>= 1;		
 80007e4:	7bfb      	ldrb	r3, [r7, #15]
 80007e6:	085b      	lsrs	r3, r3, #1
 80007e8:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80007ea:	7b7b      	ldrb	r3, [r7, #13]
 80007ec:	3301      	adds	r3, #1
 80007ee:	737b      	strb	r3, [r7, #13]
 80007f0:	7b7b      	ldrb	r3, [r7, #13]
 80007f2:	2b07      	cmp	r3, #7
 80007f4:	d9e9      	bls.n	80007ca <LCD_DrawChar+0x46>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80007f6:	7bbb      	ldrb	r3, [r7, #14]
 80007f8:	3301      	adds	r3, #1
 80007fa:	73bb      	strb	r3, [r7, #14]
 80007fc:	7bbb      	ldrb	r3, [r7, #14]
 80007fe:	2b0f      	cmp	r3, #15
 8000800:	d9d8      	bls.n	80007b4 <LCD_DrawChar+0x30>
			
		}
		
	}
	
}
 8000802:	bf00      	nop
 8000804:	bf00      	nop
 8000806:	3710      	adds	r7, #16
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	08002644 	.word	0x08002644

08000810 <LCD_DrawString>:




void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	603a      	str	r2, [r7, #0]
 800081a:	80fb      	strh	r3, [r7, #6]
 800081c:	460b      	mov	r3, r1
 800081e:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8000820:	e01c      	b.n	800085c <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8000822:	88fb      	ldrh	r3, [r7, #6]
 8000824:	2be8      	cmp	r3, #232	; 0xe8
 8000826:	d904      	bls.n	8000832 <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8000828:	2300      	movs	r3, #0
 800082a:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 800082c:	88bb      	ldrh	r3, [r7, #4]
 800082e:	3310      	adds	r3, #16
 8000830:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8000832:	88bb      	ldrh	r3, [r7, #4]
 8000834:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8000838:	d903      	bls.n	8000842 <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 800083a:	2300      	movs	r3, #0
 800083c:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 800083e:	2300      	movs	r3, #0
 8000840:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	781a      	ldrb	r2, [r3, #0]
 8000846:	88b9      	ldrh	r1, [r7, #4]
 8000848:	88fb      	ldrh	r3, [r7, #6]
 800084a:	4618      	mov	r0, r3
 800084c:	f7ff ff9a 	bl	8000784 <LCD_DrawChar>
		
		pStr ++;
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	3301      	adds	r3, #1
 8000854:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 8000856:	88fb      	ldrh	r3, [r7, #6]
 8000858:	3308      	adds	r3, #8
 800085a:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d1de      	bne.n	8000822 <LCD_DrawString+0x12>
		
	}
	
}
 8000864:	bf00      	nop
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
	...

08000870 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000870:	b590      	push	{r4, r7, lr}
 8000872:	b08b      	sub	sp, #44	; 0x2c
 8000874:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000876:	f000 fbc1 	bl	8000ffc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800087a:	f000 f893 	bl	80009a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800087e:	f000 f901 	bl	8000a84 <MX_GPIO_Init>
  MX_FSMC_Init();
 8000882:	f000 f9a3 	bl	8000bcc <MX_FSMC_Init>
  MX_USART1_UART_Init();
 8000886:	f000 f8d3 	bl	8000a30 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  LCD_INIT();
 800088a:	f7ff fd5e 	bl	800034a <LCD_INIT>
  HAL_UART_Init(&huart1);
 800088e:	4840      	ldr	r0, [pc, #256]	; (8000990 <main+0x120>)
 8000890:	f001 fb49 	bl	8001f26 <HAL_UART_Init>
  DY_Init(&huart1);
 8000894:	483e      	ldr	r0, [pc, #248]	; (8000990 <main+0x120>)
 8000896:	f7ff fd39 	bl	800030c <DY_Init>
  int page = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	627b      	str	r3, [r7, #36]	; 0x24
  int menuTrue = 1;
 800089e:	2301      	movs	r3, #1
 80008a0:	623b      	str	r3, [r7, #32]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // initialize to the menu
	  if (menuTrue == 1) {
 80008a2:	6a3b      	ldr	r3, [r7, #32]
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d102      	bne.n	80008ae <main+0x3e>
		  printMenu(page);
 80008a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80008aa:	f000 f9f9 	bl	8000ca0 <printMenu>
	  }


	  // changing to another page by KEY1
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET) {
 80008ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008b2:	4838      	ldr	r0, [pc, #224]	; (8000994 <main+0x124>)
 80008b4:	f000 fea0 	bl	80015f8 <HAL_GPIO_ReadPin>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b01      	cmp	r3, #1
 80008bc:	d115      	bne.n	80008ea <main+0x7a>
		  page += 1; // select another songs
 80008be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008c0:	3301      	adds	r3, #1
 80008c2:	627b      	str	r3, [r7, #36]	; 0x24
		  if( page > 3) {
 80008c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008c6:	2b03      	cmp	r3, #3
 80008c8:	dd0f      	ble.n	80008ea <main+0x7a>
			  page = page % 4;
 80008ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008cc:	425a      	negs	r2, r3
 80008ce:	f003 0303 	and.w	r3, r3, #3
 80008d2:	f002 0203 	and.w	r2, r2, #3
 80008d6:	bf58      	it	pl
 80008d8:	4253      	negpl	r3, r2
 80008da:	627b      	str	r3, [r7, #36]	; 0x24
			  page = (page == 0) ? 1 : page;
 80008dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <main+0x76>
 80008e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008e4:	e000      	b.n	80008e8 <main+0x78>
 80008e6:	2301      	movs	r3, #1
 80008e8:	627b      	str	r3, [r7, #36]	; 0x24
	  }



	  // select the song by KEY1 in STM32
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) {
 80008ea:	2101      	movs	r1, #1
 80008ec:	482a      	ldr	r0, [pc, #168]	; (8000998 <main+0x128>)
 80008ee:	f000 fe83 	bl	80015f8 <HAL_GPIO_ReadPin>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d1d4      	bne.n	80008a2 <main+0x32>
		  menuTrue = 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	623b      	str	r3, [r7, #32]
		  uint8_t cmdPlay1[] = {0xAA, 0x08, 0x0B, 0x02, 0x2F, 0x30, 0x30, 0x30, 0x30, 0x31, 0x2A, 0x4D, 0x50, 0x33, 0xD9};
 80008fc:	4b27      	ldr	r3, [pc, #156]	; (800099c <main+0x12c>)
 80008fe:	f107 0410 	add.w	r4, r7, #16
 8000902:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000904:	c407      	stmia	r4!, {r0, r1, r2}
 8000906:	8023      	strh	r3, [r4, #0]
 8000908:	3402      	adds	r4, #2
 800090a:	0c1b      	lsrs	r3, r3, #16
 800090c:	7023      	strb	r3, [r4, #0]
		  uint8_t cmdPlay2[] = {0xAA, 0x08, 0x0B, 0x02, 0x2F, 0x30, 0x30, 0x30, 0x30, 0x32, 0x2A, 0x4D, 0x50, 0x33, 0xDA};
 800090e:	4b24      	ldr	r3, [pc, #144]	; (80009a0 <main+0x130>)
 8000910:	463c      	mov	r4, r7
 8000912:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000914:	c407      	stmia	r4!, {r0, r1, r2}
 8000916:	8023      	strh	r3, [r4, #0]
 8000918:	3402      	adds	r4, #2
 800091a:	0c1b      	lsrs	r3, r3, #16
 800091c:	7023      	strb	r3, [r4, #0]
		  HAL_Delay(50);
 800091e:	2032      	movs	r0, #50	; 0x32
 8000920:	f000 fbce 	bl	80010c0 <HAL_Delay>
		  switch (page) {
 8000924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000926:	2b02      	cmp	r3, #2
 8000928:	d023      	beq.n	8000972 <main+0x102>
 800092a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800092c:	2b02      	cmp	r3, #2
 800092e:	dcb8      	bgt.n	80008a2 <main+0x32>
 8000930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000932:	2b00      	cmp	r3, #0
 8000934:	d003      	beq.n	800093e <main+0xce>
 8000936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000938:	2b01      	cmp	r3, #1
 800093a:	d00d      	beq.n	8000958 <main+0xe8>
 800093c:	e026      	b.n	800098c <main+0x11c>
		  	  case (0) :
		  	  	  	HAL_UART_Transmit(&huart1, cmdPlay1, sizeof(cmdPlay1), 100);
 800093e:	f107 0110 	add.w	r1, r7, #16
 8000942:	2364      	movs	r3, #100	; 0x64
 8000944:	220f      	movs	r2, #15
 8000946:	4812      	ldr	r0, [pc, #72]	; (8000990 <main+0x120>)
 8000948:	f001 fb3a 	bl	8001fc0 <HAL_UART_Transmit>
		  	  	  	HAL_Delay(50);
 800094c:	2032      	movs	r0, #50	; 0x32
 800094e:	f000 fbb7 	bl	80010c0 <HAL_Delay>
		  	  	  	blank_space_LCD();
 8000952:	f7ff fca1 	bl	8000298 <blank_space_LCD>
		  	  	  	break;
 8000956:	e019      	b.n	800098c <main+0x11c>
		  	  case (1) :
		  	  	  	HAL_UART_Transmit(&huart1, cmdPlay1, sizeof(cmdPlay1), 100);
 8000958:	f107 0110 	add.w	r1, r7, #16
 800095c:	2364      	movs	r3, #100	; 0x64
 800095e:	220f      	movs	r2, #15
 8000960:	480b      	ldr	r0, [pc, #44]	; (8000990 <main+0x120>)
 8000962:	f001 fb2d 	bl	8001fc0 <HAL_UART_Transmit>
		  	  	  	HAL_Delay(50);
 8000966:	2032      	movs	r0, #50	; 0x32
 8000968:	f000 fbaa 	bl	80010c0 <HAL_Delay>
		  	  	  	blank_space_LCD();
 800096c:	f7ff fc94 	bl	8000298 <blank_space_LCD>
		  	  	  	break;
 8000970:	e00c      	b.n	800098c <main+0x11c>
		  	  case (2) :
					HAL_UART_Transmit(&huart1, cmdPlay2, sizeof(cmdPlay2), 1000);
 8000972:	4639      	mov	r1, r7
 8000974:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000978:	220f      	movs	r2, #15
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <main+0x120>)
 800097c:	f001 fb20 	bl	8001fc0 <HAL_UART_Transmit>
		  	  	  	HAL_Delay(50);
 8000980:	2032      	movs	r0, #50	; 0x32
 8000982:	f000 fb9d 	bl	80010c0 <HAL_Delay>
					an_apple_LCD();
 8000986:	f7ff fc4d 	bl	8000224 <an_apple_LCD>
		  	  	  	break;
 800098a:	bf00      	nop
	  if (menuTrue == 1) {
 800098c:	e789      	b.n	80008a2 <main+0x32>
 800098e:	bf00      	nop
 8000990:	2000002c 	.word	0x2000002c
 8000994:	40011000 	.word	0x40011000
 8000998:	40010800 	.word	0x40010800
 800099c:	0800253c 	.word	0x0800253c
 80009a0:	0800254c 	.word	0x0800254c

080009a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b090      	sub	sp, #64	; 0x40
 80009a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009aa:	f107 0318 	add.w	r3, r7, #24
 80009ae:	2228      	movs	r2, #40	; 0x28
 80009b0:	2100      	movs	r1, #0
 80009b2:	4618      	mov	r0, r3
 80009b4:	f001 fd68 	bl	8002488 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b8:	1d3b      	adds	r3, r7, #4
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
 80009c2:	60da      	str	r2, [r3, #12]
 80009c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009c6:	2301      	movs	r3, #1
 80009c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80009d0:	2300      	movs	r3, #0
 80009d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009d4:	2301      	movs	r3, #1
 80009d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009d8:	2302      	movs	r3, #2
 80009da:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80009e2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80009e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e8:	f107 0318 	add.w	r3, r7, #24
 80009ec:	4618      	mov	r0, r3
 80009ee:	f000 fe33 	bl	8001658 <HAL_RCC_OscConfig>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80009f8:	f000 f94c 	bl	8000c94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009fc:	230f      	movs	r3, #15
 80009fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a00:	2302      	movs	r3, #2
 8000a02:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a04:	2300      	movs	r3, #0
 8000a06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	2102      	movs	r1, #2
 8000a16:	4618      	mov	r0, r3
 8000a18:	f001 f8a0 	bl	8001b5c <HAL_RCC_ClockConfig>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000a22:	f000 f937 	bl	8000c94 <Error_Handler>
  }
}
 8000a26:	bf00      	nop
 8000a28:	3740      	adds	r7, #64	; 0x40
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
	...

08000a30 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a34:	4b11      	ldr	r3, [pc, #68]	; (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a36:	4a12      	ldr	r2, [pc, #72]	; (8000a80 <MX_USART1_UART_Init+0x50>)
 8000a38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000a3a:	4b10      	ldr	r3, [pc, #64]	; (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a3c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000a40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a42:	4b0e      	ldr	r3, [pc, #56]	; (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a48:	4b0c      	ldr	r3, [pc, #48]	; (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	; (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a54:	4b09      	ldr	r3, [pc, #36]	; (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a56:	220c      	movs	r2, #12
 8000a58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a5a:	4b08      	ldr	r3, [pc, #32]	; (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a60:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a66:	4805      	ldr	r0, [pc, #20]	; (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a68:	f001 fa5d 	bl	8001f26 <HAL_UART_Init>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a72:	f000 f90f 	bl	8000c94 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	2000002c 	.word	0x2000002c
 8000a80:	40013800 	.word	0x40013800

08000a84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b088      	sub	sp, #32
 8000a88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8a:	f107 0310 	add.w	r3, r7, #16
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a98:	4b47      	ldr	r3, [pc, #284]	; (8000bb8 <MX_GPIO_Init+0x134>)
 8000a9a:	699b      	ldr	r3, [r3, #24]
 8000a9c:	4a46      	ldr	r2, [pc, #280]	; (8000bb8 <MX_GPIO_Init+0x134>)
 8000a9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000aa2:	6193      	str	r3, [r2, #24]
 8000aa4:	4b44      	ldr	r3, [pc, #272]	; (8000bb8 <MX_GPIO_Init+0x134>)
 8000aa6:	699b      	ldr	r3, [r3, #24]
 8000aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000aac:	60fb      	str	r3, [r7, #12]
 8000aae:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab0:	4b41      	ldr	r3, [pc, #260]	; (8000bb8 <MX_GPIO_Init+0x134>)
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	4a40      	ldr	r2, [pc, #256]	; (8000bb8 <MX_GPIO_Init+0x134>)
 8000ab6:	f043 0310 	orr.w	r3, r3, #16
 8000aba:	6193      	str	r3, [r2, #24]
 8000abc:	4b3e      	ldr	r3, [pc, #248]	; (8000bb8 <MX_GPIO_Init+0x134>)
 8000abe:	699b      	ldr	r3, [r3, #24]
 8000ac0:	f003 0310 	and.w	r3, r3, #16
 8000ac4:	60bb      	str	r3, [r7, #8]
 8000ac6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac8:	4b3b      	ldr	r3, [pc, #236]	; (8000bb8 <MX_GPIO_Init+0x134>)
 8000aca:	699b      	ldr	r3, [r3, #24]
 8000acc:	4a3a      	ldr	r2, [pc, #232]	; (8000bb8 <MX_GPIO_Init+0x134>)
 8000ace:	f043 0304 	orr.w	r3, r3, #4
 8000ad2:	6193      	str	r3, [r2, #24]
 8000ad4:	4b38      	ldr	r3, [pc, #224]	; (8000bb8 <MX_GPIO_Init+0x134>)
 8000ad6:	699b      	ldr	r3, [r3, #24]
 8000ad8:	f003 0304 	and.w	r3, r3, #4
 8000adc:	607b      	str	r3, [r7, #4]
 8000ade:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ae0:	4b35      	ldr	r3, [pc, #212]	; (8000bb8 <MX_GPIO_Init+0x134>)
 8000ae2:	699b      	ldr	r3, [r3, #24]
 8000ae4:	4a34      	ldr	r2, [pc, #208]	; (8000bb8 <MX_GPIO_Init+0x134>)
 8000ae6:	f043 0320 	orr.w	r3, r3, #32
 8000aea:	6193      	str	r3, [r2, #24]
 8000aec:	4b32      	ldr	r3, [pc, #200]	; (8000bb8 <MX_GPIO_Init+0x134>)
 8000aee:	699b      	ldr	r3, [r3, #24]
 8000af0:	f003 0320 	and.w	r3, r3, #32
 8000af4:	603b      	str	r3, [r7, #0]
 8000af6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, red1_Pin|green1_Pin, GPIO_PIN_SET);
 8000af8:	2201      	movs	r2, #1
 8000afa:	2160      	movs	r1, #96	; 0x60
 8000afc:	482f      	ldr	r0, [pc, #188]	; (8000bbc <MX_GPIO_Init+0x138>)
 8000afe:	f000 fd92 	bl	8001626 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8000b02:	2200      	movs	r2, #0
 8000b04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b08:	482d      	ldr	r0, [pc, #180]	; (8000bc0 <MX_GPIO_Init+0x13c>)
 8000b0a:	f000 fd8c 	bl	8001626 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(blue1_GPIO_Port, blue1_Pin, GPIO_PIN_SET);
 8000b0e:	2201      	movs	r2, #1
 8000b10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b14:	482b      	ldr	r0, [pc, #172]	; (8000bc4 <MX_GPIO_Init+0x140>)
 8000b16:	f000 fd86 	bl	8001626 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2102      	movs	r1, #2
 8000b1e:	4827      	ldr	r0, [pc, #156]	; (8000bbc <MX_GPIO_Init+0x138>)
 8000b20:	f000 fd81 	bl	8001626 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : red1_Pin green1_Pin PE1 */
  GPIO_InitStruct.Pin = red1_Pin|green1_Pin|GPIO_PIN_1;
 8000b24:	2362      	movs	r3, #98	; 0x62
 8000b26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b30:	2303      	movs	r3, #3
 8000b32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b34:	f107 0310 	add.w	r3, r7, #16
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4820      	ldr	r0, [pc, #128]	; (8000bbc <MX_GPIO_Init+0x138>)
 8000b3c:	f000 fbc8 	bl	80012d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : testing2_Pin */
  GPIO_InitStruct.Pin = testing2_Pin;
 8000b40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b46:	2300      	movs	r3, #0
 8000b48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(testing2_GPIO_Port, &GPIO_InitStruct);
 8000b4e:	f107 0310 	add.w	r3, r7, #16
 8000b52:	4619      	mov	r1, r3
 8000b54:	481b      	ldr	r0, [pc, #108]	; (8000bc4 <MX_GPIO_Init+0x140>)
 8000b56:	f000 fbbb 	bl	80012d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : testing_key_Pin key1_Pin */
  GPIO_InitStruct.Pin = testing_key_Pin|key1_Pin;
 8000b5a:	2341      	movs	r3, #65	; 0x41
 8000b5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b62:	2301      	movs	r3, #1
 8000b64:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b66:	f107 0310 	add.w	r3, r7, #16
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4816      	ldr	r0, [pc, #88]	; (8000bc8 <MX_GPIO_Init+0x144>)
 8000b6e:	f000 fbaf 	bl	80012d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000b72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b80:	2303      	movs	r3, #3
 8000b82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b84:	f107 0310 	add.w	r3, r7, #16
 8000b88:	4619      	mov	r1, r3
 8000b8a:	480d      	ldr	r0, [pc, #52]	; (8000bc0 <MX_GPIO_Init+0x13c>)
 8000b8c:	f000 fba0 	bl	80012d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : blue1_Pin */
  GPIO_InitStruct.Pin = blue1_Pin;
 8000b90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b96:	2301      	movs	r3, #1
 8000b98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b9e:	2303      	movs	r3, #3
 8000ba0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(blue1_GPIO_Port, &GPIO_InitStruct);
 8000ba2:	f107 0310 	add.w	r3, r7, #16
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4806      	ldr	r0, [pc, #24]	; (8000bc4 <MX_GPIO_Init+0x140>)
 8000baa:	f000 fb91 	bl	80012d0 <HAL_GPIO_Init>

}
 8000bae:	bf00      	nop
 8000bb0:	3720      	adds	r7, #32
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40021000 	.word	0x40021000
 8000bbc:	40011800 	.word	0x40011800
 8000bc0:	40011400 	.word	0x40011400
 8000bc4:	40011000 	.word	0x40011000
 8000bc8:	40010800 	.word	0x40010800

08000bcc <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b088      	sub	sp, #32
 8000bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	605a      	str	r2, [r3, #4]
 8000bda:	609a      	str	r2, [r3, #8]
 8000bdc:	60da      	str	r2, [r3, #12]
 8000bde:	611a      	str	r2, [r3, #16]
 8000be0:	615a      	str	r2, [r3, #20]
 8000be2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000be4:	4b28      	ldr	r3, [pc, #160]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000be6:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000bea:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000bec:	4b26      	ldr	r3, [pc, #152]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000bee:	4a27      	ldr	r2, [pc, #156]	; (8000c8c <MX_FSMC_Init+0xc0>)
 8000bf0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000bf2:	4b25      	ldr	r3, [pc, #148]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000bf8:	4b23      	ldr	r3, [pc, #140]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000bfe:	4b22      	ldr	r3, [pc, #136]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000c04:	4b20      	ldr	r3, [pc, #128]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000c06:	2210      	movs	r2, #16
 8000c08:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000c0a:	4b1f      	ldr	r3, [pc, #124]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000c10:	4b1d      	ldr	r3, [pc, #116]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000c16:	4b1c      	ldr	r3, [pc, #112]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000c22:	4b19      	ldr	r3, [pc, #100]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000c24:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c28:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000c2a:	4b17      	ldr	r3, [pc, #92]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000c30:	4b15      	ldr	r3, [pc, #84]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000c36:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000c3c:	4b12      	ldr	r3, [pc, #72]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000c42:	230f      	movs	r3, #15
 8000c44:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000c46:	230f      	movs	r3, #15
 8000c48:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8000c4a:	23ff      	movs	r3, #255	; 0xff
 8000c4c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000c4e:	230f      	movs	r3, #15
 8000c50:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000c52:	2310      	movs	r3, #16
 8000c54:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000c56:	2311      	movs	r3, #17
 8000c58:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	2200      	movs	r2, #0
 8000c62:	4619      	mov	r1, r3
 8000c64:	4808      	ldr	r0, [pc, #32]	; (8000c88 <MX_FSMC_Init+0xbc>)
 8000c66:	f001 f911 	bl	8001e8c <HAL_SRAM_Init>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8000c70:	f000 f810 	bl	8000c94 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8000c74:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <MX_FSMC_Init+0xc4>)
 8000c76:	69db      	ldr	r3, [r3, #28]
 8000c78:	4a05      	ldr	r2, [pc, #20]	; (8000c90 <MX_FSMC_Init+0xc4>)
 8000c7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c7e:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000c80:	bf00      	nop
 8000c82:	3720      	adds	r7, #32
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	20000070 	.word	0x20000070
 8000c8c:	a0000104 	.word	0xa0000104
 8000c90:	40010000 	.word	0x40010000

08000c94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c98:	b672      	cpsid	i
}
 8000c9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c9c:	e7fe      	b.n	8000c9c <Error_Handler+0x8>
	...

08000ca0 <printMenu>:

#include "menu.h"
#include "dy_sv17f.h"


void printMenu(int track) {
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
	  LCD_DrawString(10,25,"Welcome back to ");
 8000ca8:	4a39      	ldr	r2, [pc, #228]	; (8000d90 <printMenu+0xf0>)
 8000caa:	2119      	movs	r1, #25
 8000cac:	200a      	movs	r0, #10
 8000cae:	f7ff fdaf 	bl	8000810 <LCD_DrawString>
	  LCD_DrawString(90,50,"Jubeat!");
 8000cb2:	4a38      	ldr	r2, [pc, #224]	; (8000d94 <printMenu+0xf4>)
 8000cb4:	2132      	movs	r1, #50	; 0x32
 8000cb6:	205a      	movs	r0, #90	; 0x5a
 8000cb8:	f7ff fdaa 	bl	8000810 <LCD_DrawString>
	  LCD_DrawString(10,90,"1.Blank Space - Taylor Swift");
 8000cbc:	4a36      	ldr	r2, [pc, #216]	; (8000d98 <printMenu+0xf8>)
 8000cbe:	215a      	movs	r1, #90	; 0x5a
 8000cc0:	200a      	movs	r0, #10
 8000cc2:	f7ff fda5 	bl	8000810 <LCD_DrawString>
	  LCD_DrawString(10,120,"2.An Apple - Mayday");
 8000cc6:	4a35      	ldr	r2, [pc, #212]	; (8000d9c <printMenu+0xfc>)
 8000cc8:	2178      	movs	r1, #120	; 0x78
 8000cca:	200a      	movs	r0, #10
 8000ccc:	f7ff fda0 	bl	8000810 <LCD_DrawString>
	  LCD_DrawString(10,150,"3.Bedroom Star - TNT");
 8000cd0:	4a33      	ldr	r2, [pc, #204]	; (8000da0 <printMenu+0x100>)
 8000cd2:	2196      	movs	r1, #150	; 0x96
 8000cd4:	200a      	movs	r0, #10
 8000cd6:	f7ff fd9b 	bl	8000810 <LCD_DrawString>

	  switch (track) {
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2b03      	cmp	r3, #3
 8000cde:	d826      	bhi.n	8000d2e <printMenu+0x8e>
 8000ce0:	a201      	add	r2, pc, #4	; (adr r2, 8000ce8 <printMenu+0x48>)
 8000ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce6:	bf00      	nop
 8000ce8:	08000cf9 	.word	0x08000cf9
 8000cec:	08000d07 	.word	0x08000d07
 8000cf0:	08000d15 	.word	0x08000d15
 8000cf4:	08000d23 	.word	0x08000d23
	  	  case (0):
				LCD_DrawString(15, 300, "< Default : Blank Space  >");
 8000cf8:	4a2a      	ldr	r2, [pc, #168]	; (8000da4 <printMenu+0x104>)
 8000cfa:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000cfe:	200f      	movs	r0, #15
 8000d00:	f7ff fd86 	bl	8000810 <LCD_DrawString>
			  	break;
 8000d04:	e013      	b.n	8000d2e <printMenu+0x8e>
	  	  case (1):
				LCD_DrawString(15, 300, "< Selected: Blank Space  >");
 8000d06:	4a28      	ldr	r2, [pc, #160]	; (8000da8 <printMenu+0x108>)
 8000d08:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000d0c:	200f      	movs	r0, #15
 8000d0e:	f7ff fd7f 	bl	8000810 <LCD_DrawString>
				break;
 8000d12:	e00c      	b.n	8000d2e <printMenu+0x8e>
	  	  case (2):
	  			LCD_DrawString(15, 300, "< Selected: An Apple     >");
 8000d14:	4a25      	ldr	r2, [pc, #148]	; (8000dac <printMenu+0x10c>)
 8000d16:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000d1a:	200f      	movs	r0, #15
 8000d1c:	f7ff fd78 	bl	8000810 <LCD_DrawString>
	  	  	  	break;
 8000d20:	e005      	b.n	8000d2e <printMenu+0x8e>
	  	  case (3):
				LCD_DrawString(15, 300, "< Selected: Bedroom Star >");
 8000d22:	4a23      	ldr	r2, [pc, #140]	; (8000db0 <printMenu+0x110>)
 8000d24:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000d28:	200f      	movs	r0, #15
 8000d2a:	f7ff fd71 	bl	8000810 <LCD_DrawString>
	  }


	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);//blue_key1
 8000d2e:	2200      	movs	r2, #0
 8000d30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d34:	481f      	ldr	r0, [pc, #124]	; (8000db4 <printMenu+0x114>)
 8000d36:	f000 fc76 	bl	8001626 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000d3a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d3e:	f000 f9bf 	bl	80010c0 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8000d42:	2201      	movs	r2, #1
 8000d44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d48:	481a      	ldr	r0, [pc, #104]	; (8000db4 <printMenu+0x114>)
 8000d4a:	f000 fc6c 	bl	8001626 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);//green_key1
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2140      	movs	r1, #64	; 0x40
 8000d52:	4819      	ldr	r0, [pc, #100]	; (8000db8 <printMenu+0x118>)
 8000d54:	f000 fc67 	bl	8001626 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000d58:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d5c:	f000 f9b0 	bl	80010c0 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_SET);
 8000d60:	2201      	movs	r2, #1
 8000d62:	2140      	movs	r1, #64	; 0x40
 8000d64:	4814      	ldr	r0, [pc, #80]	; (8000db8 <printMenu+0x118>)
 8000d66:	f000 fc5e 	bl	8001626 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET); //red_key1
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2120      	movs	r1, #32
 8000d6e:	4812      	ldr	r0, [pc, #72]	; (8000db8 <printMenu+0x118>)
 8000d70:	f000 fc59 	bl	8001626 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000d74:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d78:	f000 f9a2 	bl	80010c0 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_SET);
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	2120      	movs	r1, #32
 8000d80:	480d      	ldr	r0, [pc, #52]	; (8000db8 <printMenu+0x118>)
 8000d82:	f000 fc50 	bl	8001626 <HAL_GPIO_WritePin>
}
 8000d86:	bf00      	nop
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	0800255c 	.word	0x0800255c
 8000d94:	08002570 	.word	0x08002570
 8000d98:	08002578 	.word	0x08002578
 8000d9c:	08002598 	.word	0x08002598
 8000da0:	080025ac 	.word	0x080025ac
 8000da4:	080025c4 	.word	0x080025c4
 8000da8:	080025e0 	.word	0x080025e0
 8000dac:	080025fc 	.word	0x080025fc
 8000db0:	08002618 	.word	0x08002618
 8000db4:	40011000 	.word	0x40011000
 8000db8:	40011800 	.word	0x40011800

08000dbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000dc2:	4b15      	ldr	r3, [pc, #84]	; (8000e18 <HAL_MspInit+0x5c>)
 8000dc4:	699b      	ldr	r3, [r3, #24]
 8000dc6:	4a14      	ldr	r2, [pc, #80]	; (8000e18 <HAL_MspInit+0x5c>)
 8000dc8:	f043 0301 	orr.w	r3, r3, #1
 8000dcc:	6193      	str	r3, [r2, #24]
 8000dce:	4b12      	ldr	r3, [pc, #72]	; (8000e18 <HAL_MspInit+0x5c>)
 8000dd0:	699b      	ldr	r3, [r3, #24]
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	60bb      	str	r3, [r7, #8]
 8000dd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dda:	4b0f      	ldr	r3, [pc, #60]	; (8000e18 <HAL_MspInit+0x5c>)
 8000ddc:	69db      	ldr	r3, [r3, #28]
 8000dde:	4a0e      	ldr	r2, [pc, #56]	; (8000e18 <HAL_MspInit+0x5c>)
 8000de0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000de4:	61d3      	str	r3, [r2, #28]
 8000de6:	4b0c      	ldr	r3, [pc, #48]	; (8000e18 <HAL_MspInit+0x5c>)
 8000de8:	69db      	ldr	r3, [r3, #28]
 8000dea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000df2:	4b0a      	ldr	r3, [pc, #40]	; (8000e1c <HAL_MspInit+0x60>)
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e06:	60fb      	str	r3, [r7, #12]
 8000e08:	4a04      	ldr	r2, [pc, #16]	; (8000e1c <HAL_MspInit+0x60>)
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	3714      	adds	r7, #20
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bc80      	pop	{r7}
 8000e16:	4770      	bx	lr
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	40010000 	.word	0x40010000

08000e20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e28:	f107 0310 	add.w	r3, r7, #16
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a1c      	ldr	r2, [pc, #112]	; (8000eac <HAL_UART_MspInit+0x8c>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d131      	bne.n	8000ea4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e40:	4b1b      	ldr	r3, [pc, #108]	; (8000eb0 <HAL_UART_MspInit+0x90>)
 8000e42:	699b      	ldr	r3, [r3, #24]
 8000e44:	4a1a      	ldr	r2, [pc, #104]	; (8000eb0 <HAL_UART_MspInit+0x90>)
 8000e46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e4a:	6193      	str	r3, [r2, #24]
 8000e4c:	4b18      	ldr	r3, [pc, #96]	; (8000eb0 <HAL_UART_MspInit+0x90>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e58:	4b15      	ldr	r3, [pc, #84]	; (8000eb0 <HAL_UART_MspInit+0x90>)
 8000e5a:	699b      	ldr	r3, [r3, #24]
 8000e5c:	4a14      	ldr	r2, [pc, #80]	; (8000eb0 <HAL_UART_MspInit+0x90>)
 8000e5e:	f043 0304 	orr.w	r3, r3, #4
 8000e62:	6193      	str	r3, [r2, #24]
 8000e64:	4b12      	ldr	r3, [pc, #72]	; (8000eb0 <HAL_UART_MspInit+0x90>)
 8000e66:	699b      	ldr	r3, [r3, #24]
 8000e68:	f003 0304 	and.w	r3, r3, #4
 8000e6c:	60bb      	str	r3, [r7, #8]
 8000e6e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e74:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e76:	2302      	movs	r3, #2
 8000e78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7e:	f107 0310 	add.w	r3, r7, #16
 8000e82:	4619      	mov	r1, r3
 8000e84:	480b      	ldr	r0, [pc, #44]	; (8000eb4 <HAL_UART_MspInit+0x94>)
 8000e86:	f000 fa23 	bl	80012d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e98:	f107 0310 	add.w	r3, r7, #16
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4805      	ldr	r0, [pc, #20]	; (8000eb4 <HAL_UART_MspInit+0x94>)
 8000ea0:	f000 fa16 	bl	80012d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ea4:	bf00      	nop
 8000ea6:	3720      	adds	r7, #32
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40013800 	.word	0x40013800
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	40010800 	.word	0x40010800

08000eb8 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8000ebe:	f107 0308 	add.w	r3, r7, #8
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	605a      	str	r2, [r3, #4]
 8000ec8:	609a      	str	r2, [r3, #8]
 8000eca:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8000ecc:	4b18      	ldr	r3, [pc, #96]	; (8000f30 <HAL_FSMC_MspInit+0x78>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d129      	bne.n	8000f28 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8000ed4:	4b16      	ldr	r3, [pc, #88]	; (8000f30 <HAL_FSMC_MspInit+0x78>)
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000eda:	4b16      	ldr	r3, [pc, #88]	; (8000f34 <HAL_FSMC_MspInit+0x7c>)
 8000edc:	695b      	ldr	r3, [r3, #20]
 8000ede:	4a15      	ldr	r2, [pc, #84]	; (8000f34 <HAL_FSMC_MspInit+0x7c>)
 8000ee0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ee4:	6153      	str	r3, [r2, #20]
 8000ee6:	4b13      	ldr	r3, [pc, #76]	; (8000f34 <HAL_FSMC_MspInit+0x7c>)
 8000ee8:	695b      	ldr	r3, [r3, #20]
 8000eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000eee:	607b      	str	r3, [r7, #4]
 8000ef0:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000ef2:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000ef6:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000efc:	2303      	movs	r3, #3
 8000efe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f00:	f107 0308 	add.w	r3, r7, #8
 8000f04:	4619      	mov	r1, r3
 8000f06:	480c      	ldr	r0, [pc, #48]	; (8000f38 <HAL_FSMC_MspInit+0x80>)
 8000f08:	f000 f9e2 	bl	80012d0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000f0c:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8000f10:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f12:	2302      	movs	r3, #2
 8000f14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f16:	2303      	movs	r3, #3
 8000f18:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f1a:	f107 0308 	add.w	r3, r7, #8
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4806      	ldr	r0, [pc, #24]	; (8000f3c <HAL_FSMC_MspInit+0x84>)
 8000f22:	f000 f9d5 	bl	80012d0 <HAL_GPIO_Init>
 8000f26:	e000      	b.n	8000f2a <HAL_FSMC_MspInit+0x72>
    return;
 8000f28:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000f2a:	3718      	adds	r7, #24
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	200000b8 	.word	0x200000b8
 8000f34:	40021000 	.word	0x40021000
 8000f38:	40011800 	.word	0x40011800
 8000f3c:	40011400 	.word	0x40011400

08000f40 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000f48:	f7ff ffb6 	bl	8000eb8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f58:	e7fe      	b.n	8000f58 <NMI_Handler+0x4>

08000f5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f5e:	e7fe      	b.n	8000f5e <HardFault_Handler+0x4>

08000f60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f64:	e7fe      	b.n	8000f64 <MemManage_Handler+0x4>

08000f66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f66:	b480      	push	{r7}
 8000f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f6a:	e7fe      	b.n	8000f6a <BusFault_Handler+0x4>

08000f6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f70:	e7fe      	b.n	8000f70 <UsageFault_Handler+0x4>

08000f72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f72:	b480      	push	{r7}
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f76:	bf00      	nop
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bc80      	pop	{r7}
 8000f7c:	4770      	bx	lr

08000f7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f82:	bf00      	nop
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bc80      	pop	{r7}
 8000f88:	4770      	bx	lr

08000f8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bc80      	pop	{r7}
 8000f94:	4770      	bx	lr

08000f96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f9a:	f000 f875 	bl	8001088 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa6:	bf00      	nop
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr
	...

08000fb0 <Reset_Handler>:
 8000fb0:	f7ff fff7 	bl	8000fa2 <SystemInit>
 8000fb4:	480b      	ldr	r0, [pc, #44]	; (8000fe4 <LoopFillZerobss+0xe>)
 8000fb6:	490c      	ldr	r1, [pc, #48]	; (8000fe8 <LoopFillZerobss+0x12>)
 8000fb8:	4a0c      	ldr	r2, [pc, #48]	; (8000fec <LoopFillZerobss+0x16>)
 8000fba:	2300      	movs	r3, #0
 8000fbc:	e002      	b.n	8000fc4 <LoopCopyDataInit>

08000fbe <CopyDataInit>:
 8000fbe:	58d4      	ldr	r4, [r2, r3]
 8000fc0:	50c4      	str	r4, [r0, r3]
 8000fc2:	3304      	adds	r3, #4

08000fc4 <LoopCopyDataInit>:
 8000fc4:	18c4      	adds	r4, r0, r3
 8000fc6:	428c      	cmp	r4, r1
 8000fc8:	d3f9      	bcc.n	8000fbe <CopyDataInit>
 8000fca:	4a09      	ldr	r2, [pc, #36]	; (8000ff0 <LoopFillZerobss+0x1a>)
 8000fcc:	4c09      	ldr	r4, [pc, #36]	; (8000ff4 <LoopFillZerobss+0x1e>)
 8000fce:	2300      	movs	r3, #0
 8000fd0:	e001      	b.n	8000fd6 <LoopFillZerobss>

08000fd2 <FillZerobss>:
 8000fd2:	6013      	str	r3, [r2, #0]
 8000fd4:	3204      	adds	r2, #4

08000fd6 <LoopFillZerobss>:
 8000fd6:	42a2      	cmp	r2, r4
 8000fd8:	d3fb      	bcc.n	8000fd2 <FillZerobss>
 8000fda:	f001 fa31 	bl	8002440 <__libc_init_array>
 8000fde:	f7ff fc47 	bl	8000870 <main>
 8000fe2:	4770      	bx	lr
 8000fe4:	20000000 	.word	0x20000000
 8000fe8:	2000000c 	.word	0x2000000c
 8000fec:	08002c54 	.word	0x08002c54
 8000ff0:	2000000c 	.word	0x2000000c
 8000ff4:	200000c0 	.word	0x200000c0

08000ff8 <ADC1_2_IRQHandler>:
 8000ff8:	e7fe      	b.n	8000ff8 <ADC1_2_IRQHandler>
	...

08000ffc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001000:	4b08      	ldr	r3, [pc, #32]	; (8001024 <HAL_Init+0x28>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a07      	ldr	r2, [pc, #28]	; (8001024 <HAL_Init+0x28>)
 8001006:	f043 0310 	orr.w	r3, r3, #16
 800100a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800100c:	2003      	movs	r0, #3
 800100e:	f000 f92b 	bl	8001268 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001012:	200f      	movs	r0, #15
 8001014:	f000 f808 	bl	8001028 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001018:	f7ff fed0 	bl	8000dbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800101c:	2300      	movs	r3, #0
}
 800101e:	4618      	mov	r0, r3
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40022000 	.word	0x40022000

08001028 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001030:	4b12      	ldr	r3, [pc, #72]	; (800107c <HAL_InitTick+0x54>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	4b12      	ldr	r3, [pc, #72]	; (8001080 <HAL_InitTick+0x58>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	4619      	mov	r1, r3
 800103a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800103e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001042:	fbb2 f3f3 	udiv	r3, r2, r3
 8001046:	4618      	mov	r0, r3
 8001048:	f000 f935 	bl	80012b6 <HAL_SYSTICK_Config>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e00e      	b.n	8001074 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2b0f      	cmp	r3, #15
 800105a:	d80a      	bhi.n	8001072 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800105c:	2200      	movs	r2, #0
 800105e:	6879      	ldr	r1, [r7, #4]
 8001060:	f04f 30ff 	mov.w	r0, #4294967295
 8001064:	f000 f90b 	bl	800127e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001068:	4a06      	ldr	r2, [pc, #24]	; (8001084 <HAL_InitTick+0x5c>)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800106e:	2300      	movs	r3, #0
 8001070:	e000      	b.n	8001074 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
}
 8001074:	4618      	mov	r0, r3
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000000 	.word	0x20000000
 8001080:	20000008 	.word	0x20000008
 8001084:	20000004 	.word	0x20000004

08001088 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800108c:	4b05      	ldr	r3, [pc, #20]	; (80010a4 <HAL_IncTick+0x1c>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	461a      	mov	r2, r3
 8001092:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <HAL_IncTick+0x20>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4413      	add	r3, r2
 8001098:	4a03      	ldr	r2, [pc, #12]	; (80010a8 <HAL_IncTick+0x20>)
 800109a:	6013      	str	r3, [r2, #0]
}
 800109c:	bf00      	nop
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr
 80010a4:	20000008 	.word	0x20000008
 80010a8:	200000bc 	.word	0x200000bc

080010ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  return uwTick;
 80010b0:	4b02      	ldr	r3, [pc, #8]	; (80010bc <HAL_GetTick+0x10>)
 80010b2:	681b      	ldr	r3, [r3, #0]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr
 80010bc:	200000bc 	.word	0x200000bc

080010c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010c8:	f7ff fff0 	bl	80010ac <HAL_GetTick>
 80010cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010d8:	d005      	beq.n	80010e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010da:	4b0a      	ldr	r3, [pc, #40]	; (8001104 <HAL_Delay+0x44>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	461a      	mov	r2, r3
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	4413      	add	r3, r2
 80010e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010e6:	bf00      	nop
 80010e8:	f7ff ffe0 	bl	80010ac <HAL_GetTick>
 80010ec:	4602      	mov	r2, r0
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	1ad3      	subs	r3, r2, r3
 80010f2:	68fa      	ldr	r2, [r7, #12]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d8f7      	bhi.n	80010e8 <HAL_Delay+0x28>
  {
  }
}
 80010f8:	bf00      	nop
 80010fa:	bf00      	nop
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000008 	.word	0x20000008

08001108 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001108:	b480      	push	{r7}
 800110a:	b085      	sub	sp, #20
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f003 0307 	and.w	r3, r3, #7
 8001116:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001118:	4b0c      	ldr	r3, [pc, #48]	; (800114c <__NVIC_SetPriorityGrouping+0x44>)
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800111e:	68ba      	ldr	r2, [r7, #8]
 8001120:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001124:	4013      	ands	r3, r2
 8001126:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001130:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001134:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001138:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800113a:	4a04      	ldr	r2, [pc, #16]	; (800114c <__NVIC_SetPriorityGrouping+0x44>)
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	60d3      	str	r3, [r2, #12]
}
 8001140:	bf00      	nop
 8001142:	3714      	adds	r7, #20
 8001144:	46bd      	mov	sp, r7
 8001146:	bc80      	pop	{r7}
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	e000ed00 	.word	0xe000ed00

08001150 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001154:	4b04      	ldr	r3, [pc, #16]	; (8001168 <__NVIC_GetPriorityGrouping+0x18>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	0a1b      	lsrs	r3, r3, #8
 800115a:	f003 0307 	and.w	r3, r3, #7
}
 800115e:	4618      	mov	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	bc80      	pop	{r7}
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	e000ed00 	.word	0xe000ed00

0800116c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	6039      	str	r1, [r7, #0]
 8001176:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117c:	2b00      	cmp	r3, #0
 800117e:	db0a      	blt.n	8001196 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	b2da      	uxtb	r2, r3
 8001184:	490c      	ldr	r1, [pc, #48]	; (80011b8 <__NVIC_SetPriority+0x4c>)
 8001186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118a:	0112      	lsls	r2, r2, #4
 800118c:	b2d2      	uxtb	r2, r2
 800118e:	440b      	add	r3, r1
 8001190:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001194:	e00a      	b.n	80011ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	b2da      	uxtb	r2, r3
 800119a:	4908      	ldr	r1, [pc, #32]	; (80011bc <__NVIC_SetPriority+0x50>)
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	f003 030f 	and.w	r3, r3, #15
 80011a2:	3b04      	subs	r3, #4
 80011a4:	0112      	lsls	r2, r2, #4
 80011a6:	b2d2      	uxtb	r2, r2
 80011a8:	440b      	add	r3, r1
 80011aa:	761a      	strb	r2, [r3, #24]
}
 80011ac:	bf00      	nop
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bc80      	pop	{r7}
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	e000e100 	.word	0xe000e100
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b089      	sub	sp, #36	; 0x24
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	f1c3 0307 	rsb	r3, r3, #7
 80011da:	2b04      	cmp	r3, #4
 80011dc:	bf28      	it	cs
 80011de:	2304      	movcs	r3, #4
 80011e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	3304      	adds	r3, #4
 80011e6:	2b06      	cmp	r3, #6
 80011e8:	d902      	bls.n	80011f0 <NVIC_EncodePriority+0x30>
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	3b03      	subs	r3, #3
 80011ee:	e000      	b.n	80011f2 <NVIC_EncodePriority+0x32>
 80011f0:	2300      	movs	r3, #0
 80011f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f4:	f04f 32ff 	mov.w	r2, #4294967295
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43da      	mvns	r2, r3
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	401a      	ands	r2, r3
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001208:	f04f 31ff 	mov.w	r1, #4294967295
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	fa01 f303 	lsl.w	r3, r1, r3
 8001212:	43d9      	mvns	r1, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001218:	4313      	orrs	r3, r2
         );
}
 800121a:	4618      	mov	r0, r3
 800121c:	3724      	adds	r7, #36	; 0x24
 800121e:	46bd      	mov	sp, r7
 8001220:	bc80      	pop	{r7}
 8001222:	4770      	bx	lr

08001224 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3b01      	subs	r3, #1
 8001230:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001234:	d301      	bcc.n	800123a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001236:	2301      	movs	r3, #1
 8001238:	e00f      	b.n	800125a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800123a:	4a0a      	ldr	r2, [pc, #40]	; (8001264 <SysTick_Config+0x40>)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	3b01      	subs	r3, #1
 8001240:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001242:	210f      	movs	r1, #15
 8001244:	f04f 30ff 	mov.w	r0, #4294967295
 8001248:	f7ff ff90 	bl	800116c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800124c:	4b05      	ldr	r3, [pc, #20]	; (8001264 <SysTick_Config+0x40>)
 800124e:	2200      	movs	r2, #0
 8001250:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001252:	4b04      	ldr	r3, [pc, #16]	; (8001264 <SysTick_Config+0x40>)
 8001254:	2207      	movs	r2, #7
 8001256:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	e000e010 	.word	0xe000e010

08001268 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7ff ff49 	bl	8001108 <__NVIC_SetPriorityGrouping>
}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800127e:	b580      	push	{r7, lr}
 8001280:	b086      	sub	sp, #24
 8001282:	af00      	add	r7, sp, #0
 8001284:	4603      	mov	r3, r0
 8001286:	60b9      	str	r1, [r7, #8]
 8001288:	607a      	str	r2, [r7, #4]
 800128a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001290:	f7ff ff5e 	bl	8001150 <__NVIC_GetPriorityGrouping>
 8001294:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	68b9      	ldr	r1, [r7, #8]
 800129a:	6978      	ldr	r0, [r7, #20]
 800129c:	f7ff ff90 	bl	80011c0 <NVIC_EncodePriority>
 80012a0:	4602      	mov	r2, r0
 80012a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012a6:	4611      	mov	r1, r2
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff ff5f 	bl	800116c <__NVIC_SetPriority>
}
 80012ae:	bf00      	nop
 80012b0:	3718      	adds	r7, #24
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}

080012b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b082      	sub	sp, #8
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7ff ffb0 	bl	8001224 <SysTick_Config>
 80012c4:	4603      	mov	r3, r0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
	...

080012d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b08b      	sub	sp, #44	; 0x2c
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012da:	2300      	movs	r3, #0
 80012dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012de:	2300      	movs	r3, #0
 80012e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012e2:	e179      	b.n	80015d8 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80012e4:	2201      	movs	r2, #1
 80012e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	69fa      	ldr	r2, [r7, #28]
 80012f4:	4013      	ands	r3, r2
 80012f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	f040 8168 	bne.w	80015d2 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	4a96      	ldr	r2, [pc, #600]	; (8001560 <HAL_GPIO_Init+0x290>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d05e      	beq.n	80013ca <HAL_GPIO_Init+0xfa>
 800130c:	4a94      	ldr	r2, [pc, #592]	; (8001560 <HAL_GPIO_Init+0x290>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d875      	bhi.n	80013fe <HAL_GPIO_Init+0x12e>
 8001312:	4a94      	ldr	r2, [pc, #592]	; (8001564 <HAL_GPIO_Init+0x294>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d058      	beq.n	80013ca <HAL_GPIO_Init+0xfa>
 8001318:	4a92      	ldr	r2, [pc, #584]	; (8001564 <HAL_GPIO_Init+0x294>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d86f      	bhi.n	80013fe <HAL_GPIO_Init+0x12e>
 800131e:	4a92      	ldr	r2, [pc, #584]	; (8001568 <HAL_GPIO_Init+0x298>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d052      	beq.n	80013ca <HAL_GPIO_Init+0xfa>
 8001324:	4a90      	ldr	r2, [pc, #576]	; (8001568 <HAL_GPIO_Init+0x298>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d869      	bhi.n	80013fe <HAL_GPIO_Init+0x12e>
 800132a:	4a90      	ldr	r2, [pc, #576]	; (800156c <HAL_GPIO_Init+0x29c>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d04c      	beq.n	80013ca <HAL_GPIO_Init+0xfa>
 8001330:	4a8e      	ldr	r2, [pc, #568]	; (800156c <HAL_GPIO_Init+0x29c>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d863      	bhi.n	80013fe <HAL_GPIO_Init+0x12e>
 8001336:	4a8e      	ldr	r2, [pc, #568]	; (8001570 <HAL_GPIO_Init+0x2a0>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d046      	beq.n	80013ca <HAL_GPIO_Init+0xfa>
 800133c:	4a8c      	ldr	r2, [pc, #560]	; (8001570 <HAL_GPIO_Init+0x2a0>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d85d      	bhi.n	80013fe <HAL_GPIO_Init+0x12e>
 8001342:	2b12      	cmp	r3, #18
 8001344:	d82a      	bhi.n	800139c <HAL_GPIO_Init+0xcc>
 8001346:	2b12      	cmp	r3, #18
 8001348:	d859      	bhi.n	80013fe <HAL_GPIO_Init+0x12e>
 800134a:	a201      	add	r2, pc, #4	; (adr r2, 8001350 <HAL_GPIO_Init+0x80>)
 800134c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001350:	080013cb 	.word	0x080013cb
 8001354:	080013a5 	.word	0x080013a5
 8001358:	080013b7 	.word	0x080013b7
 800135c:	080013f9 	.word	0x080013f9
 8001360:	080013ff 	.word	0x080013ff
 8001364:	080013ff 	.word	0x080013ff
 8001368:	080013ff 	.word	0x080013ff
 800136c:	080013ff 	.word	0x080013ff
 8001370:	080013ff 	.word	0x080013ff
 8001374:	080013ff 	.word	0x080013ff
 8001378:	080013ff 	.word	0x080013ff
 800137c:	080013ff 	.word	0x080013ff
 8001380:	080013ff 	.word	0x080013ff
 8001384:	080013ff 	.word	0x080013ff
 8001388:	080013ff 	.word	0x080013ff
 800138c:	080013ff 	.word	0x080013ff
 8001390:	080013ff 	.word	0x080013ff
 8001394:	080013ad 	.word	0x080013ad
 8001398:	080013c1 	.word	0x080013c1
 800139c:	4a75      	ldr	r2, [pc, #468]	; (8001574 <HAL_GPIO_Init+0x2a4>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d013      	beq.n	80013ca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013a2:	e02c      	b.n	80013fe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	623b      	str	r3, [r7, #32]
          break;
 80013aa:	e029      	b.n	8001400 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	3304      	adds	r3, #4
 80013b2:	623b      	str	r3, [r7, #32]
          break;
 80013b4:	e024      	b.n	8001400 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	68db      	ldr	r3, [r3, #12]
 80013ba:	3308      	adds	r3, #8
 80013bc:	623b      	str	r3, [r7, #32]
          break;
 80013be:	e01f      	b.n	8001400 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	330c      	adds	r3, #12
 80013c6:	623b      	str	r3, [r7, #32]
          break;
 80013c8:	e01a      	b.n	8001400 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d102      	bne.n	80013d8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013d2:	2304      	movs	r3, #4
 80013d4:	623b      	str	r3, [r7, #32]
          break;
 80013d6:	e013      	b.n	8001400 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d105      	bne.n	80013ec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013e0:	2308      	movs	r3, #8
 80013e2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	69fa      	ldr	r2, [r7, #28]
 80013e8:	611a      	str	r2, [r3, #16]
          break;
 80013ea:	e009      	b.n	8001400 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013ec:	2308      	movs	r3, #8
 80013ee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	69fa      	ldr	r2, [r7, #28]
 80013f4:	615a      	str	r2, [r3, #20]
          break;
 80013f6:	e003      	b.n	8001400 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013f8:	2300      	movs	r3, #0
 80013fa:	623b      	str	r3, [r7, #32]
          break;
 80013fc:	e000      	b.n	8001400 <HAL_GPIO_Init+0x130>
          break;
 80013fe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	2bff      	cmp	r3, #255	; 0xff
 8001404:	d801      	bhi.n	800140a <HAL_GPIO_Init+0x13a>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	e001      	b.n	800140e <HAL_GPIO_Init+0x13e>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	3304      	adds	r3, #4
 800140e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001410:	69bb      	ldr	r3, [r7, #24]
 8001412:	2bff      	cmp	r3, #255	; 0xff
 8001414:	d802      	bhi.n	800141c <HAL_GPIO_Init+0x14c>
 8001416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	e002      	b.n	8001422 <HAL_GPIO_Init+0x152>
 800141c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800141e:	3b08      	subs	r3, #8
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	210f      	movs	r1, #15
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	fa01 f303 	lsl.w	r3, r1, r3
 8001430:	43db      	mvns	r3, r3
 8001432:	401a      	ands	r2, r3
 8001434:	6a39      	ldr	r1, [r7, #32]
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	fa01 f303 	lsl.w	r3, r1, r3
 800143c:	431a      	orrs	r2, r3
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800144a:	2b00      	cmp	r3, #0
 800144c:	f000 80c1 	beq.w	80015d2 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001450:	4b49      	ldr	r3, [pc, #292]	; (8001578 <HAL_GPIO_Init+0x2a8>)
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	4a48      	ldr	r2, [pc, #288]	; (8001578 <HAL_GPIO_Init+0x2a8>)
 8001456:	f043 0301 	orr.w	r3, r3, #1
 800145a:	6193      	str	r3, [r2, #24]
 800145c:	4b46      	ldr	r3, [pc, #280]	; (8001578 <HAL_GPIO_Init+0x2a8>)
 800145e:	699b      	ldr	r3, [r3, #24]
 8001460:	f003 0301 	and.w	r3, r3, #1
 8001464:	60bb      	str	r3, [r7, #8]
 8001466:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001468:	4a44      	ldr	r2, [pc, #272]	; (800157c <HAL_GPIO_Init+0x2ac>)
 800146a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800146c:	089b      	lsrs	r3, r3, #2
 800146e:	3302      	adds	r3, #2
 8001470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001474:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001478:	f003 0303 	and.w	r3, r3, #3
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	220f      	movs	r2, #15
 8001480:	fa02 f303 	lsl.w	r3, r2, r3
 8001484:	43db      	mvns	r3, r3
 8001486:	68fa      	ldr	r2, [r7, #12]
 8001488:	4013      	ands	r3, r2
 800148a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4a3c      	ldr	r2, [pc, #240]	; (8001580 <HAL_GPIO_Init+0x2b0>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d01f      	beq.n	80014d4 <HAL_GPIO_Init+0x204>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	4a3b      	ldr	r2, [pc, #236]	; (8001584 <HAL_GPIO_Init+0x2b4>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d019      	beq.n	80014d0 <HAL_GPIO_Init+0x200>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	4a3a      	ldr	r2, [pc, #232]	; (8001588 <HAL_GPIO_Init+0x2b8>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d013      	beq.n	80014cc <HAL_GPIO_Init+0x1fc>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	4a39      	ldr	r2, [pc, #228]	; (800158c <HAL_GPIO_Init+0x2bc>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d00d      	beq.n	80014c8 <HAL_GPIO_Init+0x1f8>
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	4a38      	ldr	r2, [pc, #224]	; (8001590 <HAL_GPIO_Init+0x2c0>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d007      	beq.n	80014c4 <HAL_GPIO_Init+0x1f4>
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	4a37      	ldr	r2, [pc, #220]	; (8001594 <HAL_GPIO_Init+0x2c4>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d101      	bne.n	80014c0 <HAL_GPIO_Init+0x1f0>
 80014bc:	2305      	movs	r3, #5
 80014be:	e00a      	b.n	80014d6 <HAL_GPIO_Init+0x206>
 80014c0:	2306      	movs	r3, #6
 80014c2:	e008      	b.n	80014d6 <HAL_GPIO_Init+0x206>
 80014c4:	2304      	movs	r3, #4
 80014c6:	e006      	b.n	80014d6 <HAL_GPIO_Init+0x206>
 80014c8:	2303      	movs	r3, #3
 80014ca:	e004      	b.n	80014d6 <HAL_GPIO_Init+0x206>
 80014cc:	2302      	movs	r3, #2
 80014ce:	e002      	b.n	80014d6 <HAL_GPIO_Init+0x206>
 80014d0:	2301      	movs	r3, #1
 80014d2:	e000      	b.n	80014d6 <HAL_GPIO_Init+0x206>
 80014d4:	2300      	movs	r3, #0
 80014d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014d8:	f002 0203 	and.w	r2, r2, #3
 80014dc:	0092      	lsls	r2, r2, #2
 80014de:	4093      	lsls	r3, r2
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80014e6:	4925      	ldr	r1, [pc, #148]	; (800157c <HAL_GPIO_Init+0x2ac>)
 80014e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ea:	089b      	lsrs	r3, r3, #2
 80014ec:	3302      	adds	r3, #2
 80014ee:	68fa      	ldr	r2, [r7, #12]
 80014f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d006      	beq.n	800150e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001500:	4b25      	ldr	r3, [pc, #148]	; (8001598 <HAL_GPIO_Init+0x2c8>)
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	4924      	ldr	r1, [pc, #144]	; (8001598 <HAL_GPIO_Init+0x2c8>)
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	4313      	orrs	r3, r2
 800150a:	600b      	str	r3, [r1, #0]
 800150c:	e006      	b.n	800151c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800150e:	4b22      	ldr	r3, [pc, #136]	; (8001598 <HAL_GPIO_Init+0x2c8>)
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	69bb      	ldr	r3, [r7, #24]
 8001514:	43db      	mvns	r3, r3
 8001516:	4920      	ldr	r1, [pc, #128]	; (8001598 <HAL_GPIO_Init+0x2c8>)
 8001518:	4013      	ands	r3, r2
 800151a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d006      	beq.n	8001536 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001528:	4b1b      	ldr	r3, [pc, #108]	; (8001598 <HAL_GPIO_Init+0x2c8>)
 800152a:	685a      	ldr	r2, [r3, #4]
 800152c:	491a      	ldr	r1, [pc, #104]	; (8001598 <HAL_GPIO_Init+0x2c8>)
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	4313      	orrs	r3, r2
 8001532:	604b      	str	r3, [r1, #4]
 8001534:	e006      	b.n	8001544 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001536:	4b18      	ldr	r3, [pc, #96]	; (8001598 <HAL_GPIO_Init+0x2c8>)
 8001538:	685a      	ldr	r2, [r3, #4]
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	43db      	mvns	r3, r3
 800153e:	4916      	ldr	r1, [pc, #88]	; (8001598 <HAL_GPIO_Init+0x2c8>)
 8001540:	4013      	ands	r3, r2
 8001542:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d025      	beq.n	800159c <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001550:	4b11      	ldr	r3, [pc, #68]	; (8001598 <HAL_GPIO_Init+0x2c8>)
 8001552:	689a      	ldr	r2, [r3, #8]
 8001554:	4910      	ldr	r1, [pc, #64]	; (8001598 <HAL_GPIO_Init+0x2c8>)
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	4313      	orrs	r3, r2
 800155a:	608b      	str	r3, [r1, #8]
 800155c:	e025      	b.n	80015aa <HAL_GPIO_Init+0x2da>
 800155e:	bf00      	nop
 8001560:	10320000 	.word	0x10320000
 8001564:	10310000 	.word	0x10310000
 8001568:	10220000 	.word	0x10220000
 800156c:	10210000 	.word	0x10210000
 8001570:	10120000 	.word	0x10120000
 8001574:	10110000 	.word	0x10110000
 8001578:	40021000 	.word	0x40021000
 800157c:	40010000 	.word	0x40010000
 8001580:	40010800 	.word	0x40010800
 8001584:	40010c00 	.word	0x40010c00
 8001588:	40011000 	.word	0x40011000
 800158c:	40011400 	.word	0x40011400
 8001590:	40011800 	.word	0x40011800
 8001594:	40011c00 	.word	0x40011c00
 8001598:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800159c:	4b15      	ldr	r3, [pc, #84]	; (80015f4 <HAL_GPIO_Init+0x324>)
 800159e:	689a      	ldr	r2, [r3, #8]
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	43db      	mvns	r3, r3
 80015a4:	4913      	ldr	r1, [pc, #76]	; (80015f4 <HAL_GPIO_Init+0x324>)
 80015a6:	4013      	ands	r3, r2
 80015a8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d006      	beq.n	80015c4 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015b6:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <HAL_GPIO_Init+0x324>)
 80015b8:	68da      	ldr	r2, [r3, #12]
 80015ba:	490e      	ldr	r1, [pc, #56]	; (80015f4 <HAL_GPIO_Init+0x324>)
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	4313      	orrs	r3, r2
 80015c0:	60cb      	str	r3, [r1, #12]
 80015c2:	e006      	b.n	80015d2 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015c4:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <HAL_GPIO_Init+0x324>)
 80015c6:	68da      	ldr	r2, [r3, #12]
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	43db      	mvns	r3, r3
 80015cc:	4909      	ldr	r1, [pc, #36]	; (80015f4 <HAL_GPIO_Init+0x324>)
 80015ce:	4013      	ands	r3, r2
 80015d0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80015d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d4:	3301      	adds	r3, #1
 80015d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015de:	fa22 f303 	lsr.w	r3, r2, r3
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	f47f ae7e 	bne.w	80012e4 <HAL_GPIO_Init+0x14>
  }
}
 80015e8:	bf00      	nop
 80015ea:	bf00      	nop
 80015ec:	372c      	adds	r7, #44	; 0x2c
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr
 80015f4:	40010400 	.word	0x40010400

080015f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	460b      	mov	r3, r1
 8001602:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	689a      	ldr	r2, [r3, #8]
 8001608:	887b      	ldrh	r3, [r7, #2]
 800160a:	4013      	ands	r3, r2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d002      	beq.n	8001616 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001610:	2301      	movs	r3, #1
 8001612:	73fb      	strb	r3, [r7, #15]
 8001614:	e001      	b.n	800161a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001616:	2300      	movs	r3, #0
 8001618:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800161a:	7bfb      	ldrb	r3, [r7, #15]
}
 800161c:	4618      	mov	r0, r3
 800161e:	3714      	adds	r7, #20
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr

08001626 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001626:	b480      	push	{r7}
 8001628:	b083      	sub	sp, #12
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
 800162e:	460b      	mov	r3, r1
 8001630:	807b      	strh	r3, [r7, #2]
 8001632:	4613      	mov	r3, r2
 8001634:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001636:	787b      	ldrb	r3, [r7, #1]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d003      	beq.n	8001644 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800163c:	887a      	ldrh	r2, [r7, #2]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001642:	e003      	b.n	800164c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001644:	887b      	ldrh	r3, [r7, #2]
 8001646:	041a      	lsls	r2, r3, #16
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	611a      	str	r2, [r3, #16]
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	bc80      	pop	{r7}
 8001654:	4770      	bx	lr
	...

08001658 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d101      	bne.n	800166a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e272      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	2b00      	cmp	r3, #0
 8001674:	f000 8087 	beq.w	8001786 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001678:	4b92      	ldr	r3, [pc, #584]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f003 030c 	and.w	r3, r3, #12
 8001680:	2b04      	cmp	r3, #4
 8001682:	d00c      	beq.n	800169e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001684:	4b8f      	ldr	r3, [pc, #572]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f003 030c 	and.w	r3, r3, #12
 800168c:	2b08      	cmp	r3, #8
 800168e:	d112      	bne.n	80016b6 <HAL_RCC_OscConfig+0x5e>
 8001690:	4b8c      	ldr	r3, [pc, #560]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001698:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800169c:	d10b      	bne.n	80016b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800169e:	4b89      	ldr	r3, [pc, #548]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d06c      	beq.n	8001784 <HAL_RCC_OscConfig+0x12c>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d168      	bne.n	8001784 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e24c      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016be:	d106      	bne.n	80016ce <HAL_RCC_OscConfig+0x76>
 80016c0:	4b80      	ldr	r3, [pc, #512]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a7f      	ldr	r2, [pc, #508]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 80016c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016ca:	6013      	str	r3, [r2, #0]
 80016cc:	e02e      	b.n	800172c <HAL_RCC_OscConfig+0xd4>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d10c      	bne.n	80016f0 <HAL_RCC_OscConfig+0x98>
 80016d6:	4b7b      	ldr	r3, [pc, #492]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a7a      	ldr	r2, [pc, #488]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 80016dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016e0:	6013      	str	r3, [r2, #0]
 80016e2:	4b78      	ldr	r3, [pc, #480]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a77      	ldr	r2, [pc, #476]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 80016e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016ec:	6013      	str	r3, [r2, #0]
 80016ee:	e01d      	b.n	800172c <HAL_RCC_OscConfig+0xd4>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016f8:	d10c      	bne.n	8001714 <HAL_RCC_OscConfig+0xbc>
 80016fa:	4b72      	ldr	r3, [pc, #456]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a71      	ldr	r2, [pc, #452]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 8001700:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001704:	6013      	str	r3, [r2, #0]
 8001706:	4b6f      	ldr	r3, [pc, #444]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a6e      	ldr	r2, [pc, #440]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 800170c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001710:	6013      	str	r3, [r2, #0]
 8001712:	e00b      	b.n	800172c <HAL_RCC_OscConfig+0xd4>
 8001714:	4b6b      	ldr	r3, [pc, #428]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a6a      	ldr	r2, [pc, #424]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 800171a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800171e:	6013      	str	r3, [r2, #0]
 8001720:	4b68      	ldr	r3, [pc, #416]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a67      	ldr	r2, [pc, #412]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 8001726:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800172a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d013      	beq.n	800175c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001734:	f7ff fcba 	bl	80010ac <HAL_GetTick>
 8001738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800173a:	e008      	b.n	800174e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800173c:	f7ff fcb6 	bl	80010ac <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	2b64      	cmp	r3, #100	; 0x64
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e200      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800174e:	4b5d      	ldr	r3, [pc, #372]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001756:	2b00      	cmp	r3, #0
 8001758:	d0f0      	beq.n	800173c <HAL_RCC_OscConfig+0xe4>
 800175a:	e014      	b.n	8001786 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800175c:	f7ff fca6 	bl	80010ac <HAL_GetTick>
 8001760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001762:	e008      	b.n	8001776 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001764:	f7ff fca2 	bl	80010ac <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b64      	cmp	r3, #100	; 0x64
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e1ec      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001776:	4b53      	ldr	r3, [pc, #332]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d1f0      	bne.n	8001764 <HAL_RCC_OscConfig+0x10c>
 8001782:	e000      	b.n	8001786 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001784:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 0302 	and.w	r3, r3, #2
 800178e:	2b00      	cmp	r3, #0
 8001790:	d063      	beq.n	800185a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001792:	4b4c      	ldr	r3, [pc, #304]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f003 030c 	and.w	r3, r3, #12
 800179a:	2b00      	cmp	r3, #0
 800179c:	d00b      	beq.n	80017b6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800179e:	4b49      	ldr	r3, [pc, #292]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f003 030c 	and.w	r3, r3, #12
 80017a6:	2b08      	cmp	r3, #8
 80017a8:	d11c      	bne.n	80017e4 <HAL_RCC_OscConfig+0x18c>
 80017aa:	4b46      	ldr	r3, [pc, #280]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d116      	bne.n	80017e4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017b6:	4b43      	ldr	r3, [pc, #268]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d005      	beq.n	80017ce <HAL_RCC_OscConfig+0x176>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	691b      	ldr	r3, [r3, #16]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d001      	beq.n	80017ce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e1c0      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ce:	4b3d      	ldr	r3, [pc, #244]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	695b      	ldr	r3, [r3, #20]
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	4939      	ldr	r1, [pc, #228]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 80017de:	4313      	orrs	r3, r2
 80017e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017e2:	e03a      	b.n	800185a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	691b      	ldr	r3, [r3, #16]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d020      	beq.n	800182e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017ec:	4b36      	ldr	r3, [pc, #216]	; (80018c8 <HAL_RCC_OscConfig+0x270>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017f2:	f7ff fc5b 	bl	80010ac <HAL_GetTick>
 80017f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017f8:	e008      	b.n	800180c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017fa:	f7ff fc57 	bl	80010ac <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b02      	cmp	r3, #2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e1a1      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800180c:	4b2d      	ldr	r3, [pc, #180]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0f0      	beq.n	80017fa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001818:	4b2a      	ldr	r3, [pc, #168]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	695b      	ldr	r3, [r3, #20]
 8001824:	00db      	lsls	r3, r3, #3
 8001826:	4927      	ldr	r1, [pc, #156]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 8001828:	4313      	orrs	r3, r2
 800182a:	600b      	str	r3, [r1, #0]
 800182c:	e015      	b.n	800185a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800182e:	4b26      	ldr	r3, [pc, #152]	; (80018c8 <HAL_RCC_OscConfig+0x270>)
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001834:	f7ff fc3a 	bl	80010ac <HAL_GetTick>
 8001838:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800183a:	e008      	b.n	800184e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800183c:	f7ff fc36 	bl	80010ac <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	2b02      	cmp	r3, #2
 8001848:	d901      	bls.n	800184e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e180      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800184e:	4b1d      	ldr	r3, [pc, #116]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	2b00      	cmp	r3, #0
 8001858:	d1f0      	bne.n	800183c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0308 	and.w	r3, r3, #8
 8001862:	2b00      	cmp	r3, #0
 8001864:	d03a      	beq.n	80018dc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d019      	beq.n	80018a2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800186e:	4b17      	ldr	r3, [pc, #92]	; (80018cc <HAL_RCC_OscConfig+0x274>)
 8001870:	2201      	movs	r2, #1
 8001872:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001874:	f7ff fc1a 	bl	80010ac <HAL_GetTick>
 8001878:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800187a:	e008      	b.n	800188e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800187c:	f7ff fc16 	bl	80010ac <HAL_GetTick>
 8001880:	4602      	mov	r2, r0
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	2b02      	cmp	r3, #2
 8001888:	d901      	bls.n	800188e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e160      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800188e:	4b0d      	ldr	r3, [pc, #52]	; (80018c4 <HAL_RCC_OscConfig+0x26c>)
 8001890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	2b00      	cmp	r3, #0
 8001898:	d0f0      	beq.n	800187c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800189a:	2001      	movs	r0, #1
 800189c:	f000 fad8 	bl	8001e50 <RCC_Delay>
 80018a0:	e01c      	b.n	80018dc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018a2:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <HAL_RCC_OscConfig+0x274>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018a8:	f7ff fc00 	bl	80010ac <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018ae:	e00f      	b.n	80018d0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018b0:	f7ff fbfc 	bl	80010ac <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d908      	bls.n	80018d0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e146      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
 80018c2:	bf00      	nop
 80018c4:	40021000 	.word	0x40021000
 80018c8:	42420000 	.word	0x42420000
 80018cc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018d0:	4b92      	ldr	r3, [pc, #584]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 80018d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1e9      	bne.n	80018b0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0304 	and.w	r3, r3, #4
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	f000 80a6 	beq.w	8001a36 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018ea:	2300      	movs	r3, #0
 80018ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ee:	4b8b      	ldr	r3, [pc, #556]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d10d      	bne.n	8001916 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018fa:	4b88      	ldr	r3, [pc, #544]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	4a87      	ldr	r2, [pc, #540]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001904:	61d3      	str	r3, [r2, #28]
 8001906:	4b85      	ldr	r3, [pc, #532]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001908:	69db      	ldr	r3, [r3, #28]
 800190a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001912:	2301      	movs	r3, #1
 8001914:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001916:	4b82      	ldr	r3, [pc, #520]	; (8001b20 <HAL_RCC_OscConfig+0x4c8>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800191e:	2b00      	cmp	r3, #0
 8001920:	d118      	bne.n	8001954 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001922:	4b7f      	ldr	r3, [pc, #508]	; (8001b20 <HAL_RCC_OscConfig+0x4c8>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a7e      	ldr	r2, [pc, #504]	; (8001b20 <HAL_RCC_OscConfig+0x4c8>)
 8001928:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800192c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800192e:	f7ff fbbd 	bl	80010ac <HAL_GetTick>
 8001932:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001934:	e008      	b.n	8001948 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001936:	f7ff fbb9 	bl	80010ac <HAL_GetTick>
 800193a:	4602      	mov	r2, r0
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	2b64      	cmp	r3, #100	; 0x64
 8001942:	d901      	bls.n	8001948 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	e103      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001948:	4b75      	ldr	r3, [pc, #468]	; (8001b20 <HAL_RCC_OscConfig+0x4c8>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001950:	2b00      	cmp	r3, #0
 8001952:	d0f0      	beq.n	8001936 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	2b01      	cmp	r3, #1
 800195a:	d106      	bne.n	800196a <HAL_RCC_OscConfig+0x312>
 800195c:	4b6f      	ldr	r3, [pc, #444]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 800195e:	6a1b      	ldr	r3, [r3, #32]
 8001960:	4a6e      	ldr	r2, [pc, #440]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001962:	f043 0301 	orr.w	r3, r3, #1
 8001966:	6213      	str	r3, [r2, #32]
 8001968:	e02d      	b.n	80019c6 <HAL_RCC_OscConfig+0x36e>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d10c      	bne.n	800198c <HAL_RCC_OscConfig+0x334>
 8001972:	4b6a      	ldr	r3, [pc, #424]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001974:	6a1b      	ldr	r3, [r3, #32]
 8001976:	4a69      	ldr	r2, [pc, #420]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001978:	f023 0301 	bic.w	r3, r3, #1
 800197c:	6213      	str	r3, [r2, #32]
 800197e:	4b67      	ldr	r3, [pc, #412]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001980:	6a1b      	ldr	r3, [r3, #32]
 8001982:	4a66      	ldr	r2, [pc, #408]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001984:	f023 0304 	bic.w	r3, r3, #4
 8001988:	6213      	str	r3, [r2, #32]
 800198a:	e01c      	b.n	80019c6 <HAL_RCC_OscConfig+0x36e>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	2b05      	cmp	r3, #5
 8001992:	d10c      	bne.n	80019ae <HAL_RCC_OscConfig+0x356>
 8001994:	4b61      	ldr	r3, [pc, #388]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001996:	6a1b      	ldr	r3, [r3, #32]
 8001998:	4a60      	ldr	r2, [pc, #384]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 800199a:	f043 0304 	orr.w	r3, r3, #4
 800199e:	6213      	str	r3, [r2, #32]
 80019a0:	4b5e      	ldr	r3, [pc, #376]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 80019a2:	6a1b      	ldr	r3, [r3, #32]
 80019a4:	4a5d      	ldr	r2, [pc, #372]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 80019a6:	f043 0301 	orr.w	r3, r3, #1
 80019aa:	6213      	str	r3, [r2, #32]
 80019ac:	e00b      	b.n	80019c6 <HAL_RCC_OscConfig+0x36e>
 80019ae:	4b5b      	ldr	r3, [pc, #364]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 80019b0:	6a1b      	ldr	r3, [r3, #32]
 80019b2:	4a5a      	ldr	r2, [pc, #360]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 80019b4:	f023 0301 	bic.w	r3, r3, #1
 80019b8:	6213      	str	r3, [r2, #32]
 80019ba:	4b58      	ldr	r3, [pc, #352]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 80019bc:	6a1b      	ldr	r3, [r3, #32]
 80019be:	4a57      	ldr	r2, [pc, #348]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 80019c0:	f023 0304 	bic.w	r3, r3, #4
 80019c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d015      	beq.n	80019fa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ce:	f7ff fb6d 	bl	80010ac <HAL_GetTick>
 80019d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019d4:	e00a      	b.n	80019ec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019d6:	f7ff fb69 	bl	80010ac <HAL_GetTick>
 80019da:	4602      	mov	r2, r0
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d901      	bls.n	80019ec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80019e8:	2303      	movs	r3, #3
 80019ea:	e0b1      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019ec:	4b4b      	ldr	r3, [pc, #300]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 80019ee:	6a1b      	ldr	r3, [r3, #32]
 80019f0:	f003 0302 	and.w	r3, r3, #2
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d0ee      	beq.n	80019d6 <HAL_RCC_OscConfig+0x37e>
 80019f8:	e014      	b.n	8001a24 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019fa:	f7ff fb57 	bl	80010ac <HAL_GetTick>
 80019fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a00:	e00a      	b.n	8001a18 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a02:	f7ff fb53 	bl	80010ac <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d901      	bls.n	8001a18 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a14:	2303      	movs	r3, #3
 8001a16:	e09b      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a18:	4b40      	ldr	r3, [pc, #256]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001a1a:	6a1b      	ldr	r3, [r3, #32]
 8001a1c:	f003 0302 	and.w	r3, r3, #2
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d1ee      	bne.n	8001a02 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a24:	7dfb      	ldrb	r3, [r7, #23]
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d105      	bne.n	8001a36 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a2a:	4b3c      	ldr	r3, [pc, #240]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	4a3b      	ldr	r2, [pc, #236]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001a30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a34:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69db      	ldr	r3, [r3, #28]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	f000 8087 	beq.w	8001b4e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a40:	4b36      	ldr	r3, [pc, #216]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f003 030c 	and.w	r3, r3, #12
 8001a48:	2b08      	cmp	r3, #8
 8001a4a:	d061      	beq.n	8001b10 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	69db      	ldr	r3, [r3, #28]
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d146      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a54:	4b33      	ldr	r3, [pc, #204]	; (8001b24 <HAL_RCC_OscConfig+0x4cc>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5a:	f7ff fb27 	bl	80010ac <HAL_GetTick>
 8001a5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a60:	e008      	b.n	8001a74 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a62:	f7ff fb23 	bl	80010ac <HAL_GetTick>
 8001a66:	4602      	mov	r2, r0
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d901      	bls.n	8001a74 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a70:	2303      	movs	r3, #3
 8001a72:	e06d      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a74:	4b29      	ldr	r3, [pc, #164]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d1f0      	bne.n	8001a62 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a88:	d108      	bne.n	8001a9c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a8a:	4b24      	ldr	r3, [pc, #144]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	4921      	ldr	r1, [pc, #132]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a9c:	4b1f      	ldr	r3, [pc, #124]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6a19      	ldr	r1, [r3, #32]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aac:	430b      	orrs	r3, r1
 8001aae:	491b      	ldr	r1, [pc, #108]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ab4:	4b1b      	ldr	r3, [pc, #108]	; (8001b24 <HAL_RCC_OscConfig+0x4cc>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aba:	f7ff faf7 	bl	80010ac <HAL_GetTick>
 8001abe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ac0:	e008      	b.n	8001ad4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ac2:	f7ff faf3 	bl	80010ac <HAL_GetTick>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	1ad3      	subs	r3, r2, r3
 8001acc:	2b02      	cmp	r3, #2
 8001ace:	d901      	bls.n	8001ad4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	e03d      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ad4:	4b11      	ldr	r3, [pc, #68]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d0f0      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x46a>
 8001ae0:	e035      	b.n	8001b4e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ae2:	4b10      	ldr	r3, [pc, #64]	; (8001b24 <HAL_RCC_OscConfig+0x4cc>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae8:	f7ff fae0 	bl	80010ac <HAL_GetTick>
 8001aec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001af0:	f7ff fadc 	bl	80010ac <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e026      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b02:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <HAL_RCC_OscConfig+0x4c4>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d1f0      	bne.n	8001af0 <HAL_RCC_OscConfig+0x498>
 8001b0e:	e01e      	b.n	8001b4e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	69db      	ldr	r3, [r3, #28]
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d107      	bne.n	8001b28 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e019      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40007000 	.word	0x40007000
 8001b24:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b28:	4b0b      	ldr	r3, [pc, #44]	; (8001b58 <HAL_RCC_OscConfig+0x500>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d106      	bne.n	8001b4a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d001      	beq.n	8001b4e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e000      	b.n	8001b50 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3718      	adds	r7, #24
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40021000 	.word	0x40021000

08001b5c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d101      	bne.n	8001b70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e0d0      	b.n	8001d12 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b70:	4b6a      	ldr	r3, [pc, #424]	; (8001d1c <HAL_RCC_ClockConfig+0x1c0>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0307 	and.w	r3, r3, #7
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d910      	bls.n	8001ba0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b7e:	4b67      	ldr	r3, [pc, #412]	; (8001d1c <HAL_RCC_ClockConfig+0x1c0>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f023 0207 	bic.w	r2, r3, #7
 8001b86:	4965      	ldr	r1, [pc, #404]	; (8001d1c <HAL_RCC_ClockConfig+0x1c0>)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b8e:	4b63      	ldr	r3, [pc, #396]	; (8001d1c <HAL_RCC_ClockConfig+0x1c0>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	683a      	ldr	r2, [r7, #0]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d001      	beq.n	8001ba0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e0b8      	b.n	8001d12 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0302 	and.w	r3, r3, #2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d020      	beq.n	8001bee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0304 	and.w	r3, r3, #4
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d005      	beq.n	8001bc4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bb8:	4b59      	ldr	r3, [pc, #356]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	4a58      	ldr	r2, [pc, #352]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001bbe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001bc2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0308 	and.w	r3, r3, #8
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d005      	beq.n	8001bdc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bd0:	4b53      	ldr	r3, [pc, #332]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	4a52      	ldr	r2, [pc, #328]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001bda:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bdc:	4b50      	ldr	r3, [pc, #320]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	494d      	ldr	r1, [pc, #308]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001bea:	4313      	orrs	r3, r2
 8001bec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d040      	beq.n	8001c7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d107      	bne.n	8001c12 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c02:	4b47      	ldr	r3, [pc, #284]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d115      	bne.n	8001c3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e07f      	b.n	8001d12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	2b02      	cmp	r3, #2
 8001c18:	d107      	bne.n	8001c2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c1a:	4b41      	ldr	r3, [pc, #260]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d109      	bne.n	8001c3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e073      	b.n	8001d12 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c2a:	4b3d      	ldr	r3, [pc, #244]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e06b      	b.n	8001d12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c3a:	4b39      	ldr	r3, [pc, #228]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f023 0203 	bic.w	r2, r3, #3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	4936      	ldr	r1, [pc, #216]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c4c:	f7ff fa2e 	bl	80010ac <HAL_GetTick>
 8001c50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c52:	e00a      	b.n	8001c6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c54:	f7ff fa2a 	bl	80010ac <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e053      	b.n	8001d12 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c6a:	4b2d      	ldr	r3, [pc, #180]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f003 020c 	and.w	r2, r3, #12
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d1eb      	bne.n	8001c54 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c7c:	4b27      	ldr	r3, [pc, #156]	; (8001d1c <HAL_RCC_ClockConfig+0x1c0>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0307 	and.w	r3, r3, #7
 8001c84:	683a      	ldr	r2, [r7, #0]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d210      	bcs.n	8001cac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c8a:	4b24      	ldr	r3, [pc, #144]	; (8001d1c <HAL_RCC_ClockConfig+0x1c0>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f023 0207 	bic.w	r2, r3, #7
 8001c92:	4922      	ldr	r1, [pc, #136]	; (8001d1c <HAL_RCC_ClockConfig+0x1c0>)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c9a:	4b20      	ldr	r3, [pc, #128]	; (8001d1c <HAL_RCC_ClockConfig+0x1c0>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	683a      	ldr	r2, [r7, #0]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d001      	beq.n	8001cac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e032      	b.n	8001d12 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0304 	and.w	r3, r3, #4
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d008      	beq.n	8001cca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cb8:	4b19      	ldr	r3, [pc, #100]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	4916      	ldr	r1, [pc, #88]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0308 	and.w	r3, r3, #8
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d009      	beq.n	8001cea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001cd6:	4b12      	ldr	r3, [pc, #72]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	691b      	ldr	r3, [r3, #16]
 8001ce2:	00db      	lsls	r3, r3, #3
 8001ce4:	490e      	ldr	r1, [pc, #56]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cea:	f000 f821 	bl	8001d30 <HAL_RCC_GetSysClockFreq>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	4b0b      	ldr	r3, [pc, #44]	; (8001d20 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	091b      	lsrs	r3, r3, #4
 8001cf6:	f003 030f 	and.w	r3, r3, #15
 8001cfa:	490a      	ldr	r1, [pc, #40]	; (8001d24 <HAL_RCC_ClockConfig+0x1c8>)
 8001cfc:	5ccb      	ldrb	r3, [r1, r3]
 8001cfe:	fa22 f303 	lsr.w	r3, r2, r3
 8001d02:	4a09      	ldr	r2, [pc, #36]	; (8001d28 <HAL_RCC_ClockConfig+0x1cc>)
 8001d04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d06:	4b09      	ldr	r3, [pc, #36]	; (8001d2c <HAL_RCC_ClockConfig+0x1d0>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff f98c 	bl	8001028 <HAL_InitTick>

  return HAL_OK;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40022000 	.word	0x40022000
 8001d20:	40021000 	.word	0x40021000
 8001d24:	08002c34 	.word	0x08002c34
 8001d28:	20000000 	.word	0x20000000
 8001d2c:	20000004 	.word	0x20000004

08001d30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d30:	b490      	push	{r4, r7}
 8001d32:	b08a      	sub	sp, #40	; 0x28
 8001d34:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001d36:	4b29      	ldr	r3, [pc, #164]	; (8001ddc <HAL_RCC_GetSysClockFreq+0xac>)
 8001d38:	1d3c      	adds	r4, r7, #4
 8001d3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001d40:	f240 2301 	movw	r3, #513	; 0x201
 8001d44:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61bb      	str	r3, [r7, #24]
 8001d4e:	2300      	movs	r3, #0
 8001d50:	627b      	str	r3, [r7, #36]	; 0x24
 8001d52:	2300      	movs	r3, #0
 8001d54:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001d56:	2300      	movs	r3, #0
 8001d58:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d5a:	4b21      	ldr	r3, [pc, #132]	; (8001de0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	f003 030c 	and.w	r3, r3, #12
 8001d66:	2b04      	cmp	r3, #4
 8001d68:	d002      	beq.n	8001d70 <HAL_RCC_GetSysClockFreq+0x40>
 8001d6a:	2b08      	cmp	r3, #8
 8001d6c:	d003      	beq.n	8001d76 <HAL_RCC_GetSysClockFreq+0x46>
 8001d6e:	e02b      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d70:	4b1c      	ldr	r3, [pc, #112]	; (8001de4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001d72:	623b      	str	r3, [r7, #32]
      break;
 8001d74:	e02b      	b.n	8001dce <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	0c9b      	lsrs	r3, r3, #18
 8001d7a:	f003 030f 	and.w	r3, r3, #15
 8001d7e:	3328      	adds	r3, #40	; 0x28
 8001d80:	443b      	add	r3, r7
 8001d82:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001d86:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d012      	beq.n	8001db8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d92:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	0c5b      	lsrs	r3, r3, #17
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	3328      	adds	r3, #40	; 0x28
 8001d9e:	443b      	add	r3, r7
 8001da0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001da4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	4a0e      	ldr	r2, [pc, #56]	; (8001de4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001daa:	fb03 f202 	mul.w	r2, r3, r2
 8001dae:	69bb      	ldr	r3, [r7, #24]
 8001db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db4:	627b      	str	r3, [r7, #36]	; 0x24
 8001db6:	e004      	b.n	8001dc2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	4a0b      	ldr	r2, [pc, #44]	; (8001de8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dbc:	fb02 f303 	mul.w	r3, r2, r3
 8001dc0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc4:	623b      	str	r3, [r7, #32]
      break;
 8001dc6:	e002      	b.n	8001dce <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001dc8:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001dca:	623b      	str	r3, [r7, #32]
      break;
 8001dcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dce:	6a3b      	ldr	r3, [r7, #32]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3728      	adds	r7, #40	; 0x28
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bc90      	pop	{r4, r7}
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	08002634 	.word	0x08002634
 8001de0:	40021000 	.word	0x40021000
 8001de4:	007a1200 	.word	0x007a1200
 8001de8:	003d0900 	.word	0x003d0900

08001dec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001df0:	4b02      	ldr	r3, [pc, #8]	; (8001dfc <HAL_RCC_GetHCLKFreq+0x10>)
 8001df2:	681b      	ldr	r3, [r3, #0]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bc80      	pop	{r7}
 8001dfa:	4770      	bx	lr
 8001dfc:	20000000 	.word	0x20000000

08001e00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e04:	f7ff fff2 	bl	8001dec <HAL_RCC_GetHCLKFreq>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	4b05      	ldr	r3, [pc, #20]	; (8001e20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	0a1b      	lsrs	r3, r3, #8
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	4903      	ldr	r1, [pc, #12]	; (8001e24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e16:	5ccb      	ldrb	r3, [r1, r3]
 8001e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40021000 	.word	0x40021000
 8001e24:	08002c44 	.word	0x08002c44

08001e28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e2c:	f7ff ffde 	bl	8001dec <HAL_RCC_GetHCLKFreq>
 8001e30:	4602      	mov	r2, r0
 8001e32:	4b05      	ldr	r3, [pc, #20]	; (8001e48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	0adb      	lsrs	r3, r3, #11
 8001e38:	f003 0307 	and.w	r3, r3, #7
 8001e3c:	4903      	ldr	r1, [pc, #12]	; (8001e4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e3e:	5ccb      	ldrb	r3, [r1, r3]
 8001e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	08002c44 	.word	0x08002c44

08001e50 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e58:	4b0a      	ldr	r3, [pc, #40]	; (8001e84 <RCC_Delay+0x34>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a0a      	ldr	r2, [pc, #40]	; (8001e88 <RCC_Delay+0x38>)
 8001e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e62:	0a5b      	lsrs	r3, r3, #9
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	fb02 f303 	mul.w	r3, r2, r3
 8001e6a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e6c:	bf00      	nop
  }
  while (Delay --);
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	1e5a      	subs	r2, r3, #1
 8001e72:	60fa      	str	r2, [r7, #12]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d1f9      	bne.n	8001e6c <RCC_Delay+0x1c>
}
 8001e78:	bf00      	nop
 8001e7a:	bf00      	nop
 8001e7c:	3714      	adds	r7, #20
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr
 8001e84:	20000000 	.word	0x20000000
 8001e88:	10624dd3 	.word	0x10624dd3

08001e8c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d004      	beq.n	8001ea8 <HAL_SRAM_Init+0x1c>
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	699b      	ldr	r3, [r3, #24]
 8001ea2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ea6:	d101      	bne.n	8001eac <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e038      	b.n	8001f1e <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d106      	bne.n	8001ec6 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8001ec0:	68f8      	ldr	r0, [r7, #12]
 8001ec2:	f7ff f83d 	bl	8000f40 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	3308      	adds	r3, #8
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4610      	mov	r0, r2
 8001ed2:	f000 f9df 	bl	8002294 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6818      	ldr	r0, [r3, #0]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	461a      	mov	r2, r3
 8001ee0:	68b9      	ldr	r1, [r7, #8]
 8001ee2:	f000 fa41 	bl	8002368 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	6858      	ldr	r0, [r3, #4]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	689a      	ldr	r2, [r3, #8]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	6879      	ldr	r1, [r7, #4]
 8001ef4:	f000 fa6c 	bl	80023d0 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	68fa      	ldr	r2, [r7, #12]
 8001efe:	6892      	ldr	r2, [r2, #8]
 8001f00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68fa      	ldr	r2, [r7, #12]
 8001f0a:	6892      	ldr	r2, [r2, #8]
 8001f0c:	f041 0101 	orr.w	r1, r1, #1
 8001f10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2201      	movs	r2, #1
 8001f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}

08001f26 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f26:	b580      	push	{r7, lr}
 8001f28:	b082      	sub	sp, #8
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d101      	bne.n	8001f38 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e03f      	b.n	8001fb8 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d106      	bne.n	8001f52 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	f7fe ff67 	bl	8000e20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2224      	movs	r2, #36	; 0x24
 8001f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	68da      	ldr	r2, [r3, #12]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f68:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f000 f904 	bl	8002178 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	691a      	ldr	r2, [r3, #16]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f7e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	695a      	ldr	r2, [r3, #20]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f8e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	68da      	ldr	r2, [r3, #12]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f9e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2220      	movs	r2, #32
 8001faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2220      	movs	r2, #32
 8001fb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	; 0x28
 8001fc4:	af02      	add	r7, sp, #8
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	603b      	str	r3, [r7, #0]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	2b20      	cmp	r3, #32
 8001fde:	d17c      	bne.n	80020da <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d002      	beq.n	8001fec <HAL_UART_Transmit+0x2c>
 8001fe6:	88fb      	ldrh	r3, [r7, #6]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d101      	bne.n	8001ff0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e075      	b.n	80020dc <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d101      	bne.n	8001ffe <HAL_UART_Transmit+0x3e>
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	e06e      	b.n	80020dc <HAL_UART_Transmit+0x11c>
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2201      	movs	r2, #1
 8002002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2200      	movs	r2, #0
 800200a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2221      	movs	r2, #33	; 0x21
 8002010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002014:	f7ff f84a 	bl	80010ac <HAL_GetTick>
 8002018:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	88fa      	ldrh	r2, [r7, #6]
 800201e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	88fa      	ldrh	r2, [r7, #6]
 8002024:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800202e:	d108      	bne.n	8002042 <HAL_UART_Transmit+0x82>
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	691b      	ldr	r3, [r3, #16]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d104      	bne.n	8002042 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002038:	2300      	movs	r3, #0
 800203a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	61bb      	str	r3, [r7, #24]
 8002040:	e003      	b.n	800204a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002046:	2300      	movs	r3, #0
 8002048:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2200      	movs	r2, #0
 800204e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002052:	e02a      	b.n	80020aa <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	2200      	movs	r2, #0
 800205c:	2180      	movs	r1, #128	; 0x80
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f000 f840 	bl	80020e4 <UART_WaitOnFlagUntilTimeout>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e036      	b.n	80020dc <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d10b      	bne.n	800208c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	881b      	ldrh	r3, [r3, #0]
 8002078:	461a      	mov	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002082:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	3302      	adds	r3, #2
 8002088:	61bb      	str	r3, [r7, #24]
 800208a:	e007      	b.n	800209c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	781a      	ldrb	r2, [r3, #0]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	3301      	adds	r3, #1
 800209a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	3b01      	subs	r3, #1
 80020a4:	b29a      	uxth	r2, r3
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d1cf      	bne.n	8002054 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	9300      	str	r3, [sp, #0]
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	2200      	movs	r2, #0
 80020bc:	2140      	movs	r1, #64	; 0x40
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f000 f810 	bl	80020e4 <UART_WaitOnFlagUntilTimeout>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e006      	b.n	80020dc <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2220      	movs	r2, #32
 80020d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80020d6:	2300      	movs	r3, #0
 80020d8:	e000      	b.n	80020dc <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80020da:	2302      	movs	r3, #2
  }
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3720      	adds	r7, #32
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	603b      	str	r3, [r7, #0]
 80020f0:	4613      	mov	r3, r2
 80020f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020f4:	e02c      	b.n	8002150 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020fc:	d028      	beq.n	8002150 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d007      	beq.n	8002114 <UART_WaitOnFlagUntilTimeout+0x30>
 8002104:	f7fe ffd2 	bl	80010ac <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	429a      	cmp	r2, r3
 8002112:	d21d      	bcs.n	8002150 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68da      	ldr	r2, [r3, #12]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002122:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	695a      	ldr	r2, [r3, #20]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f022 0201 	bic.w	r2, r2, #1
 8002132:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2220      	movs	r2, #32
 8002138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2220      	movs	r2, #32
 8002140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2200      	movs	r2, #0
 8002148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e00f      	b.n	8002170 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	4013      	ands	r3, r2
 800215a:	68ba      	ldr	r2, [r7, #8]
 800215c:	429a      	cmp	r2, r3
 800215e:	bf0c      	ite	eq
 8002160:	2301      	moveq	r3, #1
 8002162:	2300      	movne	r3, #0
 8002164:	b2db      	uxtb	r3, r3
 8002166:	461a      	mov	r2, r3
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	429a      	cmp	r2, r3
 800216c:	d0c3      	beq.n	80020f6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3710      	adds	r7, #16
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	691b      	ldr	r3, [r3, #16]
 8002186:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	68da      	ldr	r2, [r3, #12]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	430a      	orrs	r2, r1
 8002194:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689a      	ldr	r2, [r3, #8]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	691b      	ldr	r3, [r3, #16]
 800219e:	431a      	orrs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	695b      	ldr	r3, [r3, #20]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	68db      	ldr	r3, [r3, #12]
 80021ae:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80021b2:	f023 030c 	bic.w	r3, r3, #12
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	6812      	ldr	r2, [r2, #0]
 80021ba:	68b9      	ldr	r1, [r7, #8]
 80021bc:	430b      	orrs	r3, r1
 80021be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	695b      	ldr	r3, [r3, #20]
 80021c6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	699a      	ldr	r2, [r3, #24]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a2c      	ldr	r2, [pc, #176]	; (800228c <UART_SetConfig+0x114>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d103      	bne.n	80021e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80021e0:	f7ff fe22 	bl	8001e28 <HAL_RCC_GetPCLK2Freq>
 80021e4:	60f8      	str	r0, [r7, #12]
 80021e6:	e002      	b.n	80021ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80021e8:	f7ff fe0a 	bl	8001e00 <HAL_RCC_GetPCLK1Freq>
 80021ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	4613      	mov	r3, r2
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	4413      	add	r3, r2
 80021f6:	009a      	lsls	r2, r3, #2
 80021f8:	441a      	add	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	fbb2 f3f3 	udiv	r3, r2, r3
 8002204:	4a22      	ldr	r2, [pc, #136]	; (8002290 <UART_SetConfig+0x118>)
 8002206:	fba2 2303 	umull	r2, r3, r2, r3
 800220a:	095b      	lsrs	r3, r3, #5
 800220c:	0119      	lsls	r1, r3, #4
 800220e:	68fa      	ldr	r2, [r7, #12]
 8002210:	4613      	mov	r3, r2
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4413      	add	r3, r2
 8002216:	009a      	lsls	r2, r3, #2
 8002218:	441a      	add	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	fbb2 f2f3 	udiv	r2, r2, r3
 8002224:	4b1a      	ldr	r3, [pc, #104]	; (8002290 <UART_SetConfig+0x118>)
 8002226:	fba3 0302 	umull	r0, r3, r3, r2
 800222a:	095b      	lsrs	r3, r3, #5
 800222c:	2064      	movs	r0, #100	; 0x64
 800222e:	fb00 f303 	mul.w	r3, r0, r3
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	011b      	lsls	r3, r3, #4
 8002236:	3332      	adds	r3, #50	; 0x32
 8002238:	4a15      	ldr	r2, [pc, #84]	; (8002290 <UART_SetConfig+0x118>)
 800223a:	fba2 2303 	umull	r2, r3, r2, r3
 800223e:	095b      	lsrs	r3, r3, #5
 8002240:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002244:	4419      	add	r1, r3
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	4613      	mov	r3, r2
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	4413      	add	r3, r2
 800224e:	009a      	lsls	r2, r3, #2
 8002250:	441a      	add	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	fbb2 f2f3 	udiv	r2, r2, r3
 800225c:	4b0c      	ldr	r3, [pc, #48]	; (8002290 <UART_SetConfig+0x118>)
 800225e:	fba3 0302 	umull	r0, r3, r3, r2
 8002262:	095b      	lsrs	r3, r3, #5
 8002264:	2064      	movs	r0, #100	; 0x64
 8002266:	fb00 f303 	mul.w	r3, r0, r3
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	011b      	lsls	r3, r3, #4
 800226e:	3332      	adds	r3, #50	; 0x32
 8002270:	4a07      	ldr	r2, [pc, #28]	; (8002290 <UART_SetConfig+0x118>)
 8002272:	fba2 2303 	umull	r2, r3, r2, r3
 8002276:	095b      	lsrs	r3, r3, #5
 8002278:	f003 020f 	and.w	r2, r3, #15
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	440a      	add	r2, r1
 8002282:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002284:	bf00      	nop
 8002286:	3710      	adds	r7, #16
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40013800 	.word	0x40013800
 8002290:	51eb851f 	.word	0x51eb851f

08002294 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8002294:	b480      	push	{r7}
 8002296:	b087      	sub	sp, #28
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	6812      	ldr	r2, [r2, #0]
 80022ac:	f023 0101 	bic.w	r1, r3, #1
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	2b08      	cmp	r3, #8
 80022bc:	d102      	bne.n	80022c4 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80022be:	2340      	movs	r3, #64	; 0x40
 80022c0:	617b      	str	r3, [r7, #20]
 80022c2:	e001      	b.n	80022c8 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80022c4:	2300      	movs	r3, #0
 80022c6:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80022d4:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80022da:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80022e0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80022e6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80022ec:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80022f2:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 80022f8:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 80022fe:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8002304:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 800230a:	4313      	orrs	r3, r2
 800230c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	699b      	ldr	r3, [r3, #24]
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	4313      	orrs	r3, r2
 8002316:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	4313      	orrs	r3, r2
 8002320:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8002322:	4b10      	ldr	r3, [pc, #64]	; (8002364 <FSMC_NORSRAM_Init+0xd0>)
 8002324:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800232c:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8002334:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	43db      	mvns	r3, r3
 8002344:	ea02 0103 	and.w	r1, r2, r3
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	4319      	orrs	r1, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	371c      	adds	r7, #28
 800235c:	46bd      	mov	sp, r7
 800235e:	bc80      	pop	{r7}
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	0008fb7f 	.word	0x0008fb7f

08002368 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	1c5a      	adds	r2, r3, #1
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800237e:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	011b      	lsls	r3, r3, #4
 800238c:	431a      	orrs	r2, r3
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	021b      	lsls	r3, r3, #8
 8002394:	431a      	orrs	r2, r3
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	041b      	lsls	r3, r3, #16
 800239c:	431a      	orrs	r2, r3
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	3b01      	subs	r3, #1
 80023a4:	051b      	lsls	r3, r3, #20
 80023a6:	431a      	orrs	r2, r3
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	695b      	ldr	r3, [r3, #20]
 80023ac:	3b02      	subs	r3, #2
 80023ae:	061b      	lsls	r3, r3, #24
 80023b0:	431a      	orrs	r2, r3
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	699b      	ldr	r3, [r3, #24]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	3201      	adds	r2, #1
 80023bc:	4319      	orrs	r1, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr

080023d0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
 80023dc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80023e4:	d11d      	bne.n	8002422 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80023ee:	4b13      	ldr	r3, [pc, #76]	; (800243c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80023f0:	4013      	ands	r3, r2
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	6811      	ldr	r1, [r2, #0]
 80023f6:	68ba      	ldr	r2, [r7, #8]
 80023f8:	6852      	ldr	r2, [r2, #4]
 80023fa:	0112      	lsls	r2, r2, #4
 80023fc:	4311      	orrs	r1, r2
 80023fe:	68ba      	ldr	r2, [r7, #8]
 8002400:	6892      	ldr	r2, [r2, #8]
 8002402:	0212      	lsls	r2, r2, #8
 8002404:	4311      	orrs	r1, r2
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	6992      	ldr	r2, [r2, #24]
 800240a:	4311      	orrs	r1, r2
 800240c:	68ba      	ldr	r2, [r7, #8]
 800240e:	68d2      	ldr	r2, [r2, #12]
 8002410:	0412      	lsls	r2, r2, #16
 8002412:	430a      	orrs	r2, r1
 8002414:	ea43 0102 	orr.w	r1, r3, r2
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002420:	e005      	b.n	800242e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	687a      	ldr	r2, [r7, #4]
 8002426:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800242a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	3714      	adds	r7, #20
 8002434:	46bd      	mov	sp, r7
 8002436:	bc80      	pop	{r7}
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	cff00000 	.word	0xcff00000

08002440 <__libc_init_array>:
 8002440:	b570      	push	{r4, r5, r6, lr}
 8002442:	2600      	movs	r6, #0
 8002444:	4d0c      	ldr	r5, [pc, #48]	; (8002478 <__libc_init_array+0x38>)
 8002446:	4c0d      	ldr	r4, [pc, #52]	; (800247c <__libc_init_array+0x3c>)
 8002448:	1b64      	subs	r4, r4, r5
 800244a:	10a4      	asrs	r4, r4, #2
 800244c:	42a6      	cmp	r6, r4
 800244e:	d109      	bne.n	8002464 <__libc_init_array+0x24>
 8002450:	f000 f822 	bl	8002498 <_init>
 8002454:	2600      	movs	r6, #0
 8002456:	4d0a      	ldr	r5, [pc, #40]	; (8002480 <__libc_init_array+0x40>)
 8002458:	4c0a      	ldr	r4, [pc, #40]	; (8002484 <__libc_init_array+0x44>)
 800245a:	1b64      	subs	r4, r4, r5
 800245c:	10a4      	asrs	r4, r4, #2
 800245e:	42a6      	cmp	r6, r4
 8002460:	d105      	bne.n	800246e <__libc_init_array+0x2e>
 8002462:	bd70      	pop	{r4, r5, r6, pc}
 8002464:	f855 3b04 	ldr.w	r3, [r5], #4
 8002468:	4798      	blx	r3
 800246a:	3601      	adds	r6, #1
 800246c:	e7ee      	b.n	800244c <__libc_init_array+0xc>
 800246e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002472:	4798      	blx	r3
 8002474:	3601      	adds	r6, #1
 8002476:	e7f2      	b.n	800245e <__libc_init_array+0x1e>
 8002478:	08002c4c 	.word	0x08002c4c
 800247c:	08002c4c 	.word	0x08002c4c
 8002480:	08002c4c 	.word	0x08002c4c
 8002484:	08002c50 	.word	0x08002c50

08002488 <memset>:
 8002488:	4603      	mov	r3, r0
 800248a:	4402      	add	r2, r0
 800248c:	4293      	cmp	r3, r2
 800248e:	d100      	bne.n	8002492 <memset+0xa>
 8002490:	4770      	bx	lr
 8002492:	f803 1b01 	strb.w	r1, [r3], #1
 8002496:	e7f9      	b.n	800248c <memset+0x4>

08002498 <_init>:
 8002498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800249a:	bf00      	nop
 800249c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800249e:	bc08      	pop	{r3}
 80024a0:	469e      	mov	lr, r3
 80024a2:	4770      	bx	lr

080024a4 <_fini>:
 80024a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024a6:	bf00      	nop
 80024a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024aa:	bc08      	pop	{r3}
 80024ac:	469e      	mov	lr, r3
 80024ae:	4770      	bx	lr
