--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml demmy_disp.twx demmy_disp.ncd -o demmy_disp.twr
demmy_disp.pcf -ucf demmy_disp_spartan_3an.ucf

Design file:              demmy_disp.ncd
Physical constraint file: demmy_disp.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14470 paths analyzed, 133 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.344ns.
--------------------------------------------------------------------------------

Paths for end point clock_count_4 (SLICE_X42Y21.G2), 345 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_5 (FF)
  Destination:          clock_count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.302ns (Levels of Logic = 8)
  Clock Path Skew:      -0.042ns (0.265 - 0.307)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_5 to clock_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y18.XQ      Tcko                  0.591   state<5>
                                                       state_5
    SLICE_X44Y20.G1      net (fanout=6)        1.332   state<5>
    SLICE_X44Y20.Y       Tilo                  0.707   wait_time<11>
                                                       process_cmp_eq000311
    SLICE_X41Y16.F2      net (fanout=20)       1.289   wait_time_and0000
    SLICE_X41Y16.X       Tilo                  0.643   wait_time<4>
                                                       wait_time<4>2
    SLICE_X41Y24.F4      net (fanout=1)        0.551   wait_time<4>
    SLICE_X41Y24.COUT    Topcyf                1.195   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<6>
                                                       Mcompar_process_cmp_eq0002_cy<6>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.XB      Tcinxb                0.296   Mcompar_process_cmp_eq0002_cy<12>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.G1      net (fanout=4)        0.849   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.Y       Tilo                  0.707   clock_count<22>
                                                       lcd_e_mux00001_1
    SLICE_X42Y21.G2      net (fanout=17)       1.065   lcd_e_mux00001
    SLICE_X42Y21.CLK     Tgck                  0.817   clock_count<5>
                                                       clock_count_mux0000<27>1
                                                       clock_count_4
    -------------------------------------------------  ---------------------------
    Total                                     10.302ns (5.216ns logic, 5.086ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_5 (FF)
  Destination:          clock_count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.217ns (Levels of Logic = 8)
  Clock Path Skew:      -0.042ns (0.265 - 0.307)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_5 to clock_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y18.XQ      Tcko                  0.591   state<5>
                                                       state_5
    SLICE_X44Y20.G1      net (fanout=6)        1.332   state<5>
    SLICE_X44Y20.Y       Tilo                  0.707   wait_time<11>
                                                       process_cmp_eq000311
    SLICE_X43Y14.G4      net (fanout=20)       0.844   wait_time_and0000
    SLICE_X43Y14.Y       Tilo                  0.648   wait_time<5>
                                                       wait_time<5>1
    SLICE_X41Y24.G3      net (fanout=2)        0.923   wait_time<5>
    SLICE_X41Y24.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<7>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.XB      Tcinxb                0.296   Mcompar_process_cmp_eq0002_cy<12>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.G1      net (fanout=4)        0.849   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.Y       Tilo                  0.707   clock_count<22>
                                                       lcd_e_mux00001_1
    SLICE_X42Y21.G2      net (fanout=17)       1.065   lcd_e_mux00001
    SLICE_X42Y21.CLK     Tgck                  0.817   clock_count<5>
                                                       clock_count_mux0000<27>1
                                                       clock_count_4
    -------------------------------------------------  ---------------------------
    Total                                     10.217ns (5.204ns logic, 5.013ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_5 (FF)
  Destination:          clock_count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.202ns (Levels of Logic = 8)
  Clock Path Skew:      -0.042ns (0.265 - 0.307)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_5 to clock_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y18.XQ      Tcko                  0.591   state<5>
                                                       state_5
    SLICE_X44Y20.G1      net (fanout=6)        1.332   state<5>
    SLICE_X44Y20.Y       Tilo                  0.707   wait_time<11>
                                                       process_cmp_eq000311
    SLICE_X43Y14.G4      net (fanout=20)       0.844   wait_time_and0000
    SLICE_X43Y14.Y       Tilo                  0.648   wait_time<5>
                                                       wait_time<5>1
    SLICE_X41Y24.F3      net (fanout=2)        0.891   wait_time<5>
    SLICE_X41Y24.COUT    Topcyf                1.195   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<6>
                                                       Mcompar_process_cmp_eq0002_cy<6>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.XB      Tcinxb                0.296   Mcompar_process_cmp_eq0002_cy<12>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.G1      net (fanout=4)        0.849   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.Y       Tilo                  0.707   clock_count<22>
                                                       lcd_e_mux00001_1
    SLICE_X42Y21.G2      net (fanout=17)       1.065   lcd_e_mux00001
    SLICE_X42Y21.CLK     Tgck                  0.817   clock_count<5>
                                                       clock_count_mux0000<27>1
                                                       clock_count_4
    -------------------------------------------------  ---------------------------
    Total                                     10.202ns (5.221ns logic, 4.981ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_count_1 (SLICE_X42Y19.F3), 345 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_5 (FF)
  Destination:          clock_count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.210ns (Levels of Logic = 8)
  Clock Path Skew:      -0.047ns (0.260 - 0.307)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_5 to clock_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y18.XQ      Tcko                  0.591   state<5>
                                                       state_5
    SLICE_X44Y20.G1      net (fanout=6)        1.332   state<5>
    SLICE_X44Y20.Y       Tilo                  0.707   wait_time<11>
                                                       process_cmp_eq000311
    SLICE_X41Y16.F2      net (fanout=20)       1.289   wait_time_and0000
    SLICE_X41Y16.X       Tilo                  0.643   wait_time<4>
                                                       wait_time<4>2
    SLICE_X41Y24.F4      net (fanout=1)        0.551   wait_time<4>
    SLICE_X41Y24.COUT    Topcyf                1.195   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<6>
                                                       Mcompar_process_cmp_eq0002_cy<6>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.XB      Tcinxb                0.296   Mcompar_process_cmp_eq0002_cy<12>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.G1      net (fanout=4)        0.849   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.Y       Tilo                  0.707   clock_count<22>
                                                       lcd_e_mux00001_1
    SLICE_X42Y19.F3      net (fanout=17)       0.988   lcd_e_mux00001
    SLICE_X42Y19.CLK     Tfck                  0.802   clock_count<1>
                                                       clock_count_mux0000<30>1
                                                       clock_count_1
    -------------------------------------------------  ---------------------------
    Total                                     10.210ns (5.201ns logic, 5.009ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_5 (FF)
  Destination:          clock_count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.125ns (Levels of Logic = 8)
  Clock Path Skew:      -0.047ns (0.260 - 0.307)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_5 to clock_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y18.XQ      Tcko                  0.591   state<5>
                                                       state_5
    SLICE_X44Y20.G1      net (fanout=6)        1.332   state<5>
    SLICE_X44Y20.Y       Tilo                  0.707   wait_time<11>
                                                       process_cmp_eq000311
    SLICE_X43Y14.G4      net (fanout=20)       0.844   wait_time_and0000
    SLICE_X43Y14.Y       Tilo                  0.648   wait_time<5>
                                                       wait_time<5>1
    SLICE_X41Y24.G3      net (fanout=2)        0.923   wait_time<5>
    SLICE_X41Y24.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<7>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.XB      Tcinxb                0.296   Mcompar_process_cmp_eq0002_cy<12>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.G1      net (fanout=4)        0.849   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.Y       Tilo                  0.707   clock_count<22>
                                                       lcd_e_mux00001_1
    SLICE_X42Y19.F3      net (fanout=17)       0.988   lcd_e_mux00001
    SLICE_X42Y19.CLK     Tfck                  0.802   clock_count<1>
                                                       clock_count_mux0000<30>1
                                                       clock_count_1
    -------------------------------------------------  ---------------------------
    Total                                     10.125ns (5.189ns logic, 4.936ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_5 (FF)
  Destination:          clock_count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.110ns (Levels of Logic = 8)
  Clock Path Skew:      -0.047ns (0.260 - 0.307)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_5 to clock_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y18.XQ      Tcko                  0.591   state<5>
                                                       state_5
    SLICE_X44Y20.G1      net (fanout=6)        1.332   state<5>
    SLICE_X44Y20.Y       Tilo                  0.707   wait_time<11>
                                                       process_cmp_eq000311
    SLICE_X43Y14.G4      net (fanout=20)       0.844   wait_time_and0000
    SLICE_X43Y14.Y       Tilo                  0.648   wait_time<5>
                                                       wait_time<5>1
    SLICE_X41Y24.F3      net (fanout=2)        0.891   wait_time<5>
    SLICE_X41Y24.COUT    Topcyf                1.195   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<6>
                                                       Mcompar_process_cmp_eq0002_cy<6>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.XB      Tcinxb                0.296   Mcompar_process_cmp_eq0002_cy<12>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.G1      net (fanout=4)        0.849   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.Y       Tilo                  0.707   clock_count<22>
                                                       lcd_e_mux00001_1
    SLICE_X42Y19.F3      net (fanout=17)       0.988   lcd_e_mux00001
    SLICE_X42Y19.CLK     Tfck                  0.802   clock_count<1>
                                                       clock_count_mux0000<30>1
                                                       clock_count_1
    -------------------------------------------------  ---------------------------
    Total                                     10.110ns (5.206ns logic, 4.904ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point clock_count_26 (SLICE_X42Y30.G1), 345 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_5 (FF)
  Destination:          clock_count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.064ns (Levels of Logic = 8)
  Clock Path Skew:      -0.123ns (0.430 - 0.553)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_5 to clock_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y18.XQ      Tcko                  0.591   state<5>
                                                       state_5
    SLICE_X44Y20.G1      net (fanout=6)        1.332   state<5>
    SLICE_X44Y20.Y       Tilo                  0.707   wait_time<11>
                                                       process_cmp_eq000311
    SLICE_X41Y16.F2      net (fanout=20)       1.289   wait_time_and0000
    SLICE_X41Y16.X       Tilo                  0.643   wait_time<4>
                                                       wait_time<4>2
    SLICE_X41Y24.F4      net (fanout=1)        0.551   wait_time<4>
    SLICE_X41Y24.COUT    Topcyf                1.195   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<6>
                                                       Mcompar_process_cmp_eq0002_cy<6>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.XB      Tcinxb                0.296   Mcompar_process_cmp_eq0002_cy<12>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.G1      net (fanout=4)        0.849   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.Y       Tilo                  0.707   clock_count<22>
                                                       lcd_e_mux00001_1
    SLICE_X42Y30.G1      net (fanout=17)       0.827   lcd_e_mux00001
    SLICE_X42Y30.CLK     Tgck                  0.817   clock_count<27>
                                                       clock_count_mux0000<5>1
                                                       clock_count_26
    -------------------------------------------------  ---------------------------
    Total                                     10.064ns (5.216ns logic, 4.848ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_5 (FF)
  Destination:          clock_count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.979ns (Levels of Logic = 8)
  Clock Path Skew:      -0.123ns (0.430 - 0.553)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_5 to clock_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y18.XQ      Tcko                  0.591   state<5>
                                                       state_5
    SLICE_X44Y20.G1      net (fanout=6)        1.332   state<5>
    SLICE_X44Y20.Y       Tilo                  0.707   wait_time<11>
                                                       process_cmp_eq000311
    SLICE_X43Y14.G4      net (fanout=20)       0.844   wait_time_and0000
    SLICE_X43Y14.Y       Tilo                  0.648   wait_time<5>
                                                       wait_time<5>1
    SLICE_X41Y24.G3      net (fanout=2)        0.923   wait_time<5>
    SLICE_X41Y24.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<7>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.XB      Tcinxb                0.296   Mcompar_process_cmp_eq0002_cy<12>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.G1      net (fanout=4)        0.849   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.Y       Tilo                  0.707   clock_count<22>
                                                       lcd_e_mux00001_1
    SLICE_X42Y30.G1      net (fanout=17)       0.827   lcd_e_mux00001
    SLICE_X42Y30.CLK     Tgck                  0.817   clock_count<27>
                                                       clock_count_mux0000<5>1
                                                       clock_count_26
    -------------------------------------------------  ---------------------------
    Total                                      9.979ns (5.204ns logic, 4.775ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_5 (FF)
  Destination:          clock_count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.964ns (Levels of Logic = 8)
  Clock Path Skew:      -0.123ns (0.430 - 0.553)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_5 to clock_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y18.XQ      Tcko                  0.591   state<5>
                                                       state_5
    SLICE_X44Y20.G1      net (fanout=6)        1.332   state<5>
    SLICE_X44Y20.Y       Tilo                  0.707   wait_time<11>
                                                       process_cmp_eq000311
    SLICE_X43Y14.G4      net (fanout=20)       0.844   wait_time_and0000
    SLICE_X43Y14.Y       Tilo                  0.648   wait_time<5>
                                                       wait_time<5>1
    SLICE_X41Y24.F3      net (fanout=2)        0.891   wait_time<5>
    SLICE_X41Y24.COUT    Topcyf                1.195   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<6>
                                                       Mcompar_process_cmp_eq0002_cy<6>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X41Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X41Y26.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X41Y27.XB      Tcinxb                0.296   Mcompar_process_cmp_eq0002_cy<12>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.G1      net (fanout=4)        0.849   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y26.Y       Tilo                  0.707   clock_count<22>
                                                       lcd_e_mux00001_1
    SLICE_X42Y30.G1      net (fanout=17)       0.827   lcd_e_mux00001
    SLICE_X42Y30.CLK     Tgck                  0.817   clock_count<27>
                                                       clock_count_mux0000<5>1
                                                       clock_count_26
    -------------------------------------------------  ---------------------------
    Total                                      9.964ns (5.221ns logic, 4.743ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point lcd_e (SLICE_X40Y27.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_e (FF)
  Destination:          lcd_e (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.329ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd_e to lcd_e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y27.XQ      Tcko                  0.505   lcd_e
                                                       lcd_e
    SLICE_X40Y27.F4      net (fanout=2)        0.319   lcd_e
    SLICE_X40Y27.CLK     Tckf        (-Th)    -0.505   lcd_e
                                                       lcd_e_mux00002
                                                       lcd_e
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (1.010ns logic, 0.319ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

Paths for end point state_1_1 (SLICE_X45Y17.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_1 (FF)
  Destination:          state_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.043 - 0.046)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_1 to state_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y19.XQ      Tcko                  0.473   state<1>
                                                       state_1
    SLICE_X45Y17.G3      net (fanout=17)       0.391   state<1>
    SLICE_X45Y17.CLK     Tckg        (-Th)    -0.470   state_1_1
                                                       state_transition_1_state_transition<1>1
                                                       state_1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.334ns (0.943ns logic, 0.391ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Paths for end point state_7 (SLICE_X44Y19.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_7 (FF)
  Destination:          state_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.351ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_7 to state_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y19.XQ      Tcko                  0.505   state<7>
                                                       state_7
    SLICE_X44Y19.F4      net (fanout=3)        0.341   state<7>
    SLICE_X44Y19.CLK     Tckf        (-Th)    -0.505   state<7>
                                                       state_transition_1_state_transition<7>
                                                       state_7
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (1.010ns logic, 0.341ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: process_FSM_FFd1/CLK
  Logical resource: process_FSM_FFd1/CK
  Location pin: SLICE_X44Y27.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: clock_count<22>/CLK
  Logical resource: clock_count_22/CK
  Location pin: SLICE_X42Y26.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: clock_count<8>/CLK
  Logical resource: clock_count_8/CK
  Location pin: SLICE_X42Y25.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50MHZ    |   10.344|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14470 paths, 0 nets, and 468 connections

Design statistics:
   Minimum period:  10.344ns{1}   (Maximum frequency:  96.674MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 29 13:45:28 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



