// Seed: 1596196298
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wire id_4,
    output supply0 id_5
);
  assign id_5 = id_0;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
module module_2 (
    input uwire id_0,
    output tri0 id_1,
    output wand id_2,
    input uwire id_3,
    output supply1 id_4
);
  id_6(
      .id_0(1 == 1), .id_1("")
  );
endmodule
module module_3 (
    input tri1 id_0,
    output tri id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4,
    output tri0 id_5,
    output supply0 id_6,
    output tri0 id_7,
    input supply1 id_8
);
  always @(negedge 1 or 1) begin : LABEL_0
    assert (1'b0);
    assign id_6 = 1;
    $display;
  end
  and primCall (id_5, id_4, id_8, id_0, id_2);
  module_2 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_8,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
