{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 08 14:20:07 2025 " "Info: Processing started: Wed Oct 08 14:20:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Info: Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Q2_lyf EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"Q2_lyf\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Clk_Generater:clkgen_inst\|clk1k_r Global clock " "Info: Automatically promoted some destinations of signal \"Clk_Generater:clkgen_inst\|clk1k_r\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Clk_Generater:clkgen_inst\|clk1k_r " "Info: Destination \"Clk_Generater:clkgen_inst\|clk1k_r\" may be non-global or may not use global clock" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "LedMatrix:LedMatrix_Inst\|clk_div Global clock " "Info: Automatically promoted signal \"LedMatrix:LedMatrix_Inst\|clk_div\" to use Global clock" {  } { { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Clk_Generater:clkgen_inst\|clk100_r Global clock " "Info: Automatically promoted some destinations of signal \"Clk_Generater:clkgen_inst\|clk100_r\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Clk_Generater:clkgen_inst\|clk100_r " "Info: Destination \"Clk_Generater:clkgen_inst\|clk100_r\" may be non-global or may not use global clock" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "32.577 ns register pin " "Info: Estimated most critical path is register to pin delay of 32.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tempreature:Temp_Inst\|temp_twice\[3\] 1 REG LAB_X12_Y5 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y5; Fanout = 11; REG Node = 'Tempreature:Temp_Inst\|temp_twice\[3\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tempreature:Temp_Inst|temp_twice[3] } "NODE_NAME" } } { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.200 ns) 1.783 ns DigitalDisplay:Display_Inst\|LessThan1~1 2 COMB LAB_X11_Y5 1 " "Info: 2: + IC(1.583 ns) + CELL(0.200 ns) = 1.783 ns; Loc. = LAB_X11_Y5; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|LessThan1~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.783 ns" { Tempreature:Temp_Inst|temp_twice[3] DigitalDisplay:Display_Inst|LessThan1~1 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.200 ns) 3.042 ns DigitalDisplay:Display_Inst\|LessThan1~2 3 COMB LAB_X11_Y5 25 " "Info: 3: + IC(1.059 ns) + CELL(0.200 ns) = 3.042 ns; Loc. = LAB_X11_Y5; Fanout = 25; COMB Node = 'DigitalDisplay:Display_Inst\|LessThan1~2'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.259 ns" { DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.978 ns) 4.793 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 4 COMB LAB_X11_Y5 1 " "Info: 4: + IC(0.773 ns) + CELL(0.978 ns) = 4.793 ns; Loc. = LAB_X11_Y5; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.751 ns" { DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.608 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20 5 COMB LAB_X11_Y5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 5.608 ns; Loc. = LAB_X11_Y5; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.978 ns) 7.359 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 6 COMB LAB_X11_Y5 2 " "Info: 6: + IC(0.773 ns) + CELL(0.978 ns) = 7.359 ns; Loc. = LAB_X11_Y5; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.751 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.482 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12 7 COMB LAB_X11_Y5 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 7.482 ns; Loc. = LAB_X11_Y5; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.605 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7 8 COMB LAB_X11_Y5 1 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 7.605 ns; Loc. = LAB_X11_Y5; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 8.420 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0 9 COMB LAB_X11_Y5 9 " "Info: 9: + IC(0.000 ns) + CELL(0.815 ns) = 8.420 ns; Loc. = LAB_X11_Y5; Fanout = 9; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.174 ns) + CELL(0.200 ns) 10.794 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[19\]~5 10 COMB LAB_X10_Y8 3 " "Info: 10: + IC(2.174 ns) + CELL(0.200 ns) = 10.794 ns; Loc. = LAB_X10_Y8; Fanout = 3; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[19\]~5'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.374 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[19]~5 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.978 ns) 12.945 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7 11 COMB LAB_X11_Y8 2 " "Info: 11: + IC(1.173 ns) + CELL(0.978 ns) = 12.945 ns; Loc. = LAB_X11_Y8; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.151 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[19]~5 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.068 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 12 COMB LAB_X11_Y8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.123 ns) = 13.068 ns; Loc. = LAB_X11_Y8; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.191 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12 13 COMB LAB_X11_Y8 1 " "Info: 13: + IC(0.000 ns) + CELL(0.123 ns) = 13.191 ns; Loc. = LAB_X11_Y8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 14.006 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0 14 COMB LAB_X11_Y8 8 " "Info: 14: + IC(0.000 ns) + CELL(0.815 ns) = 14.006 ns; Loc. = LAB_X11_Y8; Fanout = 8; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 15.189 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[26\]~3 15 COMB LAB_X11_Y8 4 " "Info: 15: + IC(0.269 ns) + CELL(0.914 ns) = 15.189 ns; Loc. = LAB_X11_Y8; Fanout = 4; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[26\]~3'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[26]~3 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.747 ns) 17.957 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12 16 COMB LAB_X9_Y8 1 " "Info: 16: + IC(2.021 ns) + CELL(0.747 ns) = 17.957 ns; Loc. = LAB_X9_Y8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.768 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[26]~3 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 18.356 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 17 COMB LAB_X9_Y8 1 " "Info: 17: + IC(0.000 ns) + CELL(0.399 ns) = 18.356 ns; Loc. = LAB_X9_Y8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.399 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 19.590 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0 18 COMB LAB_X9_Y8 3 " "Info: 18: + IC(0.000 ns) + CELL(1.234 ns) = 19.590 ns; Loc. = LAB_X9_Y8; Fanout = 3; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.234 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 20.773 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[32\]~2 19 COMB LAB_X9_Y8 1 " "Info: 19: + IC(0.983 ns) + CELL(0.200 ns) = 20.773 ns; Loc. = LAB_X9_Y8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_hie:divider\|StageOut\[32\]~2'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[32]~2 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 21.956 ns DigitalDisplay:Display_Inst\|Mux1~4 20 COMB LAB_X9_Y8 1 " "Info: 20: + IC(0.269 ns) + CELL(0.914 ns) = 21.956 ns; Loc. = LAB_X9_Y8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux1~4'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[32]~2 DigitalDisplay:Display_Inst|Mux1~4 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 23.139 ns DigitalDisplay:Display_Inst\|Mux1~5 21 COMB LAB_X9_Y8 1 " "Info: 21: + IC(0.983 ns) + CELL(0.200 ns) = 23.139 ns; Loc. = LAB_X9_Y8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux1~5'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { DigitalDisplay:Display_Inst|Mux1~4 DigitalDisplay:Display_Inst|Mux1~5 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 24.322 ns DigitalDisplay:Display_Inst\|Mux1~6 22 COMB LAB_X9_Y8 7 " "Info: 22: + IC(0.269 ns) + CELL(0.914 ns) = 24.322 ns; Loc. = LAB_X9_Y8; Fanout = 7; COMB Node = 'DigitalDisplay:Display_Inst\|Mux1~6'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { DigitalDisplay:Display_Inst|Mux1~5 DigitalDisplay:Display_Inst|Mux1~6 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.376 ns) + CELL(0.511 ns) 27.209 ns DigitalDisplay:Display_Inst\|Mux11~0 23 COMB LAB_X11_Y7 1 " "Info: 23: + IC(2.376 ns) + CELL(0.511 ns) = 27.209 ns; Loc. = LAB_X11_Y7; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux11~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.887 ns" { DigitalDisplay:Display_Inst|Mux1~6 DigitalDisplay:Display_Inst|Mux11~0 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 28.392 ns DigitalDisplay:Display_Inst\|Mux11~1 24 COMB LAB_X11_Y7 1 " "Info: 24: + IC(0.983 ns) + CELL(0.200 ns) = 28.392 ns; Loc. = LAB_X11_Y7; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux11~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { DigitalDisplay:Display_Inst|Mux11~0 DigitalDisplay:Display_Inst|Mux11~1 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(2.322 ns) 32.577 ns deg_out\[0\] 25 PIN PIN_62 0 " "Info: 25: + IC(1.863 ns) + CELL(2.322 ns) = 32.577 ns; Loc. = PIN_62; Fanout = 0; PIN Node = 'deg_out\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.185 ns" { DigitalDisplay:Display_Inst|Mux11~1 deg_out[0] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.026 ns ( 46.12 % ) " "Info: Total cell delay = 15.026 ns ( 46.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.551 ns ( 53.88 % ) " "Info: Total interconnect delay = 17.551 ns ( 53.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "32.577 ns" { Tempreature:Temp_Inst|temp_twice[3] DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[19]~5 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[26]~3 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_hie:divider|StageOut[32]~2 DigitalDisplay:Display_Inst|Mux1~4 DigitalDisplay:Display_Inst|Mux1~5 DigitalDisplay:Display_Inst|Mux1~6 DigitalDisplay:Display_Inst|Mux11~0 DigitalDisplay:Display_Inst|Mux11~1 deg_out[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "4 2239 " "Info: 4 (of 2239) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Info: Average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.fit.smsg " "Info: Generated suppressed messages file C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4510 " "Info: Peak virtual memory: 4510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 08 14:20:08 2025 " "Info: Processing ended: Wed Oct 08 14:20:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
