// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "05/13/2025 19:37:47"

// 
// Device: Altera EP4CE40U19A7 Package UFBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FPGA (
	clk,
	rst,
	keyin,
	LCD_HS,
	LCD_VS,
	LCD_PCLK,
	LCD_RST,
	LCD_BL,
	LCD_DE,
	R,
	G,
	B);
input 	clk;
input 	rst;
input 	[3:0] keyin;
output 	LCD_HS;
output 	LCD_VS;
output 	LCD_PCLK;
output 	LCD_RST;
output 	LCD_BL;
output 	LCD_DE;
output 	[7:0] R;
output 	[7:0] G;
output 	[7:0] B;

// Design Ports Information
// LCD_HS	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_VS	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_PCLK	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_RST	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_BL	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DE	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[3]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[4]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[5]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[6]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[7]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyin[1]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyin[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyin[3]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyin[0]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FPGA_v.sdo");
// synopsys translate_on

wire \rst~input_o ;
wire \clk~input_o ;
wire \altpll1_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \vga_ctrl|Add0~0_combout ;
wire \vga_ctrl|Add0~1 ;
wire \vga_ctrl|Add0~2_combout ;
wire \vga_ctrl|Add0~3 ;
wire \vga_ctrl|Add0~4_combout ;
wire \vga_ctrl|Add0~5 ;
wire \vga_ctrl|Add0~6_combout ;
wire \vga_ctrl|Add0~7 ;
wire \vga_ctrl|Add0~8_combout ;
wire \vga_ctrl|Add0~9 ;
wire \vga_ctrl|Add0~10_combout ;
wire \vga_ctrl|Add0~19 ;
wire \vga_ctrl|Add0~20_combout ;
wire \vga_ctrl|cnth~1_combout ;
wire \vga_ctrl|Equal0~2_combout ;
wire \vga_ctrl|Equal0~0_combout ;
wire \vga_ctrl|Equal0~1_combout ;
wire \vga_ctrl|Equal0~3_combout ;
wire \vga_ctrl|cnth~0_combout ;
wire \vga_ctrl|Add0~11 ;
wire \vga_ctrl|Add0~12_combout ;
wire \vga_ctrl|Add0~13 ;
wire \vga_ctrl|Add0~14_combout ;
wire \vga_ctrl|Add0~15 ;
wire \vga_ctrl|Add0~16_combout ;
wire \vga_ctrl|Add0~17 ;
wire \vga_ctrl|Add0~18_combout ;
wire \vga_ctrl|LessThan4~0_combout ;
wire \vga_ctrl|LessThan5~0_combout ;
wire \vga_ctrl|Add1~0_combout ;
wire \vga_ctrl|cntv[0]~11_combout ;
wire \vga_ctrl|Add1~1 ;
wire \vga_ctrl|Add1~2_combout ;
wire \vga_ctrl|cntv[1]~4_combout ;
wire \vga_ctrl|Add1~3 ;
wire \vga_ctrl|Add1~4_combout ;
wire \vga_ctrl|cntv[2]~3_combout ;
wire \vga_ctrl|Add1~5 ;
wire \vga_ctrl|Add1~6_combout ;
wire \vga_ctrl|cntv[3]~5_combout ;
wire \vga_ctrl|Add1~7 ;
wire \vga_ctrl|Add1~8_combout ;
wire \vga_ctrl|cntv[4]~6_combout ;
wire \vga_ctrl|Add1~9 ;
wire \vga_ctrl|Add1~11 ;
wire \vga_ctrl|Add1~12_combout ;
wire \vga_ctrl|cntv[6]~9_combout ;
wire \vga_ctrl|Add1~13 ;
wire \vga_ctrl|Add1~14_combout ;
wire \vga_ctrl|cntv[7]~8_combout ;
wire \vga_ctrl|Add1~15 ;
wire \vga_ctrl|Add1~16_combout ;
wire \vga_ctrl|cntv[8]~7_combout ;
wire \vga_ctrl|Add1~17 ;
wire \vga_ctrl|Add1~18_combout ;
wire \vga_ctrl|cntv[9]~2_combout ;
wire \vga_ctrl|Add1~19 ;
wire \vga_ctrl|Add1~20_combout ;
wire \vga_ctrl|cntv[10]~1_combout ;
wire \vga_ctrl|always1~1_combout ;
wire \vga_ctrl|always1~0_combout ;
wire \vga_ctrl|always1~2_combout ;
wire \vga_ctrl|cntv[8]~0_combout ;
wire \vga_ctrl|Add1~10_combout ;
wire \vga_ctrl|cntv[5]~10_combout ;
wire \vga_ctrl|LessThan11~0_combout ;
wire \vga_ctrl|always4~0_combout ;
wire \vga_ctrl|always4~1_combout ;
wire \vga_ctrl|LessThan6~0_combout ;
wire \vga_ctrl|always4~2_combout ;
wire \vga_ctrl|always4~3_combout ;
wire \vga_ctrl|rgb_valid~q ;
wire \vga_ctrl|Add3~1 ;
wire \vga_ctrl|Add3~3 ;
wire \vga_ctrl|Add3~5 ;
wire \vga_ctrl|Add3~6_combout ;
wire \vga_ctrl|LessThan8~0_combout ;
wire \vga_ctrl|LessThan8~1_combout ;
wire \vga_ctrl|LessThan9~0_combout ;
wire \vga_ctrl|LessThan10~0_combout ;
wire \vga_ctrl|always5~0_combout ;
wire \vga_ctrl|always5~1_combout ;
wire \vga_ctrl|always5~2_combout ;
wire \vga_ctrl|pix_data_req~q ;
wire \vga_ctrl|Add3~4_combout ;
wire \vga_ctrl|Add3~2_combout ;
wire \vga_pic|LessThan4~0_combout ;
wire \vga_ctrl|Add3~7 ;
wire \vga_ctrl|Add3~8_combout ;
wire \vga_ctrl|pix_x[4]~5_combout ;
wire \vga_ctrl|Add3~9 ;
wire \vga_ctrl|Add3~10_combout ;
wire \vga_ctrl|pix_x[5]~4_combout ;
wire \vga_ctrl|Add3~11 ;
wire \vga_ctrl|Add3~12_combout ;
wire \vga_ctrl|pix_x[6]~3_combout ;
wire \vga_pic|LessThan4~1_combout ;
wire \vga_pic|LessThan3~0_combout ;
wire \vga_pic|LessThan3~1_combout ;
wire \vga_ctrl|Add5~1 ;
wire \vga_ctrl|Add5~3 ;
wire \vga_ctrl|Add5~5 ;
wire \vga_ctrl|Add5~7 ;
wire \vga_ctrl|Add5~9 ;
wire \vga_ctrl|Add5~11 ;
wire \vga_ctrl|Add5~13 ;
wire \vga_ctrl|Add5~15 ;
wire \vga_ctrl|Add5~16_combout ;
wire \vga_ctrl|pix_y[8]~1_combout ;
wire \vga_ctrl|Add3~13 ;
wire \vga_ctrl|Add3~15 ;
wire \vga_ctrl|Add3~17 ;
wire \vga_ctrl|Add3~18_combout ;
wire \vga_ctrl|pix_x[9]~0_combout ;
wire \vga_ctrl|Add5~4_combout ;
wire \vga_ctrl|Add5~6_combout ;
wire \vga_ctrl|Add5~8_combout ;
wire \vga_pic|always1~8_combout ;
wire \vga_ctrl|Add3~14_combout ;
wire \vga_ctrl|Add3~16_combout ;
wire \vga_pic|always1~7_combout ;
wire \vga_pic|always1~9_combout ;
wire \vga_ctrl|Add5~10_combout ;
wire \vga_ctrl|Add5~12_combout ;
wire \vga_pic|always1~1_combout ;
wire \vga_ctrl|Add5~17 ;
wire \vga_ctrl|Add5~18_combout ;
wire \vga_ctrl|Add5~14_combout ;
wire \vga_pic|always1~6_combout ;
wire \vga_pic|always1~10_combout ;
wire \vga_ctrl|Add5~2_combout ;
wire \vga_ctrl|Add5~0_combout ;
wire \vga_pic|PIC_START_X[9]~6_combout ;
wire \vga_pic|PIC_START_X[9]~5_combout ;
wire \vga_pic|PIC_START_X[9]~3_combout ;
wire \vga_ctrl|pix_x[3]~6_combout ;
wire \vga_pic|Equal1~0_combout ;
wire \vga_pic|always2~26_combout ;
wire \vga_pic|PIC_START_X[9]~4_combout ;
wire \vga_ctrl|pix_x[1]~8_combout ;
wire \vga_ctrl|Add3~0_combout ;
wire \vga_ctrl|pix_x[0]~9_combout ;
wire \vga_pic|Equal2~0_combout ;
wire \vga_ctrl|pix_x[2]~7_combout ;
wire \vga_pic|PIC_START_X[9]~7_combout ;
wire \vga_pic|PIC_START_X[9]~8_combout ;
wire \keyin[2]~input_o ;
wire \keyin[1]~input_o ;
wire \keyin[3]~input_o ;
wire \keyin[0]~input_o ;
wire \vga_pic|Equal5~1_combout ;
wire \vga_pic|Add0~0_combout ;
wire \vga_pic|PIC_START_X[0]~21_combout ;
wire \vga_pic|Add0~1 ;
wire \vga_pic|Add0~2_combout ;
wire \vga_pic|PIC_START_X[1]~20_combout ;
wire \vga_pic|PIC_START_X[7]~10_combout ;
wire \vga_pic|Add0~3 ;
wire \vga_pic|Add0~4_combout ;
wire \vga_pic|PIC_START_X[2]~19_combout ;
wire \vga_pic|Add0~5 ;
wire \vga_pic|Add0~6_combout ;
wire \vga_pic|PIC_START_X[3]~18_combout ;
wire \vga_pic|Add0~7 ;
wire \vga_pic|Add0~9 ;
wire \vga_pic|Add0~10_combout ;
wire \vga_pic|PIC_START_X[5]~14_combout ;
wire \vga_pic|Add0~11 ;
wire \vga_pic|Add0~12_combout ;
wire \vga_pic|PIC_START_X[6]~13_combout ;
wire \vga_pic|Add0~13 ;
wire \vga_pic|Add0~14_combout ;
wire \vga_pic|PIC_START_X[7]~15_combout ;
wire \vga_pic|Add0~15 ;
wire \vga_pic|Add0~16_combout ;
wire \vga_pic|PIC_START_X[8]~16_combout ;
wire \vga_pic|PIC_START_X[9]~0_combout ;
wire \vga_pic|PIC_START_X[9]~11_combout ;
wire \vga_pic|offset[0]~10_combout ;
wire \vga_pic|offset[7]~30_combout ;
wire \vga_pic|offset[7]~31_combout ;
wire \vga_pic|offset[0]~11 ;
wire \vga_pic|offset[1]~12_combout ;
wire \vga_pic|offset[1]~13 ;
wire \vga_pic|offset[2]~14_combout ;
wire \vga_pic|offset[2]~15 ;
wire \vga_pic|offset[3]~16_combout ;
wire \vga_pic|offset[3]~17 ;
wire \vga_pic|offset[4]~18_combout ;
wire \vga_pic|offset[4]~19 ;
wire \vga_pic|offset[5]~20_combout ;
wire \vga_pic|offset[5]~21 ;
wire \vga_pic|offset[6]~22_combout ;
wire \vga_pic|offset[6]~23 ;
wire \vga_pic|offset[7]~24_combout ;
wire \vga_pic|always0~1_combout ;
wire \vga_pic|always0~0_combout ;
wire \vga_pic|offset[7]~25 ;
wire \vga_pic|offset[8]~26_combout ;
wire \vga_pic|offset[8]~27 ;
wire \vga_pic|offset[9]~28_combout ;
wire \vga_pic|always0~2_combout ;
wire \vga_pic|PIC_START_X[7]~12_combout ;
wire \vga_pic|Add0~8_combout ;
wire \vga_pic|PIC_START_X[4]~17_combout ;
wire \vga_pic|PIC_START_X[9]~1_combout ;
wire \vga_pic|Add0~17 ;
wire \vga_pic|Add0~18_combout ;
wire \vga_pic|PIC_START_X[9]~2_combout ;
wire \vga_pic|PIC_START_X[9]~9_combout ;
wire \vga_ctrl|pix_x[8]~1_combout ;
wire \vga_ctrl|pix_x[7]~2_combout ;
wire \vga_pic|LessThan7~1_cout ;
wire \vga_pic|LessThan7~3_cout ;
wire \vga_pic|LessThan7~5_cout ;
wire \vga_pic|LessThan7~7_cout ;
wire \vga_pic|LessThan7~9_cout ;
wire \vga_pic|LessThan7~11_cout ;
wire \vga_pic|LessThan7~13_cout ;
wire \vga_pic|LessThan7~15_cout ;
wire \vga_pic|LessThan7~17_cout ;
wire \vga_pic|LessThan7~18_combout ;
wire \vga_pic|LessThan9~0_combout ;
wire \vga_pic|LessThan9~1_combout ;
wire \vga_pic|always1~0_combout ;
wire \vga_ctrl|pix_y[7]~0_combout ;
wire \vga_pic|always1~3_combout ;
wire \vga_pic|Add3~0_combout ;
wire \vga_pic|Add3~1_combout ;
wire \vga_pic|Add3~2_combout ;
wire \vga_pic|Add4~1 ;
wire \vga_pic|Add4~3 ;
wire \vga_pic|Add4~5 ;
wire \vga_pic|Add4~7 ;
wire \vga_pic|Add4~9 ;
wire \vga_pic|Add4~11 ;
wire \vga_pic|Add4~13 ;
wire \vga_pic|Add4~15 ;
wire \vga_pic|Add4~17 ;
wire \vga_pic|Add4~19 ;
wire \vga_pic|Add4~21 ;
wire \vga_pic|Add4~22_combout ;
wire \vga_pic|Add4~20_combout ;
wire \vga_pic|Add4~18_combout ;
wire \vga_pic|Add4~16_combout ;
wire \vga_pic|Add4~14_combout ;
wire \vga_pic|Add4~12_combout ;
wire \vga_pic|Add4~10_combout ;
wire \vga_pic|Add4~8_combout ;
wire \vga_pic|Add4~6_combout ;
wire \vga_pic|Add4~4_combout ;
wire \vga_pic|Add4~2_combout ;
wire \vga_pic|Add4~0_combout ;
wire \vga_pic|Add2~1 ;
wire \vga_pic|Add2~3 ;
wire \vga_pic|Add2~5 ;
wire \vga_pic|Add2~7 ;
wire \vga_pic|Add2~9 ;
wire \vga_pic|Add2~11 ;
wire \vga_pic|Add2~13 ;
wire \vga_pic|Add2~15 ;
wire \vga_pic|Add2~17 ;
wire \vga_pic|Add2~19 ;
wire \vga_pic|Add2~21 ;
wire \vga_pic|Add2~23 ;
wire \vga_pic|Add2~24_combout ;
wire \vga_pic|Add2~22_combout ;
wire \vga_pic|Add2~20_combout ;
wire \vga_pic|Add2~18_combout ;
wire \vga_pic|Add2~16_combout ;
wire \vga_pic|Add2~14_combout ;
wire \vga_pic|Add2~12_combout ;
wire \vga_pic|Add2~10_combout ;
wire \vga_pic|Add2~8_combout ;
wire \vga_pic|Add2~6_combout ;
wire \vga_pic|Add2~4_combout ;
wire \vga_pic|Add2~2_combout ;
wire \vga_pic|Add2~0_combout ;
wire \vga_pic|LessThan1~1_cout ;
wire \vga_pic|LessThan1~3_cout ;
wire \vga_pic|LessThan1~5_cout ;
wire \vga_pic|LessThan1~7_cout ;
wire \vga_pic|LessThan1~9_cout ;
wire \vga_pic|LessThan1~11_cout ;
wire \vga_pic|LessThan1~13_cout ;
wire \vga_pic|LessThan1~15_cout ;
wire \vga_pic|LessThan1~17_cout ;
wire \vga_pic|LessThan1~18_combout ;
wire \vga_pic|always1~2_combout ;
wire \vga_pic|always1~4_combout ;
wire \vga_pic|always1~5_combout ;
wire \vga_pic|rom_en1~0_combout ;
wire \vga_pic|rom_en1~q ;
wire \vga_pic|rom_en~0_combout ;
wire \vga_pic|rom_en~q ;
wire \vga_pic|Add5~1 ;
wire \vga_pic|Add5~3 ;
wire \vga_pic|Add5~5 ;
wire \vga_pic|Add5~7 ;
wire \vga_pic|Add5~9 ;
wire \vga_pic|Add5~11 ;
wire \vga_pic|Add5~13 ;
wire \vga_pic|Add5~15 ;
wire \vga_pic|Add5~16_combout ;
wire \vga_pic|Add5~14_combout ;
wire \vga_pic|Add5~12_combout ;
wire \vga_pic|Add5~10_combout ;
wire \vga_pic|Add5~8_combout ;
wire \vga_pic|Add5~6_combout ;
wire \vga_pic|Add5~4_combout ;
wire \vga_pic|Add5~2_combout ;
wire \vga_pic|Add5~0_combout ;
wire \vga_pic|LessThan8~1_cout ;
wire \vga_pic|LessThan8~3_cout ;
wire \vga_pic|LessThan8~5_cout ;
wire \vga_pic|LessThan8~7_cout ;
wire \vga_pic|LessThan8~9_cout ;
wire \vga_pic|LessThan8~11_cout ;
wire \vga_pic|LessThan8~13_cout ;
wire \vga_pic|LessThan8~15_cout ;
wire \vga_pic|LessThan8~17_cout ;
wire \vga_pic|LessThan8~18_combout ;
wire \vga_pic|Add5~17 ;
wire \vga_pic|Add5~19 ;
wire \vga_pic|Add5~21 ;
wire \vga_pic|Add5~22_combout ;
wire \vga_pic|Add5~20_combout ;
wire \vga_pic|Add5~18_combout ;
wire \vga_pic|ram_rden~2_combout ;
wire \vga_pic|ram_rden~3_combout ;
wire \vga_pic|ram_rden~4_combout ;
wire \vga_pic|ram_rden~6_combout ;
wire \vga_pic|Equal6~0_combout ;
wire \vga_pic|ram_rden~5_combout ;
wire \vga_pic|ram_rden~q ;
wire \vga_pic|always4~1_combout ;
wire \vga_pic|color_data_out[23]~2_combout ;
wire \vga_pic|color_data_out[23]~2clkctrl_outclk ;
wire \vga_pic|comb~0_combout ;
wire \vga_pic|rom_addr[6]~13_combout ;
wire \vga_pic|always2~7_combout ;
wire \vga_pic|always2~3_combout ;
wire \vga_pic|always2~30_combout ;
wire \vga_pic|always2~16_combout ;
wire \vga_pic|Add16~1 ;
wire \vga_pic|Add16~3 ;
wire \vga_pic|Add16~5 ;
wire \vga_pic|Add16~7 ;
wire \vga_pic|Add16~9 ;
wire \vga_pic|Add16~11 ;
wire \vga_pic|Add16~13 ;
wire \vga_pic|Add16~15 ;
wire \vga_pic|Add16~17 ;
wire \vga_pic|Add16~18_combout ;
wire \clk~inputclkctrl_outclk ;
wire \u_clk_divx|Add1~0_combout ;
wire \u_clk_divx|Add1~1 ;
wire \u_clk_divx|Add1~2_combout ;
wire \u_clk_divx|Add1~3 ;
wire \u_clk_divx|Add1~4_combout ;
wire \u_clk_divx|Add1~5 ;
wire \u_clk_divx|Add1~6_combout ;
wire \u_clk_divx|Add1~7 ;
wire \u_clk_divx|Add1~8_combout ;
wire \u_clk_divx|Add1~9 ;
wire \u_clk_divx|Add1~10_combout ;
wire \u_clk_divx|Add1~11 ;
wire \u_clk_divx|Add1~12_combout ;
wire \u_clk_divx|Add1~13 ;
wire \u_clk_divx|Add1~14_combout ;
wire \u_clk_divx|Equal0~6_combout ;
wire \u_clk_divx|Add1~15 ;
wire \u_clk_divx|Add1~16_combout ;
wire \u_clk_divx|Add1~17 ;
wire \u_clk_divx|Add1~18_combout ;
wire \u_clk_divx|Add1~19 ;
wire \u_clk_divx|Add1~20_combout ;
wire \u_clk_divx|Add1~21 ;
wire \u_clk_divx|Add1~22_combout ;
wire \u_clk_divx|Equal0~3_combout ;
wire \u_clk_divx|Add1~23 ;
wire \u_clk_divx|Add1~24_combout ;
wire \u_clk_divx|cnt~9_combout ;
wire \u_clk_divx|Add1~25 ;
wire \u_clk_divx|Add1~26_combout ;
wire \u_clk_divx|cnt~8_combout ;
wire \u_clk_divx|Add1~27 ;
wire \u_clk_divx|Add1~28_combout ;
wire \u_clk_divx|cnt~7_combout ;
wire \u_clk_divx|Add1~29 ;
wire \u_clk_divx|Add1~30_combout ;
wire \u_clk_divx|cnt~6_combout ;
wire \u_clk_divx|Add1~31 ;
wire \u_clk_divx|Add1~32_combout ;
wire \u_clk_divx|Add1~33 ;
wire \u_clk_divx|Add1~34_combout ;
wire \u_clk_divx|cnt~5_combout ;
wire \u_clk_divx|Add1~35 ;
wire \u_clk_divx|Add1~36_combout ;
wire \u_clk_divx|Add1~37 ;
wire \u_clk_divx|Add1~38_combout ;
wire \u_clk_divx|cnt~4_combout ;
wire \u_clk_divx|Add1~39 ;
wire \u_clk_divx|Add1~40_combout ;
wire \u_clk_divx|cnt~3_combout ;
wire \u_clk_divx|Add1~41 ;
wire \u_clk_divx|Add1~42_combout ;
wire \u_clk_divx|cnt~2_combout ;
wire \u_clk_divx|Add1~43 ;
wire \u_clk_divx|Add1~44_combout ;
wire \u_clk_divx|cnt~1_combout ;
wire \u_clk_divx|Add1~45 ;
wire \u_clk_divx|Add1~46_combout ;
wire \u_clk_divx|cnt~0_combout ;
wire \u_clk_divx|Equal0~0_combout ;
wire \u_clk_divx|Equal0~1_combout ;
wire \u_clk_divx|Equal0~2_combout ;
wire \u_clk_divx|Equal0~4_combout ;
wire \u_clk_divx|Equal0~7_combout ;
wire \u_clk_divx|cnt~10_combout ;
wire \u_clk_divx|Equal0~5_combout ;
wire \u_clk_divx|Equal1~0_combout ;
wire \u_clk_divx|clk_div_reg~q ;
wire \u_clk_divx|clk_div_reg~clkctrl_outclk ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \cnt~5_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \cnt~4_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \cnt~3_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \cnt~2_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \cnt~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \cnt~0_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \vga_pic|Add9~1 ;
wire \vga_pic|Add9~2_combout ;
wire \vga_pic|Add9~0_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~55_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~54_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~57_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~56_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~58_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~59_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~61_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~60_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~63_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~62_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~65_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~64_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \vga_pic|Add16~16_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~66_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~88_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~67_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~89_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~90_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~68_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~69_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~91_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~70_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~71_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~74_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~73_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~75_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~72_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ;
wire \vga_pic|Add16~14_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~85_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~76_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~77_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~86_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~87_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~78_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~92_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~79_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~93_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~80_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~82_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~83_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~84_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~81_combout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ;
wire \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ;
wire \vga_pic|Add16~12_combout ;
wire \vga_pic|Add10~1 ;
wire \vga_pic|Add10~3 ;
wire \vga_pic|Add10~5 ;
wire \vga_pic|Add10~7 ;
wire \vga_pic|Add10~9 ;
wire \vga_pic|Add10~11 ;
wire \vga_pic|Add10~12_combout ;
wire \vga_pic|Add10~14_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~56_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~57_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~58_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~59_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~61_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~60_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~62_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~63_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~98_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~99_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~67_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~66_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~69_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~68_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~94_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~70_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~100_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~71_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~73_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~72_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~75_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~74_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~37_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~36_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~39_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~38_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~41_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~43_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~42_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~61_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~46_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~76_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~95_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~77_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~101_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~79_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~78_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~81_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~80_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~47_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~48_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~59_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~44_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~60_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~45_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~57_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~62_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~82_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~96_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~83_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~102_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~85_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~84_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~86_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~87_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~51_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~53_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~58_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[47]~55_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \vga_pic|Mod0|auto_generated|divider|divider|StageOut[46]~56_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~97_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~88_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~89_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~103_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~90_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~91_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~92_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~93_combout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \vga_pic|Add13~1 ;
wire \vga_pic|Add13~3 ;
wire \vga_pic|Add13~5 ;
wire \vga_pic|Add13~7 ;
wire \vga_pic|Add13~9 ;
wire \vga_pic|Add13~11 ;
wire \vga_pic|Add13~12_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~56_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~57_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~59_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~61_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~62_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~63_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~102_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~101_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~67_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~69_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~68_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~97_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~70_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~71_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~103_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~73_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~75_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~74_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~77_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~104_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~79_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~81_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~80_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~76_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~98_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~99_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~105_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~87_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~86_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~88_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~106_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~89_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~90_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~92_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~91_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~100_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~93_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[47]~95_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \vga_pic|Mod1|auto_generated|divider|divider|StageOut[46]~96_combout ;
wire \vga_pic|Add17~1 ;
wire \vga_pic|Add17~3 ;
wire \vga_pic|Add17~5 ;
wire \vga_pic|Add17~7 ;
wire \vga_pic|Add17~9 ;
wire \vga_pic|Add17~11 ;
wire \vga_pic|Add17~12_combout ;
wire \vga_pic|Add10~15_combout ;
wire \vga_pic|Add18~1 ;
wire \vga_pic|Add18~3 ;
wire \vga_pic|Add18~5 ;
wire \vga_pic|Add18~7 ;
wire \vga_pic|Add18~9 ;
wire \vga_pic|Add18~11 ;
wire \vga_pic|Add18~13 ;
wire \vga_pic|Add18~15 ;
wire \vga_pic|Add18~16_combout ;
wire \vga_pic|Add10~10_combout ;
wire \vga_pic|Add10~16_combout ;
wire \vga_pic|Add13~10_combout ;
wire \vga_pic|Add17~10_combout ;
wire \vga_pic|Add10~17_combout ;
wire \vga_pic|Add18~14_combout ;
wire \vga_pic|Add17~8_combout ;
wire \vga_pic|Add10~8_combout ;
wire \vga_pic|Add10~18_combout ;
wire \vga_pic|Add13~8_combout ;
wire \vga_pic|Add10~19_combout ;
wire \vga_pic|Add18~12_combout ;
wire \vga_pic|Add18~10_combout ;
wire \vga_pic|Add10~6_combout ;
wire \vga_pic|Add10~20_combout ;
wire \vga_pic|Add13~6_combout ;
wire \vga_pic|Add17~6_combout ;
wire \vga_pic|Add10~21_combout ;
wire \vga_pic|Add17~4_combout ;
wire \vga_pic|Add10~4_combout ;
wire \vga_pic|Add10~22_combout ;
wire \vga_pic|Add13~4_combout ;
wire \vga_pic|Add10~23_combout ;
wire \vga_pic|Add18~8_combout ;
wire \vga_pic|Add18~6_combout ;
wire \vga_pic|Add10~2_combout ;
wire \vga_pic|Add10~24_combout ;
wire \vga_pic|Add13~2_combout ;
wire \vga_pic|Add17~2_combout ;
wire \vga_pic|Add10~25_combout ;
wire \vga_pic|Add10~0_combout ;
wire \vga_pic|Add17~0_combout ;
wire \vga_pic|Add13~0_combout ;
wire \vga_pic|Add10~26_combout ;
wire \vga_pic|Add10~27_combout ;
wire \vga_pic|Add18~4_combout ;
wire \vga_pic|Add16~10_combout ;
wire \vga_pic|Add18~2_combout ;
wire \vga_pic|Add18~0_combout ;
wire \vga_pic|Add16~8_combout ;
wire \vga_pic|Add16~6_combout ;
wire \vga_ctrl|pix_y[1]~2_combout ;
wire \vga_pic|Add16~4_combout ;
wire \vga_ctrl|pix_y[0]~3_combout ;
wire \vga_pic|Add11~1 ;
wire \vga_pic|Add11~3 ;
wire \vga_pic|Add11~5 ;
wire \vga_pic|Add11~7 ;
wire \vga_pic|Add11~9 ;
wire \vga_pic|Add11~11 ;
wire \vga_pic|Add11~13 ;
wire \vga_pic|Add11~15 ;
wire \vga_pic|Add11~17 ;
wire \vga_pic|Add11~19 ;
wire \vga_pic|Add11~20_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~2_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~141_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~140_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~0_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~143_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~142_combout ;
wire \vga_pic|Add11~18_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~2_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~147_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~227_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~145_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~0_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~149_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~148_combout ;
wire \vga_pic|Add11~16_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~2_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~228_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~204_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~153_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~151_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~0_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~154_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~229_combout ;
wire \vga_pic|Add11~14_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~237_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~2_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~207_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~158_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~155_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~156_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~10_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~231_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~0_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~160_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~159_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~2_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~166_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~208_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[84]~232_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~206_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~167_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~0_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~168_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~2_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~213_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~217_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~175_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~170_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~171_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~233_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[93]~209_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~211_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~176_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~0_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~177_combout ;
wire \vga_pic|Add11~8_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~218_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~2_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~184_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~180_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~179_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~234_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[102]~214_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~215_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~0_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~186_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~185_combout ;
wire \vga_pic|Add24~1 ;
wire \vga_pic|Add24~2_combout ;
wire \vga_pic|Add24~0_combout ;
wire \vga_pic|Add11~2_combout ;
wire \vga_pic|rom_addr[4]~6_combout ;
wire \vga_pic|Add11~0_combout ;
wire \vga_pic|rom_addr[3]~5_combout ;
wire \vga_pic|Add16~2_combout ;
wire \vga_pic|rom_addr[2]~4_combout ;
wire \vga_pic|Add16~0_combout ;
wire \vga_pic|rom_addr[1]~3_combout ;
wire \vga_pic|rom_addr[0]~2_combout ;
wire \vga_pic|Add25~0_combout ;
wire \vga_pic|rom_addr[4]~44_combout ;
wire \vga_pic|Add20~7 ;
wire \vga_pic|Add20~9 ;
wire \vga_pic|Add20~11 ;
wire \vga_pic|Add20~13 ;
wire \vga_pic|Add20~15 ;
wire \vga_pic|Add20~17 ;
wire \vga_pic|Add20~18_combout ;
wire \vga_pic|Add20~16_combout ;
wire \vga_pic|Add20~14_combout ;
wire \vga_pic|Add20~12_combout ;
wire \vga_pic|Add20~10_combout ;
wire \vga_pic|Add20~8_combout ;
wire \vga_pic|Add20~1 ;
wire \vga_pic|Add20~3 ;
wire \vga_pic|Add20~4_combout ;
wire \vga_pic|Add20~2_combout ;
wire \vga_pic|Add20~0_combout ;
wire \vga_pic|Add21~1 ;
wire \vga_pic|Add21~3 ;
wire \vga_pic|Add21~5 ;
wire \vga_pic|Add21~7 ;
wire \vga_pic|Add21~9 ;
wire \vga_pic|Add21~11 ;
wire \vga_pic|Add21~13 ;
wire \vga_pic|Add21~15 ;
wire \vga_pic|Add21~17 ;
wire \vga_pic|Add21~19 ;
wire \vga_pic|Add21~21 ;
wire \vga_pic|Add21~23 ;
wire \vga_pic|Add21~25 ;
wire \vga_pic|Add21~27 ;
wire \vga_pic|Add21~29 ;
wire \vga_pic|Add21~31 ;
wire \vga_pic|Add21~33 ;
wire \vga_pic|Add21~35 ;
wire \vga_pic|Add21~36_combout ;
wire \vga_pic|Add21~37 ;
wire \vga_pic|Add21~38_combout ;
wire \vga_pic|Add21~34_combout ;
wire \vga_pic|Equal7~5_combout ;
wire \vga_pic|Add21~32_combout ;
wire \vga_pic|Equal7~6_combout ;
wire \vga_pic|Equal7~7_combout ;
wire \vga_pic|rom_addr[4]~22_combout ;
wire \vga_pic|always2~28_combout ;
wire \vga_pic|always2~29_combout ;
wire \vga_pic|rom_addr[14]~18_combout ;
wire \vga_pic|rom_addr[14]~19_combout ;
wire \vga_pic|Equal8~1_combout ;
wire \vga_pic|Equal8~0_combout ;
wire \vga_pic|always2~17_combout ;
wire \vga_pic|always2~18_combout ;
wire \vga_pic|always2~23_combout ;
wire \vga_pic|always2~21_combout ;
wire \vga_pic|always2~22_combout ;
wire \vga_pic|always2~24_combout ;
wire \vga_pic|always2~19_combout ;
wire \vga_pic|always2~20_combout ;
wire \vga_pic|always2~25_combout ;
wire \vga_pic|always2~27_combout ;
wire \vga_pic|rom_addr[4]~23_combout ;
wire \vga_pic|rom_addr[4]~24_combout ;
wire \vga_pic|Equal5~0_combout ;
wire \vga_pic|rom_addr[4]~25_combout ;
wire \vga_pic|Add25~1 ;
wire \vga_pic|Add25~2_combout ;
wire \vga_pic|Add25~3 ;
wire \vga_pic|Add25~4_combout ;
wire \vga_pic|Add25~5 ;
wire \vga_pic|Add25~6_combout ;
wire \vga_pic|Add25~7 ;
wire \vga_pic|Add25~8_combout ;
wire \vga_pic|Add25~9 ;
wire \vga_pic|Add25~10_combout ;
wire \vga_pic|Add11~4_combout ;
wire \vga_pic|rom_addr~27_combout ;
wire \vga_pic|rom_addr~28_combout ;
wire \vga_pic|rom_addr~29_combout ;
wire \vga_pic|rom_addr~30_combout ;
wire \vga_pic|Add25~11 ;
wire \vga_pic|Add25~12_combout ;
wire \vga_pic|Add11~6_combout ;
wire \vga_pic|rom_addr~31_combout ;
wire \vga_pic|rom_addr~32_combout ;
wire \vga_pic|rom_addr~33_combout ;
wire \vga_pic|rom_addr~34_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~189_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~188_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~235_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~187_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~190_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~12_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~191_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~10_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[111]~219_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~221_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~220_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~1 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~3 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~4_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~192_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~222_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~223_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~2_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~193_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~0_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~195_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~194_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~198_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~197_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~236_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~199_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~196_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~12_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~224_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~200_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~10_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~225_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~201_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~10_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~202_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~1_cout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~3_cout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~5_cout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~7_cout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout ;
wire \vga_pic|Add22~0_combout ;
wire \vga_pic|Add22~1 ;
wire \vga_pic|Add22~3 ;
wire \vga_pic|Add22~4_combout ;
wire \vga_pic|Add23~0_combout ;
wire \vga_pic|Add24~3 ;
wire \vga_pic|Add24~4_combout ;
wire \vga_pic|rom_addr~35_combout ;
wire \vga_pic|Add25~13 ;
wire \vga_pic|Add25~14_combout ;
wire \vga_pic|rom_addr~36_combout ;
wire \vga_pic|rom_addr~37_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~178_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~181_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~12_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~182_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~10_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~216_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~1 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~3 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~4_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~183_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~5 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~7_cout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ;
wire \vga_pic|Add22~2_combout ;
wire \vga_pic|Add23~1 ;
wire \vga_pic|Add23~2_combout ;
wire \vga_pic|Add24~5 ;
wire \vga_pic|Add24~6_combout ;
wire \vga_pic|Add11~10_combout ;
wire \vga_pic|Add25~15 ;
wire \vga_pic|Add25~16_combout ;
wire \vga_pic|rom_addr~38_combout ;
wire \vga_pic|rom_addr~39_combout ;
wire \vga_pic|rom_addr~40_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~169_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~172_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~12_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~173_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~10_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~210_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~1 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~3 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~4_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~174_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~212_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~5 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~7_cout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ;
wire \vga_pic|Add20~5 ;
wire \vga_pic|Add20~6_combout ;
wire \vga_pic|Add21~10_combout ;
wire \vga_pic|Add21~8_combout ;
wire \vga_pic|Add21~14_combout ;
wire \vga_pic|Add21~12_combout ;
wire \vga_pic|Equal7~1_combout ;
wire \vga_pic|Add21~0_combout ;
wire \vga_pic|Add21~4_combout ;
wire \vga_pic|Add21~2_combout ;
wire \vga_pic|Add21~6_combout ;
wire \vga_pic|Equal7~0_combout ;
wire \vga_pic|Add21~18_combout ;
wire \vga_pic|Add21~16_combout ;
wire \vga_pic|Add21~20_combout ;
wire \vga_pic|Add21~22_combout ;
wire \vga_pic|Equal7~2_combout ;
wire \vga_pic|Add21~26_combout ;
wire \vga_pic|Add21~24_combout ;
wire \vga_pic|Add21~28_combout ;
wire \vga_pic|Add21~30_combout ;
wire \vga_pic|Equal7~3_combout ;
wire \vga_pic|Equal7~4_combout ;
wire \vga_pic|rom_addr[6]~26_combout ;
wire \vga_pic|Add25~17 ;
wire \vga_pic|Add25~18_combout ;
wire \vga_pic|Add11~12_combout ;
wire \vga_pic|rom_addr~41_combout ;
wire \vga_pic|Add23~3 ;
wire \vga_pic|Add23~4_combout ;
wire \vga_pic|Add24~7 ;
wire \vga_pic|Add24~8_combout ;
wire \vga_pic|rom_addr~42_combout ;
wire \vga_pic|rom_addr~43_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~163_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~162_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~12_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~164_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~161_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~10_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~205_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~1 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~3 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~4_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~165_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~5 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~7_cout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ;
wire \vga_pic|Add22~5 ;
wire \vga_pic|Add22~6_combout ;
wire \vga_pic|Add23~5 ;
wire \vga_pic|Add23~6_combout ;
wire \vga_pic|Add24~9 ;
wire \vga_pic|Add24~10_combout ;
wire \vga_pic|rom_addr[10]~7_combout ;
wire \vga_pic|Add25~19 ;
wire \vga_pic|Add25~20_combout ;
wire \vga_pic|rom_addr[14]~14_combout ;
wire \vga_pic|rom_addr[14]~15_combout ;
wire \vga_pic|rom_addr[14]~20_combout ;
wire \vga_pic|rom_addr[14]~16_combout ;
wire \vga_pic|rom_addr[14]~17_combout ;
wire \vga_pic|rom_addr[14]~21_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~230_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~1 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~3 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~4_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~157_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~5 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~7_cout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ;
wire \vga_pic|Add22~7 ;
wire \vga_pic|Add22~8_combout ;
wire \vga_pic|Add23~7 ;
wire \vga_pic|Add23~8_combout ;
wire \vga_pic|Add24~11 ;
wire \vga_pic|Add24~12_combout ;
wire \vga_pic|rom_addr[11]~8_combout ;
wire \vga_pic|Add25~21 ;
wire \vga_pic|Add25~22_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~150_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~1 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~3 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~4_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~152_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~203_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~5 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~7_cout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ;
wire \vga_pic|Add22~9 ;
wire \vga_pic|Add22~10_combout ;
wire \vga_pic|Add23~9 ;
wire \vga_pic|Add23~10_combout ;
wire \vga_pic|Add24~13 ;
wire \vga_pic|Add24~14_combout ;
wire \vga_pic|rom_addr[12]~9_combout ;
wire \vga_pic|Add25~23 ;
wire \vga_pic|Add25~24_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~144_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~1 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~3 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~4_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~146_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~226_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~5 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~7_cout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ;
wire \vga_pic|Add22~11 ;
wire \vga_pic|Add22~12_combout ;
wire \vga_pic|Add23~11 ;
wire \vga_pic|Add23~12_combout ;
wire \vga_pic|Add24~15 ;
wire \vga_pic|Add24~16_combout ;
wire \vga_pic|rom_addr[13]~1_combout ;
wire \vga_pic|Add25~25 ;
wire \vga_pic|Add25~26_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~1 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~3 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~5 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ;
wire \vga_pic|Add22~13 ;
wire \vga_pic|Add22~15 ;
wire \vga_pic|Add22~16_combout ;
wire \vga_pic|Add22~17 ;
wire \vga_pic|Add22~18_combout ;
wire \vga_pic|Add23~13 ;
wire \vga_pic|Add23~15 ;
wire \vga_pic|Add23~16_combout ;
wire \vga_pic|Add24~17 ;
wire \vga_pic|Add24~19 ;
wire \vga_pic|Add24~20_combout ;
wire \vga_pic|Add10~13 ;
wire \vga_pic|Add10~29 ;
wire \vga_pic|Add10~33_combout ;
wire \vga_pic|Add17~13 ;
wire \vga_pic|Add17~15 ;
wire \vga_pic|Add17~16_combout ;
wire \vga_pic|Add13~13 ;
wire \vga_pic|Add13~15 ;
wire \vga_pic|Add13~16_combout ;
wire \vga_pic|Add10~32_combout ;
wire \vga_pic|Add10~35_combout ;
wire \vga_pic|Add10~28_combout ;
wire \vga_pic|Add10~30_combout ;
wire \vga_pic|Add13~14_combout ;
wire \vga_pic|Add17~14_combout ;
wire \vga_pic|Add10~31_combout ;
wire \vga_pic|Add11~21 ;
wire \vga_pic|Add11~23 ;
wire \vga_pic|Add11~24_combout ;
wire \vga_pic|rom_addr[15]~10_combout ;
wire \vga_pic|Add25~27 ;
wire \vga_pic|Add25~29 ;
wire \vga_pic|Add25~30_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~138_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~4_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~139_combout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~5 ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~7_cout ;
wire \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ;
wire \vga_pic|Add22~14_combout ;
wire \vga_pic|Add23~14_combout ;
wire \vga_pic|Add24~18_combout ;
wire \vga_pic|Add11~22_combout ;
wire \vga_pic|rom_addr[14]~0_combout ;
wire \vga_pic|Add25~28_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~0_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~q ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ;
wire \vga_pic|always4~0_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~31_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ;
wire \vga_pic|Mult2|mult_core|romout[0][8]~1_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~39_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ;
wire \vga_pic|Mult2|mult_core|romout[1][4]~0_combout ;
wire \vga_pic|Mult2|mult_core|romout[1][3]~combout ;
wire \vga_pic|Mult2|mult_core|romout[0][7]~combout ;
wire \vga_pic|Mult2|mult_core|romout[0][6]~combout ;
wire \vga_pic|Mult2|mult_core|romout[1][2]~2_combout ;
wire \vga_pic|Mult2|mult_core|romout[0][5]~combout ;
wire \vga_pic|Mult2|mult_core|romout[0][4]~3_combout ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \vga_pic|color_data_out[11]~20_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ;
wire \vga_pic|Mult1|mult_core|romout[0][8]~1_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~27_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~29_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~25_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ;
wire \vga_pic|Mult1|mult_core|romout[1][4]~0_combout ;
wire \vga_pic|Mult1|mult_core|romout[1][3]~2_combout ;
wire \vga_pic|Mult1|mult_core|romout[0][7]~3_combout ;
wire \vga_pic|Mult1|mult_core|romout[1][2]~4_combout ;
wire \vga_pic|Mult1|mult_core|romout[0][6]~combout ;
wire \vga_pic|Mult1|mult_core|romout[0][5]~combout ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ;
wire \vga_pic|Mult0|mult_core|romout[0][8]~1_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12_combout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ;
wire \vga_pic|Mult0|mult_core|romout[1][4]~0_combout ;
wire \vga_pic|Mult0|mult_core|romout[0][7]~2_combout ;
wire \vga_pic|Mult0|mult_core|romout[1][3]~combout ;
wire \vga_pic|Mult0|mult_core|romout[0][6]~4_combout ;
wire \vga_pic|Mult0|mult_core|romout[1][2]~3_combout ;
wire \vga_pic|Mult0|mult_core|romout[0][5]~5_combout ;
wire \vga_pic|Mult0|mult_core|romout[0][4]~6_combout ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_pic|Mult1|mult_core|romout[0][4]~5_combout ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_pic|Mult1|mult_core|romout[0][3]~6_combout ;
wire \vga_pic|Mult0|mult_core|romout[0][3]~7_combout ;
wire \vga_pic|Mult0|mult_core|romout[0][2]~8_combout ;
wire \vga_pic|Mult1|mult_core|romout[0][2]~7_combout ;
wire \vga_pic|Add27~1 ;
wire \vga_pic|Add27~3 ;
wire \vga_pic|Add27~5 ;
wire \vga_pic|Add27~7 ;
wire \vga_pic|Add27~9 ;
wire \vga_pic|Add27~11 ;
wire \vga_pic|Add27~13 ;
wire \vga_pic|Add27~14_combout ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_pic|Add27~12_combout ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_pic|Add27~10_combout ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_pic|Add27~8_combout ;
wire \vga_pic|Add27~6_combout ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_pic|Mult2|mult_core|romout[0][3]~4_combout ;
wire \vga_pic|Add27~4_combout ;
wire \vga_pic|Add27~2_combout ;
wire \vga_pic|Mult2|mult_core|romout[0][2]~5_combout ;
wire \vga_pic|Add27~0_combout ;
wire \vga_pic|gray_data[0]~9_cout ;
wire \vga_pic|gray_data[0]~11_cout ;
wire \vga_pic|gray_data[0]~13_cout ;
wire \vga_pic|gray_data[0]~15_cout ;
wire \vga_pic|gray_data[0]~17_cout ;
wire \vga_pic|gray_data[0]~19_cout ;
wire \vga_pic|gray_data[0]~21_cout ;
wire \vga_pic|gray_data[0]~23_cout ;
wire \vga_pic|gray_data[0]~24_combout ;
wire \vga_pic|Equal4~0_combout ;
wire \vga_pic|ram_addr[0]~16_combout ;
wire \vga_pic|u_sobel|Add0~0_combout ;
wire \vga_pic|u_sobel|Add1~0_combout ;
wire \vga_pic|u_sobel|Add1~1 ;
wire \vga_pic|u_sobel|Add1~2_combout ;
wire \vga_pic|u_sobel|Add1~3 ;
wire \vga_pic|u_sobel|Add1~4_combout ;
wire \vga_pic|u_sobel|Add1~5 ;
wire \vga_pic|u_sobel|Add1~6_combout ;
wire \vga_pic|u_sobel|Equal1~1_combout ;
wire \vga_pic|u_sobel|Add1~7 ;
wire \vga_pic|u_sobel|Add1~8_combout ;
wire \vga_pic|u_sobel|Add1~9 ;
wire \vga_pic|u_sobel|Add1~10_combout ;
wire \vga_pic|u_sobel|cnt_col~0_combout ;
wire \vga_pic|u_sobel|Add1~11 ;
wire \vga_pic|u_sobel|Add1~12_combout ;
wire \vga_pic|u_sobel|Add1~13 ;
wire \vga_pic|u_sobel|Add1~14_combout ;
wire \vga_pic|u_sobel|cnt_col~1_combout ;
wire \vga_pic|u_sobel|Equal1~0_combout ;
wire \vga_pic|u_sobel|cnt_row[7]~0_combout ;
wire \vga_pic|u_sobel|Add0~1 ;
wire \vga_pic|u_sobel|Add0~2_combout ;
wire \vga_pic|u_sobel|Add0~3 ;
wire \vga_pic|u_sobel|Add0~4_combout ;
wire \vga_pic|u_sobel|Add0~5 ;
wire \vga_pic|u_sobel|Add0~6_combout ;
wire \vga_pic|u_sobel|Add0~7 ;
wire \vga_pic|u_sobel|Add0~8_combout ;
wire \vga_pic|u_sobel|Add0~9 ;
wire \vga_pic|u_sobel|Add0~11 ;
wire \vga_pic|u_sobel|Add0~12_combout ;
wire \vga_pic|u_sobel|Add0~13 ;
wire \vga_pic|u_sobel|Add0~14_combout ;
wire \vga_pic|u_sobel|cnt_row~2_combout ;
wire \vga_pic|u_sobel|always0~0_combout ;
wire \vga_pic|u_sobel|always0~1_combout ;
wire \vga_pic|u_sobel|always0~2_combout ;
wire \vga_pic|u_sobel|Add0~10_combout ;
wire \vga_pic|u_sobel|cnt_row~1_combout ;
wire \vga_pic|u_sobel|LessThan4~0_combout ;
wire \vga_pic|u_sobel|LessThan4~1_combout ;
wire \vga_pic|u_sobel|data_valid_reg~0_combout ;
wire \vga_pic|u_sobel|data_valid_reg~1_combout ;
wire \vga_pic|u_sobel|LessThan3~0_combout ;
wire \vga_pic|u_sobel|LessThan3~1_combout ;
wire \vga_pic|u_sobel|data_valid_reg~2_combout ;
wire \vga_pic|u_sobel|data_valid_reg~q ;
wire \vga_pic|ram_addr[2]~45_combout ;
wire \vga_pic|ram_addr[2]~46_combout ;
wire \vga_pic|ram_addr[14]~54 ;
wire \vga_pic|ram_addr[15]~55_combout ;
wire \vga_pic|ram_addr[2]~51_combout ;
wire \vga_pic|ram_addr[2]~52_combout ;
wire \vga_pic|ram_addr[2]~47_combout ;
wire \vga_pic|ram_addr[2]~44_combout ;
wire \vga_pic|ram_addr[2]~48_combout ;
wire \vga_pic|ram_addr[2]~49_combout ;
wire \vga_pic|ram_addr[2]~50_combout ;
wire \vga_pic|ram_addr[0]~17 ;
wire \vga_pic|ram_addr[1]~18_combout ;
wire \vga_pic|ram_addr[1]~19 ;
wire \vga_pic|ram_addr[2]~20_combout ;
wire \vga_pic|ram_addr[2]~21 ;
wire \vga_pic|ram_addr[3]~22_combout ;
wire \vga_pic|ram_addr[3]~23 ;
wire \vga_pic|ram_addr[4]~24_combout ;
wire \vga_pic|ram_addr[4]~25 ;
wire \vga_pic|ram_addr[5]~26_combout ;
wire \vga_pic|ram_addr[5]~27 ;
wire \vga_pic|ram_addr[6]~28_combout ;
wire \vga_pic|ram_addr[6]~29 ;
wire \vga_pic|ram_addr[7]~30_combout ;
wire \vga_pic|ram_addr[7]~31 ;
wire \vga_pic|ram_addr[8]~32_combout ;
wire \vga_pic|ram_addr[8]~33 ;
wire \vga_pic|ram_addr[9]~34_combout ;
wire \vga_pic|ram_addr[9]~35 ;
wire \vga_pic|ram_addr[10]~36_combout ;
wire \vga_pic|ram_addr[10]~37 ;
wire \vga_pic|ram_addr[11]~38_combout ;
wire \vga_pic|ram_addr[11]~39 ;
wire \vga_pic|ram_addr[12]~40_combout ;
wire \vga_pic|ram_addr[12]~41 ;
wire \vga_pic|ram_addr[13]~42_combout ;
wire \vga_pic|ram_addr[13]~43 ;
wire \vga_pic|ram_addr[14]~53_combout ;
wire \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_a_store~q ;
wire \vga_pic|ram1_inst|altsyncram_component|auto_generated|wren_a_store~q ;
wire \vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0_combout ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~0_combout ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ;
wire \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ;
wire \vga_pic|Mult1|mult_core|romout[0][9]~combout ;
wire \vga_pic|Mult1|mult_core|romout[1][5]~8_combout ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_pic|Mult0|mult_core|romout[0][9]~10_combout ;
wire \vga_pic|Mult0|mult_core|romout[1][5]~9_combout ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \vga_pic|Add27~15 ;
wire \vga_pic|Add27~16_combout ;
wire \vga_pic|Mult2|mult_core|romout[1][5]~6_combout ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \vga_pic|gray_data[0]~25 ;
wire \vga_pic|gray_data[1]~26_combout ;
wire \vga_pic|Mult0|mult_core|romout[1][6]~combout ;
wire \vga_pic|Mult0|mult_core|romout[0][10]~11_combout ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \vga_pic|Mult1|mult_core|romout[0][10]~10_combout ;
wire \vga_pic|Mult1|mult_core|romout[1][6]~9_combout ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \vga_pic|Add27~17 ;
wire \vga_pic|Add27~18_combout ;
wire \vga_pic|Mult2|mult_core|romout[1][6]~7_combout ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \vga_pic|gray_data[1]~27 ;
wire \vga_pic|gray_data[2]~28_combout ;
wire \vga_pic|Mult0|mult_core|romout[1][7]~12_combout ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \vga_pic|Mult1|mult_core|romout[0][11]~combout ;
wire \vga_pic|Mult1|mult_core|romout[1][7]~11_combout ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \vga_pic|Add27~19 ;
wire \vga_pic|Add27~20_combout ;
wire \vga_pic|Mult2|mult_core|romout[1][7]~combout ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \vga_pic|gray_data[2]~29 ;
wire \vga_pic|gray_data[3]~30_combout ;
wire \vga_pic|Mult1|mult_core|romout[1][8]~12_combout ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \vga_pic|Mult0|mult_core|romout[1][8]~13_combout ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \vga_pic|Add27~21 ;
wire \vga_pic|Add27~22_combout ;
wire \vga_pic|Mult2|mult_core|romout[1][8]~8_combout ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \vga_pic|gray_data[3]~31 ;
wire \vga_pic|gray_data[4]~32_combout ;
wire \vga_pic|Mult0|mult_core|romout[1][9]~14_combout ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \vga_pic|Mult1|mult_core|romout[1][9]~13_combout ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \vga_pic|Add27~23 ;
wire \vga_pic|Add27~24_combout ;
wire \vga_pic|gray_data[4]~33 ;
wire \vga_pic|gray_data[5]~34_combout ;
wire \vga_pic|Mult0|mult_core|_~1_combout ;
wire \vga_pic|Mult0|mult_core|_~0_combout ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ;
wire \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ;
wire \vga_pic|Mult1|mult_core|romout[1][10]~14_combout ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \vga_pic|Add27~25 ;
wire \vga_pic|Add27~26_combout ;
wire \vga_pic|gray_data[5]~35 ;
wire \vga_pic|gray_data[6]~36_combout ;
wire \vga_pic|Mult1|mult_core|_~1_combout ;
wire \vga_pic|Mult1|mult_core|_~0_combout ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19 ;
wire \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ;
wire \vga_pic|Add27~27 ;
wire \vga_pic|Add27~28_combout ;
wire \vga_pic|gray_data[6]~37 ;
wire \vga_pic|gray_data[7]~38_combout ;
wire \vga_pic|u_sobel|reg12[6]~feeder_combout ;
wire \vga_pic|u_sobel|reg12[5]~feeder_combout ;
wire \vga_pic|u_sobel|reg12[4]~feeder_combout ;
wire \vga_pic|u_sobel|reg11[2]~feeder_combout ;
wire \vga_pic|u_sobel|reg13[0]~feeder_combout ;
wire \vga_pic|u_sobel|reg11[1]~feeder_combout ;
wire \vga_pic|u_sobel|Add6~1 ;
wire \vga_pic|u_sobel|Add6~3 ;
wire \vga_pic|u_sobel|Add6~5 ;
wire \vga_pic|u_sobel|Add6~7 ;
wire \vga_pic|u_sobel|Add6~9 ;
wire \vga_pic|u_sobel|Add6~11 ;
wire \vga_pic|u_sobel|Add6~12_combout ;
wire \vga_pic|u_sobel|Add6~10_combout ;
wire \vga_pic|u_sobel|Add6~8_combout ;
wire \vga_pic|u_sobel|Add6~6_combout ;
wire \vga_pic|u_sobel|Add6~4_combout ;
wire \vga_pic|u_sobel|Add6~2_combout ;
wire \vga_pic|u_sobel|Add6~0_combout ;
wire \vga_pic|u_sobel|reg11[0]~feeder_combout ;
wire \vga_pic|u_sobel|Gy1[0]~11 ;
wire \vga_pic|u_sobel|Gy1[1]~13 ;
wire \vga_pic|u_sobel|Gy1[2]~15 ;
wire \vga_pic|u_sobel|Gy1[3]~17 ;
wire \vga_pic|u_sobel|Gy1[4]~19 ;
wire \vga_pic|u_sobel|Gy1[5]~21 ;
wire \vga_pic|u_sobel|Gy1[6]~23 ;
wire \vga_pic|u_sobel|Gy1[7]~24_combout ;
wire \vga_pic|u_sobel|reg33[4]~feeder_combout ;
wire \vga_pic|u_sobel|reg33[3]~feeder_combout ;
wire \vga_pic|u_sobel|reg33[2]~feeder_combout ;
wire \vga_pic|u_sobel|reg31[2]~feeder_combout ;
wire \vga_pic|u_sobel|reg33[1]~feeder_combout ;
wire \vga_pic|u_sobel|reg33[0]~feeder_combout ;
wire \vga_pic|u_sobel|Add8~1 ;
wire \vga_pic|u_sobel|Add8~3 ;
wire \vga_pic|u_sobel|Add8~5 ;
wire \vga_pic|u_sobel|Add8~7 ;
wire \vga_pic|u_sobel|Add8~9 ;
wire \vga_pic|u_sobel|Add8~11 ;
wire \vga_pic|u_sobel|Add8~12_combout ;
wire \vga_pic|u_sobel|Add8~10_combout ;
wire \vga_pic|u_sobel|Add8~8_combout ;
wire \vga_pic|u_sobel|Add8~6_combout ;
wire \vga_pic|u_sobel|Add8~4_combout ;
wire \vga_pic|u_sobel|Add8~2_combout ;
wire \vga_pic|u_sobel|Add8~0_combout ;
wire \vga_pic|u_sobel|Gy3[0]~11 ;
wire \vga_pic|u_sobel|Gy3[1]~13 ;
wire \vga_pic|u_sobel|Gy3[2]~15 ;
wire \vga_pic|u_sobel|Gy3[3]~17 ;
wire \vga_pic|u_sobel|Gy3[4]~19 ;
wire \vga_pic|u_sobel|Gy3[5]~21 ;
wire \vga_pic|u_sobel|Gy3[6]~23 ;
wire \vga_pic|u_sobel|Gy3[7]~24_combout ;
wire \vga_pic|u_sobel|Gy1[6]~22_combout ;
wire \vga_pic|u_sobel|Gy3[6]~22_combout ;
wire \vga_pic|u_sobel|Gy3[5]~20_combout ;
wire \vga_pic|u_sobel|Gy1[5]~20_combout ;
wire \vga_pic|u_sobel|Gy1[4]~18_combout ;
wire \vga_pic|u_sobel|Gy3[4]~18_combout ;
wire \vga_pic|u_sobel|Gy1[3]~16_combout ;
wire \vga_pic|u_sobel|Gy3[3]~16_combout ;
wire \vga_pic|u_sobel|Gy1[2]~14_combout ;
wire \vga_pic|u_sobel|Gy3[2]~14_combout ;
wire \vga_pic|u_sobel|Gy1[1]~12_combout ;
wire \vga_pic|u_sobel|Gy3[1]~12_combout ;
wire \vga_pic|u_sobel|Gy1[0]~10_combout ;
wire \vga_pic|u_sobel|Gy3[0]~10_combout ;
wire \vga_pic|u_sobel|Gy[0]~9 ;
wire \vga_pic|u_sobel|Gy[1]~11 ;
wire \vga_pic|u_sobel|Gy[2]~13 ;
wire \vga_pic|u_sobel|Gy[3]~15 ;
wire \vga_pic|u_sobel|Gy[4]~17 ;
wire \vga_pic|u_sobel|Gy[5]~19 ;
wire \vga_pic|u_sobel|Gy[6]~21 ;
wire \vga_pic|u_sobel|Gy[7]~22_combout ;
wire \vga_pic|u_sobel|Add12~1 ;
wire \vga_pic|u_sobel|Add12~3 ;
wire \vga_pic|u_sobel|Add12~5 ;
wire \vga_pic|u_sobel|Add12~7 ;
wire \vga_pic|u_sobel|Add12~9 ;
wire \vga_pic|u_sobel|Add12~11 ;
wire \vga_pic|u_sobel|Add12~13 ;
wire \vga_pic|u_sobel|Add12~14_combout ;
wire \vga_pic|u_sobel|Add6~13 ;
wire \vga_pic|u_sobel|Add6~15 ;
wire \vga_pic|u_sobel|Add6~16_combout ;
wire \vga_pic|u_sobel|Add6~14_combout ;
wire \vga_pic|u_sobel|Gy1[7]~25 ;
wire \vga_pic|u_sobel|Gy1[8]~27 ;
wire \vga_pic|u_sobel|Gy1[9]~28_combout ;
wire \vga_pic|u_sobel|Add8~13 ;
wire \vga_pic|u_sobel|Add8~15 ;
wire \vga_pic|u_sobel|Add8~16_combout ;
wire \vga_pic|u_sobel|Add8~14_combout ;
wire \vga_pic|u_sobel|Gy3[7]~25 ;
wire \vga_pic|u_sobel|Gy3[8]~27 ;
wire \vga_pic|u_sobel|Gy3[9]~28_combout ;
wire \vga_pic|u_sobel|Gy3[8]~26_combout ;
wire \vga_pic|u_sobel|Gy1[8]~26_combout ;
wire \vga_pic|u_sobel|LessThan1~1_cout ;
wire \vga_pic|u_sobel|LessThan1~3_cout ;
wire \vga_pic|u_sobel|LessThan1~5_cout ;
wire \vga_pic|u_sobel|LessThan1~7_cout ;
wire \vga_pic|u_sobel|LessThan1~9_cout ;
wire \vga_pic|u_sobel|LessThan1~11_cout ;
wire \vga_pic|u_sobel|LessThan1~13_cout ;
wire \vga_pic|u_sobel|LessThan1~15_cout ;
wire \vga_pic|u_sobel|LessThan1~17_cout ;
wire \vga_pic|u_sobel|LessThan1~18_combout ;
wire \vga_pic|u_sobel|reg23[5]~feeder_combout ;
wire \vga_pic|u_sobel|reg23[3]~feeder_combout ;
wire \vga_pic|u_sobel|reg23[2]~feeder_combout ;
wire \vga_pic|u_sobel|reg23[1]~feeder_combout ;
wire \vga_pic|u_sobel|Add4~1 ;
wire \vga_pic|u_sobel|Add4~3 ;
wire \vga_pic|u_sobel|Add4~5 ;
wire \vga_pic|u_sobel|Add4~7 ;
wire \vga_pic|u_sobel|Add4~9 ;
wire \vga_pic|u_sobel|Add4~11 ;
wire \vga_pic|u_sobel|Add4~12_combout ;
wire \vga_pic|u_sobel|Add4~10_combout ;
wire \vga_pic|u_sobel|Add4~8_combout ;
wire \vga_pic|u_sobel|Add4~6_combout ;
wire \vga_pic|u_sobel|Add4~4_combout ;
wire \vga_pic|u_sobel|Add4~2_combout ;
wire \vga_pic|u_sobel|Add4~0_combout ;
wire \vga_pic|u_sobel|Gx3[0]~11 ;
wire \vga_pic|u_sobel|Gx3[1]~13 ;
wire \vga_pic|u_sobel|Gx3[2]~15 ;
wire \vga_pic|u_sobel|Gx3[3]~17 ;
wire \vga_pic|u_sobel|Gx3[4]~19 ;
wire \vga_pic|u_sobel|Gx3[5]~21 ;
wire \vga_pic|u_sobel|Gx3[6]~23 ;
wire \vga_pic|u_sobel|Gx3[7]~24_combout ;
wire \vga_pic|u_sobel|reg22[4]~feeder_combout ;
wire \vga_pic|u_sobel|reg22[2]~feeder_combout ;
wire \vga_pic|u_sobel|reg22[1]~feeder_combout ;
wire \vga_pic|u_sobel|reg22[0]~feeder_combout ;
wire \vga_pic|u_sobel|Add2~1 ;
wire \vga_pic|u_sobel|Add2~3 ;
wire \vga_pic|u_sobel|Add2~5 ;
wire \vga_pic|u_sobel|Add2~7 ;
wire \vga_pic|u_sobel|Add2~9 ;
wire \vga_pic|u_sobel|Add2~11 ;
wire \vga_pic|u_sobel|Add2~12_combout ;
wire \vga_pic|u_sobel|Add2~10_combout ;
wire \vga_pic|u_sobel|Add2~8_combout ;
wire \vga_pic|u_sobel|Add2~6_combout ;
wire \vga_pic|u_sobel|Add2~4_combout ;
wire \vga_pic|u_sobel|Add2~2_combout ;
wire \vga_pic|u_sobel|Add2~0_combout ;
wire \vga_pic|u_sobel|Gx1[0]~11 ;
wire \vga_pic|u_sobel|Gx1[1]~13 ;
wire \vga_pic|u_sobel|Gx1[2]~15 ;
wire \vga_pic|u_sobel|Gx1[3]~17 ;
wire \vga_pic|u_sobel|Gx1[4]~19 ;
wire \vga_pic|u_sobel|Gx1[5]~21 ;
wire \vga_pic|u_sobel|Gx1[6]~23 ;
wire \vga_pic|u_sobel|Gx1[7]~24_combout ;
wire \vga_pic|u_sobel|Gx3[6]~22_combout ;
wire \vga_pic|u_sobel|Gx1[6]~22_combout ;
wire \vga_pic|u_sobel|Gx1[5]~20_combout ;
wire \vga_pic|u_sobel|Gx3[5]~20_combout ;
wire \vga_pic|u_sobel|Gx1[4]~18_combout ;
wire \vga_pic|u_sobel|Gx3[4]~18_combout ;
wire \vga_pic|u_sobel|Gx3[3]~16_combout ;
wire \vga_pic|u_sobel|Gx1[3]~16_combout ;
wire \vga_pic|u_sobel|Gx3[2]~14_combout ;
wire \vga_pic|u_sobel|Gx1[2]~14_combout ;
wire \vga_pic|u_sobel|Gx1[1]~12_combout ;
wire \vga_pic|u_sobel|Gx3[1]~12_combout ;
wire \vga_pic|u_sobel|Gx1[0]~10_combout ;
wire \vga_pic|u_sobel|Gx3[0]~10_combout ;
wire \vga_pic|u_sobel|Gx[0]~9 ;
wire \vga_pic|u_sobel|Gx[1]~11 ;
wire \vga_pic|u_sobel|Gx[2]~13 ;
wire \vga_pic|u_sobel|Gx[3]~15 ;
wire \vga_pic|u_sobel|Gx[4]~17 ;
wire \vga_pic|u_sobel|Gx[5]~19 ;
wire \vga_pic|u_sobel|Gx[6]~21 ;
wire \vga_pic|u_sobel|Gx[7]~22_combout ;
wire \vga_pic|u_sobel|Add10~1 ;
wire \vga_pic|u_sobel|Add10~3 ;
wire \vga_pic|u_sobel|Add10~5 ;
wire \vga_pic|u_sobel|Add10~7 ;
wire \vga_pic|u_sobel|Add10~9 ;
wire \vga_pic|u_sobel|Add10~11 ;
wire \vga_pic|u_sobel|Add10~13 ;
wire \vga_pic|u_sobel|Add10~14_combout ;
wire \vga_pic|u_sobel|Add4~13 ;
wire \vga_pic|u_sobel|Add4~15 ;
wire \vga_pic|u_sobel|Add4~16_combout ;
wire \vga_pic|u_sobel|Add4~14_combout ;
wire \vga_pic|u_sobel|Gx3[7]~25 ;
wire \vga_pic|u_sobel|Gx3[8]~27 ;
wire \vga_pic|u_sobel|Gx3[9]~28_combout ;
wire \vga_pic|u_sobel|Add2~13 ;
wire \vga_pic|u_sobel|Add2~15 ;
wire \vga_pic|u_sobel|Add2~16_combout ;
wire \vga_pic|u_sobel|Add2~14_combout ;
wire \vga_pic|u_sobel|Gx1[7]~25 ;
wire \vga_pic|u_sobel|Gx1[8]~27 ;
wire \vga_pic|u_sobel|Gx1[9]~28_combout ;
wire \vga_pic|u_sobel|Gx3[8]~26_combout ;
wire \vga_pic|u_sobel|Gx1[8]~26_combout ;
wire \vga_pic|u_sobel|LessThan0~1_cout ;
wire \vga_pic|u_sobel|LessThan0~3_cout ;
wire \vga_pic|u_sobel|LessThan0~5_cout ;
wire \vga_pic|u_sobel|LessThan0~7_cout ;
wire \vga_pic|u_sobel|LessThan0~9_cout ;
wire \vga_pic|u_sobel|LessThan0~11_cout ;
wire \vga_pic|u_sobel|LessThan0~13_cout ;
wire \vga_pic|u_sobel|LessThan0~15_cout ;
wire \vga_pic|u_sobel|LessThan0~17_cout ;
wire \vga_pic|u_sobel|LessThan0~18_combout ;
wire \vga_pic|u_sobel|Gx[6]~20_combout ;
wire \vga_pic|u_sobel|Add10~12_combout ;
wire \vga_pic|u_sobel|Gy[6]~20_combout ;
wire \vga_pic|u_sobel|Add12~12_combout ;
wire \vga_pic|u_sobel|Gx[5]~18_combout ;
wire \vga_pic|u_sobel|Add10~10_combout ;
wire \vga_pic|u_sobel|Gy[5]~18_combout ;
wire \vga_pic|u_sobel|Add12~10_combout ;
wire \vga_pic|u_sobel|Gy[4]~16_combout ;
wire \vga_pic|u_sobel|Add12~8_combout ;
wire \vga_pic|u_sobel|Gx[4]~16_combout ;
wire \vga_pic|u_sobel|Add10~8_combout ;
wire \vga_pic|u_sobel|Gy[3]~14_combout ;
wire \vga_pic|u_sobel|Add12~6_combout ;
wire \vga_pic|u_sobel|Gx[3]~14_combout ;
wire \vga_pic|u_sobel|Add10~6_combout ;
wire \vga_pic|u_sobel|Gx[2]~12_combout ;
wire \vga_pic|u_sobel|Add10~4_combout ;
wire \vga_pic|u_sobel|Gy[2]~12_combout ;
wire \vga_pic|u_sobel|Add12~4_combout ;
wire \vga_pic|u_sobel|Gy[1]~10_combout ;
wire \vga_pic|u_sobel|Add12~2_combout ;
wire \vga_pic|u_sobel|Gx[1]~10_combout ;
wire \vga_pic|u_sobel|Add10~2_combout ;
wire \vga_pic|u_sobel|Gx[0]~8_combout ;
wire \vga_pic|u_sobel|Add10~0_combout ;
wire \vga_pic|u_sobel|Gy[0]~8_combout ;
wire \vga_pic|u_sobel|Add12~0_combout ;
wire \vga_pic|u_sobel|G[0]~9 ;
wire \vga_pic|u_sobel|G[1]~11 ;
wire \vga_pic|u_sobel|G[2]~13 ;
wire \vga_pic|u_sobel|G[3]~15 ;
wire \vga_pic|u_sobel|G[4]~17 ;
wire \vga_pic|u_sobel|G[5]~19 ;
wire \vga_pic|u_sobel|G[6]~21 ;
wire \vga_pic|u_sobel|G[7]~22_combout ;
wire \vga_pic|u_sobel|G[5]~18_combout ;
wire \vga_pic|u_sobel|G[4]~16_combout ;
wire \vga_pic|u_sobel|G[1]~10_combout ;
wire \vga_pic|u_sobel|G[0]~8_combout ;
wire \vga_pic|u_sobel|G[3]~14_combout ;
wire \vga_pic|u_sobel|G[2]~12_combout ;
wire \vga_pic|u_sobel|LessThan2~0_combout ;
wire \vga_pic|u_sobel|G[6]~20_combout ;
wire \vga_pic|u_sobel|LessThan2~1_combout ;
wire \vga_pic|u_sobel|LessThan2~2_combout ;
wire \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \vga_pic|color_data_out[16]~0_combout ;
wire \vga_pic|color_data_out[16]~1_combout ;
wire \vga_ctrl|rgb[16]~0_combout ;
wire \vga_pic|color_data_out[17]~3_combout ;
wire \vga_pic|color_data_out[17]~4_combout ;
wire \vga_ctrl|rgb[17]~1_combout ;
wire \vga_pic|color_data_out[18]~5_combout ;
wire \vga_pic|color_data_out[18]~6_combout ;
wire \vga_ctrl|rgb[18]~2_combout ;
wire \vga_pic|color_data_out[19]~7_combout ;
wire \vga_pic|color_data_out[19]~8_combout ;
wire \vga_ctrl|rgb[19]~3_combout ;
wire \vga_pic|color_data_out[20]~9_combout ;
wire \vga_pic|color_data_out[20]~10_combout ;
wire \vga_ctrl|rgb[20]~4_combout ;
wire \vga_pic|color_data_out[21]~11_combout ;
wire \vga_pic|color_data_out[21]~12_combout ;
wire \vga_ctrl|rgb[21]~5_combout ;
wire \vga_pic|color_data_out[22]~13_combout ;
wire \vga_pic|color_data_out[22]~14_combout ;
wire \vga_ctrl|rgb[22]~6_combout ;
wire \vga_pic|color_data_out[23]~15_combout ;
wire \vga_pic|color_data_out[23]~16_combout ;
wire \vga_ctrl|rgb[23]~7_combout ;
wire \vga_pic|color_data_out[8]~17_combout ;
wire \vga_ctrl|rgb[8]~8_combout ;
wire \vga_pic|color_data_out[9]~18_combout ;
wire \vga_ctrl|rgb[9]~9_combout ;
wire \vga_pic|color_data_out[10]~19_combout ;
wire \vga_ctrl|rgb[10]~10_combout ;
wire \vga_pic|color_data_out[11]~21_combout ;
wire \vga_pic|color_data_out[11]~22_combout ;
wire \vga_ctrl|rgb[11]~11_combout ;
wire \vga_pic|color_data_out[12]~23_combout ;
wire \vga_ctrl|rgb[12]~12_combout ;
wire \vga_pic|color_data_out[13]~24_combout ;
wire \vga_ctrl|rgb[13]~13_combout ;
wire \vga_pic|color_data_out[14]~25_combout ;
wire \vga_ctrl|rgb[14]~14_combout ;
wire \vga_pic|color_data_out[15]~26_combout ;
wire \vga_ctrl|rgb[15]~15_combout ;
wire \vga_pic|color_data_out[0]~27_combout ;
wire \vga_ctrl|rgb[0]~16_combout ;
wire \vga_pic|color_data_out[1]~28_combout ;
wire \vga_ctrl|rgb[1]~17_combout ;
wire \vga_pic|color_data_out[2]~29_combout ;
wire \vga_ctrl|rgb[2]~18_combout ;
wire \vga_pic|color_data_out[3]~30_combout ;
wire \vga_ctrl|rgb[3]~19_combout ;
wire \vga_pic|color_data_out[4]~31_combout ;
wire \vga_ctrl|rgb[4]~20_combout ;
wire \vga_pic|color_data_out[5]~32_combout ;
wire \vga_ctrl|rgb[5]~21_combout ;
wire \vga_pic|color_data_out[6]~33_combout ;
wire \vga_ctrl|rgb[6]~22_combout ;
wire \vga_pic|color_data_out[7]~34_combout ;
wire \vga_ctrl|rgb[7]~23_combout ;
wire [15:0] \vga_pic|rom_addr ;
wire [15:0] \vga_pic|ram_addr ;
wire [9:0] \vga_pic|offset ;
wire [7:0] \vga_pic|gray_data ;
wire [23:0] \vga_pic|color_data_out ;
wire [9:0] \vga_pic|PIC_START_X ;
wire [1:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w ;
wire [2:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w ;
wire [2:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w ;
wire [2:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w ;
wire [7:0] \vga_pic|u_sobel|reg33 ;
wire [7:0] \vga_pic|u_sobel|reg32 ;
wire [7:0] \vga_pic|u_sobel|reg31 ;
wire [7:0] \vga_pic|u_sobel|reg23 ;
wire [7:0] \vga_pic|u_sobel|reg22 ;
wire [7:0] \vga_pic|u_sobel|reg21 ;
wire [7:0] \vga_pic|u_sobel|reg13 ;
wire [7:0] \vga_pic|u_sobel|reg12 ;
wire [7:0] \vga_pic|u_sobel|reg11 ;
wire [7:0] \vga_pic|u_sobel|cnt_row ;
wire [7:0] \vga_pic|u_sobel|cnt_col ;
wire [9:0] \vga_pic|u_sobel|Gy3 ;
wire [9:0] \vga_pic|u_sobel|Gy1 ;
wire [9:0] \vga_pic|u_sobel|Gy ;
wire [9:0] \vga_pic|u_sobel|Gx3 ;
wire [9:0] \vga_pic|u_sobel|Gx1 ;
wire [9:0] \vga_pic|u_sobel|Gx ;
wire [7:0] \vga_pic|u_sobel|G ;
wire [15:0] \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b ;
wire [7:0] \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit ;
wire [1:0] \vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [10:0] \vga_ctrl|cntv ;
wire [2:0] \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode428w ;
wire [2:0] \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode420w ;
wire [2:0] \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode412w ;
wire [2:0] \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode399w ;
wire [2:0] \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w ;
wire [2:0] \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w ;
wire [2:0] \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w ;
wire [2:0] \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w ;
wire [9:0] cnt;
wire [4:0] \altpll1_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [23:0] \u_clk_divx|cnt ;
wire [10:0] \vga_ctrl|cnth ;

wire [4:0] \altpll1_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [35:0] \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;

assign \altpll1_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \altpll1_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \altpll1_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \altpll1_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \altpll1_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \altpll1_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \altpll1_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \altpll1_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \altpll1_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \altpll1_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [8];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [9];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [10];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [11];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [12];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [13];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [14];
assign \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15] = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X61_Y43_N16
cycloneive_io_obuf \LCD_HS~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_HS),
	.obar());
// synopsys translate_off
defparam \LCD_HS~output .bus_hold = "false";
defparam \LCD_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N9
cycloneive_io_obuf \LCD_VS~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_VS),
	.obar());
// synopsys translate_off
defparam \LCD_VS~output .bus_hold = "false";
defparam \LCD_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N30
cycloneive_io_obuf \LCD_PCLK~output (
	.i(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_PCLK),
	.obar());
// synopsys translate_off
defparam \LCD_PCLK~output .bus_hold = "false";
defparam \LCD_PCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N23
cycloneive_io_obuf \LCD_RST~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RST),
	.obar());
// synopsys translate_off
defparam \LCD_RST~output .bus_hold = "false";
defparam \LCD_RST~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N23
cycloneive_io_obuf \LCD_BL~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_BL),
	.obar());
// synopsys translate_off
defparam \LCD_BL~output .bus_hold = "false";
defparam \LCD_BL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N16
cycloneive_io_obuf \LCD_DE~output (
	.i(\vga_ctrl|rgb_valid~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DE),
	.obar());
// synopsys translate_off
defparam \LCD_DE~output .bus_hold = "false";
defparam \LCD_DE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N9
cycloneive_io_obuf \R[0]~output (
	.i(\vga_ctrl|rgb[16]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneive_io_obuf \R[1]~output (
	.i(\vga_ctrl|rgb[17]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N9
cycloneive_io_obuf \R[2]~output (
	.i(\vga_ctrl|rgb[18]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N16
cycloneive_io_obuf \R[3]~output (
	.i(\vga_ctrl|rgb[19]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[3]),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N9
cycloneive_io_obuf \R[4]~output (
	.i(\vga_ctrl|rgb[20]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[4]),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N23
cycloneive_io_obuf \R[5]~output (
	.i(\vga_ctrl|rgb[21]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[5]),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N30
cycloneive_io_obuf \R[6]~output (
	.i(\vga_ctrl|rgb[22]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[6]),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N16
cycloneive_io_obuf \R[7]~output (
	.i(\vga_ctrl|rgb[23]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[7]),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N23
cycloneive_io_obuf \G[0]~output (
	.i(\vga_ctrl|rgb[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N16
cycloneive_io_obuf \G[1]~output (
	.i(\vga_ctrl|rgb[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N23
cycloneive_io_obuf \G[2]~output (
	.i(\vga_ctrl|rgb[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N16
cycloneive_io_obuf \G[3]~output (
	.i(\vga_ctrl|rgb[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[3]),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N9
cycloneive_io_obuf \G[4]~output (
	.i(\vga_ctrl|rgb[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[4]),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y41_N16
cycloneive_io_obuf \G[5]~output (
	.i(\vga_ctrl|rgb[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[5]),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N23
cycloneive_io_obuf \G[6]~output (
	.i(\vga_ctrl|rgb[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[6]),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N23
cycloneive_io_obuf \G[7]~output (
	.i(\vga_ctrl|rgb[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[7]),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N16
cycloneive_io_obuf \B[0]~output (
	.i(\vga_ctrl|rgb[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y29_N2
cycloneive_io_obuf \B[1]~output (
	.i(\vga_ctrl|rgb[1]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N16
cycloneive_io_obuf \B[2]~output (
	.i(\vga_ctrl|rgb[2]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N23
cycloneive_io_obuf \B[3]~output (
	.i(\vga_ctrl|rgb[3]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N23
cycloneive_io_obuf \B[4]~output (
	.i(\vga_ctrl|rgb[4]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N2
cycloneive_io_obuf \B[5]~output (
	.i(\vga_ctrl|rgb[5]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y35_N2
cycloneive_io_obuf \B[6]~output (
	.i(\vga_ctrl|rgb[6]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N2
cycloneive_io_obuf \B[7]~output (
	.i(\vga_ctrl|rgb[7]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X59_Y43_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \altpll1_inst|altpll_component|auto_generated|pll1 (
	.areset(\rst~input_o ),
	.pfdena(vcc),
	.fbin(\altpll1_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\altpll1_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\altpll1_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "low";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c0_high = 19;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c0_low = 19;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 380;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 253;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 8;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .m = 253;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .n = 10;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6716;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .vco_center = 769;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .vco_max = 1666;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .vco_min = 769;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 98;
defparam \altpll1_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 1;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cycloneive_lcell_comb \vga_ctrl|Add0~0 (
// Equation(s):
// \vga_ctrl|Add0~0_combout  = \vga_ctrl|cnth [0] $ (VCC)
// \vga_ctrl|Add0~1  = CARRY(\vga_ctrl|cnth [0])

	.dataa(gnd),
	.datab(\vga_ctrl|cnth [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl|Add0~0_combout ),
	.cout(\vga_ctrl|Add0~1 ));
// synopsys translate_off
defparam \vga_ctrl|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N1
dffeas \vga_ctrl|cnth[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cnth [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cnth[0] .is_wysiwyg = "true";
defparam \vga_ctrl|cnth[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N2
cycloneive_lcell_comb \vga_ctrl|Add0~2 (
// Equation(s):
// \vga_ctrl|Add0~2_combout  = (\vga_ctrl|cnth [1] & (!\vga_ctrl|Add0~1 )) # (!\vga_ctrl|cnth [1] & ((\vga_ctrl|Add0~1 ) # (GND)))
// \vga_ctrl|Add0~3  = CARRY((!\vga_ctrl|Add0~1 ) # (!\vga_ctrl|cnth [1]))

	.dataa(gnd),
	.datab(\vga_ctrl|cnth [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add0~1 ),
	.combout(\vga_ctrl|Add0~2_combout ),
	.cout(\vga_ctrl|Add0~3 ));
// synopsys translate_off
defparam \vga_ctrl|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga_ctrl|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y27_N3
dffeas \vga_ctrl|cnth[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cnth [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cnth[1] .is_wysiwyg = "true";
defparam \vga_ctrl|cnth[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N4
cycloneive_lcell_comb \vga_ctrl|Add0~4 (
// Equation(s):
// \vga_ctrl|Add0~4_combout  = (\vga_ctrl|cnth [2] & (\vga_ctrl|Add0~3  $ (GND))) # (!\vga_ctrl|cnth [2] & (!\vga_ctrl|Add0~3  & VCC))
// \vga_ctrl|Add0~5  = CARRY((\vga_ctrl|cnth [2] & !\vga_ctrl|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl|cnth [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add0~3 ),
	.combout(\vga_ctrl|Add0~4_combout ),
	.cout(\vga_ctrl|Add0~5 ));
// synopsys translate_off
defparam \vga_ctrl|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y27_N5
dffeas \vga_ctrl|cnth[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cnth [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cnth[2] .is_wysiwyg = "true";
defparam \vga_ctrl|cnth[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneive_lcell_comb \vga_ctrl|Add0~6 (
// Equation(s):
// \vga_ctrl|Add0~6_combout  = (\vga_ctrl|cnth [3] & (!\vga_ctrl|Add0~5 )) # (!\vga_ctrl|cnth [3] & ((\vga_ctrl|Add0~5 ) # (GND)))
// \vga_ctrl|Add0~7  = CARRY((!\vga_ctrl|Add0~5 ) # (!\vga_ctrl|cnth [3]))

	.dataa(\vga_ctrl|cnth [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add0~5 ),
	.combout(\vga_ctrl|Add0~6_combout ),
	.cout(\vga_ctrl|Add0~7 ));
// synopsys translate_off
defparam \vga_ctrl|Add0~6 .lut_mask = 16'h5A5F;
defparam \vga_ctrl|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y27_N7
dffeas \vga_ctrl|cnth[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cnth [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cnth[3] .is_wysiwyg = "true";
defparam \vga_ctrl|cnth[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneive_lcell_comb \vga_ctrl|Add0~8 (
// Equation(s):
// \vga_ctrl|Add0~8_combout  = (\vga_ctrl|cnth [4] & (\vga_ctrl|Add0~7  $ (GND))) # (!\vga_ctrl|cnth [4] & (!\vga_ctrl|Add0~7  & VCC))
// \vga_ctrl|Add0~9  = CARRY((\vga_ctrl|cnth [4] & !\vga_ctrl|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl|cnth [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add0~7 ),
	.combout(\vga_ctrl|Add0~8_combout ),
	.cout(\vga_ctrl|Add0~9 ));
// synopsys translate_off
defparam \vga_ctrl|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_ctrl|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y27_N9
dffeas \vga_ctrl|cnth[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cnth [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cnth[4] .is_wysiwyg = "true";
defparam \vga_ctrl|cnth[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneive_lcell_comb \vga_ctrl|Add0~10 (
// Equation(s):
// \vga_ctrl|Add0~10_combout  = (\vga_ctrl|cnth [5] & (!\vga_ctrl|Add0~9 )) # (!\vga_ctrl|cnth [5] & ((\vga_ctrl|Add0~9 ) # (GND)))
// \vga_ctrl|Add0~11  = CARRY((!\vga_ctrl|Add0~9 ) # (!\vga_ctrl|cnth [5]))

	.dataa(\vga_ctrl|cnth [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add0~9 ),
	.combout(\vga_ctrl|Add0~10_combout ),
	.cout(\vga_ctrl|Add0~11 ));
// synopsys translate_off
defparam \vga_ctrl|Add0~10 .lut_mask = 16'h5A5F;
defparam \vga_ctrl|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneive_lcell_comb \vga_ctrl|Add0~18 (
// Equation(s):
// \vga_ctrl|Add0~18_combout  = (\vga_ctrl|cnth [9] & (!\vga_ctrl|Add0~17 )) # (!\vga_ctrl|cnth [9] & ((\vga_ctrl|Add0~17 ) # (GND)))
// \vga_ctrl|Add0~19  = CARRY((!\vga_ctrl|Add0~17 ) # (!\vga_ctrl|cnth [9]))

	.dataa(gnd),
	.datab(\vga_ctrl|cnth [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add0~17 ),
	.combout(\vga_ctrl|Add0~18_combout ),
	.cout(\vga_ctrl|Add0~19 ));
// synopsys translate_off
defparam \vga_ctrl|Add0~18 .lut_mask = 16'h3C3F;
defparam \vga_ctrl|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneive_lcell_comb \vga_ctrl|Add0~20 (
// Equation(s):
// \vga_ctrl|Add0~20_combout  = \vga_ctrl|cnth [10] $ (!\vga_ctrl|Add0~19 )

	.dataa(\vga_ctrl|cnth [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl|Add0~19 ),
	.combout(\vga_ctrl|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|Add0~20 .lut_mask = 16'hA5A5;
defparam \vga_ctrl|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cycloneive_lcell_comb \vga_ctrl|cnth~1 (
// Equation(s):
// \vga_ctrl|cnth~1_combout  = (\vga_ctrl|Add0~20_combout  & !\vga_ctrl|Equal0~3_combout )

	.dataa(gnd),
	.datab(\vga_ctrl|Add0~20_combout ),
	.datac(\vga_ctrl|Equal0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl|cnth~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cnth~1 .lut_mask = 16'h0C0C;
defparam \vga_ctrl|cnth~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N23
dffeas \vga_ctrl|cnth[10] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|cnth~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cnth [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cnth[10] .is_wysiwyg = "true";
defparam \vga_ctrl|cnth[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneive_lcell_comb \vga_ctrl|Equal0~2 (
// Equation(s):
// \vga_ctrl|Equal0~2_combout  = (\vga_ctrl|cnth [10] & (\vga_ctrl|cnth [1] & (\vga_ctrl|cnth [2] & \vga_ctrl|cnth [3])))

	.dataa(\vga_ctrl|cnth [10]),
	.datab(\vga_ctrl|cnth [1]),
	.datac(\vga_ctrl|cnth [2]),
	.datad(\vga_ctrl|cnth [3]),
	.cin(gnd),
	.combout(\vga_ctrl|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|Equal0~2 .lut_mask = 16'h8000;
defparam \vga_ctrl|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneive_lcell_comb \vga_ctrl|Equal0~0 (
// Equation(s):
// \vga_ctrl|Equal0~0_combout  = (!\vga_ctrl|cnth [6] & (!\vga_ctrl|cnth [9] & (!\vga_ctrl|cnth [7] & !\vga_ctrl|cnth [8])))

	.dataa(\vga_ctrl|cnth [6]),
	.datab(\vga_ctrl|cnth [9]),
	.datac(\vga_ctrl|cnth [7]),
	.datad(\vga_ctrl|cnth [8]),
	.cin(gnd),
	.combout(\vga_ctrl|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|Equal0~0 .lut_mask = 16'h0001;
defparam \vga_ctrl|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneive_lcell_comb \vga_ctrl|Equal0~1 (
// Equation(s):
// \vga_ctrl|Equal0~1_combout  = (!\vga_ctrl|cnth [5] & \vga_ctrl|Equal0~0_combout )

	.dataa(gnd),
	.datab(\vga_ctrl|cnth [5]),
	.datac(gnd),
	.datad(\vga_ctrl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|Equal0~1 .lut_mask = 16'h3300;
defparam \vga_ctrl|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cycloneive_lcell_comb \vga_ctrl|Equal0~3 (
// Equation(s):
// \vga_ctrl|Equal0~3_combout  = (\vga_ctrl|cnth [4] & (\vga_ctrl|Equal0~2_combout  & (\vga_ctrl|Equal0~1_combout  & \vga_ctrl|cnth [0])))

	.dataa(\vga_ctrl|cnth [4]),
	.datab(\vga_ctrl|Equal0~2_combout ),
	.datac(\vga_ctrl|Equal0~1_combout ),
	.datad(\vga_ctrl|cnth [0]),
	.cin(gnd),
	.combout(\vga_ctrl|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|Equal0~3 .lut_mask = 16'h8000;
defparam \vga_ctrl|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneive_lcell_comb \vga_ctrl|cnth~0 (
// Equation(s):
// \vga_ctrl|cnth~0_combout  = (\vga_ctrl|Add0~10_combout  & !\vga_ctrl|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|Add0~10_combout ),
	.datad(\vga_ctrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|cnth~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cnth~0 .lut_mask = 16'h00F0;
defparam \vga_ctrl|cnth~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N19
dffeas \vga_ctrl|cnth[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|cnth~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cnth [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cnth[5] .is_wysiwyg = "true";
defparam \vga_ctrl|cnth[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cycloneive_lcell_comb \vga_ctrl|Add0~12 (
// Equation(s):
// \vga_ctrl|Add0~12_combout  = (\vga_ctrl|cnth [6] & (\vga_ctrl|Add0~11  $ (GND))) # (!\vga_ctrl|cnth [6] & (!\vga_ctrl|Add0~11  & VCC))
// \vga_ctrl|Add0~13  = CARRY((\vga_ctrl|cnth [6] & !\vga_ctrl|Add0~11 ))

	.dataa(\vga_ctrl|cnth [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add0~11 ),
	.combout(\vga_ctrl|Add0~12_combout ),
	.cout(\vga_ctrl|Add0~13 ));
// synopsys translate_off
defparam \vga_ctrl|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_ctrl|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y27_N13
dffeas \vga_ctrl|cnth[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cnth [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cnth[6] .is_wysiwyg = "true";
defparam \vga_ctrl|cnth[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cycloneive_lcell_comb \vga_ctrl|Add0~14 (
// Equation(s):
// \vga_ctrl|Add0~14_combout  = (\vga_ctrl|cnth [7] & (!\vga_ctrl|Add0~13 )) # (!\vga_ctrl|cnth [7] & ((\vga_ctrl|Add0~13 ) # (GND)))
// \vga_ctrl|Add0~15  = CARRY((!\vga_ctrl|Add0~13 ) # (!\vga_ctrl|cnth [7]))

	.dataa(gnd),
	.datab(\vga_ctrl|cnth [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add0~13 ),
	.combout(\vga_ctrl|Add0~14_combout ),
	.cout(\vga_ctrl|Add0~15 ));
// synopsys translate_off
defparam \vga_ctrl|Add0~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y27_N15
dffeas \vga_ctrl|cnth[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cnth [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cnth[7] .is_wysiwyg = "true";
defparam \vga_ctrl|cnth[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneive_lcell_comb \vga_ctrl|Add0~16 (
// Equation(s):
// \vga_ctrl|Add0~16_combout  = (\vga_ctrl|cnth [8] & (\vga_ctrl|Add0~15  $ (GND))) # (!\vga_ctrl|cnth [8] & (!\vga_ctrl|Add0~15  & VCC))
// \vga_ctrl|Add0~17  = CARRY((\vga_ctrl|cnth [8] & !\vga_ctrl|Add0~15 ))

	.dataa(gnd),
	.datab(\vga_ctrl|cnth [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add0~15 ),
	.combout(\vga_ctrl|Add0~16_combout ),
	.cout(\vga_ctrl|Add0~17 ));
// synopsys translate_off
defparam \vga_ctrl|Add0~16 .lut_mask = 16'hC30C;
defparam \vga_ctrl|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y27_N17
dffeas \vga_ctrl|cnth[8] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cnth [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cnth[8] .is_wysiwyg = "true";
defparam \vga_ctrl|cnth[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N19
dffeas \vga_ctrl|cnth[9] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|Add0~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cnth [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cnth[9] .is_wysiwyg = "true";
defparam \vga_ctrl|cnth[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
cycloneive_lcell_comb \vga_ctrl|LessThan4~0 (
// Equation(s):
// \vga_ctrl|LessThan4~0_combout  = (!\vga_ctrl|cnth [4] & (((!\vga_ctrl|cnth [3]) # (!\vga_ctrl|cnth [2])) # (!\vga_ctrl|cnth [1])))

	.dataa(\vga_ctrl|cnth [1]),
	.datab(\vga_ctrl|cnth [2]),
	.datac(\vga_ctrl|cnth [3]),
	.datad(\vga_ctrl|cnth [4]),
	.cin(gnd),
	.combout(\vga_ctrl|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|LessThan4~0 .lut_mask = 16'h007F;
defparam \vga_ctrl|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
cycloneive_lcell_comb \vga_ctrl|LessThan5~0 (
// Equation(s):
// \vga_ctrl|LessThan5~0_combout  = (!\vga_ctrl|cnth [7] & (((\vga_ctrl|LessThan4~0_combout  & !\vga_ctrl|cnth [5])) # (!\vga_ctrl|cnth [6])))

	.dataa(\vga_ctrl|cnth [6]),
	.datab(\vga_ctrl|LessThan4~0_combout ),
	.datac(\vga_ctrl|cnth [5]),
	.datad(\vga_ctrl|cnth [7]),
	.cin(gnd),
	.combout(\vga_ctrl|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|LessThan5~0 .lut_mask = 16'h005D;
defparam \vga_ctrl|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
cycloneive_lcell_comb \vga_ctrl|Add1~0 (
// Equation(s):
// \vga_ctrl|Add1~0_combout  = \vga_ctrl|cntv [0] $ (VCC)
// \vga_ctrl|Add1~1  = CARRY(\vga_ctrl|cntv [0])

	.dataa(gnd),
	.datab(\vga_ctrl|cntv [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl|Add1~0_combout ),
	.cout(\vga_ctrl|Add1~1 ));
// synopsys translate_off
defparam \vga_ctrl|Add1~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cycloneive_lcell_comb \vga_ctrl|cntv[0]~11 (
// Equation(s):
// \vga_ctrl|cntv[0]~11_combout  = (\vga_ctrl|Add1~0_combout  & (((!\vga_ctrl|Equal0~3_combout  & \vga_ctrl|cntv [0])) # (!\vga_ctrl|cntv[8]~0_combout ))) # (!\vga_ctrl|Add1~0_combout  & (!\vga_ctrl|Equal0~3_combout  & (\vga_ctrl|cntv [0])))

	.dataa(\vga_ctrl|Add1~0_combout ),
	.datab(\vga_ctrl|Equal0~3_combout ),
	.datac(\vga_ctrl|cntv [0]),
	.datad(\vga_ctrl|cntv[8]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|cntv[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cntv[0]~11 .lut_mask = 16'h30BA;
defparam \vga_ctrl|cntv[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N5
dffeas \vga_ctrl|cntv[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|cntv[0]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cntv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cntv[0] .is_wysiwyg = "true";
defparam \vga_ctrl|cntv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
cycloneive_lcell_comb \vga_ctrl|Add1~2 (
// Equation(s):
// \vga_ctrl|Add1~2_combout  = (\vga_ctrl|cntv [1] & (!\vga_ctrl|Add1~1 )) # (!\vga_ctrl|cntv [1] & ((\vga_ctrl|Add1~1 ) # (GND)))
// \vga_ctrl|Add1~3  = CARRY((!\vga_ctrl|Add1~1 ) # (!\vga_ctrl|cntv [1]))

	.dataa(\vga_ctrl|cntv [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add1~1 ),
	.combout(\vga_ctrl|Add1~2_combout ),
	.cout(\vga_ctrl|Add1~3 ));
// synopsys translate_off
defparam \vga_ctrl|Add1~2 .lut_mask = 16'h5A5F;
defparam \vga_ctrl|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
cycloneive_lcell_comb \vga_ctrl|cntv[1]~4 (
// Equation(s):
// \vga_ctrl|cntv[1]~4_combout  = (\vga_ctrl|Add1~2_combout  & (((!\vga_ctrl|Equal0~3_combout  & \vga_ctrl|cntv [1])) # (!\vga_ctrl|cntv[8]~0_combout ))) # (!\vga_ctrl|Add1~2_combout  & (!\vga_ctrl|Equal0~3_combout  & (\vga_ctrl|cntv [1])))

	.dataa(\vga_ctrl|Add1~2_combout ),
	.datab(\vga_ctrl|Equal0~3_combout ),
	.datac(\vga_ctrl|cntv [1]),
	.datad(\vga_ctrl|cntv[8]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|cntv[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cntv[1]~4 .lut_mask = 16'h30BA;
defparam \vga_ctrl|cntv[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N9
dffeas \vga_ctrl|cntv[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|cntv[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cntv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cntv[1] .is_wysiwyg = "true";
defparam \vga_ctrl|cntv[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneive_lcell_comb \vga_ctrl|Add1~4 (
// Equation(s):
// \vga_ctrl|Add1~4_combout  = (\vga_ctrl|cntv [2] & (\vga_ctrl|Add1~3  $ (GND))) # (!\vga_ctrl|cntv [2] & (!\vga_ctrl|Add1~3  & VCC))
// \vga_ctrl|Add1~5  = CARRY((\vga_ctrl|cntv [2] & !\vga_ctrl|Add1~3 ))

	.dataa(\vga_ctrl|cntv [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add1~3 ),
	.combout(\vga_ctrl|Add1~4_combout ),
	.cout(\vga_ctrl|Add1~5 ));
// synopsys translate_off
defparam \vga_ctrl|Add1~4 .lut_mask = 16'hA50A;
defparam \vga_ctrl|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cycloneive_lcell_comb \vga_ctrl|cntv[2]~3 (
// Equation(s):
// \vga_ctrl|cntv[2]~3_combout  = (\vga_ctrl|cntv[8]~0_combout  & (!\vga_ctrl|Equal0~3_combout  & (\vga_ctrl|cntv [2]))) # (!\vga_ctrl|cntv[8]~0_combout  & ((\vga_ctrl|Add1~4_combout ) # ((!\vga_ctrl|Equal0~3_combout  & \vga_ctrl|cntv [2]))))

	.dataa(\vga_ctrl|cntv[8]~0_combout ),
	.datab(\vga_ctrl|Equal0~3_combout ),
	.datac(\vga_ctrl|cntv [2]),
	.datad(\vga_ctrl|Add1~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|cntv[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cntv[2]~3 .lut_mask = 16'h7530;
defparam \vga_ctrl|cntv[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N27
dffeas \vga_ctrl|cntv[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|cntv[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cntv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cntv[2] .is_wysiwyg = "true";
defparam \vga_ctrl|cntv[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
cycloneive_lcell_comb \vga_ctrl|Add1~6 (
// Equation(s):
// \vga_ctrl|Add1~6_combout  = (\vga_ctrl|cntv [3] & (!\vga_ctrl|Add1~5 )) # (!\vga_ctrl|cntv [3] & ((\vga_ctrl|Add1~5 ) # (GND)))
// \vga_ctrl|Add1~7  = CARRY((!\vga_ctrl|Add1~5 ) # (!\vga_ctrl|cntv [3]))

	.dataa(gnd),
	.datab(\vga_ctrl|cntv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add1~5 ),
	.combout(\vga_ctrl|Add1~6_combout ),
	.cout(\vga_ctrl|Add1~7 ));
// synopsys translate_off
defparam \vga_ctrl|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
cycloneive_lcell_comb \vga_ctrl|cntv[3]~5 (
// Equation(s):
// \vga_ctrl|cntv[3]~5_combout  = (\vga_ctrl|cntv[8]~0_combout  & (((\vga_ctrl|cntv [3] & !\vga_ctrl|Equal0~3_combout )))) # (!\vga_ctrl|cntv[8]~0_combout  & ((\vga_ctrl|Add1~6_combout ) # ((\vga_ctrl|cntv [3] & !\vga_ctrl|Equal0~3_combout ))))

	.dataa(\vga_ctrl|cntv[8]~0_combout ),
	.datab(\vga_ctrl|Add1~6_combout ),
	.datac(\vga_ctrl|cntv [3]),
	.datad(\vga_ctrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|cntv[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cntv[3]~5 .lut_mask = 16'h44F4;
defparam \vga_ctrl|cntv[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N7
dffeas \vga_ctrl|cntv[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|cntv[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cntv [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cntv[3] .is_wysiwyg = "true";
defparam \vga_ctrl|cntv[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
cycloneive_lcell_comb \vga_ctrl|Add1~8 (
// Equation(s):
// \vga_ctrl|Add1~8_combout  = (\vga_ctrl|cntv [4] & (\vga_ctrl|Add1~7  $ (GND))) # (!\vga_ctrl|cntv [4] & (!\vga_ctrl|Add1~7  & VCC))
// \vga_ctrl|Add1~9  = CARRY((\vga_ctrl|cntv [4] & !\vga_ctrl|Add1~7 ))

	.dataa(\vga_ctrl|cntv [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add1~7 ),
	.combout(\vga_ctrl|Add1~8_combout ),
	.cout(\vga_ctrl|Add1~9 ));
// synopsys translate_off
defparam \vga_ctrl|Add1~8 .lut_mask = 16'hA50A;
defparam \vga_ctrl|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N0
cycloneive_lcell_comb \vga_ctrl|cntv[4]~6 (
// Equation(s):
// \vga_ctrl|cntv[4]~6_combout  = (\vga_ctrl|cntv[8]~0_combout  & (((\vga_ctrl|cntv [4] & !\vga_ctrl|Equal0~3_combout )))) # (!\vga_ctrl|cntv[8]~0_combout  & ((\vga_ctrl|Add1~8_combout ) # ((\vga_ctrl|cntv [4] & !\vga_ctrl|Equal0~3_combout ))))

	.dataa(\vga_ctrl|cntv[8]~0_combout ),
	.datab(\vga_ctrl|Add1~8_combout ),
	.datac(\vga_ctrl|cntv [4]),
	.datad(\vga_ctrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|cntv[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cntv[4]~6 .lut_mask = 16'h44F4;
defparam \vga_ctrl|cntv[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N1
dffeas \vga_ctrl|cntv[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|cntv[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cntv [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cntv[4] .is_wysiwyg = "true";
defparam \vga_ctrl|cntv[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneive_lcell_comb \vga_ctrl|Add1~10 (
// Equation(s):
// \vga_ctrl|Add1~10_combout  = (\vga_ctrl|cntv [5] & (!\vga_ctrl|Add1~9 )) # (!\vga_ctrl|cntv [5] & ((\vga_ctrl|Add1~9 ) # (GND)))
// \vga_ctrl|Add1~11  = CARRY((!\vga_ctrl|Add1~9 ) # (!\vga_ctrl|cntv [5]))

	.dataa(\vga_ctrl|cntv [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add1~9 ),
	.combout(\vga_ctrl|Add1~10_combout ),
	.cout(\vga_ctrl|Add1~11 ));
// synopsys translate_off
defparam \vga_ctrl|Add1~10 .lut_mask = 16'h5A5F;
defparam \vga_ctrl|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cycloneive_lcell_comb \vga_ctrl|Add1~12 (
// Equation(s):
// \vga_ctrl|Add1~12_combout  = (\vga_ctrl|cntv [6] & (\vga_ctrl|Add1~11  $ (GND))) # (!\vga_ctrl|cntv [6] & (!\vga_ctrl|Add1~11  & VCC))
// \vga_ctrl|Add1~13  = CARRY((\vga_ctrl|cntv [6] & !\vga_ctrl|Add1~11 ))

	.dataa(\vga_ctrl|cntv [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add1~11 ),
	.combout(\vga_ctrl|Add1~12_combout ),
	.cout(\vga_ctrl|Add1~13 ));
// synopsys translate_off
defparam \vga_ctrl|Add1~12 .lut_mask = 16'hA50A;
defparam \vga_ctrl|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
cycloneive_lcell_comb \vga_ctrl|cntv[6]~9 (
// Equation(s):
// \vga_ctrl|cntv[6]~9_combout  = (\vga_ctrl|cntv[8]~0_combout  & (((\vga_ctrl|cntv [6] & !\vga_ctrl|Equal0~3_combout )))) # (!\vga_ctrl|cntv[8]~0_combout  & ((\vga_ctrl|Add1~12_combout ) # ((\vga_ctrl|cntv [6] & !\vga_ctrl|Equal0~3_combout ))))

	.dataa(\vga_ctrl|cntv[8]~0_combout ),
	.datab(\vga_ctrl|Add1~12_combout ),
	.datac(\vga_ctrl|cntv [6]),
	.datad(\vga_ctrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|cntv[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cntv[6]~9 .lut_mask = 16'h44F4;
defparam \vga_ctrl|cntv[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N3
dffeas \vga_ctrl|cntv[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|cntv[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cntv [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cntv[6] .is_wysiwyg = "true";
defparam \vga_ctrl|cntv[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cycloneive_lcell_comb \vga_ctrl|Add1~14 (
// Equation(s):
// \vga_ctrl|Add1~14_combout  = (\vga_ctrl|cntv [7] & (!\vga_ctrl|Add1~13 )) # (!\vga_ctrl|cntv [7] & ((\vga_ctrl|Add1~13 ) # (GND)))
// \vga_ctrl|Add1~15  = CARRY((!\vga_ctrl|Add1~13 ) # (!\vga_ctrl|cntv [7]))

	.dataa(gnd),
	.datab(\vga_ctrl|cntv [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add1~13 ),
	.combout(\vga_ctrl|Add1~14_combout ),
	.cout(\vga_ctrl|Add1~15 ));
// synopsys translate_off
defparam \vga_ctrl|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneive_lcell_comb \vga_ctrl|cntv[7]~8 (
// Equation(s):
// \vga_ctrl|cntv[7]~8_combout  = (\vga_ctrl|Equal0~3_combout  & (\vga_ctrl|Add1~14_combout  & ((!\vga_ctrl|cntv[8]~0_combout )))) # (!\vga_ctrl|Equal0~3_combout  & ((\vga_ctrl|cntv [7]) # ((\vga_ctrl|Add1~14_combout  & !\vga_ctrl|cntv[8]~0_combout ))))

	.dataa(\vga_ctrl|Equal0~3_combout ),
	.datab(\vga_ctrl|Add1~14_combout ),
	.datac(\vga_ctrl|cntv [7]),
	.datad(\vga_ctrl|cntv[8]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|cntv[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cntv[7]~8 .lut_mask = 16'h50DC;
defparam \vga_ctrl|cntv[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N25
dffeas \vga_ctrl|cntv[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|cntv[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cntv [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cntv[7] .is_wysiwyg = "true";
defparam \vga_ctrl|cntv[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
cycloneive_lcell_comb \vga_ctrl|Add1~16 (
// Equation(s):
// \vga_ctrl|Add1~16_combout  = (\vga_ctrl|cntv [8] & (\vga_ctrl|Add1~15  $ (GND))) # (!\vga_ctrl|cntv [8] & (!\vga_ctrl|Add1~15  & VCC))
// \vga_ctrl|Add1~17  = CARRY((\vga_ctrl|cntv [8] & !\vga_ctrl|Add1~15 ))

	.dataa(\vga_ctrl|cntv [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add1~15 ),
	.combout(\vga_ctrl|Add1~16_combout ),
	.cout(\vga_ctrl|Add1~17 ));
// synopsys translate_off
defparam \vga_ctrl|Add1~16 .lut_mask = 16'hA50A;
defparam \vga_ctrl|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N20
cycloneive_lcell_comb \vga_ctrl|cntv[8]~7 (
// Equation(s):
// \vga_ctrl|cntv[8]~7_combout  = (\vga_ctrl|cntv[8]~0_combout  & (((\vga_ctrl|cntv [8] & !\vga_ctrl|Equal0~3_combout )))) # (!\vga_ctrl|cntv[8]~0_combout  & ((\vga_ctrl|Add1~16_combout ) # ((\vga_ctrl|cntv [8] & !\vga_ctrl|Equal0~3_combout ))))

	.dataa(\vga_ctrl|cntv[8]~0_combout ),
	.datab(\vga_ctrl|Add1~16_combout ),
	.datac(\vga_ctrl|cntv [8]),
	.datad(\vga_ctrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|cntv[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cntv[8]~7 .lut_mask = 16'h44F4;
defparam \vga_ctrl|cntv[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N21
dffeas \vga_ctrl|cntv[8] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|cntv[8]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cntv [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cntv[8] .is_wysiwyg = "true";
defparam \vga_ctrl|cntv[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cycloneive_lcell_comb \vga_ctrl|Add1~18 (
// Equation(s):
// \vga_ctrl|Add1~18_combout  = (\vga_ctrl|cntv [9] & (!\vga_ctrl|Add1~17 )) # (!\vga_ctrl|cntv [9] & ((\vga_ctrl|Add1~17 ) # (GND)))
// \vga_ctrl|Add1~19  = CARRY((!\vga_ctrl|Add1~17 ) # (!\vga_ctrl|cntv [9]))

	.dataa(gnd),
	.datab(\vga_ctrl|cntv [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add1~17 ),
	.combout(\vga_ctrl|Add1~18_combout ),
	.cout(\vga_ctrl|Add1~19 ));
// synopsys translate_off
defparam \vga_ctrl|Add1~18 .lut_mask = 16'h3C3F;
defparam \vga_ctrl|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneive_lcell_comb \vga_ctrl|cntv[9]~2 (
// Equation(s):
// \vga_ctrl|cntv[9]~2_combout  = (\vga_ctrl|Equal0~3_combout  & (\vga_ctrl|Add1~18_combout  & ((!\vga_ctrl|cntv[8]~0_combout )))) # (!\vga_ctrl|Equal0~3_combout  & ((\vga_ctrl|cntv [9]) # ((\vga_ctrl|Add1~18_combout  & !\vga_ctrl|cntv[8]~0_combout ))))

	.dataa(\vga_ctrl|Equal0~3_combout ),
	.datab(\vga_ctrl|Add1~18_combout ),
	.datac(\vga_ctrl|cntv [9]),
	.datad(\vga_ctrl|cntv[8]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|cntv[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cntv[9]~2 .lut_mask = 16'h50DC;
defparam \vga_ctrl|cntv[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N29
dffeas \vga_ctrl|cntv[9] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|cntv[9]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cntv [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cntv[9] .is_wysiwyg = "true";
defparam \vga_ctrl|cntv[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneive_lcell_comb \vga_ctrl|Add1~20 (
// Equation(s):
// \vga_ctrl|Add1~20_combout  = \vga_ctrl|Add1~19  $ (!\vga_ctrl|cntv [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl|cntv [10]),
	.cin(\vga_ctrl|Add1~19 ),
	.combout(\vga_ctrl|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|Add1~20 .lut_mask = 16'hF00F;
defparam \vga_ctrl|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneive_lcell_comb \vga_ctrl|cntv[10]~1 (
// Equation(s):
// \vga_ctrl|cntv[10]~1_combout  = (\vga_ctrl|Add1~20_combout  & (((!\vga_ctrl|Equal0~3_combout  & \vga_ctrl|cntv [10])) # (!\vga_ctrl|cntv[8]~0_combout ))) # (!\vga_ctrl|Add1~20_combout  & (!\vga_ctrl|Equal0~3_combout  & (\vga_ctrl|cntv [10])))

	.dataa(\vga_ctrl|Add1~20_combout ),
	.datab(\vga_ctrl|Equal0~3_combout ),
	.datac(\vga_ctrl|cntv [10]),
	.datad(\vga_ctrl|cntv[8]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|cntv[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cntv[10]~1 .lut_mask = 16'h30BA;
defparam \vga_ctrl|cntv[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N1
dffeas \vga_ctrl|cntv[10] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|cntv[10]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cntv [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cntv[10] .is_wysiwyg = "true";
defparam \vga_ctrl|cntv[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
cycloneive_lcell_comb \vga_ctrl|always1~1 (
// Equation(s):
// \vga_ctrl|always1~1_combout  = (!\vga_ctrl|cntv [1] & (!\vga_ctrl|cntv [10] & (!\vga_ctrl|cntv [0] & \vga_ctrl|cntv [9])))

	.dataa(\vga_ctrl|cntv [1]),
	.datab(\vga_ctrl|cntv [10]),
	.datac(\vga_ctrl|cntv [0]),
	.datad(\vga_ctrl|cntv [9]),
	.cin(gnd),
	.combout(\vga_ctrl|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|always1~1 .lut_mask = 16'h0100;
defparam \vga_ctrl|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
cycloneive_lcell_comb \vga_ctrl|always1~0 (
// Equation(s):
// \vga_ctrl|always1~0_combout  = (!\vga_ctrl|cntv [5] & (!\vga_ctrl|cntv [8] & (!\vga_ctrl|cntv [6] & !\vga_ctrl|cntv [7])))

	.dataa(\vga_ctrl|cntv [5]),
	.datab(\vga_ctrl|cntv [8]),
	.datac(\vga_ctrl|cntv [6]),
	.datad(\vga_ctrl|cntv [7]),
	.cin(gnd),
	.combout(\vga_ctrl|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|always1~0 .lut_mask = 16'h0001;
defparam \vga_ctrl|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N14
cycloneive_lcell_comb \vga_ctrl|always1~2 (
// Equation(s):
// \vga_ctrl|always1~2_combout  = (\vga_ctrl|cntv [3] & (\vga_ctrl|cntv [2] & !\vga_ctrl|cntv [4]))

	.dataa(\vga_ctrl|cntv [3]),
	.datab(\vga_ctrl|cntv [2]),
	.datac(gnd),
	.datad(\vga_ctrl|cntv [4]),
	.cin(gnd),
	.combout(\vga_ctrl|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|always1~2 .lut_mask = 16'h0088;
defparam \vga_ctrl|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
cycloneive_lcell_comb \vga_ctrl|cntv[8]~0 (
// Equation(s):
// \vga_ctrl|cntv[8]~0_combout  = ((\vga_ctrl|always1~1_combout  & (\vga_ctrl|always1~0_combout  & \vga_ctrl|always1~2_combout ))) # (!\vga_ctrl|Equal0~3_combout )

	.dataa(\vga_ctrl|always1~1_combout ),
	.datab(\vga_ctrl|always1~0_combout ),
	.datac(\vga_ctrl|always1~2_combout ),
	.datad(\vga_ctrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|cntv[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cntv[8]~0 .lut_mask = 16'h80FF;
defparam \vga_ctrl|cntv[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
cycloneive_lcell_comb \vga_ctrl|cntv[5]~10 (
// Equation(s):
// \vga_ctrl|cntv[5]~10_combout  = (\vga_ctrl|cntv[8]~0_combout  & (((\vga_ctrl|cntv [5] & !\vga_ctrl|Equal0~3_combout )))) # (!\vga_ctrl|cntv[8]~0_combout  & ((\vga_ctrl|Add1~10_combout ) # ((\vga_ctrl|cntv [5] & !\vga_ctrl|Equal0~3_combout ))))

	.dataa(\vga_ctrl|cntv[8]~0_combout ),
	.datab(\vga_ctrl|Add1~10_combout ),
	.datac(\vga_ctrl|cntv [5]),
	.datad(\vga_ctrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|cntv[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|cntv[5]~10 .lut_mask = 16'h44F4;
defparam \vga_ctrl|cntv[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N25
dffeas \vga_ctrl|cntv[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|cntv[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|cntv [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|cntv[5] .is_wysiwyg = "true";
defparam \vga_ctrl|cntv[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N30
cycloneive_lcell_comb \vga_ctrl|LessThan11~0 (
// Equation(s):
// \vga_ctrl|LessThan11~0_combout  = (\vga_ctrl|cntv [5] & (\vga_ctrl|cntv [8] & (\vga_ctrl|cntv [6] & \vga_ctrl|cntv [7])))

	.dataa(\vga_ctrl|cntv [5]),
	.datab(\vga_ctrl|cntv [8]),
	.datac(\vga_ctrl|cntv [6]),
	.datad(\vga_ctrl|cntv [7]),
	.cin(gnd),
	.combout(\vga_ctrl|LessThan11~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|LessThan11~0 .lut_mask = 16'h8000;
defparam \vga_ctrl|LessThan11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneive_lcell_comb \vga_ctrl|always4~0 (
// Equation(s):
// \vga_ctrl|always4~0_combout  = (!\vga_ctrl|cntv [10] & (!\vga_ctrl|Equal0~1_combout  & (!\vga_ctrl|cntv [9] & !\vga_ctrl|cnth [10])))

	.dataa(\vga_ctrl|cntv [10]),
	.datab(\vga_ctrl|Equal0~1_combout ),
	.datac(\vga_ctrl|cntv [9]),
	.datad(\vga_ctrl|cnth [10]),
	.cin(gnd),
	.combout(\vga_ctrl|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|always4~0 .lut_mask = 16'h0001;
defparam \vga_ctrl|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneive_lcell_comb \vga_ctrl|always4~1 (
// Equation(s):
// \vga_ctrl|always4~1_combout  = (\vga_ctrl|always4~0_combout  & ((!\vga_ctrl|Equal0~0_combout ) # (!\vga_ctrl|LessThan4~0_combout )))

	.dataa(\vga_ctrl|always4~0_combout ),
	.datab(gnd),
	.datac(\vga_ctrl|LessThan4~0_combout ),
	.datad(\vga_ctrl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|always4~1 .lut_mask = 16'h0AAA;
defparam \vga_ctrl|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
cycloneive_lcell_comb \vga_ctrl|LessThan6~0 (
// Equation(s):
// \vga_ctrl|LessThan6~0_combout  = ((!\vga_ctrl|cntv [3] & ((!\vga_ctrl|cntv [2]) # (!\vga_ctrl|cntv [1])))) # (!\vga_ctrl|cntv [4])

	.dataa(\vga_ctrl|cntv [3]),
	.datab(\vga_ctrl|cntv [4]),
	.datac(\vga_ctrl|cntv [1]),
	.datad(\vga_ctrl|cntv [2]),
	.cin(gnd),
	.combout(\vga_ctrl|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|LessThan6~0 .lut_mask = 16'h3777;
defparam \vga_ctrl|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
cycloneive_lcell_comb \vga_ctrl|always4~2 (
// Equation(s):
// \vga_ctrl|always4~2_combout  = (\vga_ctrl|always4~1_combout  & ((\vga_ctrl|LessThan6~0_combout  & ((!\vga_ctrl|always1~0_combout ))) # (!\vga_ctrl|LessThan6~0_combout  & (!\vga_ctrl|LessThan11~0_combout ))))

	.dataa(\vga_ctrl|LessThan11~0_combout ),
	.datab(\vga_ctrl|always1~0_combout ),
	.datac(\vga_ctrl|always4~1_combout ),
	.datad(\vga_ctrl|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|always4~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|always4~2 .lut_mask = 16'h3050;
defparam \vga_ctrl|always4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cycloneive_lcell_comb \vga_ctrl|always4~3 (
// Equation(s):
// \vga_ctrl|always4~3_combout  = (\vga_ctrl|always4~2_combout  & (((\vga_ctrl|LessThan5~0_combout ) # (!\vga_ctrl|cnth [8])) # (!\vga_ctrl|cnth [9])))

	.dataa(\vga_ctrl|cnth [9]),
	.datab(\vga_ctrl|cnth [8]),
	.datac(\vga_ctrl|LessThan5~0_combout ),
	.datad(\vga_ctrl|always4~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|always4~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|always4~3 .lut_mask = 16'hF700;
defparam \vga_ctrl|always4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N31
dffeas \vga_ctrl|rgb_valid (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|always4~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|rgb_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|rgb_valid .is_wysiwyg = "true";
defparam \vga_ctrl|rgb_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
cycloneive_lcell_comb \vga_ctrl|Add3~0 (
// Equation(s):
// \vga_ctrl|Add3~0_combout  = \vga_ctrl|cnth [0] $ (VCC)
// \vga_ctrl|Add3~1  = CARRY(\vga_ctrl|cnth [0])

	.dataa(\vga_ctrl|cnth [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl|Add3~0_combout ),
	.cout(\vga_ctrl|Add3~1 ));
// synopsys translate_off
defparam \vga_ctrl|Add3~0 .lut_mask = 16'h55AA;
defparam \vga_ctrl|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N12
cycloneive_lcell_comb \vga_ctrl|Add3~2 (
// Equation(s):
// \vga_ctrl|Add3~2_combout  = (\vga_ctrl|cnth [1] & (\vga_ctrl|Add3~1  & VCC)) # (!\vga_ctrl|cnth [1] & (!\vga_ctrl|Add3~1 ))
// \vga_ctrl|Add3~3  = CARRY((!\vga_ctrl|cnth [1] & !\vga_ctrl|Add3~1 ))

	.dataa(\vga_ctrl|cnth [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add3~1 ),
	.combout(\vga_ctrl|Add3~2_combout ),
	.cout(\vga_ctrl|Add3~3 ));
// synopsys translate_off
defparam \vga_ctrl|Add3~2 .lut_mask = 16'hA505;
defparam \vga_ctrl|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
cycloneive_lcell_comb \vga_ctrl|Add3~4 (
// Equation(s):
// \vga_ctrl|Add3~4_combout  = (\vga_ctrl|cnth [2] & (\vga_ctrl|Add3~3  $ (GND))) # (!\vga_ctrl|cnth [2] & (!\vga_ctrl|Add3~3  & VCC))
// \vga_ctrl|Add3~5  = CARRY((\vga_ctrl|cnth [2] & !\vga_ctrl|Add3~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl|cnth [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add3~3 ),
	.combout(\vga_ctrl|Add3~4_combout ),
	.cout(\vga_ctrl|Add3~5 ));
// synopsys translate_off
defparam \vga_ctrl|Add3~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cycloneive_lcell_comb \vga_ctrl|Add3~6 (
// Equation(s):
// \vga_ctrl|Add3~6_combout  = (\vga_ctrl|cnth [3] & (!\vga_ctrl|Add3~5 )) # (!\vga_ctrl|cnth [3] & ((\vga_ctrl|Add3~5 ) # (GND)))
// \vga_ctrl|Add3~7  = CARRY((!\vga_ctrl|Add3~5 ) # (!\vga_ctrl|cnth [3]))

	.dataa(gnd),
	.datab(\vga_ctrl|cnth [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add3~5 ),
	.combout(\vga_ctrl|Add3~6_combout ),
	.cout(\vga_ctrl|Add3~7 ));
// synopsys translate_off
defparam \vga_ctrl|Add3~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N0
cycloneive_lcell_comb \vga_ctrl|LessThan8~0 (
// Equation(s):
// \vga_ctrl|LessThan8~0_combout  = (((!\vga_ctrl|cnth [1] & !\vga_ctrl|cnth [0])) # (!\vga_ctrl|cnth [3])) # (!\vga_ctrl|cnth [2])

	.dataa(\vga_ctrl|cnth [1]),
	.datab(\vga_ctrl|cnth [2]),
	.datac(\vga_ctrl|cnth [3]),
	.datad(\vga_ctrl|cnth [0]),
	.cin(gnd),
	.combout(\vga_ctrl|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|LessThan8~0 .lut_mask = 16'h3F7F;
defparam \vga_ctrl|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N6
cycloneive_lcell_comb \vga_ctrl|LessThan8~1 (
// Equation(s):
// \vga_ctrl|LessThan8~1_combout  = (!\vga_ctrl|cnth [4] & \vga_ctrl|LessThan8~0_combout )

	.dataa(\vga_ctrl|cnth [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|LessThan8~1 .lut_mask = 16'h5500;
defparam \vga_ctrl|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
cycloneive_lcell_comb \vga_ctrl|LessThan9~0 (
// Equation(s):
// \vga_ctrl|LessThan9~0_combout  = (!\vga_ctrl|cnth [7] & (((\vga_ctrl|LessThan8~1_combout  & !\vga_ctrl|cnth [5])) # (!\vga_ctrl|cnth [6])))

	.dataa(\vga_ctrl|LessThan8~1_combout ),
	.datab(\vga_ctrl|cnth [7]),
	.datac(\vga_ctrl|cnth [6]),
	.datad(\vga_ctrl|cnth [5]),
	.cin(gnd),
	.combout(\vga_ctrl|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|LessThan9~0 .lut_mask = 16'h0323;
defparam \vga_ctrl|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
cycloneive_lcell_comb \vga_ctrl|LessThan10~0 (
// Equation(s):
// \vga_ctrl|LessThan10~0_combout  = (!\vga_ctrl|cntv [3] & (((!\vga_ctrl|cntv [0] & !\vga_ctrl|cntv [1])) # (!\vga_ctrl|cntv [2])))

	.dataa(\vga_ctrl|cntv [3]),
	.datab(\vga_ctrl|cntv [0]),
	.datac(\vga_ctrl|cntv [1]),
	.datad(\vga_ctrl|cntv [2]),
	.cin(gnd),
	.combout(\vga_ctrl|LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|LessThan10~0 .lut_mask = 16'h0155;
defparam \vga_ctrl|LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N28
cycloneive_lcell_comb \vga_ctrl|always5~0 (
// Equation(s):
// \vga_ctrl|always5~0_combout  = (\vga_ctrl|LessThan10~0_combout  & (((!\vga_ctrl|always1~0_combout )))) # (!\vga_ctrl|LessThan10~0_combout  & ((\vga_ctrl|cntv [4] & (!\vga_ctrl|LessThan11~0_combout )) # (!\vga_ctrl|cntv [4] & ((!\vga_ctrl|always1~0_combout 
// )))))

	.dataa(\vga_ctrl|LessThan11~0_combout ),
	.datab(\vga_ctrl|always1~0_combout ),
	.datac(\vga_ctrl|LessThan10~0_combout ),
	.datad(\vga_ctrl|cntv [4]),
	.cin(gnd),
	.combout(\vga_ctrl|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|always5~0 .lut_mask = 16'h3533;
defparam \vga_ctrl|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
cycloneive_lcell_comb \vga_ctrl|always5~1 (
// Equation(s):
// \vga_ctrl|always5~1_combout  = (\vga_ctrl|always5~0_combout  & (((\vga_ctrl|LessThan9~0_combout ) # (!\vga_ctrl|cnth [9])) # (!\vga_ctrl|cnth [8])))

	.dataa(\vga_ctrl|cnth [8]),
	.datab(\vga_ctrl|LessThan9~0_combout ),
	.datac(\vga_ctrl|cnth [9]),
	.datad(\vga_ctrl|always5~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|always5~1 .lut_mask = 16'hDF00;
defparam \vga_ctrl|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneive_lcell_comb \vga_ctrl|always5~2 (
// Equation(s):
// \vga_ctrl|always5~2_combout  = (\vga_ctrl|always5~1_combout  & (\vga_ctrl|always4~0_combout  & ((!\vga_ctrl|LessThan8~1_combout ) # (!\vga_ctrl|Equal0~0_combout ))))

	.dataa(\vga_ctrl|always5~1_combout ),
	.datab(\vga_ctrl|Equal0~0_combout ),
	.datac(\vga_ctrl|always4~0_combout ),
	.datad(\vga_ctrl|LessThan8~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|always5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|always5~2 .lut_mask = 16'h20A0;
defparam \vga_ctrl|always5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N17
dffeas \vga_ctrl|pix_data_req (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl|always5~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|pix_data_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|pix_data_req .is_wysiwyg = "true";
defparam \vga_ctrl|pix_data_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneive_lcell_comb \vga_pic|LessThan4~0 (
// Equation(s):
// \vga_pic|LessThan4~0_combout  = (\vga_ctrl|Add3~6_combout ) # (((\vga_ctrl|Add3~4_combout ) # (\vga_ctrl|Add3~2_combout )) # (!\vga_ctrl|pix_data_req~q ))

	.dataa(\vga_ctrl|Add3~6_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(\vga_ctrl|Add3~4_combout ),
	.datad(\vga_ctrl|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|LessThan4~0 .lut_mask = 16'hFFFB;
defparam \vga_pic|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N18
cycloneive_lcell_comb \vga_ctrl|Add3~8 (
// Equation(s):
// \vga_ctrl|Add3~8_combout  = (\vga_ctrl|cnth [4] & ((GND) # (!\vga_ctrl|Add3~7 ))) # (!\vga_ctrl|cnth [4] & (\vga_ctrl|Add3~7  $ (GND)))
// \vga_ctrl|Add3~9  = CARRY((\vga_ctrl|cnth [4]) # (!\vga_ctrl|Add3~7 ))

	.dataa(\vga_ctrl|cnth [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add3~7 ),
	.combout(\vga_ctrl|Add3~8_combout ),
	.cout(\vga_ctrl|Add3~9 ));
// synopsys translate_off
defparam \vga_ctrl|Add3~8 .lut_mask = 16'h5AAF;
defparam \vga_ctrl|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
cycloneive_lcell_comb \vga_ctrl|pix_x[4]~5 (
// Equation(s):
// \vga_ctrl|pix_x[4]~5_combout  = (\vga_ctrl|Add3~8_combout ) # (!\vga_ctrl|pix_data_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add3~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|pix_x[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_x[4]~5 .lut_mask = 16'hFF0F;
defparam \vga_ctrl|pix_x[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cycloneive_lcell_comb \vga_ctrl|Add3~10 (
// Equation(s):
// \vga_ctrl|Add3~10_combout  = (\vga_ctrl|cnth [5] & (!\vga_ctrl|Add3~9 )) # (!\vga_ctrl|cnth [5] & ((\vga_ctrl|Add3~9 ) # (GND)))
// \vga_ctrl|Add3~11  = CARRY((!\vga_ctrl|Add3~9 ) # (!\vga_ctrl|cnth [5]))

	.dataa(gnd),
	.datab(\vga_ctrl|cnth [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add3~9 ),
	.combout(\vga_ctrl|Add3~10_combout ),
	.cout(\vga_ctrl|Add3~11 ));
// synopsys translate_off
defparam \vga_ctrl|Add3~10 .lut_mask = 16'h3C3F;
defparam \vga_ctrl|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
cycloneive_lcell_comb \vga_ctrl|pix_x[5]~4 (
// Equation(s):
// \vga_ctrl|pix_x[5]~4_combout  = (\vga_ctrl|Add3~10_combout ) # (!\vga_ctrl|pix_data_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add3~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|pix_x[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_x[5]~4 .lut_mask = 16'hFF0F;
defparam \vga_ctrl|pix_x[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
cycloneive_lcell_comb \vga_ctrl|Add3~12 (
// Equation(s):
// \vga_ctrl|Add3~12_combout  = (\vga_ctrl|cnth [6] & ((GND) # (!\vga_ctrl|Add3~11 ))) # (!\vga_ctrl|cnth [6] & (\vga_ctrl|Add3~11  $ (GND)))
// \vga_ctrl|Add3~13  = CARRY((\vga_ctrl|cnth [6]) # (!\vga_ctrl|Add3~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl|cnth [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add3~11 ),
	.combout(\vga_ctrl|Add3~12_combout ),
	.cout(\vga_ctrl|Add3~13 ));
// synopsys translate_off
defparam \vga_ctrl|Add3~12 .lut_mask = 16'h3CCF;
defparam \vga_ctrl|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
cycloneive_lcell_comb \vga_ctrl|pix_x[6]~3 (
// Equation(s):
// \vga_ctrl|pix_x[6]~3_combout  = (\vga_ctrl|Add3~12_combout ) # (!\vga_ctrl|pix_data_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add3~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|pix_x[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_x[6]~3 .lut_mask = 16'hFF0F;
defparam \vga_ctrl|pix_x[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
cycloneive_lcell_comb \vga_pic|LessThan4~1 (
// Equation(s):
// \vga_pic|LessThan4~1_combout  = (\vga_ctrl|pix_x[6]~3_combout ) # ((\vga_ctrl|pix_x[5]~4_combout  & ((\vga_pic|LessThan4~0_combout ) # (\vga_ctrl|pix_x[4]~5_combout ))))

	.dataa(\vga_pic|LessThan4~0_combout ),
	.datab(\vga_ctrl|pix_x[4]~5_combout ),
	.datac(\vga_ctrl|pix_x[5]~4_combout ),
	.datad(\vga_ctrl|pix_x[6]~3_combout ),
	.cin(gnd),
	.combout(\vga_pic|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|LessThan4~1 .lut_mask = 16'hFFE0;
defparam \vga_pic|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneive_lcell_comb \vga_pic|LessThan3~0 (
// Equation(s):
// \vga_pic|LessThan3~0_combout  = (\vga_ctrl|pix_data_req~q  & (((!\vga_ctrl|Add3~4_combout  & !\vga_ctrl|Add3~2_combout )) # (!\vga_ctrl|Add3~6_combout )))

	.dataa(\vga_ctrl|Add3~6_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(\vga_ctrl|Add3~4_combout ),
	.datad(\vga_ctrl|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|LessThan3~0 .lut_mask = 16'h444C;
defparam \vga_pic|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N2
cycloneive_lcell_comb \vga_pic|LessThan3~1 (
// Equation(s):
// \vga_pic|LessThan3~1_combout  = (\vga_pic|LessThan3~0_combout  & (!\vga_ctrl|pix_x[4]~5_combout  & (!\vga_ctrl|pix_x[5]~4_combout  & !\vga_ctrl|pix_x[6]~3_combout )))

	.dataa(\vga_pic|LessThan3~0_combout ),
	.datab(\vga_ctrl|pix_x[4]~5_combout ),
	.datac(\vga_ctrl|pix_x[5]~4_combout ),
	.datad(\vga_ctrl|pix_x[6]~3_combout ),
	.cin(gnd),
	.combout(\vga_pic|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|LessThan3~1 .lut_mask = 16'h0002;
defparam \vga_pic|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N2
cycloneive_lcell_comb \vga_ctrl|Add5~0 (
// Equation(s):
// \vga_ctrl|Add5~0_combout  = \vga_ctrl|cntv [0] $ (VCC)
// \vga_ctrl|Add5~1  = CARRY(\vga_ctrl|cntv [0])

	.dataa(\vga_ctrl|cntv [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl|Add5~0_combout ),
	.cout(\vga_ctrl|Add5~1 ));
// synopsys translate_off
defparam \vga_ctrl|Add5~0 .lut_mask = 16'h55AA;
defparam \vga_ctrl|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
cycloneive_lcell_comb \vga_ctrl|Add5~2 (
// Equation(s):
// \vga_ctrl|Add5~2_combout  = (\vga_ctrl|cntv [1] & (\vga_ctrl|Add5~1  & VCC)) # (!\vga_ctrl|cntv [1] & (!\vga_ctrl|Add5~1 ))
// \vga_ctrl|Add5~3  = CARRY((!\vga_ctrl|cntv [1] & !\vga_ctrl|Add5~1 ))

	.dataa(gnd),
	.datab(\vga_ctrl|cntv [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add5~1 ),
	.combout(\vga_ctrl|Add5~2_combout ),
	.cout(\vga_ctrl|Add5~3 ));
// synopsys translate_off
defparam \vga_ctrl|Add5~2 .lut_mask = 16'hC303;
defparam \vga_ctrl|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
cycloneive_lcell_comb \vga_ctrl|Add5~4 (
// Equation(s):
// \vga_ctrl|Add5~4_combout  = (\vga_ctrl|cntv [2] & (\vga_ctrl|Add5~3  $ (GND))) # (!\vga_ctrl|cntv [2] & (!\vga_ctrl|Add5~3  & VCC))
// \vga_ctrl|Add5~5  = CARRY((\vga_ctrl|cntv [2] & !\vga_ctrl|Add5~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl|cntv [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add5~3 ),
	.combout(\vga_ctrl|Add5~4_combout ),
	.cout(\vga_ctrl|Add5~5 ));
// synopsys translate_off
defparam \vga_ctrl|Add5~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
cycloneive_lcell_comb \vga_ctrl|Add5~6 (
// Equation(s):
// \vga_ctrl|Add5~6_combout  = (\vga_ctrl|cntv [3] & (\vga_ctrl|Add5~5  & VCC)) # (!\vga_ctrl|cntv [3] & (!\vga_ctrl|Add5~5 ))
// \vga_ctrl|Add5~7  = CARRY((!\vga_ctrl|cntv [3] & !\vga_ctrl|Add5~5 ))

	.dataa(\vga_ctrl|cntv [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add5~5 ),
	.combout(\vga_ctrl|Add5~6_combout ),
	.cout(\vga_ctrl|Add5~7 ));
// synopsys translate_off
defparam \vga_ctrl|Add5~6 .lut_mask = 16'hA505;
defparam \vga_ctrl|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N10
cycloneive_lcell_comb \vga_ctrl|Add5~8 (
// Equation(s):
// \vga_ctrl|Add5~8_combout  = (\vga_ctrl|cntv [4] & (\vga_ctrl|Add5~7  $ (GND))) # (!\vga_ctrl|cntv [4] & (!\vga_ctrl|Add5~7  & VCC))
// \vga_ctrl|Add5~9  = CARRY((\vga_ctrl|cntv [4] & !\vga_ctrl|Add5~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl|cntv [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add5~7 ),
	.combout(\vga_ctrl|Add5~8_combout ),
	.cout(\vga_ctrl|Add5~9 ));
// synopsys translate_off
defparam \vga_ctrl|Add5~8 .lut_mask = 16'hC30C;
defparam \vga_ctrl|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N12
cycloneive_lcell_comb \vga_ctrl|Add5~10 (
// Equation(s):
// \vga_ctrl|Add5~10_combout  = (\vga_ctrl|cntv [5] & (\vga_ctrl|Add5~9  & VCC)) # (!\vga_ctrl|cntv [5] & (!\vga_ctrl|Add5~9 ))
// \vga_ctrl|Add5~11  = CARRY((!\vga_ctrl|cntv [5] & !\vga_ctrl|Add5~9 ))

	.dataa(gnd),
	.datab(\vga_ctrl|cntv [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add5~9 ),
	.combout(\vga_ctrl|Add5~10_combout ),
	.cout(\vga_ctrl|Add5~11 ));
// synopsys translate_off
defparam \vga_ctrl|Add5~10 .lut_mask = 16'hC303;
defparam \vga_ctrl|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N14
cycloneive_lcell_comb \vga_ctrl|Add5~12 (
// Equation(s):
// \vga_ctrl|Add5~12_combout  = (\vga_ctrl|cntv [6] & ((GND) # (!\vga_ctrl|Add5~11 ))) # (!\vga_ctrl|cntv [6] & (\vga_ctrl|Add5~11  $ (GND)))
// \vga_ctrl|Add5~13  = CARRY((\vga_ctrl|cntv [6]) # (!\vga_ctrl|Add5~11 ))

	.dataa(\vga_ctrl|cntv [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add5~11 ),
	.combout(\vga_ctrl|Add5~12_combout ),
	.cout(\vga_ctrl|Add5~13 ));
// synopsys translate_off
defparam \vga_ctrl|Add5~12 .lut_mask = 16'h5AAF;
defparam \vga_ctrl|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N16
cycloneive_lcell_comb \vga_ctrl|Add5~14 (
// Equation(s):
// \vga_ctrl|Add5~14_combout  = (\vga_ctrl|cntv [7] & (\vga_ctrl|Add5~13  & VCC)) # (!\vga_ctrl|cntv [7] & (!\vga_ctrl|Add5~13 ))
// \vga_ctrl|Add5~15  = CARRY((!\vga_ctrl|cntv [7] & !\vga_ctrl|Add5~13 ))

	.dataa(\vga_ctrl|cntv [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add5~13 ),
	.combout(\vga_ctrl|Add5~14_combout ),
	.cout(\vga_ctrl|Add5~15 ));
// synopsys translate_off
defparam \vga_ctrl|Add5~14 .lut_mask = 16'hA505;
defparam \vga_ctrl|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N18
cycloneive_lcell_comb \vga_ctrl|Add5~16 (
// Equation(s):
// \vga_ctrl|Add5~16_combout  = (\vga_ctrl|cntv [8] & ((GND) # (!\vga_ctrl|Add5~15 ))) # (!\vga_ctrl|cntv [8] & (\vga_ctrl|Add5~15  $ (GND)))
// \vga_ctrl|Add5~17  = CARRY((\vga_ctrl|cntv [8]) # (!\vga_ctrl|Add5~15 ))

	.dataa(\vga_ctrl|cntv [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add5~15 ),
	.combout(\vga_ctrl|Add5~16_combout ),
	.cout(\vga_ctrl|Add5~17 ));
// synopsys translate_off
defparam \vga_ctrl|Add5~16 .lut_mask = 16'h5AAF;
defparam \vga_ctrl|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N20
cycloneive_lcell_comb \vga_ctrl|pix_y[8]~1 (
// Equation(s):
// \vga_ctrl|pix_y[8]~1_combout  = (\vga_ctrl|Add5~16_combout ) # (!\vga_ctrl|pix_data_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add5~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|pix_y[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_y[8]~1 .lut_mask = 16'hFF0F;
defparam \vga_ctrl|pix_y[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
cycloneive_lcell_comb \vga_ctrl|Add3~14 (
// Equation(s):
// \vga_ctrl|Add3~14_combout  = (\vga_ctrl|cnth [7] & (\vga_ctrl|Add3~13  & VCC)) # (!\vga_ctrl|cnth [7] & (!\vga_ctrl|Add3~13 ))
// \vga_ctrl|Add3~15  = CARRY((!\vga_ctrl|cnth [7] & !\vga_ctrl|Add3~13 ))

	.dataa(gnd),
	.datab(\vga_ctrl|cnth [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add3~13 ),
	.combout(\vga_ctrl|Add3~14_combout ),
	.cout(\vga_ctrl|Add3~15 ));
// synopsys translate_off
defparam \vga_ctrl|Add3~14 .lut_mask = 16'hC303;
defparam \vga_ctrl|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cycloneive_lcell_comb \vga_ctrl|Add3~16 (
// Equation(s):
// \vga_ctrl|Add3~16_combout  = (\vga_ctrl|cnth [8] & ((GND) # (!\vga_ctrl|Add3~15 ))) # (!\vga_ctrl|cnth [8] & (\vga_ctrl|Add3~15  $ (GND)))
// \vga_ctrl|Add3~17  = CARRY((\vga_ctrl|cnth [8]) # (!\vga_ctrl|Add3~15 ))

	.dataa(\vga_ctrl|cnth [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl|Add3~15 ),
	.combout(\vga_ctrl|Add3~16_combout ),
	.cout(\vga_ctrl|Add3~17 ));
// synopsys translate_off
defparam \vga_ctrl|Add3~16 .lut_mask = 16'h5AAF;
defparam \vga_ctrl|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
cycloneive_lcell_comb \vga_ctrl|Add3~18 (
// Equation(s):
// \vga_ctrl|Add3~18_combout  = \vga_ctrl|cnth [9] $ (!\vga_ctrl|Add3~17 )

	.dataa(\vga_ctrl|cnth [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl|Add3~17 ),
	.combout(\vga_ctrl|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|Add3~18 .lut_mask = 16'hA5A5;
defparam \vga_ctrl|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N24
cycloneive_lcell_comb \vga_ctrl|pix_x[9]~0 (
// Equation(s):
// \vga_ctrl|pix_x[9]~0_combout  = (\vga_ctrl|Add3~18_combout ) # (!\vga_ctrl|pix_data_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add3~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|pix_x[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_x[9]~0 .lut_mask = 16'hFF0F;
defparam \vga_ctrl|pix_x[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N28
cycloneive_lcell_comb \vga_pic|always1~8 (
// Equation(s):
// \vga_pic|always1~8_combout  = \vga_ctrl|Add5~8_combout  $ (((\vga_ctrl|Add5~4_combout ) # (\vga_ctrl|Add5~6_combout )))

	.dataa(\vga_ctrl|Add5~4_combout ),
	.datab(gnd),
	.datac(\vga_ctrl|Add5~6_combout ),
	.datad(\vga_ctrl|Add5~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always1~8 .lut_mask = 16'h05FA;
defparam \vga_pic|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N20
cycloneive_lcell_comb \vga_pic|always1~7 (
// Equation(s):
// \vga_pic|always1~7_combout  = (\vga_ctrl|Add3~14_combout  & (\vga_ctrl|pix_data_req~q  & !\vga_ctrl|Add3~16_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl|Add3~14_combout ),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add3~16_combout ),
	.cin(gnd),
	.combout(\vga_pic|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always1~7 .lut_mask = 16'h00C0;
defparam \vga_pic|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneive_lcell_comb \vga_pic|always1~9 (
// Equation(s):
// \vga_pic|always1~9_combout  = (!\vga_ctrl|pix_y[8]~1_combout  & (\vga_ctrl|pix_x[9]~0_combout  & (\vga_pic|always1~8_combout  & \vga_pic|always1~7_combout )))

	.dataa(\vga_ctrl|pix_y[8]~1_combout ),
	.datab(\vga_ctrl|pix_x[9]~0_combout ),
	.datac(\vga_pic|always1~8_combout ),
	.datad(\vga_pic|always1~7_combout ),
	.cin(gnd),
	.combout(\vga_pic|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always1~9 .lut_mask = 16'h4000;
defparam \vga_pic|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N28
cycloneive_lcell_comb \vga_pic|always1~1 (
// Equation(s):
// \vga_pic|always1~1_combout  = ((\vga_ctrl|Add5~10_combout  & \vga_ctrl|Add5~12_combout )) # (!\vga_ctrl|pix_data_req~q )

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_ctrl|Add5~10_combout ),
	.datac(\vga_ctrl|Add5~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always1~1 .lut_mask = 16'hD5D5;
defparam \vga_pic|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N20
cycloneive_lcell_comb \vga_ctrl|Add5~18 (
// Equation(s):
// \vga_ctrl|Add5~18_combout  = \vga_ctrl|Add5~17  $ (!\vga_ctrl|cntv [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl|cntv [9]),
	.cin(\vga_ctrl|Add5~17 ),
	.combout(\vga_ctrl|Add5~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|Add5~18 .lut_mask = 16'hF00F;
defparam \vga_ctrl|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N18
cycloneive_lcell_comb \vga_pic|always1~6 (
// Equation(s):
// \vga_pic|always1~6_combout  = (\vga_ctrl|pix_data_req~q  & (\vga_pic|always1~1_combout  & (!\vga_ctrl|Add5~18_combout  & !\vga_ctrl|Add5~14_combout )))

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_pic|always1~1_combout ),
	.datac(\vga_ctrl|Add5~18_combout ),
	.datad(\vga_ctrl|Add5~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always1~6 .lut_mask = 16'h0008;
defparam \vga_pic|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneive_lcell_comb \vga_pic|always1~10 (
// Equation(s):
// \vga_pic|always1~10_combout  = (!\vga_pic|LessThan4~1_combout  & (!\vga_pic|LessThan3~1_combout  & (\vga_pic|always1~9_combout  & \vga_pic|always1~6_combout )))

	.dataa(\vga_pic|LessThan4~1_combout ),
	.datab(\vga_pic|LessThan3~1_combout ),
	.datac(\vga_pic|always1~9_combout ),
	.datad(\vga_pic|always1~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always1~10 .lut_mask = 16'h1000;
defparam \vga_pic|always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N26
cycloneive_lcell_comb \vga_pic|PIC_START_X[9]~6 (
// Equation(s):
// \vga_pic|PIC_START_X[9]~6_combout  = ((\vga_ctrl|Add5~4_combout  & (\vga_ctrl|Add5~2_combout  & \vga_ctrl|Add5~0_combout ))) # (!\vga_ctrl|pix_data_req~q )

	.dataa(\vga_ctrl|Add5~4_combout ),
	.datab(\vga_ctrl|Add5~2_combout ),
	.datac(\vga_ctrl|Add5~0_combout ),
	.datad(\vga_ctrl|pix_data_req~q ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[9]~6 .lut_mask = 16'h80FF;
defparam \vga_pic|PIC_START_X[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N0
cycloneive_lcell_comb \vga_pic|PIC_START_X[9]~5 (
// Equation(s):
// \vga_pic|PIC_START_X[9]~5_combout  = ((\vga_ctrl|Add5~14_combout  & (\vga_ctrl|Add5~12_combout  & \vga_ctrl|Add5~8_combout ))) # (!\vga_ctrl|pix_data_req~q )

	.dataa(\vga_ctrl|Add5~14_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(\vga_ctrl|Add5~12_combout ),
	.datad(\vga_ctrl|Add5~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[9]~5 .lut_mask = 16'hB333;
defparam \vga_pic|PIC_START_X[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
cycloneive_lcell_comb \vga_pic|PIC_START_X[9]~3 (
// Equation(s):
// \vga_pic|PIC_START_X[9]~3_combout  = (\vga_ctrl|pix_data_req~q  & (\vga_ctrl|Add3~16_combout  & (!\vga_ctrl|Add3~14_combout  & !\vga_ctrl|Add5~10_combout )))

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_ctrl|Add3~16_combout ),
	.datac(\vga_ctrl|Add3~14_combout ),
	.datad(\vga_ctrl|Add5~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[9]~3 .lut_mask = 16'h0008;
defparam \vga_pic|PIC_START_X[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N18
cycloneive_lcell_comb \vga_ctrl|pix_x[3]~6 (
// Equation(s):
// \vga_ctrl|pix_x[3]~6_combout  = (\vga_ctrl|Add3~6_combout ) # (!\vga_ctrl|pix_data_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add3~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|pix_x[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_x[3]~6 .lut_mask = 16'hFF0F;
defparam \vga_ctrl|pix_x[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
cycloneive_lcell_comb \vga_pic|Equal1~0 (
// Equation(s):
// \vga_pic|Equal1~0_combout  = (\vga_ctrl|pix_x[9]~0_combout  & (\vga_ctrl|pix_x[4]~5_combout  & (!\vga_ctrl|pix_x[5]~4_combout  & !\vga_ctrl|pix_x[6]~3_combout )))

	.dataa(\vga_ctrl|pix_x[9]~0_combout ),
	.datab(\vga_ctrl|pix_x[4]~5_combout ),
	.datac(\vga_ctrl|pix_x[5]~4_combout ),
	.datad(\vga_ctrl|pix_x[6]~3_combout ),
	.cin(gnd),
	.combout(\vga_pic|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal1~0 .lut_mask = 16'h0008;
defparam \vga_pic|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N12
cycloneive_lcell_comb \vga_pic|always2~26 (
// Equation(s):
// \vga_pic|always2~26_combout  = ((\vga_ctrl|Add5~6_combout  & \vga_ctrl|Add5~16_combout )) # (!\vga_ctrl|pix_data_req~q )

	.dataa(\vga_ctrl|Add5~6_combout ),
	.datab(\vga_ctrl|Add5~16_combout ),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|always2~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~26 .lut_mask = 16'h8F8F;
defparam \vga_pic|always2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
cycloneive_lcell_comb \vga_pic|PIC_START_X[9]~4 (
// Equation(s):
// \vga_pic|PIC_START_X[9]~4_combout  = (\vga_pic|PIC_START_X[9]~3_combout  & (\vga_ctrl|pix_x[3]~6_combout  & (\vga_pic|Equal1~0_combout  & \vga_pic|always2~26_combout )))

	.dataa(\vga_pic|PIC_START_X[9]~3_combout ),
	.datab(\vga_ctrl|pix_x[3]~6_combout ),
	.datac(\vga_pic|Equal1~0_combout ),
	.datad(\vga_pic|always2~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[9]~4 .lut_mask = 16'h8000;
defparam \vga_pic|PIC_START_X[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N22
cycloneive_lcell_comb \vga_ctrl|pix_x[1]~8 (
// Equation(s):
// \vga_ctrl|pix_x[1]~8_combout  = (\vga_ctrl|pix_data_req~q  & !\vga_ctrl|Add3~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|pix_x[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_x[1]~8 .lut_mask = 16'h00F0;
defparam \vga_ctrl|pix_x[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
cycloneive_lcell_comb \vga_ctrl|pix_x[0]~9 (
// Equation(s):
// \vga_ctrl|pix_x[0]~9_combout  = (\vga_ctrl|Add3~0_combout ) # (!\vga_ctrl|pix_data_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add3~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|pix_x[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_x[0]~9 .lut_mask = 16'hFF0F;
defparam \vga_ctrl|pix_x[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N30
cycloneive_lcell_comb \vga_pic|Equal2~0 (
// Equation(s):
// \vga_pic|Equal2~0_combout  = (!\vga_ctrl|Add5~18_combout  & \vga_ctrl|pix_data_req~q )

	.dataa(\vga_ctrl|Add5~18_combout ),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal2~0 .lut_mask = 16'h5050;
defparam \vga_pic|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneive_lcell_comb \vga_ctrl|pix_x[2]~7 (
// Equation(s):
// \vga_ctrl|pix_x[2]~7_combout  = (!\vga_ctrl|Add3~4_combout  & \vga_ctrl|pix_data_req~q )

	.dataa(\vga_ctrl|Add3~4_combout ),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl|pix_x[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_x[2]~7 .lut_mask = 16'h5050;
defparam \vga_ctrl|pix_x[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N28
cycloneive_lcell_comb \vga_pic|PIC_START_X[9]~7 (
// Equation(s):
// \vga_pic|PIC_START_X[9]~7_combout  = (!\vga_ctrl|pix_x[1]~8_combout  & (\vga_ctrl|pix_x[0]~9_combout  & (\vga_pic|Equal2~0_combout  & !\vga_ctrl|pix_x[2]~7_combout )))

	.dataa(\vga_ctrl|pix_x[1]~8_combout ),
	.datab(\vga_ctrl|pix_x[0]~9_combout ),
	.datac(\vga_pic|Equal2~0_combout ),
	.datad(\vga_ctrl|pix_x[2]~7_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[9]~7 .lut_mask = 16'h0040;
defparam \vga_pic|PIC_START_X[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N22
cycloneive_lcell_comb \vga_pic|PIC_START_X[9]~8 (
// Equation(s):
// \vga_pic|PIC_START_X[9]~8_combout  = (\vga_pic|PIC_START_X[9]~6_combout  & (\vga_pic|PIC_START_X[9]~5_combout  & (\vga_pic|PIC_START_X[9]~4_combout  & \vga_pic|PIC_START_X[9]~7_combout )))

	.dataa(\vga_pic|PIC_START_X[9]~6_combout ),
	.datab(\vga_pic|PIC_START_X[9]~5_combout ),
	.datac(\vga_pic|PIC_START_X[9]~4_combout ),
	.datad(\vga_pic|PIC_START_X[9]~7_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[9]~8 .lut_mask = 16'h8000;
defparam \vga_pic|PIC_START_X[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N8
cycloneive_io_ibuf \keyin[2]~input (
	.i(keyin[2]),
	.ibar(gnd),
	.o(\keyin[2]~input_o ));
// synopsys translate_off
defparam \keyin[2]~input .bus_hold = "false";
defparam \keyin[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N15
cycloneive_io_ibuf \keyin[1]~input (
	.i(keyin[1]),
	.ibar(gnd),
	.o(\keyin[1]~input_o ));
// synopsys translate_off
defparam \keyin[1]~input .bus_hold = "false";
defparam \keyin[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N15
cycloneive_io_ibuf \keyin[3]~input (
	.i(keyin[3]),
	.ibar(gnd),
	.o(\keyin[3]~input_o ));
// synopsys translate_off
defparam \keyin[3]~input .bus_hold = "false";
defparam \keyin[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N8
cycloneive_io_ibuf \keyin[0]~input (
	.i(keyin[0]),
	.ibar(gnd),
	.o(\keyin[0]~input_o ));
// synopsys translate_off
defparam \keyin[0]~input .bus_hold = "false";
defparam \keyin[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N28
cycloneive_lcell_comb \vga_pic|Equal5~1 (
// Equation(s):
// \vga_pic|Equal5~1_combout  = (\keyin[2]~input_o ) # ((\keyin[1]~input_o ) # ((\keyin[0]~input_o ) # (!\keyin[3]~input_o )))

	.dataa(\keyin[2]~input_o ),
	.datab(\keyin[1]~input_o ),
	.datac(\keyin[3]~input_o ),
	.datad(\keyin[0]~input_o ),
	.cin(gnd),
	.combout(\vga_pic|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal5~1 .lut_mask = 16'hFFEF;
defparam \vga_pic|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N12
cycloneive_lcell_comb \vga_pic|Add0~0 (
// Equation(s):
// \vga_pic|Add0~0_combout  = \vga_pic|PIC_START_X [0] $ (VCC)
// \vga_pic|Add0~1  = CARRY(\vga_pic|PIC_START_X [0])

	.dataa(gnd),
	.datab(\vga_pic|PIC_START_X [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add0~0_combout ),
	.cout(\vga_pic|Add0~1 ));
// synopsys translate_off
defparam \vga_pic|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_pic|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N2
cycloneive_lcell_comb \vga_pic|PIC_START_X[0]~21 (
// Equation(s):
// \vga_pic|PIC_START_X[0]~21_combout  = (\vga_pic|PIC_START_X[7]~12_combout  & (((\vga_pic|PIC_START_X [0])))) # (!\vga_pic|PIC_START_X[7]~12_combout  & (\vga_pic|Add0~0_combout  & ((\vga_pic|PIC_START_X[7]~10_combout ))))

	.dataa(\vga_pic|PIC_START_X[7]~12_combout ),
	.datab(\vga_pic|Add0~0_combout ),
	.datac(\vga_pic|PIC_START_X [0]),
	.datad(\vga_pic|PIC_START_X[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[0]~21 .lut_mask = 16'hE4A0;
defparam \vga_pic|PIC_START_X[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N3
dffeas \vga_pic|PIC_START_X[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|PIC_START_X[0]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|PIC_START_X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|PIC_START_X[0] .is_wysiwyg = "true";
defparam \vga_pic|PIC_START_X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N14
cycloneive_lcell_comb \vga_pic|Add0~2 (
// Equation(s):
// \vga_pic|Add0~2_combout  = (\vga_pic|PIC_START_X [1] & (\vga_pic|Add0~1  & VCC)) # (!\vga_pic|PIC_START_X [1] & (!\vga_pic|Add0~1 ))
// \vga_pic|Add0~3  = CARRY((!\vga_pic|PIC_START_X [1] & !\vga_pic|Add0~1 ))

	.dataa(gnd),
	.datab(\vga_pic|PIC_START_X [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add0~1 ),
	.combout(\vga_pic|Add0~2_combout ),
	.cout(\vga_pic|Add0~3 ));
// synopsys translate_off
defparam \vga_pic|Add0~2 .lut_mask = 16'hC303;
defparam \vga_pic|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N0
cycloneive_lcell_comb \vga_pic|PIC_START_X[1]~20 (
// Equation(s):
// \vga_pic|PIC_START_X[1]~20_combout  = (\vga_pic|PIC_START_X[7]~12_combout  & (((\vga_pic|PIC_START_X [1])))) # (!\vga_pic|PIC_START_X[7]~12_combout  & (\vga_pic|Add0~2_combout  & ((\vga_pic|PIC_START_X[7]~10_combout ))))

	.dataa(\vga_pic|Add0~2_combout ),
	.datab(\vga_pic|PIC_START_X[7]~12_combout ),
	.datac(\vga_pic|PIC_START_X [1]),
	.datad(\vga_pic|PIC_START_X[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[1]~20 .lut_mask = 16'hE2C0;
defparam \vga_pic|PIC_START_X[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N1
dffeas \vga_pic|PIC_START_X[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|PIC_START_X[1]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|PIC_START_X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|PIC_START_X[1] .is_wysiwyg = "true";
defparam \vga_pic|PIC_START_X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N6
cycloneive_lcell_comb \vga_pic|PIC_START_X[7]~10 (
// Equation(s):
// \vga_pic|PIC_START_X[7]~10_combout  = (!\vga_pic|Equal5~1_combout  & ((\vga_pic|PIC_START_X[9]~1_combout ) # ((\vga_pic|PIC_START_X[9]~0_combout ) # (\vga_pic|PIC_START_X [1]))))

	.dataa(\vga_pic|PIC_START_X[9]~1_combout ),
	.datab(\vga_pic|PIC_START_X[9]~0_combout ),
	.datac(\vga_pic|Equal5~1_combout ),
	.datad(\vga_pic|PIC_START_X [1]),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[7]~10 .lut_mask = 16'h0F0E;
defparam \vga_pic|PIC_START_X[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N16
cycloneive_lcell_comb \vga_pic|Add0~4 (
// Equation(s):
// \vga_pic|Add0~4_combout  = (\vga_pic|PIC_START_X [2] & (\vga_pic|Add0~3  $ (GND))) # (!\vga_pic|PIC_START_X [2] & ((GND) # (!\vga_pic|Add0~3 )))
// \vga_pic|Add0~5  = CARRY((!\vga_pic|Add0~3 ) # (!\vga_pic|PIC_START_X [2]))

	.dataa(gnd),
	.datab(\vga_pic|PIC_START_X [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add0~3 ),
	.combout(\vga_pic|Add0~4_combout ),
	.cout(\vga_pic|Add0~5 ));
// synopsys translate_off
defparam \vga_pic|Add0~4 .lut_mask = 16'hC33F;
defparam \vga_pic|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N4
cycloneive_lcell_comb \vga_pic|PIC_START_X[2]~19 (
// Equation(s):
// \vga_pic|PIC_START_X[2]~19_combout  = (\vga_pic|PIC_START_X[7]~12_combout  & (((\vga_pic|PIC_START_X [2])))) # (!\vga_pic|PIC_START_X[7]~12_combout  & (!\vga_pic|Add0~4_combout  & ((\vga_pic|PIC_START_X[7]~10_combout ))))

	.dataa(\vga_pic|PIC_START_X[7]~12_combout ),
	.datab(\vga_pic|Add0~4_combout ),
	.datac(\vga_pic|PIC_START_X [2]),
	.datad(\vga_pic|PIC_START_X[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[2]~19 .lut_mask = 16'hB1A0;
defparam \vga_pic|PIC_START_X[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N5
dffeas \vga_pic|PIC_START_X[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|PIC_START_X[2]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|PIC_START_X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|PIC_START_X[2] .is_wysiwyg = "true";
defparam \vga_pic|PIC_START_X[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N18
cycloneive_lcell_comb \vga_pic|Add0~6 (
// Equation(s):
// \vga_pic|Add0~6_combout  = (\vga_pic|PIC_START_X [3] & (\vga_pic|Add0~5  & VCC)) # (!\vga_pic|PIC_START_X [3] & (!\vga_pic|Add0~5 ))
// \vga_pic|Add0~7  = CARRY((!\vga_pic|PIC_START_X [3] & !\vga_pic|Add0~5 ))

	.dataa(\vga_pic|PIC_START_X [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add0~5 ),
	.combout(\vga_pic|Add0~6_combout ),
	.cout(\vga_pic|Add0~7 ));
// synopsys translate_off
defparam \vga_pic|Add0~6 .lut_mask = 16'hA505;
defparam \vga_pic|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N10
cycloneive_lcell_comb \vga_pic|PIC_START_X[3]~18 (
// Equation(s):
// \vga_pic|PIC_START_X[3]~18_combout  = (\vga_pic|PIC_START_X[7]~12_combout  & (((\vga_pic|PIC_START_X [3])))) # (!\vga_pic|PIC_START_X[7]~12_combout  & (\vga_pic|Add0~6_combout  & ((\vga_pic|PIC_START_X[7]~10_combout ))))

	.dataa(\vga_pic|PIC_START_X[7]~12_combout ),
	.datab(\vga_pic|Add0~6_combout ),
	.datac(\vga_pic|PIC_START_X [3]),
	.datad(\vga_pic|PIC_START_X[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[3]~18 .lut_mask = 16'hE4A0;
defparam \vga_pic|PIC_START_X[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N11
dffeas \vga_pic|PIC_START_X[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|PIC_START_X[3]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|PIC_START_X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|PIC_START_X[3] .is_wysiwyg = "true";
defparam \vga_pic|PIC_START_X[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N20
cycloneive_lcell_comb \vga_pic|Add0~8 (
// Equation(s):
// \vga_pic|Add0~8_combout  = (\vga_pic|PIC_START_X [4] & (\vga_pic|Add0~7  $ (GND))) # (!\vga_pic|PIC_START_X [4] & ((GND) # (!\vga_pic|Add0~7 )))
// \vga_pic|Add0~9  = CARRY((!\vga_pic|Add0~7 ) # (!\vga_pic|PIC_START_X [4]))

	.dataa(gnd),
	.datab(\vga_pic|PIC_START_X [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add0~7 ),
	.combout(\vga_pic|Add0~8_combout ),
	.cout(\vga_pic|Add0~9 ));
// synopsys translate_off
defparam \vga_pic|Add0~8 .lut_mask = 16'hC33F;
defparam \vga_pic|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N22
cycloneive_lcell_comb \vga_pic|Add0~10 (
// Equation(s):
// \vga_pic|Add0~10_combout  = (\vga_pic|PIC_START_X [5] & (!\vga_pic|Add0~9 )) # (!\vga_pic|PIC_START_X [5] & (\vga_pic|Add0~9  & VCC))
// \vga_pic|Add0~11  = CARRY((\vga_pic|PIC_START_X [5] & !\vga_pic|Add0~9 ))

	.dataa(gnd),
	.datab(\vga_pic|PIC_START_X [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add0~9 ),
	.combout(\vga_pic|Add0~10_combout ),
	.cout(\vga_pic|Add0~11 ));
// synopsys translate_off
defparam \vga_pic|Add0~10 .lut_mask = 16'h3C0C;
defparam \vga_pic|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N0
cycloneive_lcell_comb \vga_pic|PIC_START_X[5]~14 (
// Equation(s):
// \vga_pic|PIC_START_X[5]~14_combout  = (\vga_pic|PIC_START_X[7]~12_combout  & (((\vga_pic|PIC_START_X [5])))) # (!\vga_pic|PIC_START_X[7]~12_combout  & (!\vga_pic|Add0~10_combout  & ((\vga_pic|PIC_START_X[7]~10_combout ))))

	.dataa(\vga_pic|PIC_START_X[7]~12_combout ),
	.datab(\vga_pic|Add0~10_combout ),
	.datac(\vga_pic|PIC_START_X [5]),
	.datad(\vga_pic|PIC_START_X[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[5]~14 .lut_mask = 16'hB1A0;
defparam \vga_pic|PIC_START_X[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N1
dffeas \vga_pic|PIC_START_X[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|PIC_START_X[5]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|PIC_START_X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|PIC_START_X[5] .is_wysiwyg = "true";
defparam \vga_pic|PIC_START_X[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N24
cycloneive_lcell_comb \vga_pic|Add0~12 (
// Equation(s):
// \vga_pic|Add0~12_combout  = (\vga_pic|PIC_START_X [6] & (\vga_pic|Add0~11  $ (GND))) # (!\vga_pic|PIC_START_X [6] & ((GND) # (!\vga_pic|Add0~11 )))
// \vga_pic|Add0~13  = CARRY((!\vga_pic|Add0~11 ) # (!\vga_pic|PIC_START_X [6]))

	.dataa(\vga_pic|PIC_START_X [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add0~11 ),
	.combout(\vga_pic|Add0~12_combout ),
	.cout(\vga_pic|Add0~13 ));
// synopsys translate_off
defparam \vga_pic|Add0~12 .lut_mask = 16'hA55F;
defparam \vga_pic|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
cycloneive_lcell_comb \vga_pic|PIC_START_X[6]~13 (
// Equation(s):
// \vga_pic|PIC_START_X[6]~13_combout  = (\vga_pic|PIC_START_X[7]~12_combout  & (((\vga_pic|PIC_START_X [6])))) # (!\vga_pic|PIC_START_X[7]~12_combout  & (\vga_pic|PIC_START_X[7]~10_combout  & (!\vga_pic|Add0~12_combout )))

	.dataa(\vga_pic|PIC_START_X[7]~10_combout ),
	.datab(\vga_pic|Add0~12_combout ),
	.datac(\vga_pic|PIC_START_X [6]),
	.datad(\vga_pic|PIC_START_X[7]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[6]~13 .lut_mask = 16'hF022;
defparam \vga_pic|PIC_START_X[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N19
dffeas \vga_pic|PIC_START_X[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|PIC_START_X[6]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|PIC_START_X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|PIC_START_X[6] .is_wysiwyg = "true";
defparam \vga_pic|PIC_START_X[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N26
cycloneive_lcell_comb \vga_pic|Add0~14 (
// Equation(s):
// \vga_pic|Add0~14_combout  = (\vga_pic|PIC_START_X [7] & (!\vga_pic|Add0~13 )) # (!\vga_pic|PIC_START_X [7] & (\vga_pic|Add0~13  & VCC))
// \vga_pic|Add0~15  = CARRY((\vga_pic|PIC_START_X [7] & !\vga_pic|Add0~13 ))

	.dataa(\vga_pic|PIC_START_X [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add0~13 ),
	.combout(\vga_pic|Add0~14_combout ),
	.cout(\vga_pic|Add0~15 ));
// synopsys translate_off
defparam \vga_pic|Add0~14 .lut_mask = 16'h5A0A;
defparam \vga_pic|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N6
cycloneive_lcell_comb \vga_pic|PIC_START_X[7]~15 (
// Equation(s):
// \vga_pic|PIC_START_X[7]~15_combout  = (\vga_pic|PIC_START_X[7]~12_combout  & (((\vga_pic|PIC_START_X [7])))) # (!\vga_pic|PIC_START_X[7]~12_combout  & (!\vga_pic|Add0~14_combout  & ((\vga_pic|PIC_START_X[7]~10_combout ))))

	.dataa(\vga_pic|PIC_START_X[7]~12_combout ),
	.datab(\vga_pic|Add0~14_combout ),
	.datac(\vga_pic|PIC_START_X [7]),
	.datad(\vga_pic|PIC_START_X[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[7]~15 .lut_mask = 16'hB1A0;
defparam \vga_pic|PIC_START_X[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N7
dffeas \vga_pic|PIC_START_X[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|PIC_START_X[7]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|PIC_START_X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|PIC_START_X[7] .is_wysiwyg = "true";
defparam \vga_pic|PIC_START_X[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N28
cycloneive_lcell_comb \vga_pic|Add0~16 (
// Equation(s):
// \vga_pic|Add0~16_combout  = (\vga_pic|PIC_START_X [8] & (\vga_pic|Add0~15  $ (GND))) # (!\vga_pic|PIC_START_X [8] & ((GND) # (!\vga_pic|Add0~15 )))
// \vga_pic|Add0~17  = CARRY((!\vga_pic|Add0~15 ) # (!\vga_pic|PIC_START_X [8]))

	.dataa(\vga_pic|PIC_START_X [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add0~15 ),
	.combout(\vga_pic|Add0~16_combout ),
	.cout(\vga_pic|Add0~17 ));
// synopsys translate_off
defparam \vga_pic|Add0~16 .lut_mask = 16'hA55F;
defparam \vga_pic|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
cycloneive_lcell_comb \vga_pic|PIC_START_X[8]~16 (
// Equation(s):
// \vga_pic|PIC_START_X[8]~16_combout  = (\vga_pic|PIC_START_X[7]~12_combout  & (((\vga_pic|PIC_START_X [8])))) # (!\vga_pic|PIC_START_X[7]~12_combout  & (\vga_pic|PIC_START_X[7]~10_combout  & (!\vga_pic|Add0~16_combout )))

	.dataa(\vga_pic|PIC_START_X[7]~10_combout ),
	.datab(\vga_pic|Add0~16_combout ),
	.datac(\vga_pic|PIC_START_X [8]),
	.datad(\vga_pic|PIC_START_X[7]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[8]~16 .lut_mask = 16'hF022;
defparam \vga_pic|PIC_START_X[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N21
dffeas \vga_pic|PIC_START_X[8] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|PIC_START_X[8]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|PIC_START_X [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|PIC_START_X[8] .is_wysiwyg = "true";
defparam \vga_pic|PIC_START_X[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
cycloneive_lcell_comb \vga_pic|PIC_START_X[9]~0 (
// Equation(s):
// \vga_pic|PIC_START_X[9]~0_combout  = (\vga_pic|PIC_START_X [9]) # (((!\vga_pic|PIC_START_X [6]) # (!\vga_pic|PIC_START_X [7])) # (!\vga_pic|PIC_START_X [8]))

	.dataa(\vga_pic|PIC_START_X [9]),
	.datab(\vga_pic|PIC_START_X [8]),
	.datac(\vga_pic|PIC_START_X [7]),
	.datad(\vga_pic|PIC_START_X [6]),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[9]~0 .lut_mask = 16'hBFFF;
defparam \vga_pic|PIC_START_X[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
cycloneive_lcell_comb \vga_pic|PIC_START_X[9]~11 (
// Equation(s):
// \vga_pic|PIC_START_X[9]~11_combout  = (\vga_pic|PIC_START_X[9]~0_combout ) # ((\vga_pic|PIC_START_X[9]~1_combout ) # (\vga_pic|PIC_START_X [1]))

	.dataa(gnd),
	.datab(\vga_pic|PIC_START_X[9]~0_combout ),
	.datac(\vga_pic|PIC_START_X[9]~1_combout ),
	.datad(\vga_pic|PIC_START_X [1]),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[9]~11 .lut_mask = 16'hFFFC;
defparam \vga_pic|PIC_START_X[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N12
cycloneive_lcell_comb \vga_pic|offset[0]~10 (
// Equation(s):
// \vga_pic|offset[0]~10_combout  = \vga_pic|offset [0] $ (VCC)
// \vga_pic|offset[0]~11  = CARRY(\vga_pic|offset [0])

	.dataa(\vga_pic|offset [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|offset[0]~10_combout ),
	.cout(\vga_pic|offset[0]~11 ));
// synopsys translate_off
defparam \vga_pic|offset[0]~10 .lut_mask = 16'h55AA;
defparam \vga_pic|offset[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
cycloneive_lcell_comb \vga_pic|offset[7]~30 (
// Equation(s):
// \vga_pic|offset[7]~30_combout  = (\vga_pic|Equal5~1_combout ) # ((!\vga_pic|always0~2_combout  & \vga_pic|PIC_START_X[9]~8_combout ))

	.dataa(gnd),
	.datab(\vga_pic|always0~2_combout ),
	.datac(\vga_pic|PIC_START_X[9]~8_combout ),
	.datad(\vga_pic|Equal5~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|offset[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|offset[7]~30 .lut_mask = 16'hFF30;
defparam \vga_pic|offset[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneive_lcell_comb \vga_pic|offset[7]~31 (
// Equation(s):
// \vga_pic|offset[7]~31_combout  = (\vga_pic|Equal5~1_combout ) # ((!\vga_pic|PIC_START_X[9]~11_combout  & \vga_pic|PIC_START_X[9]~8_combout ))

	.dataa(gnd),
	.datab(\vga_pic|PIC_START_X[9]~11_combout ),
	.datac(\vga_pic|PIC_START_X[9]~8_combout ),
	.datad(\vga_pic|Equal5~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|offset[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|offset[7]~31 .lut_mask = 16'hFF30;
defparam \vga_pic|offset[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N13
dffeas \vga_pic|offset[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|offset[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|offset[7]~30_combout ),
	.sload(gnd),
	.ena(\vga_pic|offset[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|offset[0] .is_wysiwyg = "true";
defparam \vga_pic|offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N14
cycloneive_lcell_comb \vga_pic|offset[1]~12 (
// Equation(s):
// \vga_pic|offset[1]~12_combout  = (\vga_pic|offset [1] & (!\vga_pic|offset[0]~11 )) # (!\vga_pic|offset [1] & ((\vga_pic|offset[0]~11 ) # (GND)))
// \vga_pic|offset[1]~13  = CARRY((!\vga_pic|offset[0]~11 ) # (!\vga_pic|offset [1]))

	.dataa(gnd),
	.datab(\vga_pic|offset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|offset[0]~11 ),
	.combout(\vga_pic|offset[1]~12_combout ),
	.cout(\vga_pic|offset[1]~13 ));
// synopsys translate_off
defparam \vga_pic|offset[1]~12 .lut_mask = 16'h3C3F;
defparam \vga_pic|offset[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N15
dffeas \vga_pic|offset[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|offset[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|offset[7]~30_combout ),
	.sload(gnd),
	.ena(\vga_pic|offset[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|offset[1] .is_wysiwyg = "true";
defparam \vga_pic|offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
cycloneive_lcell_comb \vga_pic|offset[2]~14 (
// Equation(s):
// \vga_pic|offset[2]~14_combout  = (\vga_pic|offset [2] & (\vga_pic|offset[1]~13  $ (GND))) # (!\vga_pic|offset [2] & (!\vga_pic|offset[1]~13  & VCC))
// \vga_pic|offset[2]~15  = CARRY((\vga_pic|offset [2] & !\vga_pic|offset[1]~13 ))

	.dataa(\vga_pic|offset [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|offset[1]~13 ),
	.combout(\vga_pic|offset[2]~14_combout ),
	.cout(\vga_pic|offset[2]~15 ));
// synopsys translate_off
defparam \vga_pic|offset[2]~14 .lut_mask = 16'hA50A;
defparam \vga_pic|offset[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N17
dffeas \vga_pic|offset[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|offset[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|offset[7]~30_combout ),
	.sload(gnd),
	.ena(\vga_pic|offset[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|offset[2] .is_wysiwyg = "true";
defparam \vga_pic|offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
cycloneive_lcell_comb \vga_pic|offset[3]~16 (
// Equation(s):
// \vga_pic|offset[3]~16_combout  = (\vga_pic|offset [3] & (!\vga_pic|offset[2]~15 )) # (!\vga_pic|offset [3] & ((\vga_pic|offset[2]~15 ) # (GND)))
// \vga_pic|offset[3]~17  = CARRY((!\vga_pic|offset[2]~15 ) # (!\vga_pic|offset [3]))

	.dataa(gnd),
	.datab(\vga_pic|offset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|offset[2]~15 ),
	.combout(\vga_pic|offset[3]~16_combout ),
	.cout(\vga_pic|offset[3]~17 ));
// synopsys translate_off
defparam \vga_pic|offset[3]~16 .lut_mask = 16'h3C3F;
defparam \vga_pic|offset[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N19
dffeas \vga_pic|offset[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|offset[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|offset[7]~30_combout ),
	.sload(gnd),
	.ena(\vga_pic|offset[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|offset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|offset[3] .is_wysiwyg = "true";
defparam \vga_pic|offset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N20
cycloneive_lcell_comb \vga_pic|offset[4]~18 (
// Equation(s):
// \vga_pic|offset[4]~18_combout  = (\vga_pic|offset [4] & (\vga_pic|offset[3]~17  $ (GND))) # (!\vga_pic|offset [4] & (!\vga_pic|offset[3]~17  & VCC))
// \vga_pic|offset[4]~19  = CARRY((\vga_pic|offset [4] & !\vga_pic|offset[3]~17 ))

	.dataa(gnd),
	.datab(\vga_pic|offset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|offset[3]~17 ),
	.combout(\vga_pic|offset[4]~18_combout ),
	.cout(\vga_pic|offset[4]~19 ));
// synopsys translate_off
defparam \vga_pic|offset[4]~18 .lut_mask = 16'hC30C;
defparam \vga_pic|offset[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N21
dffeas \vga_pic|offset[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|offset[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|offset[7]~30_combout ),
	.sload(gnd),
	.ena(\vga_pic|offset[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|offset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|offset[4] .is_wysiwyg = "true";
defparam \vga_pic|offset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneive_lcell_comb \vga_pic|offset[5]~20 (
// Equation(s):
// \vga_pic|offset[5]~20_combout  = (\vga_pic|offset [5] & (!\vga_pic|offset[4]~19 )) # (!\vga_pic|offset [5] & ((\vga_pic|offset[4]~19 ) # (GND)))
// \vga_pic|offset[5]~21  = CARRY((!\vga_pic|offset[4]~19 ) # (!\vga_pic|offset [5]))

	.dataa(\vga_pic|offset [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|offset[4]~19 ),
	.combout(\vga_pic|offset[5]~20_combout ),
	.cout(\vga_pic|offset[5]~21 ));
// synopsys translate_off
defparam \vga_pic|offset[5]~20 .lut_mask = 16'h5A5F;
defparam \vga_pic|offset[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N23
dffeas \vga_pic|offset[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|offset[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|offset[7]~30_combout ),
	.sload(gnd),
	.ena(\vga_pic|offset[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|offset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|offset[5] .is_wysiwyg = "true";
defparam \vga_pic|offset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
cycloneive_lcell_comb \vga_pic|offset[6]~22 (
// Equation(s):
// \vga_pic|offset[6]~22_combout  = (\vga_pic|offset [6] & (\vga_pic|offset[5]~21  $ (GND))) # (!\vga_pic|offset [6] & (!\vga_pic|offset[5]~21  & VCC))
// \vga_pic|offset[6]~23  = CARRY((\vga_pic|offset [6] & !\vga_pic|offset[5]~21 ))

	.dataa(\vga_pic|offset [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|offset[5]~21 ),
	.combout(\vga_pic|offset[6]~22_combout ),
	.cout(\vga_pic|offset[6]~23 ));
// synopsys translate_off
defparam \vga_pic|offset[6]~22 .lut_mask = 16'hA50A;
defparam \vga_pic|offset[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N25
dffeas \vga_pic|offset[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|offset[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|offset[7]~30_combout ),
	.sload(gnd),
	.ena(\vga_pic|offset[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|offset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|offset[6] .is_wysiwyg = "true";
defparam \vga_pic|offset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
cycloneive_lcell_comb \vga_pic|offset[7]~24 (
// Equation(s):
// \vga_pic|offset[7]~24_combout  = (\vga_pic|offset [7] & (!\vga_pic|offset[6]~23 )) # (!\vga_pic|offset [7] & ((\vga_pic|offset[6]~23 ) # (GND)))
// \vga_pic|offset[7]~25  = CARRY((!\vga_pic|offset[6]~23 ) # (!\vga_pic|offset [7]))

	.dataa(\vga_pic|offset [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|offset[6]~23 ),
	.combout(\vga_pic|offset[7]~24_combout ),
	.cout(\vga_pic|offset[7]~25 ));
// synopsys translate_off
defparam \vga_pic|offset[7]~24 .lut_mask = 16'h5A5F;
defparam \vga_pic|offset[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N27
dffeas \vga_pic|offset[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|offset[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|offset[7]~30_combout ),
	.sload(gnd),
	.ena(\vga_pic|offset[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|offset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|offset[7] .is_wysiwyg = "true";
defparam \vga_pic|offset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N6
cycloneive_lcell_comb \vga_pic|always0~1 (
// Equation(s):
// \vga_pic|always0~1_combout  = (\vga_pic|offset [5]) # ((\vga_pic|offset [6]) # ((!\vga_pic|offset [4]) # (!\vga_pic|offset [7])))

	.dataa(\vga_pic|offset [5]),
	.datab(\vga_pic|offset [6]),
	.datac(\vga_pic|offset [7]),
	.datad(\vga_pic|offset [4]),
	.cin(gnd),
	.combout(\vga_pic|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always0~1 .lut_mask = 16'hEFFF;
defparam \vga_pic|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
cycloneive_lcell_comb \vga_pic|always0~0 (
// Equation(s):
// \vga_pic|always0~0_combout  = (((!\vga_pic|offset [0]) # (!\vga_pic|offset [1])) # (!\vga_pic|offset [3])) # (!\vga_pic|offset [2])

	.dataa(\vga_pic|offset [2]),
	.datab(\vga_pic|offset [3]),
	.datac(\vga_pic|offset [1]),
	.datad(\vga_pic|offset [0]),
	.cin(gnd),
	.combout(\vga_pic|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always0~0 .lut_mask = 16'h7FFF;
defparam \vga_pic|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
cycloneive_lcell_comb \vga_pic|offset[8]~26 (
// Equation(s):
// \vga_pic|offset[8]~26_combout  = (\vga_pic|offset [8] & (\vga_pic|offset[7]~25  $ (GND))) # (!\vga_pic|offset [8] & (!\vga_pic|offset[7]~25  & VCC))
// \vga_pic|offset[8]~27  = CARRY((\vga_pic|offset [8] & !\vga_pic|offset[7]~25 ))

	.dataa(gnd),
	.datab(\vga_pic|offset [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|offset[7]~25 ),
	.combout(\vga_pic|offset[8]~26_combout ),
	.cout(\vga_pic|offset[8]~27 ));
// synopsys translate_off
defparam \vga_pic|offset[8]~26 .lut_mask = 16'hC30C;
defparam \vga_pic|offset[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N29
dffeas \vga_pic|offset[8] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|offset[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|offset[7]~30_combout ),
	.sload(gnd),
	.ena(\vga_pic|offset[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|offset [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|offset[8] .is_wysiwyg = "true";
defparam \vga_pic|offset[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
cycloneive_lcell_comb \vga_pic|offset[9]~28 (
// Equation(s):
// \vga_pic|offset[9]~28_combout  = \vga_pic|offset [9] $ (\vga_pic|offset[8]~27 )

	.dataa(\vga_pic|offset [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|offset[8]~27 ),
	.combout(\vga_pic|offset[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|offset[9]~28 .lut_mask = 16'h5A5A;
defparam \vga_pic|offset[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y26_N31
dffeas \vga_pic|offset[9] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|offset[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|offset[7]~30_combout ),
	.sload(gnd),
	.ena(\vga_pic|offset[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|offset [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|offset[9] .is_wysiwyg = "true";
defparam \vga_pic|offset[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
cycloneive_lcell_comb \vga_pic|always0~2 (
// Equation(s):
// \vga_pic|always0~2_combout  = (\vga_pic|always0~1_combout ) # ((\vga_pic|always0~0_combout ) # ((\vga_pic|offset [9]) # (\vga_pic|offset [8])))

	.dataa(\vga_pic|always0~1_combout ),
	.datab(\vga_pic|always0~0_combout ),
	.datac(\vga_pic|offset [9]),
	.datad(\vga_pic|offset [8]),
	.cin(gnd),
	.combout(\vga_pic|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always0~2 .lut_mask = 16'hFFFE;
defparam \vga_pic|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N2
cycloneive_lcell_comb \vga_pic|PIC_START_X[7]~12 (
// Equation(s):
// \vga_pic|PIC_START_X[7]~12_combout  = (!\vga_pic|Equal5~1_combout  & (((!\vga_pic|PIC_START_X[9]~11_combout  & \vga_pic|always0~2_combout )) # (!\vga_pic|PIC_START_X[9]~8_combout )))

	.dataa(\vga_pic|PIC_START_X[9]~8_combout ),
	.datab(\vga_pic|PIC_START_X[9]~11_combout ),
	.datac(\vga_pic|Equal5~1_combout ),
	.datad(\vga_pic|always0~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[7]~12 .lut_mask = 16'h0705;
defparam \vga_pic|PIC_START_X[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N8
cycloneive_lcell_comb \vga_pic|PIC_START_X[4]~17 (
// Equation(s):
// \vga_pic|PIC_START_X[4]~17_combout  = (\vga_pic|PIC_START_X[7]~12_combout  & (((\vga_pic|PIC_START_X [4])))) # (!\vga_pic|PIC_START_X[7]~12_combout  & (!\vga_pic|Add0~8_combout  & ((\vga_pic|PIC_START_X[7]~10_combout ))))

	.dataa(\vga_pic|PIC_START_X[7]~12_combout ),
	.datab(\vga_pic|Add0~8_combout ),
	.datac(\vga_pic|PIC_START_X [4]),
	.datad(\vga_pic|PIC_START_X[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[4]~17 .lut_mask = 16'hB1A0;
defparam \vga_pic|PIC_START_X[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N9
dffeas \vga_pic|PIC_START_X[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|PIC_START_X[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|PIC_START_X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|PIC_START_X[4] .is_wysiwyg = "true";
defparam \vga_pic|PIC_START_X[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N30
cycloneive_lcell_comb \vga_pic|PIC_START_X[9]~1 (
// Equation(s):
// \vga_pic|PIC_START_X[9]~1_combout  = ((\vga_pic|PIC_START_X [3]) # ((!\vga_pic|PIC_START_X [2]) # (!\vga_pic|PIC_START_X [5]))) # (!\vga_pic|PIC_START_X [4])

	.dataa(\vga_pic|PIC_START_X [4]),
	.datab(\vga_pic|PIC_START_X [3]),
	.datac(\vga_pic|PIC_START_X [5]),
	.datad(\vga_pic|PIC_START_X [2]),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[9]~1 .lut_mask = 16'hDFFF;
defparam \vga_pic|PIC_START_X[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N30
cycloneive_lcell_comb \vga_pic|Add0~18 (
// Equation(s):
// \vga_pic|Add0~18_combout  = \vga_pic|Add0~17  $ (!\vga_pic|PIC_START_X [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|PIC_START_X [9]),
	.cin(\vga_pic|Add0~17 ),
	.combout(\vga_pic|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add0~18 .lut_mask = 16'hF00F;
defparam \vga_pic|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
cycloneive_lcell_comb \vga_pic|PIC_START_X[9]~2 (
// Equation(s):
// \vga_pic|PIC_START_X[9]~2_combout  = (\vga_pic|Add0~18_combout  & ((\vga_pic|PIC_START_X[9]~1_combout ) # ((\vga_pic|PIC_START_X[9]~0_combout ) # (\vga_pic|PIC_START_X [1]))))

	.dataa(\vga_pic|PIC_START_X[9]~1_combout ),
	.datab(\vga_pic|Add0~18_combout ),
	.datac(\vga_pic|PIC_START_X[9]~0_combout ),
	.datad(\vga_pic|PIC_START_X [1]),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[9]~2 .lut_mask = 16'hCCC8;
defparam \vga_pic|PIC_START_X[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
cycloneive_lcell_comb \vga_pic|PIC_START_X[9]~9 (
// Equation(s):
// \vga_pic|PIC_START_X[9]~9_combout  = (!\vga_pic|Equal5~1_combout  & ((\vga_pic|PIC_START_X[9]~8_combout  & ((\vga_pic|PIC_START_X[9]~2_combout ))) # (!\vga_pic|PIC_START_X[9]~8_combout  & (\vga_pic|PIC_START_X [9]))))

	.dataa(\vga_pic|PIC_START_X[9]~8_combout ),
	.datab(\vga_pic|Equal5~1_combout ),
	.datac(\vga_pic|PIC_START_X [9]),
	.datad(\vga_pic|PIC_START_X[9]~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|PIC_START_X[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|PIC_START_X[9]~9 .lut_mask = 16'h3210;
defparam \vga_pic|PIC_START_X[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N9
dffeas \vga_pic|PIC_START_X[9] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|PIC_START_X[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|PIC_START_X [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|PIC_START_X[9] .is_wysiwyg = "true";
defparam \vga_pic|PIC_START_X[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
cycloneive_lcell_comb \vga_ctrl|pix_x[8]~1 (
// Equation(s):
// \vga_ctrl|pix_x[8]~1_combout  = (\vga_ctrl|Add3~16_combout ) # (!\vga_ctrl|pix_data_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add3~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|pix_x[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_x[8]~1 .lut_mask = 16'hFF0F;
defparam \vga_ctrl|pix_x[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneive_lcell_comb \vga_ctrl|pix_x[7]~2 (
// Equation(s):
// \vga_ctrl|pix_x[7]~2_combout  = (\vga_ctrl|Add3~14_combout ) # (!\vga_ctrl|pix_data_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add3~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|pix_x[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_x[7]~2 .lut_mask = 16'hFF0F;
defparam \vga_ctrl|pix_x[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
cycloneive_lcell_comb \vga_pic|LessThan7~1 (
// Equation(s):
// \vga_pic|LessThan7~1_cout  = CARRY((!\vga_ctrl|pix_x[0]~9_combout  & \vga_pic|PIC_START_X [0]))

	.dataa(\vga_ctrl|pix_x[0]~9_combout ),
	.datab(\vga_pic|PIC_START_X [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_pic|LessThan7~1_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan7~1 .lut_mask = 16'h0044;
defparam \vga_pic|LessThan7~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N2
cycloneive_lcell_comb \vga_pic|LessThan7~3 (
// Equation(s):
// \vga_pic|LessThan7~3_cout  = CARRY((\vga_ctrl|pix_x[1]~8_combout  & (!\vga_pic|PIC_START_X [1] & !\vga_pic|LessThan7~1_cout )) # (!\vga_ctrl|pix_x[1]~8_combout  & ((!\vga_pic|LessThan7~1_cout ) # (!\vga_pic|PIC_START_X [1]))))

	.dataa(\vga_ctrl|pix_x[1]~8_combout ),
	.datab(\vga_pic|PIC_START_X [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan7~1_cout ),
	.combout(),
	.cout(\vga_pic|LessThan7~3_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan7~3 .lut_mask = 16'h0017;
defparam \vga_pic|LessThan7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N4
cycloneive_lcell_comb \vga_pic|LessThan7~5 (
// Equation(s):
// \vga_pic|LessThan7~5_cout  = CARRY((\vga_pic|PIC_START_X [2] & (\vga_ctrl|pix_x[2]~7_combout  & !\vga_pic|LessThan7~3_cout )) # (!\vga_pic|PIC_START_X [2] & ((\vga_ctrl|pix_x[2]~7_combout ) # (!\vga_pic|LessThan7~3_cout ))))

	.dataa(\vga_pic|PIC_START_X [2]),
	.datab(\vga_ctrl|pix_x[2]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan7~3_cout ),
	.combout(),
	.cout(\vga_pic|LessThan7~5_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan7~5 .lut_mask = 16'h004D;
defparam \vga_pic|LessThan7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N6
cycloneive_lcell_comb \vga_pic|LessThan7~7 (
// Equation(s):
// \vga_pic|LessThan7~7_cout  = CARRY((\vga_pic|PIC_START_X [3] & (\vga_ctrl|pix_x[3]~6_combout  & !\vga_pic|LessThan7~5_cout )) # (!\vga_pic|PIC_START_X [3] & ((\vga_ctrl|pix_x[3]~6_combout ) # (!\vga_pic|LessThan7~5_cout ))))

	.dataa(\vga_pic|PIC_START_X [3]),
	.datab(\vga_ctrl|pix_x[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan7~5_cout ),
	.combout(),
	.cout(\vga_pic|LessThan7~7_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan7~7 .lut_mask = 16'h004D;
defparam \vga_pic|LessThan7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N8
cycloneive_lcell_comb \vga_pic|LessThan7~9 (
// Equation(s):
// \vga_pic|LessThan7~9_cout  = CARRY((\vga_pic|PIC_START_X [4] & (!\vga_ctrl|pix_x[4]~5_combout  & !\vga_pic|LessThan7~7_cout )) # (!\vga_pic|PIC_START_X [4] & ((!\vga_pic|LessThan7~7_cout ) # (!\vga_ctrl|pix_x[4]~5_combout ))))

	.dataa(\vga_pic|PIC_START_X [4]),
	.datab(\vga_ctrl|pix_x[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan7~7_cout ),
	.combout(),
	.cout(\vga_pic|LessThan7~9_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan7~9 .lut_mask = 16'h0017;
defparam \vga_pic|LessThan7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N10
cycloneive_lcell_comb \vga_pic|LessThan7~11 (
// Equation(s):
// \vga_pic|LessThan7~11_cout  = CARRY((\vga_pic|PIC_START_X [5] & ((\vga_ctrl|pix_x[5]~4_combout ) # (!\vga_pic|LessThan7~9_cout ))) # (!\vga_pic|PIC_START_X [5] & (\vga_ctrl|pix_x[5]~4_combout  & !\vga_pic|LessThan7~9_cout )))

	.dataa(\vga_pic|PIC_START_X [5]),
	.datab(\vga_ctrl|pix_x[5]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan7~9_cout ),
	.combout(),
	.cout(\vga_pic|LessThan7~11_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan7~11 .lut_mask = 16'h008E;
defparam \vga_pic|LessThan7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N12
cycloneive_lcell_comb \vga_pic|LessThan7~13 (
// Equation(s):
// \vga_pic|LessThan7~13_cout  = CARRY((\vga_pic|PIC_START_X [6] & (!\vga_ctrl|pix_x[6]~3_combout  & !\vga_pic|LessThan7~11_cout )) # (!\vga_pic|PIC_START_X [6] & ((!\vga_pic|LessThan7~11_cout ) # (!\vga_ctrl|pix_x[6]~3_combout ))))

	.dataa(\vga_pic|PIC_START_X [6]),
	.datab(\vga_ctrl|pix_x[6]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan7~11_cout ),
	.combout(),
	.cout(\vga_pic|LessThan7~13_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan7~13 .lut_mask = 16'h0017;
defparam \vga_pic|LessThan7~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
cycloneive_lcell_comb \vga_pic|LessThan7~15 (
// Equation(s):
// \vga_pic|LessThan7~15_cout  = CARRY((\vga_ctrl|pix_x[7]~2_combout  & ((\vga_pic|PIC_START_X [7]) # (!\vga_pic|LessThan7~13_cout ))) # (!\vga_ctrl|pix_x[7]~2_combout  & (\vga_pic|PIC_START_X [7] & !\vga_pic|LessThan7~13_cout )))

	.dataa(\vga_ctrl|pix_x[7]~2_combout ),
	.datab(\vga_pic|PIC_START_X [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan7~13_cout ),
	.combout(),
	.cout(\vga_pic|LessThan7~15_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan7~15 .lut_mask = 16'h008E;
defparam \vga_pic|LessThan7~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N16
cycloneive_lcell_comb \vga_pic|LessThan7~17 (
// Equation(s):
// \vga_pic|LessThan7~17_cout  = CARRY((\vga_pic|PIC_START_X [8] & (!\vga_ctrl|pix_x[8]~1_combout  & !\vga_pic|LessThan7~15_cout )) # (!\vga_pic|PIC_START_X [8] & ((!\vga_pic|LessThan7~15_cout ) # (!\vga_ctrl|pix_x[8]~1_combout ))))

	.dataa(\vga_pic|PIC_START_X [8]),
	.datab(\vga_ctrl|pix_x[8]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan7~15_cout ),
	.combout(),
	.cout(\vga_pic|LessThan7~17_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan7~17 .lut_mask = 16'h0017;
defparam \vga_pic|LessThan7~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N18
cycloneive_lcell_comb \vga_pic|LessThan7~18 (
// Equation(s):
// \vga_pic|LessThan7~18_combout  = (\vga_pic|PIC_START_X [9] & ((\vga_pic|LessThan7~17_cout ) # (!\vga_ctrl|pix_x[9]~0_combout ))) # (!\vga_pic|PIC_START_X [9] & (\vga_pic|LessThan7~17_cout  & !\vga_ctrl|pix_x[9]~0_combout ))

	.dataa(gnd),
	.datab(\vga_pic|PIC_START_X [9]),
	.datac(gnd),
	.datad(\vga_ctrl|pix_x[9]~0_combout ),
	.cin(\vga_pic|LessThan7~17_cout ),
	.combout(\vga_pic|LessThan7~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|LessThan7~18 .lut_mask = 16'hC0FC;
defparam \vga_pic|LessThan7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N20
cycloneive_lcell_comb \vga_pic|LessThan9~0 (
// Equation(s):
// \vga_pic|LessThan9~0_combout  = (\vga_ctrl|pix_data_req~q  & (!\vga_ctrl|Add5~10_combout  & (!\vga_ctrl|Add5~6_combout  & !\vga_ctrl|Add5~8_combout )))

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_ctrl|Add5~10_combout ),
	.datac(\vga_ctrl|Add5~6_combout ),
	.datad(\vga_ctrl|Add5~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|LessThan9~0 .lut_mask = 16'h0002;
defparam \vga_pic|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N30
cycloneive_lcell_comb \vga_pic|LessThan9~1 (
// Equation(s):
// \vga_pic|LessThan9~1_combout  = (\vga_pic|LessThan9~0_combout ) # ((!\vga_ctrl|Add5~14_combout ) # (!\vga_ctrl|Add5~12_combout ))

	.dataa(gnd),
	.datab(\vga_pic|LessThan9~0_combout ),
	.datac(\vga_ctrl|Add5~12_combout ),
	.datad(\vga_ctrl|Add5~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|LessThan9~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|LessThan9~1 .lut_mask = 16'hCFFF;
defparam \vga_pic|LessThan9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cycloneive_lcell_comb \vga_pic|always1~0 (
// Equation(s):
// \vga_pic|always1~0_combout  = (!\vga_pic|LessThan7~18_combout  & (\vga_pic|Equal2~0_combout  & ((\vga_ctrl|Add5~16_combout ) # (!\vga_pic|LessThan9~1_combout ))))

	.dataa(\vga_pic|LessThan7~18_combout ),
	.datab(\vga_ctrl|Add5~16_combout ),
	.datac(\vga_pic|LessThan9~1_combout ),
	.datad(\vga_pic|Equal2~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always1~0 .lut_mask = 16'h4500;
defparam \vga_pic|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N26
cycloneive_lcell_comb \vga_ctrl|pix_y[7]~0 (
// Equation(s):
// \vga_ctrl|pix_y[7]~0_combout  = (\vga_ctrl|Add5~14_combout ) # (!\vga_ctrl|pix_data_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add5~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|pix_y[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_y[7]~0 .lut_mask = 16'hFF0F;
defparam \vga_ctrl|pix_y[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N30
cycloneive_lcell_comb \vga_pic|always1~3 (
// Equation(s):
// \vga_pic|always1~3_combout  = (!\vga_ctrl|pix_y[7]~0_combout  & (((!\vga_ctrl|Add5~6_combout  & !\vga_ctrl|Add5~8_combout )) # (!\vga_pic|always1~1_combout )))

	.dataa(\vga_ctrl|pix_y[7]~0_combout ),
	.datab(\vga_pic|always1~1_combout ),
	.datac(\vga_ctrl|Add5~6_combout ),
	.datad(\vga_ctrl|Add5~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always1~3 .lut_mask = 16'h1115;
defparam \vga_pic|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
cycloneive_lcell_comb \vga_pic|Add3~0 (
// Equation(s):
// \vga_pic|Add3~0_combout  = (!\vga_pic|PIC_START_X [8] & (((!\vga_pic|PIC_START_X [5] & !\vga_pic|PIC_START_X [6])) # (!\vga_pic|PIC_START_X [7])))

	.dataa(\vga_pic|PIC_START_X [5]),
	.datab(\vga_pic|PIC_START_X [8]),
	.datac(\vga_pic|PIC_START_X [7]),
	.datad(\vga_pic|PIC_START_X [6]),
	.cin(gnd),
	.combout(\vga_pic|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add3~0 .lut_mask = 16'h0313;
defparam \vga_pic|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
cycloneive_lcell_comb \vga_pic|Add3~1 (
// Equation(s):
// \vga_pic|Add3~1_combout  = ((!\vga_pic|PIC_START_X [5] & !\vga_pic|PIC_START_X [6])) # (!\vga_pic|PIC_START_X [7])

	.dataa(\vga_pic|PIC_START_X [5]),
	.datab(gnd),
	.datac(\vga_pic|PIC_START_X [7]),
	.datad(\vga_pic|PIC_START_X [6]),
	.cin(gnd),
	.combout(\vga_pic|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add3~1 .lut_mask = 16'h0F5F;
defparam \vga_pic|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
cycloneive_lcell_comb \vga_pic|Add3~2 (
// Equation(s):
// \vga_pic|Add3~2_combout  = (!\vga_pic|PIC_START_X [5] & !\vga_pic|PIC_START_X [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|PIC_START_X [5]),
	.datad(\vga_pic|PIC_START_X [6]),
	.cin(gnd),
	.combout(\vga_pic|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add3~2 .lut_mask = 16'h000F;
defparam \vga_pic|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N2
cycloneive_lcell_comb \vga_pic|Add4~0 (
// Equation(s):
// \vga_pic|Add4~0_combout  = \vga_pic|PIC_START_X [0] $ (VCC)
// \vga_pic|Add4~1  = CARRY(\vga_pic|PIC_START_X [0])

	.dataa(gnd),
	.datab(\vga_pic|PIC_START_X [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add4~0_combout ),
	.cout(\vga_pic|Add4~1 ));
// synopsys translate_off
defparam \vga_pic|Add4~0 .lut_mask = 16'h33CC;
defparam \vga_pic|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
cycloneive_lcell_comb \vga_pic|Add4~2 (
// Equation(s):
// \vga_pic|Add4~2_combout  = (\vga_pic|PIC_START_X [1] & (\vga_pic|Add4~1  & VCC)) # (!\vga_pic|PIC_START_X [1] & (!\vga_pic|Add4~1 ))
// \vga_pic|Add4~3  = CARRY((!\vga_pic|PIC_START_X [1] & !\vga_pic|Add4~1 ))

	.dataa(gnd),
	.datab(\vga_pic|PIC_START_X [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add4~1 ),
	.combout(\vga_pic|Add4~2_combout ),
	.cout(\vga_pic|Add4~3 ));
// synopsys translate_off
defparam \vga_pic|Add4~2 .lut_mask = 16'hC303;
defparam \vga_pic|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
cycloneive_lcell_comb \vga_pic|Add4~4 (
// Equation(s):
// \vga_pic|Add4~4_combout  = (\vga_pic|PIC_START_X [2] & (\vga_pic|Add4~3  $ (GND))) # (!\vga_pic|PIC_START_X [2] & ((GND) # (!\vga_pic|Add4~3 )))
// \vga_pic|Add4~5  = CARRY((!\vga_pic|Add4~3 ) # (!\vga_pic|PIC_START_X [2]))

	.dataa(\vga_pic|PIC_START_X [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add4~3 ),
	.combout(\vga_pic|Add4~4_combout ),
	.cout(\vga_pic|Add4~5 ));
// synopsys translate_off
defparam \vga_pic|Add4~4 .lut_mask = 16'hA55F;
defparam \vga_pic|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
cycloneive_lcell_comb \vga_pic|Add4~6 (
// Equation(s):
// \vga_pic|Add4~6_combout  = (\vga_pic|PIC_START_X [3] & (\vga_pic|Add4~5  & VCC)) # (!\vga_pic|PIC_START_X [3] & (!\vga_pic|Add4~5 ))
// \vga_pic|Add4~7  = CARRY((!\vga_pic|PIC_START_X [3] & !\vga_pic|Add4~5 ))

	.dataa(gnd),
	.datab(\vga_pic|PIC_START_X [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add4~5 ),
	.combout(\vga_pic|Add4~6_combout ),
	.cout(\vga_pic|Add4~7 ));
// synopsys translate_off
defparam \vga_pic|Add4~6 .lut_mask = 16'hC303;
defparam \vga_pic|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N10
cycloneive_lcell_comb \vga_pic|Add4~8 (
// Equation(s):
// \vga_pic|Add4~8_combout  = (\vga_pic|PIC_START_X [4] & (\vga_pic|Add4~7  $ (GND))) # (!\vga_pic|PIC_START_X [4] & ((GND) # (!\vga_pic|Add4~7 )))
// \vga_pic|Add4~9  = CARRY((!\vga_pic|Add4~7 ) # (!\vga_pic|PIC_START_X [4]))

	.dataa(\vga_pic|PIC_START_X [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add4~7 ),
	.combout(\vga_pic|Add4~8_combout ),
	.cout(\vga_pic|Add4~9 ));
// synopsys translate_off
defparam \vga_pic|Add4~8 .lut_mask = 16'hA55F;
defparam \vga_pic|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N12
cycloneive_lcell_comb \vga_pic|Add4~10 (
// Equation(s):
// \vga_pic|Add4~10_combout  = (\vga_pic|PIC_START_X [5] & (\vga_pic|Add4~9  & VCC)) # (!\vga_pic|PIC_START_X [5] & (!\vga_pic|Add4~9 ))
// \vga_pic|Add4~11  = CARRY((!\vga_pic|PIC_START_X [5] & !\vga_pic|Add4~9 ))

	.dataa(\vga_pic|PIC_START_X [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add4~9 ),
	.combout(\vga_pic|Add4~10_combout ),
	.cout(\vga_pic|Add4~11 ));
// synopsys translate_off
defparam \vga_pic|Add4~10 .lut_mask = 16'hA505;
defparam \vga_pic|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N14
cycloneive_lcell_comb \vga_pic|Add4~12 (
// Equation(s):
// \vga_pic|Add4~12_combout  = (\vga_pic|Add4~11  & (\vga_pic|PIC_START_X [5] $ (\vga_pic|PIC_START_X [6] $ (VCC)))) # (!\vga_pic|Add4~11  & ((\vga_pic|PIC_START_X [5] $ (\vga_pic|PIC_START_X [6])) # (GND)))
// \vga_pic|Add4~13  = CARRY((\vga_pic|PIC_START_X [5] $ (\vga_pic|PIC_START_X [6])) # (!\vga_pic|Add4~11 ))

	.dataa(\vga_pic|PIC_START_X [5]),
	.datab(\vga_pic|PIC_START_X [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add4~11 ),
	.combout(\vga_pic|Add4~12_combout ),
	.cout(\vga_pic|Add4~13 ));
// synopsys translate_off
defparam \vga_pic|Add4~12 .lut_mask = 16'h966F;
defparam \vga_pic|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N16
cycloneive_lcell_comb \vga_pic|Add4~14 (
// Equation(s):
// \vga_pic|Add4~14_combout  = (\vga_pic|Add4~13  & ((\vga_pic|Add3~2_combout  $ (\vga_pic|PIC_START_X [7])))) # (!\vga_pic|Add4~13  & (\vga_pic|Add3~2_combout  $ ((!\vga_pic|PIC_START_X [7]))))
// \vga_pic|Add4~15  = CARRY((!\vga_pic|Add4~13  & (\vga_pic|Add3~2_combout  $ (!\vga_pic|PIC_START_X [7]))))

	.dataa(\vga_pic|Add3~2_combout ),
	.datab(\vga_pic|PIC_START_X [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add4~13 ),
	.combout(\vga_pic|Add4~14_combout ),
	.cout(\vga_pic|Add4~15 ));
// synopsys translate_off
defparam \vga_pic|Add4~14 .lut_mask = 16'h6909;
defparam \vga_pic|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N18
cycloneive_lcell_comb \vga_pic|Add4~16 (
// Equation(s):
// \vga_pic|Add4~16_combout  = (\vga_pic|Add4~15  & (\vga_pic|Add3~1_combout  $ (\vga_pic|PIC_START_X [8] $ (GND)))) # (!\vga_pic|Add4~15  & ((\vga_pic|Add3~1_combout  $ (!\vga_pic|PIC_START_X [8])) # (GND)))
// \vga_pic|Add4~17  = CARRY((\vga_pic|Add3~1_combout  $ (!\vga_pic|PIC_START_X [8])) # (!\vga_pic|Add4~15 ))

	.dataa(\vga_pic|Add3~1_combout ),
	.datab(\vga_pic|PIC_START_X [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add4~15 ),
	.combout(\vga_pic|Add4~16_combout ),
	.cout(\vga_pic|Add4~17 ));
// synopsys translate_off
defparam \vga_pic|Add4~16 .lut_mask = 16'h699F;
defparam \vga_pic|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
cycloneive_lcell_comb \vga_pic|Add4~18 (
// Equation(s):
// \vga_pic|Add4~18_combout  = (\vga_pic|Add4~17  & ((\vga_pic|Add3~0_combout  $ (\vga_pic|PIC_START_X [9])))) # (!\vga_pic|Add4~17  & (\vga_pic|Add3~0_combout  $ ((!\vga_pic|PIC_START_X [9]))))
// \vga_pic|Add4~19  = CARRY((!\vga_pic|Add4~17  & (\vga_pic|Add3~0_combout  $ (!\vga_pic|PIC_START_X [9]))))

	.dataa(\vga_pic|Add3~0_combout ),
	.datab(\vga_pic|PIC_START_X [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add4~17 ),
	.combout(\vga_pic|Add4~18_combout ),
	.cout(\vga_pic|Add4~19 ));
// synopsys translate_off
defparam \vga_pic|Add4~18 .lut_mask = 16'h6909;
defparam \vga_pic|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N22
cycloneive_lcell_comb \vga_pic|Add4~20 (
// Equation(s):
// \vga_pic|Add4~20_combout  = (\vga_pic|Add4~19  & ((((\vga_pic|Add3~0_combout  & \vga_pic|PIC_START_X [9]))))) # (!\vga_pic|Add4~19  & (((\vga_pic|Add3~0_combout  & \vga_pic|PIC_START_X [9])) # (GND)))
// \vga_pic|Add4~21  = CARRY(((\vga_pic|Add3~0_combout  & \vga_pic|PIC_START_X [9])) # (!\vga_pic|Add4~19 ))

	.dataa(\vga_pic|Add3~0_combout ),
	.datab(\vga_pic|PIC_START_X [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add4~19 ),
	.combout(\vga_pic|Add4~20_combout ),
	.cout(\vga_pic|Add4~21 ));
// synopsys translate_off
defparam \vga_pic|Add4~20 .lut_mask = 16'h788F;
defparam \vga_pic|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N24
cycloneive_lcell_comb \vga_pic|Add4~22 (
// Equation(s):
// \vga_pic|Add4~22_combout  = \vga_pic|Add4~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Add4~21 ),
	.combout(\vga_pic|Add4~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add4~22 .lut_mask = 16'hF0F0;
defparam \vga_pic|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cycloneive_lcell_comb \vga_pic|Add2~0 (
// Equation(s):
// \vga_pic|Add2~0_combout  = (\vga_pic|offset [0] & (\vga_pic|Add4~0_combout  $ (VCC))) # (!\vga_pic|offset [0] & ((\vga_pic|Add4~0_combout ) # (GND)))
// \vga_pic|Add2~1  = CARRY((\vga_pic|Add4~0_combout ) # (!\vga_pic|offset [0]))

	.dataa(\vga_pic|offset [0]),
	.datab(\vga_pic|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add2~0_combout ),
	.cout(\vga_pic|Add2~1 ));
// synopsys translate_off
defparam \vga_pic|Add2~0 .lut_mask = 16'h66DD;
defparam \vga_pic|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cycloneive_lcell_comb \vga_pic|Add2~2 (
// Equation(s):
// \vga_pic|Add2~2_combout  = (\vga_pic|offset [1] & ((\vga_pic|Add4~2_combout  & (!\vga_pic|Add2~1 )) # (!\vga_pic|Add4~2_combout  & ((\vga_pic|Add2~1 ) # (GND))))) # (!\vga_pic|offset [1] & ((\vga_pic|Add4~2_combout  & (\vga_pic|Add2~1  & VCC)) # 
// (!\vga_pic|Add4~2_combout  & (!\vga_pic|Add2~1 ))))
// \vga_pic|Add2~3  = CARRY((\vga_pic|offset [1] & ((!\vga_pic|Add2~1 ) # (!\vga_pic|Add4~2_combout ))) # (!\vga_pic|offset [1] & (!\vga_pic|Add4~2_combout  & !\vga_pic|Add2~1 )))

	.dataa(\vga_pic|offset [1]),
	.datab(\vga_pic|Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add2~1 ),
	.combout(\vga_pic|Add2~2_combout ),
	.cout(\vga_pic|Add2~3 ));
// synopsys translate_off
defparam \vga_pic|Add2~2 .lut_mask = 16'h692B;
defparam \vga_pic|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneive_lcell_comb \vga_pic|Add2~4 (
// Equation(s):
// \vga_pic|Add2~4_combout  = ((\vga_pic|Add4~4_combout  $ (\vga_pic|offset [2] $ (\vga_pic|Add2~3 )))) # (GND)
// \vga_pic|Add2~5  = CARRY((\vga_pic|Add4~4_combout  & ((!\vga_pic|Add2~3 ) # (!\vga_pic|offset [2]))) # (!\vga_pic|Add4~4_combout  & (!\vga_pic|offset [2] & !\vga_pic|Add2~3 )))

	.dataa(\vga_pic|Add4~4_combout ),
	.datab(\vga_pic|offset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add2~3 ),
	.combout(\vga_pic|Add2~4_combout ),
	.cout(\vga_pic|Add2~5 ));
// synopsys translate_off
defparam \vga_pic|Add2~4 .lut_mask = 16'h962B;
defparam \vga_pic|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cycloneive_lcell_comb \vga_pic|Add2~6 (
// Equation(s):
// \vga_pic|Add2~6_combout  = (\vga_pic|offset [3] & ((\vga_pic|Add4~6_combout  & (!\vga_pic|Add2~5 )) # (!\vga_pic|Add4~6_combout  & ((\vga_pic|Add2~5 ) # (GND))))) # (!\vga_pic|offset [3] & ((\vga_pic|Add4~6_combout  & (\vga_pic|Add2~5  & VCC)) # 
// (!\vga_pic|Add4~6_combout  & (!\vga_pic|Add2~5 ))))
// \vga_pic|Add2~7  = CARRY((\vga_pic|offset [3] & ((!\vga_pic|Add2~5 ) # (!\vga_pic|Add4~6_combout ))) # (!\vga_pic|offset [3] & (!\vga_pic|Add4~6_combout  & !\vga_pic|Add2~5 )))

	.dataa(\vga_pic|offset [3]),
	.datab(\vga_pic|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add2~5 ),
	.combout(\vga_pic|Add2~6_combout ),
	.cout(\vga_pic|Add2~7 ));
// synopsys translate_off
defparam \vga_pic|Add2~6 .lut_mask = 16'h692B;
defparam \vga_pic|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneive_lcell_comb \vga_pic|Add2~8 (
// Equation(s):
// \vga_pic|Add2~8_combout  = ((\vga_pic|Add4~8_combout  $ (\vga_pic|offset [4] $ (\vga_pic|Add2~7 )))) # (GND)
// \vga_pic|Add2~9  = CARRY((\vga_pic|Add4~8_combout  & ((!\vga_pic|Add2~7 ) # (!\vga_pic|offset [4]))) # (!\vga_pic|Add4~8_combout  & (!\vga_pic|offset [4] & !\vga_pic|Add2~7 )))

	.dataa(\vga_pic|Add4~8_combout ),
	.datab(\vga_pic|offset [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add2~7 ),
	.combout(\vga_pic|Add2~8_combout ),
	.cout(\vga_pic|Add2~9 ));
// synopsys translate_off
defparam \vga_pic|Add2~8 .lut_mask = 16'h962B;
defparam \vga_pic|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneive_lcell_comb \vga_pic|Add2~10 (
// Equation(s):
// \vga_pic|Add2~10_combout  = (\vga_pic|offset [5] & ((\vga_pic|Add4~10_combout  & (!\vga_pic|Add2~9 )) # (!\vga_pic|Add4~10_combout  & ((\vga_pic|Add2~9 ) # (GND))))) # (!\vga_pic|offset [5] & ((\vga_pic|Add4~10_combout  & (\vga_pic|Add2~9  & VCC)) # 
// (!\vga_pic|Add4~10_combout  & (!\vga_pic|Add2~9 ))))
// \vga_pic|Add2~11  = CARRY((\vga_pic|offset [5] & ((!\vga_pic|Add2~9 ) # (!\vga_pic|Add4~10_combout ))) # (!\vga_pic|offset [5] & (!\vga_pic|Add4~10_combout  & !\vga_pic|Add2~9 )))

	.dataa(\vga_pic|offset [5]),
	.datab(\vga_pic|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add2~9 ),
	.combout(\vga_pic|Add2~10_combout ),
	.cout(\vga_pic|Add2~11 ));
// synopsys translate_off
defparam \vga_pic|Add2~10 .lut_mask = 16'h692B;
defparam \vga_pic|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneive_lcell_comb \vga_pic|Add2~12 (
// Equation(s):
// \vga_pic|Add2~12_combout  = ((\vga_pic|Add4~12_combout  $ (\vga_pic|offset [6] $ (\vga_pic|Add2~11 )))) # (GND)
// \vga_pic|Add2~13  = CARRY((\vga_pic|Add4~12_combout  & ((!\vga_pic|Add2~11 ) # (!\vga_pic|offset [6]))) # (!\vga_pic|Add4~12_combout  & (!\vga_pic|offset [6] & !\vga_pic|Add2~11 )))

	.dataa(\vga_pic|Add4~12_combout ),
	.datab(\vga_pic|offset [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add2~11 ),
	.combout(\vga_pic|Add2~12_combout ),
	.cout(\vga_pic|Add2~13 ));
// synopsys translate_off
defparam \vga_pic|Add2~12 .lut_mask = 16'h962B;
defparam \vga_pic|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneive_lcell_comb \vga_pic|Add2~14 (
// Equation(s):
// \vga_pic|Add2~14_combout  = (\vga_pic|Add4~14_combout  & ((\vga_pic|offset [7] & (!\vga_pic|Add2~13 )) # (!\vga_pic|offset [7] & (\vga_pic|Add2~13  & VCC)))) # (!\vga_pic|Add4~14_combout  & ((\vga_pic|offset [7] & ((\vga_pic|Add2~13 ) # (GND))) # 
// (!\vga_pic|offset [7] & (!\vga_pic|Add2~13 ))))
// \vga_pic|Add2~15  = CARRY((\vga_pic|Add4~14_combout  & (\vga_pic|offset [7] & !\vga_pic|Add2~13 )) # (!\vga_pic|Add4~14_combout  & ((\vga_pic|offset [7]) # (!\vga_pic|Add2~13 ))))

	.dataa(\vga_pic|Add4~14_combout ),
	.datab(\vga_pic|offset [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add2~13 ),
	.combout(\vga_pic|Add2~14_combout ),
	.cout(\vga_pic|Add2~15 ));
// synopsys translate_off
defparam \vga_pic|Add2~14 .lut_mask = 16'h694D;
defparam \vga_pic|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneive_lcell_comb \vga_pic|Add2~16 (
// Equation(s):
// \vga_pic|Add2~16_combout  = ((\vga_pic|offset [8] $ (\vga_pic|Add4~16_combout  $ (\vga_pic|Add2~15 )))) # (GND)
// \vga_pic|Add2~17  = CARRY((\vga_pic|offset [8] & (\vga_pic|Add4~16_combout  & !\vga_pic|Add2~15 )) # (!\vga_pic|offset [8] & ((\vga_pic|Add4~16_combout ) # (!\vga_pic|Add2~15 ))))

	.dataa(\vga_pic|offset [8]),
	.datab(\vga_pic|Add4~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add2~15 ),
	.combout(\vga_pic|Add2~16_combout ),
	.cout(\vga_pic|Add2~17 ));
// synopsys translate_off
defparam \vga_pic|Add2~16 .lut_mask = 16'h964D;
defparam \vga_pic|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneive_lcell_comb \vga_pic|Add2~18 (
// Equation(s):
// \vga_pic|Add2~18_combout  = (\vga_pic|Add4~18_combout  & ((\vga_pic|offset [9] & (!\vga_pic|Add2~17 )) # (!\vga_pic|offset [9] & (\vga_pic|Add2~17  & VCC)))) # (!\vga_pic|Add4~18_combout  & ((\vga_pic|offset [9] & ((\vga_pic|Add2~17 ) # (GND))) # 
// (!\vga_pic|offset [9] & (!\vga_pic|Add2~17 ))))
// \vga_pic|Add2~19  = CARRY((\vga_pic|Add4~18_combout  & (\vga_pic|offset [9] & !\vga_pic|Add2~17 )) # (!\vga_pic|Add4~18_combout  & ((\vga_pic|offset [9]) # (!\vga_pic|Add2~17 ))))

	.dataa(\vga_pic|Add4~18_combout ),
	.datab(\vga_pic|offset [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add2~17 ),
	.combout(\vga_pic|Add2~18_combout ),
	.cout(\vga_pic|Add2~19 ));
// synopsys translate_off
defparam \vga_pic|Add2~18 .lut_mask = 16'h694D;
defparam \vga_pic|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneive_lcell_comb \vga_pic|Add2~20 (
// Equation(s):
// \vga_pic|Add2~20_combout  = (\vga_pic|Add4~20_combout  & ((GND) # (!\vga_pic|Add2~19 ))) # (!\vga_pic|Add4~20_combout  & (\vga_pic|Add2~19  $ (GND)))
// \vga_pic|Add2~21  = CARRY((\vga_pic|Add4~20_combout ) # (!\vga_pic|Add2~19 ))

	.dataa(gnd),
	.datab(\vga_pic|Add4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add2~19 ),
	.combout(\vga_pic|Add2~20_combout ),
	.cout(\vga_pic|Add2~21 ));
// synopsys translate_off
defparam \vga_pic|Add2~20 .lut_mask = 16'h3CCF;
defparam \vga_pic|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneive_lcell_comb \vga_pic|Add2~22 (
// Equation(s):
// \vga_pic|Add2~22_combout  = (\vga_pic|Add4~22_combout  & (!\vga_pic|Add2~21 )) # (!\vga_pic|Add4~22_combout  & (\vga_pic|Add2~21  & VCC))
// \vga_pic|Add2~23  = CARRY((\vga_pic|Add4~22_combout  & !\vga_pic|Add2~21 ))

	.dataa(gnd),
	.datab(\vga_pic|Add4~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add2~21 ),
	.combout(\vga_pic|Add2~22_combout ),
	.cout(\vga_pic|Add2~23 ));
// synopsys translate_off
defparam \vga_pic|Add2~22 .lut_mask = 16'h3C0C;
defparam \vga_pic|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneive_lcell_comb \vga_pic|Add2~24 (
// Equation(s):
// \vga_pic|Add2~24_combout  = \vga_pic|Add4~22_combout  $ (!\vga_pic|Add2~23 )

	.dataa(gnd),
	.datab(\vga_pic|Add4~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Add2~23 ),
	.combout(\vga_pic|Add2~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add2~24 .lut_mask = 16'hC3C3;
defparam \vga_pic|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N0
cycloneive_lcell_comb \vga_pic|LessThan1~1 (
// Equation(s):
// \vga_pic|LessThan1~1_cout  = CARRY((\vga_ctrl|pix_x[0]~9_combout  & !\vga_pic|Add2~0_combout ))

	.dataa(\vga_ctrl|pix_x[0]~9_combout ),
	.datab(\vga_pic|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_pic|LessThan1~1_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan1~1 .lut_mask = 16'h0022;
defparam \vga_pic|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N2
cycloneive_lcell_comb \vga_pic|LessThan1~3 (
// Equation(s):
// \vga_pic|LessThan1~3_cout  = CARRY((\vga_ctrl|pix_x[1]~8_combout  & ((\vga_pic|Add2~2_combout ) # (!\vga_pic|LessThan1~1_cout ))) # (!\vga_ctrl|pix_x[1]~8_combout  & (\vga_pic|Add2~2_combout  & !\vga_pic|LessThan1~1_cout )))

	.dataa(\vga_ctrl|pix_x[1]~8_combout ),
	.datab(\vga_pic|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan1~1_cout ),
	.combout(),
	.cout(\vga_pic|LessThan1~3_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan1~3 .lut_mask = 16'h008E;
defparam \vga_pic|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N4
cycloneive_lcell_comb \vga_pic|LessThan1~5 (
// Equation(s):
// \vga_pic|LessThan1~5_cout  = CARRY((\vga_ctrl|pix_x[2]~7_combout  & (!\vga_pic|Add2~4_combout  & !\vga_pic|LessThan1~3_cout )) # (!\vga_ctrl|pix_x[2]~7_combout  & ((!\vga_pic|LessThan1~3_cout ) # (!\vga_pic|Add2~4_combout ))))

	.dataa(\vga_ctrl|pix_x[2]~7_combout ),
	.datab(\vga_pic|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan1~3_cout ),
	.combout(),
	.cout(\vga_pic|LessThan1~5_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan1~5 .lut_mask = 16'h0017;
defparam \vga_pic|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N6
cycloneive_lcell_comb \vga_pic|LessThan1~7 (
// Equation(s):
// \vga_pic|LessThan1~7_cout  = CARRY((\vga_pic|Add2~6_combout  & ((!\vga_pic|LessThan1~5_cout ) # (!\vga_ctrl|pix_x[3]~6_combout ))) # (!\vga_pic|Add2~6_combout  & (!\vga_ctrl|pix_x[3]~6_combout  & !\vga_pic|LessThan1~5_cout )))

	.dataa(\vga_pic|Add2~6_combout ),
	.datab(\vga_ctrl|pix_x[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan1~5_cout ),
	.combout(),
	.cout(\vga_pic|LessThan1~7_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan1~7 .lut_mask = 16'h002B;
defparam \vga_pic|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
cycloneive_lcell_comb \vga_pic|LessThan1~9 (
// Equation(s):
// \vga_pic|LessThan1~9_cout  = CARRY((\vga_pic|Add2~8_combout  & (\vga_ctrl|pix_x[4]~5_combout  & !\vga_pic|LessThan1~7_cout )) # (!\vga_pic|Add2~8_combout  & ((\vga_ctrl|pix_x[4]~5_combout ) # (!\vga_pic|LessThan1~7_cout ))))

	.dataa(\vga_pic|Add2~8_combout ),
	.datab(\vga_ctrl|pix_x[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan1~7_cout ),
	.combout(),
	.cout(\vga_pic|LessThan1~9_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan1~9 .lut_mask = 16'h004D;
defparam \vga_pic|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cycloneive_lcell_comb \vga_pic|LessThan1~11 (
// Equation(s):
// \vga_pic|LessThan1~11_cout  = CARRY((\vga_pic|Add2~10_combout  & ((!\vga_pic|LessThan1~9_cout ) # (!\vga_ctrl|pix_x[5]~4_combout ))) # (!\vga_pic|Add2~10_combout  & (!\vga_ctrl|pix_x[5]~4_combout  & !\vga_pic|LessThan1~9_cout )))

	.dataa(\vga_pic|Add2~10_combout ),
	.datab(\vga_ctrl|pix_x[5]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan1~9_cout ),
	.combout(),
	.cout(\vga_pic|LessThan1~11_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan1~11 .lut_mask = 16'h002B;
defparam \vga_pic|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N12
cycloneive_lcell_comb \vga_pic|LessThan1~13 (
// Equation(s):
// \vga_pic|LessThan1~13_cout  = CARRY((\vga_ctrl|pix_x[6]~3_combout  & ((!\vga_pic|LessThan1~11_cout ) # (!\vga_pic|Add2~12_combout ))) # (!\vga_ctrl|pix_x[6]~3_combout  & (!\vga_pic|Add2~12_combout  & !\vga_pic|LessThan1~11_cout )))

	.dataa(\vga_ctrl|pix_x[6]~3_combout ),
	.datab(\vga_pic|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan1~11_cout ),
	.combout(),
	.cout(\vga_pic|LessThan1~13_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan1~13 .lut_mask = 16'h002B;
defparam \vga_pic|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N14
cycloneive_lcell_comb \vga_pic|LessThan1~15 (
// Equation(s):
// \vga_pic|LessThan1~15_cout  = CARRY((\vga_pic|Add2~14_combout  & ((!\vga_pic|LessThan1~13_cout ) # (!\vga_ctrl|pix_x[7]~2_combout ))) # (!\vga_pic|Add2~14_combout  & (!\vga_ctrl|pix_x[7]~2_combout  & !\vga_pic|LessThan1~13_cout )))

	.dataa(\vga_pic|Add2~14_combout ),
	.datab(\vga_ctrl|pix_x[7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan1~13_cout ),
	.combout(),
	.cout(\vga_pic|LessThan1~15_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan1~15 .lut_mask = 16'h002B;
defparam \vga_pic|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneive_lcell_comb \vga_pic|LessThan1~17 (
// Equation(s):
// \vga_pic|LessThan1~17_cout  = CARRY((\vga_ctrl|pix_x[8]~1_combout  & ((!\vga_pic|LessThan1~15_cout ) # (!\vga_pic|Add2~16_combout ))) # (!\vga_ctrl|pix_x[8]~1_combout  & (!\vga_pic|Add2~16_combout  & !\vga_pic|LessThan1~15_cout )))

	.dataa(\vga_ctrl|pix_x[8]~1_combout ),
	.datab(\vga_pic|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan1~15_cout ),
	.combout(),
	.cout(\vga_pic|LessThan1~17_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan1~17 .lut_mask = 16'h002B;
defparam \vga_pic|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N18
cycloneive_lcell_comb \vga_pic|LessThan1~18 (
// Equation(s):
// \vga_pic|LessThan1~18_combout  = (\vga_pic|Add2~18_combout  & (\vga_pic|LessThan1~17_cout  & \vga_ctrl|pix_x[9]~0_combout )) # (!\vga_pic|Add2~18_combout  & ((\vga_pic|LessThan1~17_cout ) # (\vga_ctrl|pix_x[9]~0_combout )))

	.dataa(gnd),
	.datab(\vga_pic|Add2~18_combout ),
	.datac(gnd),
	.datad(\vga_ctrl|pix_x[9]~0_combout ),
	.cin(\vga_pic|LessThan1~17_cout ),
	.combout(\vga_pic|LessThan1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|LessThan1~18 .lut_mask = 16'hF330;
defparam \vga_pic|LessThan1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneive_lcell_comb \vga_pic|always1~2 (
// Equation(s):
// \vga_pic|always1~2_combout  = (\vga_pic|Add2~24_combout ) # ((\vga_pic|Add2~22_combout ) # ((\vga_pic|Add2~20_combout ) # (!\vga_pic|LessThan1~18_combout )))

	.dataa(\vga_pic|Add2~24_combout ),
	.datab(\vga_pic|Add2~22_combout ),
	.datac(\vga_pic|Add2~20_combout ),
	.datad(\vga_pic|LessThan1~18_combout ),
	.cin(gnd),
	.combout(\vga_pic|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always1~2 .lut_mask = 16'hFEFF;
defparam \vga_pic|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneive_lcell_comb \vga_pic|always1~4 (
// Equation(s):
// \vga_pic|always1~4_combout  = (\vga_pic|always1~0_combout  & (\vga_pic|always1~2_combout  & ((\vga_pic|always1~3_combout ) # (!\vga_ctrl|pix_y[8]~1_combout ))))

	.dataa(\vga_ctrl|pix_y[8]~1_combout ),
	.datab(\vga_pic|always1~0_combout ),
	.datac(\vga_pic|always1~3_combout ),
	.datad(\vga_pic|always1~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always1~4 .lut_mask = 16'hC400;
defparam \vga_pic|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N6
cycloneive_lcell_comb \vga_pic|always1~5 (
// Equation(s):
// \vga_pic|always1~5_combout  = (!\keyin[2]~input_o  & ((\keyin[1]~input_o  & (!\keyin[3]~input_o  & !\keyin[0]~input_o )) # (!\keyin[1]~input_o  & (\keyin[3]~input_o  $ (\keyin[0]~input_o )))))

	.dataa(\keyin[2]~input_o ),
	.datab(\keyin[1]~input_o ),
	.datac(\keyin[3]~input_o ),
	.datad(\keyin[0]~input_o ),
	.cin(gnd),
	.combout(\vga_pic|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always1~5 .lut_mask = 16'h0114;
defparam \vga_pic|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneive_lcell_comb \vga_pic|rom_en1~0 (
// Equation(s):
// \vga_pic|rom_en1~0_combout  = (\vga_pic|always1~4_combout  & (((\vga_pic|rom_en1~q )))) # (!\vga_pic|always1~4_combout  & ((\vga_pic|always1~5_combout  & (\vga_pic|always1~10_combout )) # (!\vga_pic|always1~5_combout  & ((\vga_pic|rom_en1~q )))))

	.dataa(\vga_pic|always1~10_combout ),
	.datab(\vga_pic|always1~4_combout ),
	.datac(\vga_pic|rom_en1~q ),
	.datad(\vga_pic|always1~5_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_en1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_en1~0 .lut_mask = 16'hE2F0;
defparam \vga_pic|rom_en1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N27
dffeas \vga_pic|rom_en1 (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_en1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_en1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_en1 .is_wysiwyg = "true";
defparam \vga_pic|rom_en1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneive_lcell_comb \vga_pic|rom_en~0 (
// Equation(s):
// \vga_pic|rom_en~0_combout  = (\vga_pic|always1~5_combout  & ((\vga_pic|always1~4_combout ) # ((\vga_pic|always1~10_combout  & \vga_pic|rom_en~q )))) # (!\vga_pic|always1~5_combout  & (((\vga_pic|rom_en~q ))))

	.dataa(\vga_pic|always1~10_combout ),
	.datab(\vga_pic|always1~4_combout ),
	.datac(\vga_pic|rom_en~q ),
	.datad(\vga_pic|always1~5_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_en~0 .lut_mask = 16'hECF0;
defparam \vga_pic|rom_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N23
dffeas \vga_pic|rom_en (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_en~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_en .is_wysiwyg = "true";
defparam \vga_pic|rom_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneive_lcell_comb \vga_pic|Add5~0 (
// Equation(s):
// \vga_pic|Add5~0_combout  = \vga_pic|Add4~2_combout  $ (VCC)
// \vga_pic|Add5~1  = CARRY(\vga_pic|Add4~2_combout )

	.dataa(\vga_pic|Add4~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add5~0_combout ),
	.cout(\vga_pic|Add5~1 ));
// synopsys translate_off
defparam \vga_pic|Add5~0 .lut_mask = 16'h55AA;
defparam \vga_pic|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneive_lcell_comb \vga_pic|Add5~2 (
// Equation(s):
// \vga_pic|Add5~2_combout  = (\vga_pic|Add4~4_combout  & (\vga_pic|Add5~1  & VCC)) # (!\vga_pic|Add4~4_combout  & (!\vga_pic|Add5~1 ))
// \vga_pic|Add5~3  = CARRY((!\vga_pic|Add4~4_combout  & !\vga_pic|Add5~1 ))

	.dataa(gnd),
	.datab(\vga_pic|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add5~1 ),
	.combout(\vga_pic|Add5~2_combout ),
	.cout(\vga_pic|Add5~3 ));
// synopsys translate_off
defparam \vga_pic|Add5~2 .lut_mask = 16'hC303;
defparam \vga_pic|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneive_lcell_comb \vga_pic|Add5~4 (
// Equation(s):
// \vga_pic|Add5~4_combout  = (\vga_pic|Add4~6_combout  & ((GND) # (!\vga_pic|Add5~3 ))) # (!\vga_pic|Add4~6_combout  & (\vga_pic|Add5~3  $ (GND)))
// \vga_pic|Add5~5  = CARRY((\vga_pic|Add4~6_combout ) # (!\vga_pic|Add5~3 ))

	.dataa(gnd),
	.datab(\vga_pic|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add5~3 ),
	.combout(\vga_pic|Add5~4_combout ),
	.cout(\vga_pic|Add5~5 ));
// synopsys translate_off
defparam \vga_pic|Add5~4 .lut_mask = 16'h3CCF;
defparam \vga_pic|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneive_lcell_comb \vga_pic|Add5~6 (
// Equation(s):
// \vga_pic|Add5~6_combout  = (\vga_pic|Add4~8_combout  & (\vga_pic|Add5~5  & VCC)) # (!\vga_pic|Add4~8_combout  & (!\vga_pic|Add5~5 ))
// \vga_pic|Add5~7  = CARRY((!\vga_pic|Add4~8_combout  & !\vga_pic|Add5~5 ))

	.dataa(gnd),
	.datab(\vga_pic|Add4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add5~5 ),
	.combout(\vga_pic|Add5~6_combout ),
	.cout(\vga_pic|Add5~7 ));
// synopsys translate_off
defparam \vga_pic|Add5~6 .lut_mask = 16'hC303;
defparam \vga_pic|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneive_lcell_comb \vga_pic|Add5~8 (
// Equation(s):
// \vga_pic|Add5~8_combout  = (\vga_pic|Add4~10_combout  & ((GND) # (!\vga_pic|Add5~7 ))) # (!\vga_pic|Add4~10_combout  & (\vga_pic|Add5~7  $ (GND)))
// \vga_pic|Add5~9  = CARRY((\vga_pic|Add4~10_combout ) # (!\vga_pic|Add5~7 ))

	.dataa(gnd),
	.datab(\vga_pic|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add5~7 ),
	.combout(\vga_pic|Add5~8_combout ),
	.cout(\vga_pic|Add5~9 ));
// synopsys translate_off
defparam \vga_pic|Add5~8 .lut_mask = 16'h3CCF;
defparam \vga_pic|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneive_lcell_comb \vga_pic|Add5~10 (
// Equation(s):
// \vga_pic|Add5~10_combout  = (\vga_pic|Add4~12_combout  & (\vga_pic|Add5~9  & VCC)) # (!\vga_pic|Add4~12_combout  & (!\vga_pic|Add5~9 ))
// \vga_pic|Add5~11  = CARRY((!\vga_pic|Add4~12_combout  & !\vga_pic|Add5~9 ))

	.dataa(\vga_pic|Add4~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add5~9 ),
	.combout(\vga_pic|Add5~10_combout ),
	.cout(\vga_pic|Add5~11 ));
// synopsys translate_off
defparam \vga_pic|Add5~10 .lut_mask = 16'hA505;
defparam \vga_pic|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneive_lcell_comb \vga_pic|Add5~12 (
// Equation(s):
// \vga_pic|Add5~12_combout  = (\vga_pic|Add4~14_combout  & ((GND) # (!\vga_pic|Add5~11 ))) # (!\vga_pic|Add4~14_combout  & (\vga_pic|Add5~11  $ (GND)))
// \vga_pic|Add5~13  = CARRY((\vga_pic|Add4~14_combout ) # (!\vga_pic|Add5~11 ))

	.dataa(\vga_pic|Add4~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add5~11 ),
	.combout(\vga_pic|Add5~12_combout ),
	.cout(\vga_pic|Add5~13 ));
// synopsys translate_off
defparam \vga_pic|Add5~12 .lut_mask = 16'h5AAF;
defparam \vga_pic|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneive_lcell_comb \vga_pic|Add5~14 (
// Equation(s):
// \vga_pic|Add5~14_combout  = (\vga_pic|Add4~16_combout  & (\vga_pic|Add5~13  & VCC)) # (!\vga_pic|Add4~16_combout  & (!\vga_pic|Add5~13 ))
// \vga_pic|Add5~15  = CARRY((!\vga_pic|Add4~16_combout  & !\vga_pic|Add5~13 ))

	.dataa(\vga_pic|Add4~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add5~13 ),
	.combout(\vga_pic|Add5~14_combout ),
	.cout(\vga_pic|Add5~15 ));
// synopsys translate_off
defparam \vga_pic|Add5~14 .lut_mask = 16'hA505;
defparam \vga_pic|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneive_lcell_comb \vga_pic|Add5~16 (
// Equation(s):
// \vga_pic|Add5~16_combout  = (\vga_pic|Add4~18_combout  & ((GND) # (!\vga_pic|Add5~15 ))) # (!\vga_pic|Add4~18_combout  & (\vga_pic|Add5~15  $ (GND)))
// \vga_pic|Add5~17  = CARRY((\vga_pic|Add4~18_combout ) # (!\vga_pic|Add5~15 ))

	.dataa(gnd),
	.datab(\vga_pic|Add4~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add5~15 ),
	.combout(\vga_pic|Add5~16_combout ),
	.cout(\vga_pic|Add5~17 ));
// synopsys translate_off
defparam \vga_pic|Add5~16 .lut_mask = 16'h3CCF;
defparam \vga_pic|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
cycloneive_lcell_comb \vga_pic|LessThan8~1 (
// Equation(s):
// \vga_pic|LessThan8~1_cout  = CARRY((!\vga_pic|Add4~0_combout  & \vga_ctrl|pix_x[0]~9_combout ))

	.dataa(\vga_pic|Add4~0_combout ),
	.datab(\vga_ctrl|pix_x[0]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_pic|LessThan8~1_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan8~1 .lut_mask = 16'h0044;
defparam \vga_pic|LessThan8~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
cycloneive_lcell_comb \vga_pic|LessThan8~3 (
// Equation(s):
// \vga_pic|LessThan8~3_cout  = CARRY((\vga_pic|Add5~0_combout  & ((\vga_ctrl|pix_x[1]~8_combout ) # (!\vga_pic|LessThan8~1_cout ))) # (!\vga_pic|Add5~0_combout  & (\vga_ctrl|pix_x[1]~8_combout  & !\vga_pic|LessThan8~1_cout )))

	.dataa(\vga_pic|Add5~0_combout ),
	.datab(\vga_ctrl|pix_x[1]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan8~1_cout ),
	.combout(),
	.cout(\vga_pic|LessThan8~3_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan8~3 .lut_mask = 16'h008E;
defparam \vga_pic|LessThan8~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N8
cycloneive_lcell_comb \vga_pic|LessThan8~5 (
// Equation(s):
// \vga_pic|LessThan8~5_cout  = CARRY((\vga_ctrl|pix_x[2]~7_combout  & (!\vga_pic|Add5~2_combout  & !\vga_pic|LessThan8~3_cout )) # (!\vga_ctrl|pix_x[2]~7_combout  & ((!\vga_pic|LessThan8~3_cout ) # (!\vga_pic|Add5~2_combout ))))

	.dataa(\vga_ctrl|pix_x[2]~7_combout ),
	.datab(\vga_pic|Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan8~3_cout ),
	.combout(),
	.cout(\vga_pic|LessThan8~5_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan8~5 .lut_mask = 16'h0017;
defparam \vga_pic|LessThan8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N10
cycloneive_lcell_comb \vga_pic|LessThan8~7 (
// Equation(s):
// \vga_pic|LessThan8~7_cout  = CARRY((\vga_ctrl|pix_x[3]~6_combout  & (\vga_pic|Add5~4_combout  & !\vga_pic|LessThan8~5_cout )) # (!\vga_ctrl|pix_x[3]~6_combout  & ((\vga_pic|Add5~4_combout ) # (!\vga_pic|LessThan8~5_cout ))))

	.dataa(\vga_ctrl|pix_x[3]~6_combout ),
	.datab(\vga_pic|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan8~5_cout ),
	.combout(),
	.cout(\vga_pic|LessThan8~7_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan8~7 .lut_mask = 16'h004D;
defparam \vga_pic|LessThan8~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
cycloneive_lcell_comb \vga_pic|LessThan8~9 (
// Equation(s):
// \vga_pic|LessThan8~9_cout  = CARRY((\vga_ctrl|pix_x[4]~5_combout  & ((!\vga_pic|LessThan8~7_cout ) # (!\vga_pic|Add5~6_combout ))) # (!\vga_ctrl|pix_x[4]~5_combout  & (!\vga_pic|Add5~6_combout  & !\vga_pic|LessThan8~7_cout )))

	.dataa(\vga_ctrl|pix_x[4]~5_combout ),
	.datab(\vga_pic|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan8~7_cout ),
	.combout(),
	.cout(\vga_pic|LessThan8~9_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan8~9 .lut_mask = 16'h002B;
defparam \vga_pic|LessThan8~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N14
cycloneive_lcell_comb \vga_pic|LessThan8~11 (
// Equation(s):
// \vga_pic|LessThan8~11_cout  = CARRY((\vga_pic|Add5~8_combout  & ((!\vga_pic|LessThan8~9_cout ) # (!\vga_ctrl|pix_x[5]~4_combout ))) # (!\vga_pic|Add5~8_combout  & (!\vga_ctrl|pix_x[5]~4_combout  & !\vga_pic|LessThan8~9_cout )))

	.dataa(\vga_pic|Add5~8_combout ),
	.datab(\vga_ctrl|pix_x[5]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan8~9_cout ),
	.combout(),
	.cout(\vga_pic|LessThan8~11_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan8~11 .lut_mask = 16'h002B;
defparam \vga_pic|LessThan8~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N16
cycloneive_lcell_comb \vga_pic|LessThan8~13 (
// Equation(s):
// \vga_pic|LessThan8~13_cout  = CARRY((\vga_pic|Add5~10_combout  & (\vga_ctrl|pix_x[6]~3_combout  & !\vga_pic|LessThan8~11_cout )) # (!\vga_pic|Add5~10_combout  & ((\vga_ctrl|pix_x[6]~3_combout ) # (!\vga_pic|LessThan8~11_cout ))))

	.dataa(\vga_pic|Add5~10_combout ),
	.datab(\vga_ctrl|pix_x[6]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan8~11_cout ),
	.combout(),
	.cout(\vga_pic|LessThan8~13_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan8~13 .lut_mask = 16'h004D;
defparam \vga_pic|LessThan8~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N18
cycloneive_lcell_comb \vga_pic|LessThan8~15 (
// Equation(s):
// \vga_pic|LessThan8~15_cout  = CARRY((\vga_ctrl|pix_x[7]~2_combout  & (\vga_pic|Add5~12_combout  & !\vga_pic|LessThan8~13_cout )) # (!\vga_ctrl|pix_x[7]~2_combout  & ((\vga_pic|Add5~12_combout ) # (!\vga_pic|LessThan8~13_cout ))))

	.dataa(\vga_ctrl|pix_x[7]~2_combout ),
	.datab(\vga_pic|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan8~13_cout ),
	.combout(),
	.cout(\vga_pic|LessThan8~15_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan8~15 .lut_mask = 16'h004D;
defparam \vga_pic|LessThan8~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N20
cycloneive_lcell_comb \vga_pic|LessThan8~17 (
// Equation(s):
// \vga_pic|LessThan8~17_cout  = CARRY((\vga_pic|Add5~14_combout  & (\vga_ctrl|pix_x[8]~1_combout  & !\vga_pic|LessThan8~15_cout )) # (!\vga_pic|Add5~14_combout  & ((\vga_ctrl|pix_x[8]~1_combout ) # (!\vga_pic|LessThan8~15_cout ))))

	.dataa(\vga_pic|Add5~14_combout ),
	.datab(\vga_ctrl|pix_x[8]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|LessThan8~15_cout ),
	.combout(),
	.cout(\vga_pic|LessThan8~17_cout ));
// synopsys translate_off
defparam \vga_pic|LessThan8~17 .lut_mask = 16'h004D;
defparam \vga_pic|LessThan8~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N22
cycloneive_lcell_comb \vga_pic|LessThan8~18 (
// Equation(s):
// \vga_pic|LessThan8~18_combout  = (\vga_pic|Add5~16_combout  & (\vga_pic|LessThan8~17_cout  & \vga_ctrl|pix_x[9]~0_combout )) # (!\vga_pic|Add5~16_combout  & ((\vga_pic|LessThan8~17_cout ) # (\vga_ctrl|pix_x[9]~0_combout )))

	.dataa(\vga_pic|Add5~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl|pix_x[9]~0_combout ),
	.cin(\vga_pic|LessThan8~17_cout ),
	.combout(\vga_pic|LessThan8~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|LessThan8~18 .lut_mask = 16'hF550;
defparam \vga_pic|LessThan8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneive_lcell_comb \vga_pic|Add5~18 (
// Equation(s):
// \vga_pic|Add5~18_combout  = (\vga_pic|Add4~20_combout  & (\vga_pic|Add5~17  & VCC)) # (!\vga_pic|Add4~20_combout  & (!\vga_pic|Add5~17 ))
// \vga_pic|Add5~19  = CARRY((!\vga_pic|Add4~20_combout  & !\vga_pic|Add5~17 ))

	.dataa(gnd),
	.datab(\vga_pic|Add4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add5~17 ),
	.combout(\vga_pic|Add5~18_combout ),
	.cout(\vga_pic|Add5~19 ));
// synopsys translate_off
defparam \vga_pic|Add5~18 .lut_mask = 16'hC303;
defparam \vga_pic|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneive_lcell_comb \vga_pic|Add5~20 (
// Equation(s):
// \vga_pic|Add5~20_combout  = (\vga_pic|Add4~22_combout  & (\vga_pic|Add5~19  $ (GND))) # (!\vga_pic|Add4~22_combout  & ((GND) # (!\vga_pic|Add5~19 )))
// \vga_pic|Add5~21  = CARRY((!\vga_pic|Add5~19 ) # (!\vga_pic|Add4~22_combout ))

	.dataa(gnd),
	.datab(\vga_pic|Add4~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add5~19 ),
	.combout(\vga_pic|Add5~20_combout ),
	.cout(\vga_pic|Add5~21 ));
// synopsys translate_off
defparam \vga_pic|Add5~20 .lut_mask = 16'hC33F;
defparam \vga_pic|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneive_lcell_comb \vga_pic|Add5~22 (
// Equation(s):
// \vga_pic|Add5~22_combout  = \vga_pic|Add4~22_combout  $ (\vga_pic|Add5~21 )

	.dataa(gnd),
	.datab(\vga_pic|Add4~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Add5~21 ),
	.combout(\vga_pic|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add5~22 .lut_mask = 16'h3C3C;
defparam \vga_pic|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneive_lcell_comb \vga_pic|ram_rden~2 (
// Equation(s):
// \vga_pic|ram_rden~2_combout  = ((\vga_pic|Add5~22_combout ) # ((\vga_pic|Add5~20_combout ) # (\vga_pic|Add5~18_combout ))) # (!\vga_pic|LessThan8~18_combout )

	.dataa(\vga_pic|LessThan8~18_combout ),
	.datab(\vga_pic|Add5~22_combout ),
	.datac(\vga_pic|Add5~20_combout ),
	.datad(\vga_pic|Add5~18_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram_rden~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_rden~2 .lut_mask = 16'hFFFD;
defparam \vga_pic|ram_rden~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N24
cycloneive_lcell_comb \vga_pic|ram_rden~3 (
// Equation(s):
// \vga_pic|ram_rden~3_combout  = (\vga_ctrl|pix_data_req~q  & (!\vga_ctrl|Add5~8_combout  & ((!\vga_ctrl|Add5~2_combout ) # (!\vga_ctrl|Add5~4_combout ))))

	.dataa(\vga_ctrl|Add5~4_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(\vga_ctrl|Add5~2_combout ),
	.datad(\vga_ctrl|Add5~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram_rden~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_rden~3 .lut_mask = 16'h004C;
defparam \vga_pic|ram_rden~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N24
cycloneive_lcell_comb \vga_pic|ram_rden~4 (
// Equation(s):
// \vga_pic|ram_rden~4_combout  = (!\vga_ctrl|pix_y[7]~0_combout  & (((!\vga_ctrl|Add5~6_combout  & \vga_pic|ram_rden~3_combout )) # (!\vga_pic|always1~1_combout )))

	.dataa(\vga_ctrl|pix_y[7]~0_combout ),
	.datab(\vga_pic|always1~1_combout ),
	.datac(\vga_ctrl|Add5~6_combout ),
	.datad(\vga_pic|ram_rden~3_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram_rden~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_rden~4 .lut_mask = 16'h1511;
defparam \vga_pic|ram_rden~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneive_lcell_comb \vga_pic|ram_rden~6 (
// Equation(s):
// \vga_pic|ram_rden~6_combout  = (\vga_pic|always1~0_combout  & ((\vga_pic|ram_rden~4_combout ) # ((!\vga_ctrl|Add5~16_combout  & \vga_ctrl|pix_data_req~q ))))

	.dataa(\vga_ctrl|Add5~16_combout ),
	.datab(\vga_pic|always1~0_combout ),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_pic|ram_rden~4_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram_rden~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_rden~6 .lut_mask = 16'hCC40;
defparam \vga_pic|ram_rden~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N12
cycloneive_lcell_comb \vga_pic|Equal6~0 (
// Equation(s):
// \vga_pic|Equal6~0_combout  = (\keyin[2]~input_o  & (!\keyin[1]~input_o  & (!\keyin[3]~input_o  & !\keyin[0]~input_o )))

	.dataa(\keyin[2]~input_o ),
	.datab(\keyin[1]~input_o ),
	.datac(\keyin[3]~input_o ),
	.datad(\keyin[0]~input_o ),
	.cin(gnd),
	.combout(\vga_pic|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal6~0 .lut_mask = 16'h0002;
defparam \vga_pic|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneive_lcell_comb \vga_pic|ram_rden~5 (
// Equation(s):
// \vga_pic|ram_rden~5_combout  = (\vga_pic|Equal6~0_combout  & (\vga_pic|ram_rden~2_combout  & (\vga_pic|ram_rden~6_combout ))) # (!\vga_pic|Equal6~0_combout  & (((\vga_pic|ram_rden~q ))))

	.dataa(\vga_pic|ram_rden~2_combout ),
	.datab(\vga_pic|ram_rden~6_combout ),
	.datac(\vga_pic|ram_rden~q ),
	.datad(\vga_pic|Equal6~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram_rden~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_rden~5 .lut_mask = 16'h88F0;
defparam \vga_pic|ram_rden~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N1
dffeas \vga_pic|ram_rden (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_rden~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_rden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_rden .is_wysiwyg = "true";
defparam \vga_pic|ram_rden .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneive_lcell_comb \vga_pic|always4~1 (
// Equation(s):
// \vga_pic|always4~1_combout  = (\vga_pic|rom_en1~q ) # ((\vga_pic|rom_en~q ) # (\vga_pic|ram_rden~q ))

	.dataa(\vga_pic|rom_en1~q ),
	.datab(\vga_pic|rom_en~q ),
	.datac(gnd),
	.datad(\vga_pic|ram_rden~q ),
	.cin(gnd),
	.combout(\vga_pic|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always4~1 .lut_mask = 16'hFFEE;
defparam \vga_pic|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
cycloneive_lcell_comb \vga_pic|color_data_out[23]~2 (
// Equation(s):
// \vga_pic|color_data_out[23]~2_combout  = (\keyin[2]~input_o  & (!\keyin[3]~input_o  & (!\keyin[1]~input_o  & !\keyin[0]~input_o ))) # (!\keyin[2]~input_o  & ((\keyin[3]~input_o  & (!\keyin[1]~input_o  & !\keyin[0]~input_o )) # (!\keyin[3]~input_o  & 
// (\keyin[1]~input_o  $ (\keyin[0]~input_o )))))

	.dataa(\keyin[2]~input_o ),
	.datab(\keyin[3]~input_o ),
	.datac(\keyin[1]~input_o ),
	.datad(\keyin[0]~input_o ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[23]~2 .lut_mask = 16'h0116;
defparam \vga_pic|color_data_out[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \vga_pic|color_data_out[23]~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vga_pic|color_data_out[23]~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vga_pic|color_data_out[23]~2clkctrl_outclk ));
// synopsys translate_off
defparam \vga_pic|color_data_out[23]~2clkctrl .clock_type = "global clock";
defparam \vga_pic|color_data_out[23]~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneive_lcell_comb \vga_pic|comb~0 (
// Equation(s):
// \vga_pic|comb~0_combout  = (!\vga_pic|rom_en~q  & !\vga_pic|rom_en1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom_en~q ),
	.datad(\vga_pic|rom_en1~q ),
	.cin(gnd),
	.combout(\vga_pic|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|comb~0 .lut_mask = 16'h000F;
defparam \vga_pic|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N26
cycloneive_lcell_comb \vga_pic|rom_addr[6]~13 (
// Equation(s):
// \vga_pic|rom_addr[6]~13_combout  = (\keyin[2]~input_o ) # ((\keyin[3]~input_o ) # (\keyin[1]~input_o  $ (!\keyin[0]~input_o )))

	.dataa(\keyin[2]~input_o ),
	.datab(\keyin[1]~input_o ),
	.datac(\keyin[3]~input_o ),
	.datad(\keyin[0]~input_o ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[6]~13 .lut_mask = 16'hFEFB;
defparam \vga_pic|rom_addr[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cycloneive_lcell_comb \vga_pic|always2~7 (
// Equation(s):
// \vga_pic|always2~7_combout  = (\vga_ctrl|Add3~8_combout  & ((\vga_ctrl|Add3~4_combout ) # ((\vga_ctrl|Add3~6_combout ) # (\vga_ctrl|Add3~2_combout )))) # (!\vga_ctrl|Add3~8_combout  & (((!\vga_ctrl|Add3~4_combout  & !\vga_ctrl|Add3~2_combout )) # 
// (!\vga_ctrl|Add3~6_combout )))

	.dataa(\vga_ctrl|Add3~8_combout ),
	.datab(\vga_ctrl|Add3~4_combout ),
	.datac(\vga_ctrl|Add3~6_combout ),
	.datad(\vga_ctrl|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|always2~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~7 .lut_mask = 16'hAFBD;
defparam \vga_pic|always2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneive_lcell_comb \vga_pic|always2~3 (
// Equation(s):
// \vga_pic|always2~3_combout  = ((\vga_pic|always2~7_combout ) # ((\vga_ctrl|Add3~16_combout ) # (!\vga_ctrl|Add3~14_combout ))) # (!\vga_ctrl|Add3~18_combout )

	.dataa(\vga_ctrl|Add3~18_combout ),
	.datab(\vga_pic|always2~7_combout ),
	.datac(\vga_ctrl|Add3~16_combout ),
	.datad(\vga_ctrl|Add3~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~3 .lut_mask = 16'hFDFF;
defparam \vga_pic|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
cycloneive_lcell_comb \vga_pic|always2~30 (
// Equation(s):
// \vga_pic|always2~30_combout  = (\vga_ctrl|Add3~12_combout ) # ((\vga_pic|always2~3_combout ) # ((\vga_ctrl|Add3~10_combout ) # (!\vga_ctrl|pix_data_req~q )))

	.dataa(\vga_ctrl|Add3~12_combout ),
	.datab(\vga_pic|always2~3_combout ),
	.datac(\vga_ctrl|Add3~10_combout ),
	.datad(\vga_ctrl|pix_data_req~q ),
	.cin(gnd),
	.combout(\vga_pic|always2~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~30 .lut_mask = 16'hFEFF;
defparam \vga_pic|always2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
cycloneive_lcell_comb \vga_pic|always2~16 (
// Equation(s):
// \vga_pic|always2~16_combout  = (((!\vga_pic|LessThan4~0_combout ) # (!\vga_pic|LessThan3~0_combout )) # (!\vga_pic|Equal1~0_combout )) # (!\vga_pic|always1~7_combout )

	.dataa(\vga_pic|always1~7_combout ),
	.datab(\vga_pic|Equal1~0_combout ),
	.datac(\vga_pic|LessThan3~0_combout ),
	.datad(\vga_pic|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|always2~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~16 .lut_mask = 16'h7FFF;
defparam \vga_pic|always2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
cycloneive_lcell_comb \vga_pic|Add16~0 (
// Equation(s):
// \vga_pic|Add16~0_combout  = (((\vga_ctrl|Add3~2_combout ) # (!\vga_ctrl|pix_data_req~q )))
// \vga_pic|Add16~1  = CARRY((\vga_ctrl|Add3~2_combout ) # (!\vga_ctrl|pix_data_req~q ))

	.dataa(\vga_ctrl|Add3~2_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add16~0_combout ),
	.cout(\vga_pic|Add16~1 ));
// synopsys translate_off
defparam \vga_pic|Add16~0 .lut_mask = 16'h44BB;
defparam \vga_pic|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
cycloneive_lcell_comb \vga_pic|Add16~2 (
// Equation(s):
// \vga_pic|Add16~2_combout  = (\vga_pic|Add16~1  & (((\vga_ctrl|Add3~4_combout ) # (!\vga_ctrl|pix_data_req~q )))) # (!\vga_pic|Add16~1  & (!\vga_ctrl|Add3~4_combout  & (\vga_ctrl|pix_data_req~q )))
// \vga_pic|Add16~3  = CARRY((!\vga_ctrl|Add3~4_combout  & (\vga_ctrl|pix_data_req~q  & !\vga_pic|Add16~1 )))

	.dataa(\vga_ctrl|Add3~4_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add16~1 ),
	.combout(\vga_pic|Add16~2_combout ),
	.cout(\vga_pic|Add16~3 ));
// synopsys translate_off
defparam \vga_pic|Add16~2 .lut_mask = 16'hB404;
defparam \vga_pic|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cycloneive_lcell_comb \vga_pic|Add16~4 (
// Equation(s):
// \vga_pic|Add16~4_combout  = (\vga_pic|Add16~3  & (((\vga_ctrl|Add3~6_combout ) # (!\vga_ctrl|pix_data_req~q )))) # (!\vga_pic|Add16~3  & ((((\vga_ctrl|Add3~6_combout ) # (!\vga_ctrl|pix_data_req~q )))))
// \vga_pic|Add16~5  = CARRY((!\vga_pic|Add16~3  & ((\vga_ctrl|Add3~6_combout ) # (!\vga_ctrl|pix_data_req~q ))))

	.dataa(\vga_ctrl|Add3~6_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add16~3 ),
	.combout(\vga_pic|Add16~4_combout ),
	.cout(\vga_pic|Add16~5 ));
// synopsys translate_off
defparam \vga_pic|Add16~4 .lut_mask = 16'hB40B;
defparam \vga_pic|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cycloneive_lcell_comb \vga_pic|Add16~6 (
// Equation(s):
// \vga_pic|Add16~6_combout  = (\vga_pic|Add16~5  & (((\vga_ctrl|Add3~8_combout ) # (!\vga_ctrl|pix_data_req~q )))) # (!\vga_pic|Add16~5  & (!\vga_ctrl|Add3~8_combout  & (\vga_ctrl|pix_data_req~q )))
// \vga_pic|Add16~7  = CARRY((!\vga_ctrl|Add3~8_combout  & (\vga_ctrl|pix_data_req~q  & !\vga_pic|Add16~5 )))

	.dataa(\vga_ctrl|Add3~8_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add16~5 ),
	.combout(\vga_pic|Add16~6_combout ),
	.cout(\vga_pic|Add16~7 ));
// synopsys translate_off
defparam \vga_pic|Add16~6 .lut_mask = 16'hB404;
defparam \vga_pic|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cycloneive_lcell_comb \vga_pic|Add16~8 (
// Equation(s):
// \vga_pic|Add16~8_combout  = (\vga_pic|Add16~7  & ((((\vga_ctrl|Add3~10_combout ) # (!\vga_ctrl|pix_data_req~q ))))) # (!\vga_pic|Add16~7  & ((\vga_ctrl|Add3~10_combout ) # ((GND) # (!\vga_ctrl|pix_data_req~q ))))
// \vga_pic|Add16~9  = CARRY((\vga_ctrl|Add3~10_combout ) # ((!\vga_pic|Add16~7 ) # (!\vga_ctrl|pix_data_req~q )))

	.dataa(\vga_ctrl|Add3~10_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add16~7 ),
	.combout(\vga_pic|Add16~8_combout ),
	.cout(\vga_pic|Add16~9 ));
// synopsys translate_off
defparam \vga_pic|Add16~8 .lut_mask = 16'h4BBF;
defparam \vga_pic|Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cycloneive_lcell_comb \vga_pic|Add16~10 (
// Equation(s):
// \vga_pic|Add16~10_combout  = (\vga_pic|Add16~9  & (((\vga_ctrl|Add3~12_combout ) # (!\vga_ctrl|pix_data_req~q )))) # (!\vga_pic|Add16~9  & (!\vga_ctrl|Add3~12_combout  & (\vga_ctrl|pix_data_req~q )))
// \vga_pic|Add16~11  = CARRY((!\vga_ctrl|Add3~12_combout  & (\vga_ctrl|pix_data_req~q  & !\vga_pic|Add16~9 )))

	.dataa(\vga_ctrl|Add3~12_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add16~9 ),
	.combout(\vga_pic|Add16~10_combout ),
	.cout(\vga_pic|Add16~11 ));
// synopsys translate_off
defparam \vga_pic|Add16~10 .lut_mask = 16'hB404;
defparam \vga_pic|Add16~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneive_lcell_comb \vga_pic|Add16~12 (
// Equation(s):
// \vga_pic|Add16~12_combout  = (\vga_pic|Add16~11  & (((\vga_ctrl|Add3~14_combout ) # (!\vga_ctrl|pix_data_req~q )))) # (!\vga_pic|Add16~11  & ((((\vga_ctrl|Add3~14_combout ) # (!\vga_ctrl|pix_data_req~q )))))
// \vga_pic|Add16~13  = CARRY((!\vga_pic|Add16~11  & ((\vga_ctrl|Add3~14_combout ) # (!\vga_ctrl|pix_data_req~q ))))

	.dataa(\vga_ctrl|Add3~14_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add16~11 ),
	.combout(\vga_pic|Add16~12_combout ),
	.cout(\vga_pic|Add16~13 ));
// synopsys translate_off
defparam \vga_pic|Add16~12 .lut_mask = 16'hB40B;
defparam \vga_pic|Add16~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneive_lcell_comb \vga_pic|Add16~14 (
// Equation(s):
// \vga_pic|Add16~14_combout  = (\vga_pic|Add16~13  & (((\vga_ctrl|Add3~16_combout ) # (!\vga_ctrl|pix_data_req~q )))) # (!\vga_pic|Add16~13  & (!\vga_ctrl|Add3~16_combout  & (\vga_ctrl|pix_data_req~q )))
// \vga_pic|Add16~15  = CARRY((!\vga_ctrl|Add3~16_combout  & (\vga_ctrl|pix_data_req~q  & !\vga_pic|Add16~13 )))

	.dataa(\vga_ctrl|Add3~16_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add16~13 ),
	.combout(\vga_pic|Add16~14_combout ),
	.cout(\vga_pic|Add16~15 ));
// synopsys translate_off
defparam \vga_pic|Add16~14 .lut_mask = 16'hB404;
defparam \vga_pic|Add16~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneive_lcell_comb \vga_pic|Add16~16 (
// Equation(s):
// \vga_pic|Add16~16_combout  = (\vga_pic|Add16~15  & (((\vga_ctrl|Add3~18_combout ) # (!\vga_ctrl|pix_data_req~q )))) # (!\vga_pic|Add16~15  & ((((\vga_ctrl|Add3~18_combout ) # (!\vga_ctrl|pix_data_req~q )))))
// \vga_pic|Add16~17  = CARRY((!\vga_pic|Add16~15  & ((\vga_ctrl|Add3~18_combout ) # (!\vga_ctrl|pix_data_req~q ))))

	.dataa(\vga_ctrl|Add3~18_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add16~15 ),
	.combout(\vga_pic|Add16~16_combout ),
	.cout(\vga_pic|Add16~17 ));
// synopsys translate_off
defparam \vga_pic|Add16~16 .lut_mask = 16'hB40B;
defparam \vga_pic|Add16~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneive_lcell_comb \vga_pic|Add16~18 (
// Equation(s):
// \vga_pic|Add16~18_combout  = \vga_pic|Add16~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Add16~17 ),
	.combout(\vga_pic|Add16~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add16~18 .lut_mask = 16'hF0F0;
defparam \vga_pic|Add16~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N8
cycloneive_lcell_comb \u_clk_divx|Add1~0 (
// Equation(s):
// \u_clk_divx|Add1~0_combout  = \u_clk_divx|cnt [0] $ (VCC)
// \u_clk_divx|Add1~1  = CARRY(\u_clk_divx|cnt [0])

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_clk_divx|Add1~0_combout ),
	.cout(\u_clk_divx|Add1~1 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~0 .lut_mask = 16'h33CC;
defparam \u_clk_divx|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y42_N9
dffeas \u_clk_divx|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[0] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N10
cycloneive_lcell_comb \u_clk_divx|Add1~2 (
// Equation(s):
// \u_clk_divx|Add1~2_combout  = (\u_clk_divx|cnt [1] & (!\u_clk_divx|Add1~1 )) # (!\u_clk_divx|cnt [1] & ((\u_clk_divx|Add1~1 ) # (GND)))
// \u_clk_divx|Add1~3  = CARRY((!\u_clk_divx|Add1~1 ) # (!\u_clk_divx|cnt [1]))

	.dataa(\u_clk_divx|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~1 ),
	.combout(\u_clk_divx|Add1~2_combout ),
	.cout(\u_clk_divx|Add1~3 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~2 .lut_mask = 16'h5A5F;
defparam \u_clk_divx|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y42_N11
dffeas \u_clk_divx|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[1] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N12
cycloneive_lcell_comb \u_clk_divx|Add1~4 (
// Equation(s):
// \u_clk_divx|Add1~4_combout  = (\u_clk_divx|cnt [2] & (\u_clk_divx|Add1~3  $ (GND))) # (!\u_clk_divx|cnt [2] & (!\u_clk_divx|Add1~3  & VCC))
// \u_clk_divx|Add1~5  = CARRY((\u_clk_divx|cnt [2] & !\u_clk_divx|Add1~3 ))

	.dataa(\u_clk_divx|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~3 ),
	.combout(\u_clk_divx|Add1~4_combout ),
	.cout(\u_clk_divx|Add1~5 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~4 .lut_mask = 16'hA50A;
defparam \u_clk_divx|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y42_N13
dffeas \u_clk_divx|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[2] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N14
cycloneive_lcell_comb \u_clk_divx|Add1~6 (
// Equation(s):
// \u_clk_divx|Add1~6_combout  = (\u_clk_divx|cnt [3] & (!\u_clk_divx|Add1~5 )) # (!\u_clk_divx|cnt [3] & ((\u_clk_divx|Add1~5 ) # (GND)))
// \u_clk_divx|Add1~7  = CARRY((!\u_clk_divx|Add1~5 ) # (!\u_clk_divx|cnt [3]))

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~5 ),
	.combout(\u_clk_divx|Add1~6_combout ),
	.cout(\u_clk_divx|Add1~7 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~6 .lut_mask = 16'h3C3F;
defparam \u_clk_divx|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y42_N15
dffeas \u_clk_divx|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[3] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N16
cycloneive_lcell_comb \u_clk_divx|Add1~8 (
// Equation(s):
// \u_clk_divx|Add1~8_combout  = (\u_clk_divx|cnt [4] & (\u_clk_divx|Add1~7  $ (GND))) # (!\u_clk_divx|cnt [4] & (!\u_clk_divx|Add1~7  & VCC))
// \u_clk_divx|Add1~9  = CARRY((\u_clk_divx|cnt [4] & !\u_clk_divx|Add1~7 ))

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~7 ),
	.combout(\u_clk_divx|Add1~8_combout ),
	.cout(\u_clk_divx|Add1~9 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~8 .lut_mask = 16'hC30C;
defparam \u_clk_divx|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y42_N17
dffeas \u_clk_divx|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Add1~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[4] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N18
cycloneive_lcell_comb \u_clk_divx|Add1~10 (
// Equation(s):
// \u_clk_divx|Add1~10_combout  = (\u_clk_divx|cnt [5] & (!\u_clk_divx|Add1~9 )) # (!\u_clk_divx|cnt [5] & ((\u_clk_divx|Add1~9 ) # (GND)))
// \u_clk_divx|Add1~11  = CARRY((!\u_clk_divx|Add1~9 ) # (!\u_clk_divx|cnt [5]))

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~9 ),
	.combout(\u_clk_divx|Add1~10_combout ),
	.cout(\u_clk_divx|Add1~11 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~10 .lut_mask = 16'h3C3F;
defparam \u_clk_divx|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y42_N19
dffeas \u_clk_divx|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Add1~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[5] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N20
cycloneive_lcell_comb \u_clk_divx|Add1~12 (
// Equation(s):
// \u_clk_divx|Add1~12_combout  = (\u_clk_divx|cnt [6] & (\u_clk_divx|Add1~11  $ (GND))) # (!\u_clk_divx|cnt [6] & (!\u_clk_divx|Add1~11  & VCC))
// \u_clk_divx|Add1~13  = CARRY((\u_clk_divx|cnt [6] & !\u_clk_divx|Add1~11 ))

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~11 ),
	.combout(\u_clk_divx|Add1~12_combout ),
	.cout(\u_clk_divx|Add1~13 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~12 .lut_mask = 16'hC30C;
defparam \u_clk_divx|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y42_N21
dffeas \u_clk_divx|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Add1~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[6] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N22
cycloneive_lcell_comb \u_clk_divx|Add1~14 (
// Equation(s):
// \u_clk_divx|Add1~14_combout  = (\u_clk_divx|cnt [7] & (!\u_clk_divx|Add1~13 )) # (!\u_clk_divx|cnt [7] & ((\u_clk_divx|Add1~13 ) # (GND)))
// \u_clk_divx|Add1~15  = CARRY((!\u_clk_divx|Add1~13 ) # (!\u_clk_divx|cnt [7]))

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~13 ),
	.combout(\u_clk_divx|Add1~14_combout ),
	.cout(\u_clk_divx|Add1~15 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~14 .lut_mask = 16'h3C3F;
defparam \u_clk_divx|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N6
cycloneive_lcell_comb \u_clk_divx|Equal0~6 (
// Equation(s):
// \u_clk_divx|Equal0~6_combout  = (\u_clk_divx|cnt [2] & (\u_clk_divx|cnt [3] & \u_clk_divx|cnt [1]))

	.dataa(\u_clk_divx|cnt [2]),
	.datab(gnd),
	.datac(\u_clk_divx|cnt [3]),
	.datad(\u_clk_divx|cnt [1]),
	.cin(gnd),
	.combout(\u_clk_divx|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|Equal0~6 .lut_mask = 16'hA000;
defparam \u_clk_divx|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N24
cycloneive_lcell_comb \u_clk_divx|Add1~16 (
// Equation(s):
// \u_clk_divx|Add1~16_combout  = (\u_clk_divx|cnt [8] & (\u_clk_divx|Add1~15  $ (GND))) # (!\u_clk_divx|cnt [8] & (!\u_clk_divx|Add1~15  & VCC))
// \u_clk_divx|Add1~17  = CARRY((\u_clk_divx|cnt [8] & !\u_clk_divx|Add1~15 ))

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~15 ),
	.combout(\u_clk_divx|Add1~16_combout ),
	.cout(\u_clk_divx|Add1~17 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~16 .lut_mask = 16'hC30C;
defparam \u_clk_divx|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y42_N25
dffeas \u_clk_divx|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Add1~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[8] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N26
cycloneive_lcell_comb \u_clk_divx|Add1~18 (
// Equation(s):
// \u_clk_divx|Add1~18_combout  = (\u_clk_divx|cnt [9] & (!\u_clk_divx|Add1~17 )) # (!\u_clk_divx|cnt [9] & ((\u_clk_divx|Add1~17 ) # (GND)))
// \u_clk_divx|Add1~19  = CARRY((!\u_clk_divx|Add1~17 ) # (!\u_clk_divx|cnt [9]))

	.dataa(\u_clk_divx|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~17 ),
	.combout(\u_clk_divx|Add1~18_combout ),
	.cout(\u_clk_divx|Add1~19 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~18 .lut_mask = 16'h5A5F;
defparam \u_clk_divx|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y42_N27
dffeas \u_clk_divx|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Add1~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[9] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N28
cycloneive_lcell_comb \u_clk_divx|Add1~20 (
// Equation(s):
// \u_clk_divx|Add1~20_combout  = (\u_clk_divx|cnt [10] & (\u_clk_divx|Add1~19  $ (GND))) # (!\u_clk_divx|cnt [10] & (!\u_clk_divx|Add1~19  & VCC))
// \u_clk_divx|Add1~21  = CARRY((\u_clk_divx|cnt [10] & !\u_clk_divx|Add1~19 ))

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~19 ),
	.combout(\u_clk_divx|Add1~20_combout ),
	.cout(\u_clk_divx|Add1~21 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~20 .lut_mask = 16'hC30C;
defparam \u_clk_divx|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y42_N29
dffeas \u_clk_divx|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Add1~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[10] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N30
cycloneive_lcell_comb \u_clk_divx|Add1~22 (
// Equation(s):
// \u_clk_divx|Add1~22_combout  = (\u_clk_divx|cnt [11] & (!\u_clk_divx|Add1~21 )) # (!\u_clk_divx|cnt [11] & ((\u_clk_divx|Add1~21 ) # (GND)))
// \u_clk_divx|Add1~23  = CARRY((!\u_clk_divx|Add1~21 ) # (!\u_clk_divx|cnt [11]))

	.dataa(\u_clk_divx|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~21 ),
	.combout(\u_clk_divx|Add1~22_combout ),
	.cout(\u_clk_divx|Add1~23 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~22 .lut_mask = 16'h5A5F;
defparam \u_clk_divx|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y42_N31
dffeas \u_clk_divx|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Add1~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[11] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N0
cycloneive_lcell_comb \u_clk_divx|Equal0~3 (
// Equation(s):
// \u_clk_divx|Equal0~3_combout  = (!\u_clk_divx|cnt [9] & (!\u_clk_divx|cnt [8] & (!\u_clk_divx|cnt [11] & !\u_clk_divx|cnt [10])))

	.dataa(\u_clk_divx|cnt [9]),
	.datab(\u_clk_divx|cnt [8]),
	.datac(\u_clk_divx|cnt [11]),
	.datad(\u_clk_divx|cnt [10]),
	.cin(gnd),
	.combout(\u_clk_divx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|Equal0~3 .lut_mask = 16'h0001;
defparam \u_clk_divx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N0
cycloneive_lcell_comb \u_clk_divx|Add1~24 (
// Equation(s):
// \u_clk_divx|Add1~24_combout  = (\u_clk_divx|cnt [12] & (\u_clk_divx|Add1~23  $ (GND))) # (!\u_clk_divx|cnt [12] & (!\u_clk_divx|Add1~23  & VCC))
// \u_clk_divx|Add1~25  = CARRY((\u_clk_divx|cnt [12] & !\u_clk_divx|Add1~23 ))

	.dataa(\u_clk_divx|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~23 ),
	.combout(\u_clk_divx|Add1~24_combout ),
	.cout(\u_clk_divx|Add1~25 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~24 .lut_mask = 16'hA50A;
defparam \u_clk_divx|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N6
cycloneive_lcell_comb \u_clk_divx|cnt~9 (
// Equation(s):
// \u_clk_divx|cnt~9_combout  = (\u_clk_divx|Add1~24_combout  & !\u_clk_divx|Equal0~7_combout )

	.dataa(\u_clk_divx|Add1~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_clk_divx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|cnt~9 .lut_mask = 16'h00AA;
defparam \u_clk_divx|cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N7
dffeas \u_clk_divx|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|cnt~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[12] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N2
cycloneive_lcell_comb \u_clk_divx|Add1~26 (
// Equation(s):
// \u_clk_divx|Add1~26_combout  = (\u_clk_divx|cnt [13] & (!\u_clk_divx|Add1~25 )) # (!\u_clk_divx|cnt [13] & ((\u_clk_divx|Add1~25 ) # (GND)))
// \u_clk_divx|Add1~27  = CARRY((!\u_clk_divx|Add1~25 ) # (!\u_clk_divx|cnt [13]))

	.dataa(\u_clk_divx|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~25 ),
	.combout(\u_clk_divx|Add1~26_combout ),
	.cout(\u_clk_divx|Add1~27 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~26 .lut_mask = 16'h5A5F;
defparam \u_clk_divx|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N30
cycloneive_lcell_comb \u_clk_divx|cnt~8 (
// Equation(s):
// \u_clk_divx|cnt~8_combout  = (\u_clk_divx|Add1~26_combout  & !\u_clk_divx|Equal0~7_combout )

	.dataa(\u_clk_divx|Add1~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_clk_divx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|cnt~8 .lut_mask = 16'h00AA;
defparam \u_clk_divx|cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N31
dffeas \u_clk_divx|cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|cnt~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[13] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N4
cycloneive_lcell_comb \u_clk_divx|Add1~28 (
// Equation(s):
// \u_clk_divx|Add1~28_combout  = (\u_clk_divx|cnt [14] & (\u_clk_divx|Add1~27  $ (GND))) # (!\u_clk_divx|cnt [14] & (!\u_clk_divx|Add1~27  & VCC))
// \u_clk_divx|Add1~29  = CARRY((\u_clk_divx|cnt [14] & !\u_clk_divx|Add1~27 ))

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~27 ),
	.combout(\u_clk_divx|Add1~28_combout ),
	.cout(\u_clk_divx|Add1~29 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~28 .lut_mask = 16'hC30C;
defparam \u_clk_divx|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N24
cycloneive_lcell_comb \u_clk_divx|cnt~7 (
// Equation(s):
// \u_clk_divx|cnt~7_combout  = (\u_clk_divx|Add1~28_combout  & !\u_clk_divx|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_clk_divx|Add1~28_combout ),
	.datad(\u_clk_divx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|cnt~7 .lut_mask = 16'h00F0;
defparam \u_clk_divx|cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N25
dffeas \u_clk_divx|cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|cnt~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[14] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N6
cycloneive_lcell_comb \u_clk_divx|Add1~30 (
// Equation(s):
// \u_clk_divx|Add1~30_combout  = (\u_clk_divx|cnt [15] & (!\u_clk_divx|Add1~29 )) # (!\u_clk_divx|cnt [15] & ((\u_clk_divx|Add1~29 ) # (GND)))
// \u_clk_divx|Add1~31  = CARRY((!\u_clk_divx|Add1~29 ) # (!\u_clk_divx|cnt [15]))

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~29 ),
	.combout(\u_clk_divx|Add1~30_combout ),
	.cout(\u_clk_divx|Add1~31 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~30 .lut_mask = 16'h3C3F;
defparam \u_clk_divx|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N22
cycloneive_lcell_comb \u_clk_divx|cnt~6 (
// Equation(s):
// \u_clk_divx|cnt~6_combout  = (\u_clk_divx|Add1~30_combout  & !\u_clk_divx|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_clk_divx|Add1~30_combout ),
	.datad(\u_clk_divx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|cnt~6 .lut_mask = 16'h00F0;
defparam \u_clk_divx|cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N23
dffeas \u_clk_divx|cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|cnt~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[15] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N8
cycloneive_lcell_comb \u_clk_divx|Add1~32 (
// Equation(s):
// \u_clk_divx|Add1~32_combout  = (\u_clk_divx|cnt [16] & (\u_clk_divx|Add1~31  $ (GND))) # (!\u_clk_divx|cnt [16] & (!\u_clk_divx|Add1~31  & VCC))
// \u_clk_divx|Add1~33  = CARRY((\u_clk_divx|cnt [16] & !\u_clk_divx|Add1~31 ))

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~31 ),
	.combout(\u_clk_divx|Add1~32_combout ),
	.cout(\u_clk_divx|Add1~33 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~32 .lut_mask = 16'hC30C;
defparam \u_clk_divx|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y41_N9
dffeas \u_clk_divx|cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Add1~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[16] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N10
cycloneive_lcell_comb \u_clk_divx|Add1~34 (
// Equation(s):
// \u_clk_divx|Add1~34_combout  = (\u_clk_divx|cnt [17] & (!\u_clk_divx|Add1~33 )) # (!\u_clk_divx|cnt [17] & ((\u_clk_divx|Add1~33 ) # (GND)))
// \u_clk_divx|Add1~35  = CARRY((!\u_clk_divx|Add1~33 ) # (!\u_clk_divx|cnt [17]))

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~33 ),
	.combout(\u_clk_divx|Add1~34_combout ),
	.cout(\u_clk_divx|Add1~35 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~34 .lut_mask = 16'h3C3F;
defparam \u_clk_divx|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N28
cycloneive_lcell_comb \u_clk_divx|cnt~5 (
// Equation(s):
// \u_clk_divx|cnt~5_combout  = (\u_clk_divx|Add1~34_combout  & !\u_clk_divx|Equal0~7_combout )

	.dataa(\u_clk_divx|Add1~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_clk_divx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|cnt~5 .lut_mask = 16'h00AA;
defparam \u_clk_divx|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N29
dffeas \u_clk_divx|cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|cnt~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[17] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N12
cycloneive_lcell_comb \u_clk_divx|Add1~36 (
// Equation(s):
// \u_clk_divx|Add1~36_combout  = (\u_clk_divx|cnt [18] & (\u_clk_divx|Add1~35  $ (GND))) # (!\u_clk_divx|cnt [18] & (!\u_clk_divx|Add1~35  & VCC))
// \u_clk_divx|Add1~37  = CARRY((\u_clk_divx|cnt [18] & !\u_clk_divx|Add1~35 ))

	.dataa(\u_clk_divx|cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~35 ),
	.combout(\u_clk_divx|Add1~36_combout ),
	.cout(\u_clk_divx|Add1~37 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~36 .lut_mask = 16'hA50A;
defparam \u_clk_divx|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y41_N13
dffeas \u_clk_divx|cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Add1~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[18] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N14
cycloneive_lcell_comb \u_clk_divx|Add1~38 (
// Equation(s):
// \u_clk_divx|Add1~38_combout  = (\u_clk_divx|cnt [19] & (!\u_clk_divx|Add1~37 )) # (!\u_clk_divx|cnt [19] & ((\u_clk_divx|Add1~37 ) # (GND)))
// \u_clk_divx|Add1~39  = CARRY((!\u_clk_divx|Add1~37 ) # (!\u_clk_divx|cnt [19]))

	.dataa(\u_clk_divx|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~37 ),
	.combout(\u_clk_divx|Add1~38_combout ),
	.cout(\u_clk_divx|Add1~39 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~38 .lut_mask = 16'h5A5F;
defparam \u_clk_divx|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N30
cycloneive_lcell_comb \u_clk_divx|cnt~4 (
// Equation(s):
// \u_clk_divx|cnt~4_combout  = (\u_clk_divx|Add1~38_combout  & !\u_clk_divx|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_clk_divx|Add1~38_combout ),
	.datad(\u_clk_divx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|cnt~4 .lut_mask = 16'h00F0;
defparam \u_clk_divx|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N31
dffeas \u_clk_divx|cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|cnt~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[19] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N16
cycloneive_lcell_comb \u_clk_divx|Add1~40 (
// Equation(s):
// \u_clk_divx|Add1~40_combout  = (\u_clk_divx|cnt [20] & (\u_clk_divx|Add1~39  $ (GND))) # (!\u_clk_divx|cnt [20] & (!\u_clk_divx|Add1~39  & VCC))
// \u_clk_divx|Add1~41  = CARRY((\u_clk_divx|cnt [20] & !\u_clk_divx|Add1~39 ))

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~39 ),
	.combout(\u_clk_divx|Add1~40_combout ),
	.cout(\u_clk_divx|Add1~41 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~40 .lut_mask = 16'hC30C;
defparam \u_clk_divx|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N18
cycloneive_lcell_comb \u_clk_divx|cnt~3 (
// Equation(s):
// \u_clk_divx|cnt~3_combout  = (\u_clk_divx|Add1~40_combout  & !\u_clk_divx|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_clk_divx|Add1~40_combout ),
	.datad(\u_clk_divx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|cnt~3 .lut_mask = 16'h00F0;
defparam \u_clk_divx|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N19
dffeas \u_clk_divx|cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|cnt~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[20] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N18
cycloneive_lcell_comb \u_clk_divx|Add1~42 (
// Equation(s):
// \u_clk_divx|Add1~42_combout  = (\u_clk_divx|cnt [21] & (!\u_clk_divx|Add1~41 )) # (!\u_clk_divx|cnt [21] & ((\u_clk_divx|Add1~41 ) # (GND)))
// \u_clk_divx|Add1~43  = CARRY((!\u_clk_divx|Add1~41 ) # (!\u_clk_divx|cnt [21]))

	.dataa(gnd),
	.datab(\u_clk_divx|cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~41 ),
	.combout(\u_clk_divx|Add1~42_combout ),
	.cout(\u_clk_divx|Add1~43 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~42 .lut_mask = 16'h3C3F;
defparam \u_clk_divx|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N28
cycloneive_lcell_comb \u_clk_divx|cnt~2 (
// Equation(s):
// \u_clk_divx|cnt~2_combout  = (\u_clk_divx|Add1~42_combout  & !\u_clk_divx|Equal0~7_combout )

	.dataa(gnd),
	.datab(\u_clk_divx|Add1~42_combout ),
	.datac(gnd),
	.datad(\u_clk_divx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|cnt~2 .lut_mask = 16'h00CC;
defparam \u_clk_divx|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N29
dffeas \u_clk_divx|cnt[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|cnt~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[21] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N20
cycloneive_lcell_comb \u_clk_divx|Add1~44 (
// Equation(s):
// \u_clk_divx|Add1~44_combout  = (\u_clk_divx|cnt [22] & (\u_clk_divx|Add1~43  $ (GND))) # (!\u_clk_divx|cnt [22] & (!\u_clk_divx|Add1~43  & VCC))
// \u_clk_divx|Add1~45  = CARRY((\u_clk_divx|cnt [22] & !\u_clk_divx|Add1~43 ))

	.dataa(\u_clk_divx|cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_divx|Add1~43 ),
	.combout(\u_clk_divx|Add1~44_combout ),
	.cout(\u_clk_divx|Add1~45 ));
// synopsys translate_off
defparam \u_clk_divx|Add1~44 .lut_mask = 16'hA50A;
defparam \u_clk_divx|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N20
cycloneive_lcell_comb \u_clk_divx|cnt~1 (
// Equation(s):
// \u_clk_divx|cnt~1_combout  = (\u_clk_divx|Add1~44_combout  & !\u_clk_divx|Equal0~7_combout )

	.dataa(gnd),
	.datab(\u_clk_divx|Add1~44_combout ),
	.datac(gnd),
	.datad(\u_clk_divx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|cnt~1 .lut_mask = 16'h00CC;
defparam \u_clk_divx|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N21
dffeas \u_clk_divx|cnt[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[22] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N22
cycloneive_lcell_comb \u_clk_divx|Add1~46 (
// Equation(s):
// \u_clk_divx|Add1~46_combout  = \u_clk_divx|Add1~45  $ (\u_clk_divx|cnt [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_clk_divx|cnt [23]),
	.cin(\u_clk_divx|Add1~45 ),
	.combout(\u_clk_divx|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|Add1~46 .lut_mask = 16'h0FF0;
defparam \u_clk_divx|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N24
cycloneive_lcell_comb \u_clk_divx|cnt~0 (
// Equation(s):
// \u_clk_divx|cnt~0_combout  = (\u_clk_divx|Add1~46_combout  & !\u_clk_divx|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_clk_divx|Add1~46_combout ),
	.datad(\u_clk_divx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|cnt~0 .lut_mask = 16'h00F0;
defparam \u_clk_divx|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y41_N25
dffeas \u_clk_divx|cnt[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[23] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N16
cycloneive_lcell_comb \u_clk_divx|Equal0~0 (
// Equation(s):
// \u_clk_divx|Equal0~0_combout  = (\u_clk_divx|cnt [22] & (\u_clk_divx|cnt [23] & (\u_clk_divx|cnt [21] & \u_clk_divx|cnt [20])))

	.dataa(\u_clk_divx|cnt [22]),
	.datab(\u_clk_divx|cnt [23]),
	.datac(\u_clk_divx|cnt [21]),
	.datad(\u_clk_divx|cnt [20]),
	.cin(gnd),
	.combout(\u_clk_divx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|Equal0~0 .lut_mask = 16'h8000;
defparam \u_clk_divx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N26
cycloneive_lcell_comb \u_clk_divx|Equal0~1 (
// Equation(s):
// \u_clk_divx|Equal0~1_combout  = (!\u_clk_divx|cnt [18] & (!\u_clk_divx|cnt [16] & (\u_clk_divx|cnt [19] & \u_clk_divx|cnt [17])))

	.dataa(\u_clk_divx|cnt [18]),
	.datab(\u_clk_divx|cnt [16]),
	.datac(\u_clk_divx|cnt [19]),
	.datad(\u_clk_divx|cnt [17]),
	.cin(gnd),
	.combout(\u_clk_divx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|Equal0~1 .lut_mask = 16'h1000;
defparam \u_clk_divx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N0
cycloneive_lcell_comb \u_clk_divx|Equal0~2 (
// Equation(s):
// \u_clk_divx|Equal0~2_combout  = (\u_clk_divx|cnt [13] & (\u_clk_divx|cnt [14] & (\u_clk_divx|cnt [15] & \u_clk_divx|cnt [12])))

	.dataa(\u_clk_divx|cnt [13]),
	.datab(\u_clk_divx|cnt [14]),
	.datac(\u_clk_divx|cnt [15]),
	.datad(\u_clk_divx|cnt [12]),
	.cin(gnd),
	.combout(\u_clk_divx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|Equal0~2 .lut_mask = 16'h8000;
defparam \u_clk_divx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N12
cycloneive_lcell_comb \u_clk_divx|Equal0~4 (
// Equation(s):
// \u_clk_divx|Equal0~4_combout  = (\u_clk_divx|Equal0~3_combout  & (\u_clk_divx|Equal0~0_combout  & (\u_clk_divx|Equal0~1_combout  & \u_clk_divx|Equal0~2_combout )))

	.dataa(\u_clk_divx|Equal0~3_combout ),
	.datab(\u_clk_divx|Equal0~0_combout ),
	.datac(\u_clk_divx|Equal0~1_combout ),
	.datad(\u_clk_divx|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|Equal0~4 .lut_mask = 16'h8000;
defparam \u_clk_divx|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N2
cycloneive_lcell_comb \u_clk_divx|Equal0~7 (
// Equation(s):
// \u_clk_divx|Equal0~7_combout  = (\u_clk_divx|cnt [0] & (\u_clk_divx|Equal0~5_combout  & (\u_clk_divx|Equal0~6_combout  & \u_clk_divx|Equal0~4_combout )))

	.dataa(\u_clk_divx|cnt [0]),
	.datab(\u_clk_divx|Equal0~5_combout ),
	.datac(\u_clk_divx|Equal0~6_combout ),
	.datad(\u_clk_divx|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|Equal0~7 .lut_mask = 16'h8000;
defparam \u_clk_divx|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N2
cycloneive_lcell_comb \u_clk_divx|cnt~10 (
// Equation(s):
// \u_clk_divx|cnt~10_combout  = (\u_clk_divx|Add1~14_combout  & !\u_clk_divx|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_clk_divx|Add1~14_combout ),
	.datad(\u_clk_divx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|cnt~10 .lut_mask = 16'h00F0;
defparam \u_clk_divx|cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y42_N3
dffeas \u_clk_divx|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|cnt~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|cnt[7] .is_wysiwyg = "true";
defparam \u_clk_divx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N4
cycloneive_lcell_comb \u_clk_divx|Equal0~5 (
// Equation(s):
// \u_clk_divx|Equal0~5_combout  = (\u_clk_divx|cnt [5] & (!\u_clk_divx|cnt [7] & (\u_clk_divx|cnt [6] & \u_clk_divx|cnt [4])))

	.dataa(\u_clk_divx|cnt [5]),
	.datab(\u_clk_divx|cnt [7]),
	.datac(\u_clk_divx|cnt [6]),
	.datad(\u_clk_divx|cnt [4]),
	.cin(gnd),
	.combout(\u_clk_divx|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|Equal0~5 .lut_mask = 16'h2000;
defparam \u_clk_divx|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N10
cycloneive_lcell_comb \u_clk_divx|Equal1~0 (
// Equation(s):
// \u_clk_divx|Equal1~0_combout  = (!\u_clk_divx|cnt [0] & (\u_clk_divx|Equal0~5_combout  & (\u_clk_divx|Equal0~6_combout  & \u_clk_divx|Equal0~4_combout )))

	.dataa(\u_clk_divx|cnt [0]),
	.datab(\u_clk_divx|Equal0~5_combout ),
	.datac(\u_clk_divx|Equal0~6_combout ),
	.datad(\u_clk_divx|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u_clk_divx|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_divx|Equal1~0 .lut_mask = 16'h4000;
defparam \u_clk_divx|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y41_N11
dffeas \u_clk_divx|clk_div_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_divx|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_divx|clk_div_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_divx|clk_div_reg .is_wysiwyg = "true";
defparam \u_clk_divx|clk_div_reg .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \u_clk_divx|clk_div_reg~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_clk_divx|clk_div_reg~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_clk_divx|clk_div_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \u_clk_divx|clk_div_reg~clkctrl .clock_type = "global clock";
defparam \u_clk_divx|clk_div_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = cnt[0] $ (VCC)
// \Add0~1  = CARRY(cnt[0])

	.dataa(cnt[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N11
dffeas \cnt[0] (
	.clk(\u_clk_divx|clk_div_reg~clkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[0] .is_wysiwyg = "true";
defparam \cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (cnt[1] & (!\Add0~1 )) # (!cnt[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!cnt[1]))

	.dataa(cnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h5A5F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N13
dffeas \cnt[1] (
	.clk(\u_clk_divx|clk_div_reg~clkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[1] .is_wysiwyg = "true";
defparam \cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (cnt[2] & (\Add0~3  $ (GND))) # (!cnt[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((cnt[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N15
dffeas \cnt[2] (
	.clk(\u_clk_divx|clk_div_reg~clkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[2] .is_wysiwyg = "true";
defparam \cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (cnt[3] & (!\Add0~5 )) # (!cnt[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!cnt[3]))

	.dataa(gnd),
	.datab(cnt[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N28
cycloneive_lcell_comb \cnt~5 (
// Equation(s):
// \cnt~5_combout  = (!\Equal0~2_combout  & \Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~2_combout ),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~5 .lut_mask = 16'h0F00;
defparam \cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N29
dffeas \cnt[3] (
	.clk(\u_clk_divx|clk_div_reg~clkctrl_outclk ),
	.d(\cnt~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[3] .is_wysiwyg = "true";
defparam \cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (cnt[4] & (\Add0~7  $ (GND))) # (!cnt[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((cnt[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(cnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N19
dffeas \cnt[4] (
	.clk(\u_clk_divx|clk_div_reg~clkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[4] .is_wysiwyg = "true";
defparam \cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (cnt[5] & (!\Add0~9 )) # (!cnt[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!cnt[5]))

	.dataa(cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
cycloneive_lcell_comb \cnt~4 (
// Equation(s):
// \cnt~4_combout  = (!\Equal0~2_combout  & \Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~2_combout ),
	.datad(\Add0~10_combout ),
	.cin(gnd),
	.combout(\cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~4 .lut_mask = 16'h0F00;
defparam \cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N31
dffeas \cnt[5] (
	.clk(\u_clk_divx|clk_div_reg~clkctrl_outclk ),
	.d(\cnt~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[5] .is_wysiwyg = "true";
defparam \cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (cnt[6] & (\Add0~11  $ (GND))) # (!cnt[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((cnt[6] & !\Add0~11 ))

	.dataa(gnd),
	.datab(cnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cycloneive_lcell_comb \cnt~3 (
// Equation(s):
// \cnt~3_combout  = (!\Equal0~2_combout  & \Add0~12_combout )

	.dataa(\Equal0~2_combout ),
	.datab(gnd),
	.datac(\Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~3 .lut_mask = 16'h5050;
defparam \cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N9
dffeas \cnt[6] (
	.clk(\u_clk_divx|clk_div_reg~clkctrl_outclk ),
	.d(\cnt~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[6] .is_wysiwyg = "true";
defparam \cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (cnt[7] & (!\Add0~13 )) # (!cnt[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!cnt[7]))

	.dataa(cnt[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h5A5F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N20
cycloneive_lcell_comb \cnt~2 (
// Equation(s):
// \cnt~2_combout  = (!\Equal0~2_combout  & \Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~2_combout ),
	.datad(\Add0~14_combout ),
	.cin(gnd),
	.combout(\cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~2 .lut_mask = 16'h0F00;
defparam \cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N21
dffeas \cnt[7] (
	.clk(\u_clk_divx|clk_div_reg~clkctrl_outclk ),
	.d(\cnt~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[7] .is_wysiwyg = "true";
defparam \cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (cnt[8] & (\Add0~15  $ (GND))) # (!cnt[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((cnt[8] & !\Add0~15 ))

	.dataa(cnt[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cycloneive_lcell_comb \cnt~1 (
// Equation(s):
// \cnt~1_combout  = (\Add0~16_combout  & !\Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~16_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~1 .lut_mask = 16'h00F0;
defparam \cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N7
dffeas \cnt[8] (
	.clk(\u_clk_divx|clk_div_reg~clkctrl_outclk ),
	.d(\cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[8] .is_wysiwyg = "true";
defparam \cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N26
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (cnt[0] & (cnt[8] & (cnt[9] & cnt[7])))

	.dataa(cnt[0]),
	.datab(cnt[8]),
	.datac(cnt[9]),
	.datad(cnt[7]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N24
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (cnt[6] & (!cnt[3] & (!cnt[4] & cnt[5])))

	.dataa(cnt[6]),
	.datab(cnt[3]),
	.datac(cnt[4]),
	.datad(cnt[5]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0200;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N30
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (cnt[2] & (cnt[1] & (\Equal0~0_combout  & \Equal0~1_combout )))

	.dataa(cnt[2]),
	.datab(cnt[1]),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = cnt[9] $ (\Add0~17 )

	.dataa(gnd),
	.datab(cnt[9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3C;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N8
cycloneive_lcell_comb \cnt~0 (
// Equation(s):
// \cnt~0_combout  = (!\Equal0~2_combout  & \Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~2_combout ),
	.datad(\Add0~18_combout ),
	.cin(gnd),
	.combout(\cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~0 .lut_mask = 16'h0F00;
defparam \cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N9
dffeas \cnt[9] (
	.clk(\u_clk_divx|clk_div_reg~clkctrl_outclk ),
	.d(\cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[9] .is_wysiwyg = "true";
defparam \cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N12
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = cnt[5] $ (VCC)
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(cnt[5])

	.dataa(gnd),
	.datab(cnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N14
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (cnt[6] & (\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!cnt[6] & 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!cnt[6] & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(cnt[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hA505;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N16
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (cnt[7] & ((GND) # (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # (!cnt[7] & 
// (\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((cnt[7]) # (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(cnt[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h5AAF;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N18
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (cnt[8] & (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!cnt[8] & ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) 
// # (GND)))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!cnt[8]))

	.dataa(gnd),
	.datab(cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N20
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (cnt[9] & (\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # (!cnt[9] & 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((cnt[9] & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(gnd),
	.datab(cnt[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N22
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N2
cycloneive_lcell_comb \vga_pic|Add9~0 (
// Equation(s):
// \vga_pic|Add9~0_combout  = \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  $ (GND)
// \vga_pic|Add9~1  = CARRY(!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add9~0_combout ),
	.cout(\vga_pic|Add9~1 ));
// synopsys translate_off
defparam \vga_pic|Add9~0 .lut_mask = 16'hAA55;
defparam \vga_pic|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N4
cycloneive_lcell_comb \vga_pic|Add9~2 (
// Equation(s):
// \vga_pic|Add9~2_combout  = \vga_pic|Add9~1 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Add9~1 ),
	.combout(\vga_pic|Add9~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add9~2 .lut_mask = 16'hF0F0;
defparam \vga_pic|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N2
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~55 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~55_combout  = (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~55 .lut_mask = 16'h0F00;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N4
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~54 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~54_combout  = (cnt[9] & \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[9]),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~54 .lut_mask = 16'hF000;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N26
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~57 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~57_combout  = (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~57 .lut_mask = 16'h0F00;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N24
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~56 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~56_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & cnt[8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(cnt[8]),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~56 .lut_mask = 16'hF000;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N30
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~58 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~58_combout  = (cnt[7] & \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[7]),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~58 .lut_mask = 16'hF000;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N4
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~59 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~59_combout  = (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~59 .lut_mask = 16'h0F00;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N0
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~61 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~61_combout  = (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~61 .lut_mask = 16'h5050;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N6
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~60 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~60_combout  = (cnt[6] & \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(cnt[6]),
	.datab(gnd),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~60 .lut_mask = 16'hA0A0;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N10
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~63 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~63_combout  = (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~63 .lut_mask = 16'h0F00;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N28
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~62 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~62_combout  = (cnt[5] & \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[5]),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~62 .lut_mask = 16'hF000;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N30
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~65 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~65_combout  = (cnt[4] & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(cnt[4]),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~65 .lut_mask = 16'h0C0C;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N28
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~64 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~64_combout  = (cnt[4] & \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(cnt[4]),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~64 .lut_mask = 16'hC0C0;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N8
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = (((\vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~65_combout ) # (\vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~64_combout )))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY((\vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~65_combout ) # (\vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~64_combout ))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~65_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[49]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N10
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (((\vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~63_combout ) # 
// (\vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~62_combout )))) # (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~63_combout  & 
// (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~62_combout )))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY((!\vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~63_combout  & (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~62_combout  & 
// !\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 )))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~63_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[50]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N12
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((((\vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~61_combout ) # 
// (\vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~60_combout ))))) # (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~61_combout ) # 
// ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~60_combout ) # (GND))))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((\vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~61_combout ) # ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~60_combout ) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 )))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~61_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[51]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N14
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~58_combout  & (((!\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )))) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~58_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~59_combout  & (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~59_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (GND)))))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY(((!\vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~58_combout  & !\vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~59_combout )) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~58_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[52]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N16
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & (((\vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~57_combout ) # 
// (\vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~56_combout )))) # (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((((\vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~57_combout ) # 
// (\vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~56_combout )))))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9  = CARRY((!\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~57_combout ) # 
// (\vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~56_combout ))))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~57_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[53]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N18
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~55_combout  & (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~54_combout  & 
// !\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 )))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~55_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[54]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ),
	.combout(),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N20
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N26
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~66 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~66_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~66 .lut_mask = 16'h00CC;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N24
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~88 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~88_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((cnt[8]))) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ))))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(cnt[8]),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~88_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~88 .lut_mask = 16'hE200;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N2
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~67 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~67_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~67 .lut_mask = 16'h00F0;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N22
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~89 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~89_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((cnt[7]))) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ))))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(cnt[7]),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~89_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~89 .lut_mask = 16'hE200;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N0
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~90 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~90_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((cnt[6]))) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ))))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(cnt[6]),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~90_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~90 .lut_mask = 16'hC088;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N4
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~68 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~68_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~68 .lut_mask = 16'h00AA;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N6
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~69 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~69_combout  = (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~69_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~69 .lut_mask = 16'h3300;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N6
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~91 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~91_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((cnt[5]))) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ))))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(cnt[5]),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~91_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~91 .lut_mask = 16'hC088;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N12
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~70 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~70_combout  = (cnt[4] & \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[4]),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~70_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~70 .lut_mask = 16'hF000;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N14
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~71 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~71_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~71_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~71 .lut_mask = 16'h00AA;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N4
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~74 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~74_combout  = (cnt[3] & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[3]),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~74_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~74 .lut_mask = 16'h00F0;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~73 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~73_combout  = (cnt[3] & \vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[3]),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~73_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~73 .lut_mask = 16'hF000;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  = (\vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~74_combout ) # (\vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~73_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~74_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|StageOut[48]~73_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N10
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~75 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~75_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~75_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~75 .lut_mask = 16'h00F0;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N8
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~72 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~72_combout  = (cnt[3] & \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[3]),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~72_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~72 .lut_mask = 16'hF000;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N16
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout  = (((\vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~75_combout ) # (\vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~72_combout )))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1  = CARRY((\vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~75_combout ) # (\vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~72_combout ))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~75_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[57]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N18
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & (((\vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~70_combout ) # 
// (\vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~71_combout )))) # (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~70_combout  & 
// (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~71_combout )))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3  = CARRY((!\vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~70_combout  & (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~71_combout  & 
// !\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 )))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~70_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[58]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N20
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((((\vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~69_combout ) # 
// (\vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~91_combout ))))) # (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~69_combout ) # 
// ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~91_combout ) # (GND))))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5  = CARRY((\vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~69_combout ) # ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~91_combout ) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 )))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~69_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N22
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout  = (\vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~90_combout  & (((!\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )))) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~90_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~68_combout  & (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~68_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ) # (GND)))))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7  = CARRY(((!\vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~90_combout  & !\vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~68_combout )) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~90_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N24
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & (((\vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~67_combout ) # 
// (\vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~89_combout )))) # (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & ((((\vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~67_combout ) # 
// (\vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~89_combout )))))
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9  = CARRY((!\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~67_combout ) # 
// (\vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~89_combout ))))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~67_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N26
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout  = CARRY((!\vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~66_combout  & (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~88_combout  & 
// !\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 )))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~66_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[62]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ),
	.combout(),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .lut_mask = 16'h0001;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N28
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  = \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N0
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~85 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~85_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~89_combout ) # 
// ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[61]~89_combout ),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~85_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~85 .lut_mask = 16'hCE00;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N8
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~76 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~76_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout  & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~76_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~76 .lut_mask = 16'h00CC;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N30
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~77 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~77_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout  & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~77_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~77 .lut_mask = 16'h00CC;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N30
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~86 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~86_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~90_combout ) # 
// ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|StageOut[60]~90_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~86_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~86 .lut_mask = 16'hF200;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N2
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~87 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~87_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~91_combout ) # 
// ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|StageOut[59]~91_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~87_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~87 .lut_mask = 16'hF200;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N4
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~78 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~78_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~78_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~78 .lut_mask = 16'h00CC;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N10
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~92 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~92_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((cnt[4]))) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ))))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datab(cnt[4]),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~92_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~92 .lut_mask = 16'hCA00;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N14
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~79 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~79_combout  = (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~79_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~79 .lut_mask = 16'h3300;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N6
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~93 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~93_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (cnt[3])) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )))))

	.dataa(cnt[3]),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~93_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~93 .lut_mask = 16'hB800;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N0
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~80 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~80_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout  & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~80_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~80 .lut_mask = 16'h00F0;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N26
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~82 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~82_combout  = (cnt[2] & \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[2]),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~82_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~82 .lut_mask = 16'hF000;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~83 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~83_combout  = (cnt[2] & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[2]),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~83_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~83 .lut_mask = 16'h00F0;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N12
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  = (\vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~82_combout ) # (\vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~83_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~82_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|StageOut[56]~83_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N12
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~84 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~84_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  & !\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~84_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~84 .lut_mask = 16'h00F0;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N2
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~81 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~81_combout  = (cnt[2] & \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(cnt[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~81_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~81 .lut_mask = 16'hAA00;
defparam \vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N16
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout  = CARRY((\vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~84_combout ) # (\vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~81_combout ))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~84_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N18
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout  = CARRY((!\vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~93_combout  & (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~80_combout  & 
// !\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout )))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~93_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[66]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ),
	.combout(),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3 .lut_mask = 16'h0001;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N20
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout  = CARRY((\vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~92_combout ) # ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~79_combout ) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout )))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~92_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ),
	.combout(),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N22
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout  = CARRY(((!\vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~87_combout  & !\vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~78_combout )) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~87_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ),
	.combout(),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7 .lut_mask = 16'h001F;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N24
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout  = CARRY((!\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout  & ((\vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~77_combout ) # 
// (\vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~86_combout ))))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~77_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ),
	.combout(),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9 .lut_mask = 16'h000E;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N26
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout  = CARRY((!\vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~85_combout  & (!\vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~76_combout  & 
// !\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout )))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~85_combout ),
	.datab(\vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ),
	.combout(),
	.cout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ));
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .lut_mask = 16'h0001;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N28
cycloneive_lcell_comb \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12 (
// Equation(s):
// \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  = \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ),
	.combout(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N0
cycloneive_lcell_comb \vga_pic|Add10~0 (
// Equation(s):
// \vga_pic|Add10~0_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & (\vga_pic|Add16~12_combout  & VCC)) # (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & 
// (\vga_pic|Add16~12_combout  $ (VCC)))
// \vga_pic|Add10~1  = CARRY((!\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & \vga_pic|Add16~12_combout ))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datab(\vga_pic|Add16~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add10~0_combout ),
	.cout(\vga_pic|Add10~1 ));
// synopsys translate_off
defparam \vga_pic|Add10~0 .lut_mask = 16'h9944;
defparam \vga_pic|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N2
cycloneive_lcell_comb \vga_pic|Add10~2 (
// Equation(s):
// \vga_pic|Add10~2_combout  = (\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\vga_pic|Add16~14_combout  & (!\vga_pic|Add10~1 )) # (!\vga_pic|Add16~14_combout  & ((\vga_pic|Add10~1 ) # (GND))))) # 
// (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\vga_pic|Add16~14_combout  & (\vga_pic|Add10~1  & VCC)) # (!\vga_pic|Add16~14_combout  & (!\vga_pic|Add10~1 ))))
// \vga_pic|Add10~3  = CARRY((\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((!\vga_pic|Add10~1 ) # (!\vga_pic|Add16~14_combout ))) # (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// (!\vga_pic|Add16~14_combout  & !\vga_pic|Add10~1 )))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(\vga_pic|Add16~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add10~1 ),
	.combout(\vga_pic|Add10~2_combout ),
	.cout(\vga_pic|Add10~3 ));
// synopsys translate_off
defparam \vga_pic|Add10~2 .lut_mask = 16'h692B;
defparam \vga_pic|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N4
cycloneive_lcell_comb \vga_pic|Add10~4 (
// Equation(s):
// \vga_pic|Add10~4_combout  = ((\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  $ (\vga_pic|Add16~16_combout  $ (\vga_pic|Add10~3 )))) # (GND)
// \vga_pic|Add10~5  = CARRY((\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\vga_pic|Add16~16_combout  & !\vga_pic|Add10~3 )) # (!\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\vga_pic|Add16~16_combout ) # (!\vga_pic|Add10~3 ))))

	.dataa(\vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\vga_pic|Add16~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add10~3 ),
	.combout(\vga_pic|Add10~4_combout ),
	.cout(\vga_pic|Add10~5 ));
// synopsys translate_off
defparam \vga_pic|Add10~4 .lut_mask = 16'h964D;
defparam \vga_pic|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N6
cycloneive_lcell_comb \vga_pic|Add10~6 (
// Equation(s):
// \vga_pic|Add10~6_combout  = (\vga_pic|Add16~18_combout  & ((\vga_pic|Add9~0_combout  & (!\vga_pic|Add10~5 )) # (!\vga_pic|Add9~0_combout  & ((\vga_pic|Add10~5 ) # (GND))))) # (!\vga_pic|Add16~18_combout  & ((\vga_pic|Add9~0_combout  & (\vga_pic|Add10~5  & 
// VCC)) # (!\vga_pic|Add9~0_combout  & (!\vga_pic|Add10~5 ))))
// \vga_pic|Add10~7  = CARRY((\vga_pic|Add16~18_combout  & ((!\vga_pic|Add10~5 ) # (!\vga_pic|Add9~0_combout ))) # (!\vga_pic|Add16~18_combout  & (!\vga_pic|Add9~0_combout  & !\vga_pic|Add10~5 )))

	.dataa(\vga_pic|Add16~18_combout ),
	.datab(\vga_pic|Add9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add10~5 ),
	.combout(\vga_pic|Add10~6_combout ),
	.cout(\vga_pic|Add10~7 ));
// synopsys translate_off
defparam \vga_pic|Add10~6 .lut_mask = 16'h692B;
defparam \vga_pic|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N8
cycloneive_lcell_comb \vga_pic|Add10~8 (
// Equation(s):
// \vga_pic|Add10~8_combout  = ((\vga_pic|Add16~18_combout  $ (\vga_pic|Add9~2_combout  $ (\vga_pic|Add10~7 )))) # (GND)
// \vga_pic|Add10~9  = CARRY((\vga_pic|Add16~18_combout  & (\vga_pic|Add9~2_combout  & !\vga_pic|Add10~7 )) # (!\vga_pic|Add16~18_combout  & ((\vga_pic|Add9~2_combout ) # (!\vga_pic|Add10~7 ))))

	.dataa(\vga_pic|Add16~18_combout ),
	.datab(\vga_pic|Add9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add10~7 ),
	.combout(\vga_pic|Add10~8_combout ),
	.cout(\vga_pic|Add10~9 ));
// synopsys translate_off
defparam \vga_pic|Add10~8 .lut_mask = 16'h964D;
defparam \vga_pic|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N10
cycloneive_lcell_comb \vga_pic|Add10~10 (
// Equation(s):
// \vga_pic|Add10~10_combout  = (\vga_pic|Add16~18_combout  & ((\vga_pic|Add10~9 ) # (GND))) # (!\vga_pic|Add16~18_combout  & (!\vga_pic|Add10~9 ))
// \vga_pic|Add10~11  = CARRY((\vga_pic|Add16~18_combout ) # (!\vga_pic|Add10~9 ))

	.dataa(\vga_pic|Add16~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add10~9 ),
	.combout(\vga_pic|Add10~10_combout ),
	.cout(\vga_pic|Add10~11 ));
// synopsys translate_off
defparam \vga_pic|Add10~10 .lut_mask = 16'hA5AF;
defparam \vga_pic|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N12
cycloneive_lcell_comb \vga_pic|Add10~12 (
// Equation(s):
// \vga_pic|Add10~12_combout  = (\vga_pic|Add16~18_combout  & (\vga_pic|Add10~11  $ (GND))) # (!\vga_pic|Add16~18_combout  & ((GND) # (!\vga_pic|Add10~11 )))
// \vga_pic|Add10~13  = CARRY((!\vga_pic|Add10~11 ) # (!\vga_pic|Add16~18_combout ))

	.dataa(\vga_pic|Add16~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add10~11 ),
	.combout(\vga_pic|Add10~12_combout ),
	.cout(\vga_pic|Add10~13 ));
// synopsys translate_off
defparam \vga_pic|Add10~12 .lut_mask = 16'hA55F;
defparam \vga_pic|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N22
cycloneive_lcell_comb \vga_pic|Add10~14 (
// Equation(s):
// \vga_pic|Add10~14_combout  = (\vga_pic|always2~30_combout  & (!\vga_pic|always2~16_combout )) # (!\vga_pic|always2~30_combout  & ((\vga_pic|Add10~12_combout )))

	.dataa(gnd),
	.datab(\vga_pic|always2~16_combout ),
	.datac(\vga_pic|always2~30_combout ),
	.datad(\vga_pic|Add10~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~14 .lut_mask = 16'h3F30;
defparam \vga_pic|Add10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = cnt[7] $ (VCC)
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(cnt[7])

	.dataa(gnd),
	.datab(cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N14
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (cnt[8] & (\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!cnt[8] & 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!cnt[8] & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(cnt[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (cnt[9] & (\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!cnt[9] & 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((cnt[9] & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(cnt[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N30
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~56 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~56_combout  = (cnt[9] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[9]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~56 .lut_mask = 16'hF000;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~57 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~57_combout  = (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~57 .lut_mask = 16'h3300;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~58 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~58_combout  = (cnt[8] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[8]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~58 .lut_mask = 16'hF000;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~59 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~59_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~59 .lut_mask = 16'h00AA;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~61 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~61_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~61 .lut_mask = 16'h00AA;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N4
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~60 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~60_combout  = (cnt[7] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[7]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~60 .lut_mask = 16'hF000;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N2
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~62 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~62_combout  = (cnt[6] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(cnt[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~62 .lut_mask = 16'hAA00;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~63 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~63_combout  = (cnt[6] & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[6]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~63 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~62_combout ) # (\vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~63_combout )))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~62_combout ) # (\vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~63_combout ))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~62_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[15]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~61_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~60_combout )))) # (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~61_combout  & 
// (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~60_combout )))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~61_combout  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~60_combout  & 
// !\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~61_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[16]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~58_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~59_combout )))) # (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~58_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~59_combout )))))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~58_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~59_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[17]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~56_combout  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~57_combout  & 
// !\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~56_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N4
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~64_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'h00CC;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~98 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~98_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((cnt[8]))) # 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(cnt[8]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~98_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~98 .lut_mask = 16'hE200;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~65_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~99 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~99_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((cnt[7]))) # 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(cnt[7]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~99_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~99 .lut_mask = 16'hE200;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~67 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~67_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~67 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~66 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~66_combout  = (cnt[6] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[6]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~66 .lut_mask = 16'hF000;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N8
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~69 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~69_combout  = (cnt[5] & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[5]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~69_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~69 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N4
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~68 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~68_combout  = (cnt[5] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[5]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~68 .lut_mask = 16'hF000;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~69_combout ) # (\vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~68_combout )))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~69_combout ) # (\vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~68_combout ))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~69_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[20]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~67_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~66_combout )))) # (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~67_combout  & 
// (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~66_combout )))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~67_combout  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~66_combout  & 
// !\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~67_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[21]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~99_combout )))) # (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~99_combout )))))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~99_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~64_combout  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~98_combout  & 
// !\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[23]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & VCC)) # 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h5A05;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~94 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~94_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~99_combout ) # 
// ((!\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[22]~99_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~94_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~94 .lut_mask = 16'hBA00;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~70 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~70_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~70 .lut_mask = 16'h00AA;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~100 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~100_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((cnt[6]))) # 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(cnt[6]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~100 .lut_mask = 16'hE200;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~71 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~71_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~71_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~71 .lut_mask = 16'h00AA;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~73 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~73_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~73_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~73 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~72 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~72_combout  = (cnt[5] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[5]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~72_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~72 .lut_mask = 16'hF000;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~75 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~75_combout  = (cnt[4] & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[4]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~75_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~75 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~74 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~74_combout  = (cnt[4] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[4]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~74_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~74 .lut_mask = 16'hF000;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~75_combout ) # (\vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~74_combout )))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~75_combout ) # (\vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~74_combout ))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~75_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[25]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~73_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~72_combout )))) # (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~73_combout  & 
// (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~72_combout )))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~73_combout  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~72_combout  & 
// !\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~73_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[26]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~100_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~71_combout )))) # (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~100_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~71_combout )))))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~100_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~71_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~100_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~94_combout  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~70_combout  & 
// !\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~94_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[28]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~10 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  = !\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~37 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~37_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~37 .lut_mask = 16'h00AA;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~36 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~36_combout  = (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~36 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~39 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~39_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~39 .lut_mask = 16'h00AA;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~38 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~38_combout  = (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~38 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~40 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout  = (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~40 .lut_mask = 16'h3300;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~41 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~41_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~41 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~43 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~43_combout  = (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout )

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~43 .lut_mask = 16'h5500;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~42 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~42_combout  = (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~42 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~43_combout ) # (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~42_combout )))
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~43_combout ) # (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~42_combout ))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~43_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[30]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout ) # 
// (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~41_combout )))) # (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout  & 
// (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~41_combout )))
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout  & (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~41_combout  & 
// !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~40_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[31]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~39_combout ) # 
// (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~38_combout )))) # (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~39_combout ) # 
// (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~38_combout )))))
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~39_combout ) # 
// (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~38_combout ))))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~39_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[32]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~37_combout  & (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~36_combout  & 
// !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~37_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[33]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~61 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~61_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )) # (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout 
// )))))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~61 .lut_mask = 16'h7200;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~46 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~46_combout  = (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~46 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~76 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~76_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~76_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~76 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~95 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~95_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~100_combout ) # 
// ((!\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[27]~100_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~95_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~95 .lut_mask = 16'hBA00;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~77 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~77_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~77_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~77 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~101 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~101_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((cnt[5]))) # 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(cnt[5]),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~101_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~101 .lut_mask = 16'hCA00;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N14
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~79 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~79_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~79 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~78 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~78_combout  = (cnt[4] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[4]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~78_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~78 .lut_mask = 16'hF000;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~81 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~81_combout  = (cnt[3] & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[3]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~81_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~81 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~80 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~80_combout  = (cnt[3] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[3]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~80_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~80 .lut_mask = 16'hF000;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~81_combout ) # (\vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~80_combout )))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~81_combout ) # (\vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~80_combout ))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~81_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[30]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~79_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~78_combout )))) # (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~79_combout  & 
// (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~78_combout )))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~79_combout  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~78_combout  & 
// !\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~79_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[31]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~77_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~101_combout )))) # (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~77_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~101_combout )))))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~77_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~101_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~77_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~76_combout  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~95_combout  & 
// !\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~76_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[33]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~47 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~47_combout  = (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~47 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~10 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout  = !\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~48 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~48_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout  & !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~48 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~47_combout ) # (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~48_combout )))
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~47_combout ) # (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~48_combout ))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~47_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[35]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~61_combout ) # 
// (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~46_combout )))) # (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~61_combout  & 
// (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~46_combout )))
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~61_combout  & (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~46_combout  & 
// !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~61_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~59 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~59_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )) # (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout 
// )))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~59 .lut_mask = 16'h7400;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~44 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~44_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  & !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~44 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~60 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~60_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )) # (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout 
// )))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~60 .lut_mask = 16'h5C00;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~45 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~45_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~45 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & (((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~60_combout ) # 
// (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~45_combout )))) # (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~60_combout ) # 
// (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~45_combout )))))
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~60_combout ) # 
// (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~45_combout ))))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~60_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~59_combout  & (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~44_combout  & 
// !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~59_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[38]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~49 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~49 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~57 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~57_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~61_combout ) # 
// ((\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[36]~61_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~57 .lut_mask = 16'hF200;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~50 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~50 .lut_mask = 16'h00CC;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~62 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~62_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((!\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))) # (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout 
// ))))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~62 .lut_mask = 16'h3A00;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~82 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~82_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~82_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~82 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~96 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~96_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~101_combout ) # 
// ((\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[32]~101_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~96_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~96 .lut_mask = 16'hAE00;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~83 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~83_combout  = (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~83_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~83 .lut_mask = 16'h0F00;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~102 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~102_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (cnt[4])) # 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )))))

	.dataa(cnt[4]),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~102_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~102 .lut_mask = 16'hAC00;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~85 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~85_combout  = (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~85_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~85 .lut_mask = 16'h0F00;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~84 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~84_combout  = (cnt[3] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(cnt[3]),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~84_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~84 .lut_mask = 16'hA0A0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~86 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~86_combout  = (cnt[2] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(cnt[2]),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~86_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~86 .lut_mask = 16'hA0A0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~87 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~87_combout  = (cnt[2] & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[2]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~87_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~87 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~86_combout ) # (\vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~87_combout )))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~86_combout ) # (\vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~87_combout ))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~86_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[35]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~85_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~84_combout )))) # (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~85_combout  & 
// (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~84_combout )))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~85_combout  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~84_combout  & 
// !\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~85_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[36]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & (((\vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~83_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~102_combout )))) # (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~83_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~102_combout )))))
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((\vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~83_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~102_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~83_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~82_combout  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~96_combout  & 
// !\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~82_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[38]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~10 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout  = !\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~52 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout  & !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~52 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~51 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~51_combout  = (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~51 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout ) # (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~51_combout )))
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout ) # (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~51_combout ))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout ) # 
// (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~62_combout )))) # (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout  & 
// (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~62_combout )))
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout  & (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~62_combout  & 
// !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & (((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout ) # 
// (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~57_combout )))) # (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout ) # 
// (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~57_combout )))))
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout ) # 
// (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~57_combout ))))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~53 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~53_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  & !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~53_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~53 .lut_mask = 16'h00AA;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~58 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~58_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~60_combout ) # 
// ((!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[37]~60_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~58 .lut_mask = 16'hF400;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~53_combout  & (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~58_combout  & 
// !\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~53_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[43]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout ) # 
// ((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~57_combout )))) # (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (((\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ))))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[42]~57_combout ),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54 .lut_mask = 16'hEEF0;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[47]~55 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[47]~55_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout ) # 
// ((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~62_combout )))) # (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (((\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ))))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[41]~62_combout ),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[47]~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[47]~55 .lut_mask = 16'hEFE0;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[47]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneive_lcell_comb \vga_pic|Mod0|auto_generated|divider|divider|StageOut[46]~56 (
// Equation(s):
// \vga_pic|Mod0|auto_generated|divider|divider|StageOut[46]~56_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout ) # 
// ((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~51_combout )))) # (!\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (((\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ))))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout ),
	.datab(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[40]~51_combout ),
	.datac(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[46]~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[46]~56 .lut_mask = 16'hEFE0;
defparam \vga_pic|Mod0|auto_generated|divider|divider|StageOut[46]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~97 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~97_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~102_combout ) # 
// ((!\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[37]~102_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~97_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~97 .lut_mask = 16'hBA00;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~88 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~88_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~88_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~88 .lut_mask = 16'h00AA;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N30
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~89 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~89_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~89_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~89 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~103 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~103_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (cnt[3])) # 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))))

	.dataa(cnt[3]),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\vga_pic|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~103_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~103 .lut_mask = 16'hB800;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~90 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~90_combout  = (cnt[2] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[2]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~90 .lut_mask = 16'hF000;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~91 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~91_combout  = (\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~91_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~91 .lut_mask = 16'h00CC;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~92 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~92_combout  = (cnt[1] & \vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[1]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~92_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~92 .lut_mask = 16'hF000;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~93 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~93_combout  = (cnt[1] & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[1]),
	.datad(\vga_pic|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~93_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~93 .lut_mask = 16'h00F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N20
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout  = CARRY((\vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~92_combout ) # (\vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~93_combout ))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~92_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[40]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N22
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~90_combout  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~91_combout  & 
// !\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout )))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[41]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ),
	.combout(),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 .lut_mask = 16'h0001;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout  & ((\vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~89_combout ) # 
// (\vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~103_combout ))))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~89_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[42]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ),
	.combout(),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .lut_mask = 16'h000E;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~97_combout  & (!\vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~88_combout  & 
// !\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout )))

	.dataa(\vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~97_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|StageOut[43]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ),
	.combout(),
	.cout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N28
cycloneive_lcell_comb \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N2
cycloneive_lcell_comb \vga_pic|Add13~0 (
// Equation(s):
// \vga_pic|Add13~0_combout  = (\vga_pic|Add16~12_combout  & (\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  $ (GND))) # (!\vga_pic|Add16~12_combout  & 
// (!\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & VCC))
// \vga_pic|Add13~1  = CARRY((\vga_pic|Add16~12_combout  & !\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ))

	.dataa(\vga_pic|Add16~12_combout ),
	.datab(\vga_pic|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add13~0_combout ),
	.cout(\vga_pic|Add13~1 ));
// synopsys translate_off
defparam \vga_pic|Add13~0 .lut_mask = 16'h9922;
defparam \vga_pic|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N4
cycloneive_lcell_comb \vga_pic|Add13~2 (
// Equation(s):
// \vga_pic|Add13~2_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[46]~56_combout  & ((\vga_pic|Add16~14_combout  & (\vga_pic|Add13~1  & VCC)) # (!\vga_pic|Add16~14_combout  & (!\vga_pic|Add13~1 )))) # 
// (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[46]~56_combout  & ((\vga_pic|Add16~14_combout  & (!\vga_pic|Add13~1 )) # (!\vga_pic|Add16~14_combout  & ((\vga_pic|Add13~1 ) # (GND)))))
// \vga_pic|Add13~3  = CARRY((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[46]~56_combout  & (!\vga_pic|Add16~14_combout  & !\vga_pic|Add13~1 )) # (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[46]~56_combout  & ((!\vga_pic|Add13~1 ) # 
// (!\vga_pic|Add16~14_combout ))))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[46]~56_combout ),
	.datab(\vga_pic|Add16~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add13~1 ),
	.combout(\vga_pic|Add13~2_combout ),
	.cout(\vga_pic|Add13~3 ));
// synopsys translate_off
defparam \vga_pic|Add13~2 .lut_mask = 16'h9617;
defparam \vga_pic|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N6
cycloneive_lcell_comb \vga_pic|Add13~4 (
// Equation(s):
// \vga_pic|Add13~4_combout  = ((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[47]~55_combout  $ (\vga_pic|Add16~16_combout  $ (!\vga_pic|Add13~3 )))) # (GND)
// \vga_pic|Add13~5  = CARRY((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[47]~55_combout  & ((\vga_pic|Add16~16_combout ) # (!\vga_pic|Add13~3 ))) # (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[47]~55_combout  & 
// (\vga_pic|Add16~16_combout  & !\vga_pic|Add13~3 )))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[47]~55_combout ),
	.datab(\vga_pic|Add16~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add13~3 ),
	.combout(\vga_pic|Add13~4_combout ),
	.cout(\vga_pic|Add13~5 ));
// synopsys translate_off
defparam \vga_pic|Add13~4 .lut_mask = 16'h698E;
defparam \vga_pic|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cycloneive_lcell_comb \vga_pic|Add13~6 (
// Equation(s):
// \vga_pic|Add13~6_combout  = (\vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54_combout  & ((\vga_pic|Add16~18_combout  & ((\vga_pic|Add13~5 ) # (GND))) # (!\vga_pic|Add16~18_combout  & (!\vga_pic|Add13~5 )))) # 
// (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54_combout  & ((\vga_pic|Add16~18_combout  & (!\vga_pic|Add13~5 )) # (!\vga_pic|Add16~18_combout  & (\vga_pic|Add13~5  & VCC))))
// \vga_pic|Add13~7  = CARRY((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54_combout  & ((\vga_pic|Add16~18_combout ) # (!\vga_pic|Add13~5 ))) # (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54_combout  & 
// (\vga_pic|Add16~18_combout  & !\vga_pic|Add13~5 )))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54_combout ),
	.datab(\vga_pic|Add16~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add13~5 ),
	.combout(\vga_pic|Add13~6_combout ),
	.cout(\vga_pic|Add13~7 ));
// synopsys translate_off
defparam \vga_pic|Add13~6 .lut_mask = 16'h968E;
defparam \vga_pic|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N10
cycloneive_lcell_comb \vga_pic|Add13~8 (
// Equation(s):
// \vga_pic|Add13~8_combout  = ((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54_combout  $ (\vga_pic|Add16~18_combout  $ (\vga_pic|Add13~7 )))) # (GND)
// \vga_pic|Add13~9  = CARRY((\vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54_combout  & ((!\vga_pic|Add13~7 ) # (!\vga_pic|Add16~18_combout ))) # (!\vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54_combout  & 
// (!\vga_pic|Add16~18_combout  & !\vga_pic|Add13~7 )))

	.dataa(\vga_pic|Mod0|auto_generated|divider|divider|StageOut[48]~54_combout ),
	.datab(\vga_pic|Add16~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add13~7 ),
	.combout(\vga_pic|Add13~8_combout ),
	.cout(\vga_pic|Add13~9 ));
// synopsys translate_off
defparam \vga_pic|Add13~8 .lut_mask = 16'h962B;
defparam \vga_pic|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N12
cycloneive_lcell_comb \vga_pic|Add13~10 (
// Equation(s):
// \vga_pic|Add13~10_combout  = (\vga_pic|Add16~18_combout  & ((\vga_pic|Add13~9 ) # (GND))) # (!\vga_pic|Add16~18_combout  & (!\vga_pic|Add13~9 ))
// \vga_pic|Add13~11  = CARRY((\vga_pic|Add16~18_combout ) # (!\vga_pic|Add13~9 ))

	.dataa(gnd),
	.datab(\vga_pic|Add16~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add13~9 ),
	.combout(\vga_pic|Add13~10_combout ),
	.cout(\vga_pic|Add13~11 ));
// synopsys translate_off
defparam \vga_pic|Add13~10 .lut_mask = 16'hC3CF;
defparam \vga_pic|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N14
cycloneive_lcell_comb \vga_pic|Add13~12 (
// Equation(s):
// \vga_pic|Add13~12_combout  = (\vga_pic|Add16~18_combout  & (\vga_pic|Add13~11  $ (GND))) # (!\vga_pic|Add16~18_combout  & ((GND) # (!\vga_pic|Add13~11 )))
// \vga_pic|Add13~13  = CARRY((!\vga_pic|Add13~11 ) # (!\vga_pic|Add16~18_combout ))

	.dataa(gnd),
	.datab(\vga_pic|Add16~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add13~11 ),
	.combout(\vga_pic|Add13~12_combout ),
	.cout(\vga_pic|Add13~13 ));
// synopsys translate_off
defparam \vga_pic|Add13~12 .lut_mask = 16'hC33F;
defparam \vga_pic|Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N22
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = cnt[7] $ (VCC)
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(cnt[7])

	.dataa(gnd),
	.datab(cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (cnt[8] & (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!cnt[8] & 
// (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!cnt[8] & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(cnt[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N26
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (cnt[9] & (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!cnt[9] & 
// (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((cnt[9] & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(cnt[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N10
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~56 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~56_combout  = (cnt[9] & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[9]),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~56 .lut_mask = 16'hF000;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N0
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~57 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~57_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~57 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N16
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~58 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & cnt[8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(cnt[8]),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~58 .lut_mask = 16'hF000;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N20
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~59 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~59_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~59 .lut_mask = 16'h00CC;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N4
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~61 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~61_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~61 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N6
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~60 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & cnt[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(cnt[7]),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~60 .lut_mask = 16'hF000;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~62 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~62_combout  = (cnt[6] & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[6]),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~62 .lut_mask = 16'hF000;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~63 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~63_combout  = (cnt[6] & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[6]),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~63 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N4
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~62_combout ) # (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~63_combout )))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~62_combout ) # (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~63_combout ))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~62_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[15]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N6
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~61_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~61_combout  & 
// (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout )))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~61_combout  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout  & 
// !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~61_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N8
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~59_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~59_combout )))))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~59_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[17]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N10
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~56_combout  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~57_combout  & 
// !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~56_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N12
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N0
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~102 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~102_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((cnt[7]))) # 
// (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(cnt[7]),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~102_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~102 .lut_mask = 16'hE400;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N14
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~64_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N2
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~101 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~101_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((cnt[8]))) # 
// (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(cnt[8]),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~101_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~101 .lut_mask = 16'hE400;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N18
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~65_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'h00AA;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N0
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~66 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & cnt[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(cnt[6]),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~66 .lut_mask = 16'hF000;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N14
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~67 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~67_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~67 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N14
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~69 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~69_combout  = (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & cnt[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(cnt[5]),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~69_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~69 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N16
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~68 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~68_combout  = (cnt[5] & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[5]),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~68 .lut_mask = 16'hF000;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N22
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~69_combout ) # (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~68_combout )))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~69_combout ) # (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~68_combout ))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~69_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[20]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N24
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~67_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout  & 
// (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~67_combout )))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~67_combout  & 
// !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[21]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N26
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~102_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~102_combout )))))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~102_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N28
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~64_combout  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~101_combout  & 
// !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[23]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N30
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N12
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~97 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~97_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~102_combout ) # 
// ((!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[22]~102_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~97_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~97 .lut_mask = 16'hF400;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N28
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~70 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~70_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~70 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N30
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~71 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~71_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~71_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~71 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N2
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~103 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~103_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (cnt[6])) # 
// (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(cnt[6]),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~103 .lut_mask = 16'hD800;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N6
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~73 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~73_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~73_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~73 .lut_mask = 16'h00CC;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N0
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~72 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout  = (cnt[5] & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[5]),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~72 .lut_mask = 16'hF000;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N10
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~75 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~75_combout  = (cnt[4] & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[4]),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~75_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~75 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N8
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~74 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~74_combout  = (cnt[4] & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[4]),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~74_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~74 .lut_mask = 16'hF000;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N18
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~75_combout ) # (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~74_combout )))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~75_combout ) # (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~74_combout ))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~75_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[25]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N20
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~73_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~73_combout  & 
// (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout )))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~73_combout  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout  & 
// !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~73_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N22
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~71_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~103_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~71_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~103_combout )))))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~71_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~103_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~71_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N24
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~97_combout  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~70_combout  & 
// !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~97_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[28]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N26
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N30
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~77 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~77_combout  = (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~77_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~77 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N20
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~104 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~104_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (cnt[5])) # 
// (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(cnt[5]),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~104_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~104 .lut_mask = 16'hD080;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N12
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~78 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & cnt[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(cnt[4]),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~78 .lut_mask = 16'hF000;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N14
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~79 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~79_combout  = (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~79 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N22
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~81 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~81_combout  = (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & cnt[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(cnt[3]),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~81_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~81 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N28
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~80 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~80_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & cnt[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(cnt[3]),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~80_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~80 .lut_mask = 16'hF000;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N0
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~81_combout ) # (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~80_combout )))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~81_combout ) # (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~80_combout ))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~81_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[30]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N2
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~79_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout  & 
// (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~79_combout )))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~79_combout  & 
// !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[31]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N4
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~77_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~104_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~77_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~104_combout )))))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~77_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~104_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~77_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N16
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~76 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~76_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~76_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~76 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N18
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~98 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~98_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~103_combout ) # 
// ((!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[27]~103_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~98_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~98 .lut_mask = 16'hF040;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N6
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~76_combout  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~98_combout  & 
// !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~76_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[33]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N8
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~82 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~82 .lut_mask = 16'h00F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N18
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~99 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~99_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~104_combout ) # 
// ((!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[32]~104_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~99_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~99 .lut_mask = 16'hF040;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N20
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~83 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout  = (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~83 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N24
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~105 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~105_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (cnt[4])) # 
// (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )))))

	.dataa(cnt[4]),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~105_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~105 .lut_mask = 16'hA0C0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N26
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~84 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout  = (cnt[3] & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(cnt[3]),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~84 .lut_mask = 16'hC0C0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N16
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~85 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout  = (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~85 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N22
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~87 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~87_combout  = (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & cnt[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(cnt[2]),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~87_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~87 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N4
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~86 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~86_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & cnt[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(cnt[2]),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~86_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~86 .lut_mask = 16'hF000;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N6
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~87_combout ) # (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~86_combout )))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~87_combout ) # (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~86_combout ))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~87_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[35]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N8
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout  & 
// (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout )))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout  & 
// !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N10
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~105_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~105_combout )))))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~105_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N12
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~99_combout  & 
// !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[38]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N14
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N0
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~88 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~88_combout  = (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~88_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~88 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N24
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~106 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~106_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (cnt[3])) # 
// (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(cnt[3]),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~106_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~106 .lut_mask = 16'hD800;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N30
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~89 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~89_combout  = (cnt[2] & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[2]),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~89_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~89 .lut_mask = 16'hF000;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N30
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~90 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~90_combout  = (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~90 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N22
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~92 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~92_combout  = (cnt[1] & !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(cnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~92_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~92 .lut_mask = 16'h00AA;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N20
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~91 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~91_combout  = (cnt[1] & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(cnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~91_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~91 .lut_mask = 16'hAA00;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N0
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~92_combout ) # (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~91_combout )))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~92_combout ) # (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~91_combout ))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~92_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[40]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N2
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~89_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~90_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~89_combout  & 
// (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~90_combout )))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~89_combout  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~90_combout  & 
// !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~89_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N4
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & (((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~88_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~106_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~88_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~106_combout )))))
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~88_combout ) # 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~106_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~88_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N26
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~100 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~100_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~105_combout ) # 
// ((!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[37]~105_combout ),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~100_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~100 .lut_mask = 16'hDC00;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N28
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~93 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~93_combout  = (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~93_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~93 .lut_mask = 16'h0F00;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N6
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~100_combout  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~93_combout  & 
// !\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~100_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[43]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N8
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N16
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~88_combout ) # 
// ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~106_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (((\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~88_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[42]~106_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94 .lut_mask = 16'hFCAC;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N18
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[47]~95 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[47]~95_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~89_combout ) # 
// ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~90_combout )))) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (((\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ))))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~89_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[47]~95_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[47]~95 .lut_mask = 16'hEFE0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[47]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N28
cycloneive_lcell_comb \vga_pic|Mod1|auto_generated|divider|divider|StageOut[46]~96 (
// Equation(s):
// \vga_pic|Mod1|auto_generated|divider|divider|StageOut[46]~96_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (cnt[1])) # (!\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// ((\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout )))

	.dataa(cnt[1]),
	.datab(gnd),
	.datac(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\vga_pic|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[46]~96_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[46]~96 .lut_mask = 16'hAFA0;
defparam \vga_pic|Mod1|auto_generated|divider|divider|StageOut[46]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
cycloneive_lcell_comb \vga_pic|Add17~0 (
// Equation(s):
// \vga_pic|Add17~0_combout  = (cnt[0] & (\vga_pic|Add16~12_combout  $ (VCC))) # (!cnt[0] & (\vga_pic|Add16~12_combout  & VCC))
// \vga_pic|Add17~1  = CARRY((cnt[0] & \vga_pic|Add16~12_combout ))

	.dataa(cnt[0]),
	.datab(\vga_pic|Add16~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add17~0_combout ),
	.cout(\vga_pic|Add17~1 ));
// synopsys translate_off
defparam \vga_pic|Add17~0 .lut_mask = 16'h6688;
defparam \vga_pic|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cycloneive_lcell_comb \vga_pic|Add17~2 (
// Equation(s):
// \vga_pic|Add17~2_combout  = (\vga_pic|Add16~14_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[46]~96_combout  & (\vga_pic|Add17~1  & VCC)) # (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[46]~96_combout  & (!\vga_pic|Add17~1 
// )))) # (!\vga_pic|Add16~14_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[46]~96_combout  & (!\vga_pic|Add17~1 )) # (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[46]~96_combout  & ((\vga_pic|Add17~1 ) # (GND)))))
// \vga_pic|Add17~3  = CARRY((\vga_pic|Add16~14_combout  & (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[46]~96_combout  & !\vga_pic|Add17~1 )) # (!\vga_pic|Add16~14_combout  & ((!\vga_pic|Add17~1 ) # 
// (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[46]~96_combout ))))

	.dataa(\vga_pic|Add16~14_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[46]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add17~1 ),
	.combout(\vga_pic|Add17~2_combout ),
	.cout(\vga_pic|Add17~3 ));
// synopsys translate_off
defparam \vga_pic|Add17~2 .lut_mask = 16'h9617;
defparam \vga_pic|Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cycloneive_lcell_comb \vga_pic|Add17~4 (
// Equation(s):
// \vga_pic|Add17~4_combout  = ((\vga_pic|Add16~16_combout  $ (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[47]~95_combout  $ (!\vga_pic|Add17~3 )))) # (GND)
// \vga_pic|Add17~5  = CARRY((\vga_pic|Add16~16_combout  & ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[47]~95_combout ) # (!\vga_pic|Add17~3 ))) # (!\vga_pic|Add16~16_combout  & 
// (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[47]~95_combout  & !\vga_pic|Add17~3 )))

	.dataa(\vga_pic|Add16~16_combout ),
	.datab(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[47]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add17~3 ),
	.combout(\vga_pic|Add17~4_combout ),
	.cout(\vga_pic|Add17~5 ));
// synopsys translate_off
defparam \vga_pic|Add17~4 .lut_mask = 16'h698E;
defparam \vga_pic|Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cycloneive_lcell_comb \vga_pic|Add17~6 (
// Equation(s):
// \vga_pic|Add17~6_combout  = (\vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94_combout  & ((\vga_pic|Add16~18_combout  & ((\vga_pic|Add17~5 ) # (GND))) # (!\vga_pic|Add16~18_combout  & (!\vga_pic|Add17~5 )))) # 
// (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94_combout  & ((\vga_pic|Add16~18_combout  & (!\vga_pic|Add17~5 )) # (!\vga_pic|Add16~18_combout  & (\vga_pic|Add17~5  & VCC))))
// \vga_pic|Add17~7  = CARRY((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94_combout  & ((\vga_pic|Add16~18_combout ) # (!\vga_pic|Add17~5 ))) # (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94_combout  & 
// (\vga_pic|Add16~18_combout  & !\vga_pic|Add17~5 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94_combout ),
	.datab(\vga_pic|Add16~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add17~5 ),
	.combout(\vga_pic|Add17~6_combout ),
	.cout(\vga_pic|Add17~7 ));
// synopsys translate_off
defparam \vga_pic|Add17~6 .lut_mask = 16'h968E;
defparam \vga_pic|Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cycloneive_lcell_comb \vga_pic|Add17~8 (
// Equation(s):
// \vga_pic|Add17~8_combout  = ((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94_combout  $ (\vga_pic|Add16~18_combout  $ (\vga_pic|Add17~7 )))) # (GND)
// \vga_pic|Add17~9  = CARRY((\vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94_combout  & ((!\vga_pic|Add17~7 ) # (!\vga_pic|Add16~18_combout ))) # (!\vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94_combout  & 
// (!\vga_pic|Add16~18_combout  & !\vga_pic|Add17~7 )))

	.dataa(\vga_pic|Mod1|auto_generated|divider|divider|StageOut[48]~94_combout ),
	.datab(\vga_pic|Add16~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add17~7 ),
	.combout(\vga_pic|Add17~8_combout ),
	.cout(\vga_pic|Add17~9 ));
// synopsys translate_off
defparam \vga_pic|Add17~8 .lut_mask = 16'h962B;
defparam \vga_pic|Add17~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
cycloneive_lcell_comb \vga_pic|Add17~10 (
// Equation(s):
// \vga_pic|Add17~10_combout  = (\vga_pic|Add16~18_combout  & ((\vga_pic|Add17~9 ) # (GND))) # (!\vga_pic|Add16~18_combout  & (!\vga_pic|Add17~9 ))
// \vga_pic|Add17~11  = CARRY((\vga_pic|Add16~18_combout ) # (!\vga_pic|Add17~9 ))

	.dataa(\vga_pic|Add16~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add17~9 ),
	.combout(\vga_pic|Add17~10_combout ),
	.cout(\vga_pic|Add17~11 ));
// synopsys translate_off
defparam \vga_pic|Add17~10 .lut_mask = 16'hA5AF;
defparam \vga_pic|Add17~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneive_lcell_comb \vga_pic|Add17~12 (
// Equation(s):
// \vga_pic|Add17~12_combout  = (\vga_pic|Add16~18_combout  & (\vga_pic|Add17~11  $ (GND))) # (!\vga_pic|Add16~18_combout  & ((GND) # (!\vga_pic|Add17~11 )))
// \vga_pic|Add17~13  = CARRY((!\vga_pic|Add17~11 ) # (!\vga_pic|Add16~18_combout ))

	.dataa(\vga_pic|Add16~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add17~11 ),
	.combout(\vga_pic|Add17~12_combout ),
	.cout(\vga_pic|Add17~13 ));
// synopsys translate_off
defparam \vga_pic|Add17~12 .lut_mask = 16'hA55F;
defparam \vga_pic|Add17~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneive_lcell_comb \vga_pic|Add10~15 (
// Equation(s):
// \vga_pic|Add10~15_combout  = (\vga_pic|always2~30_combout  & ((\vga_pic|Add10~14_combout  & (\vga_pic|Add13~12_combout )) # (!\vga_pic|Add10~14_combout  & ((\vga_pic|Add17~12_combout ))))) # (!\vga_pic|always2~30_combout  & (\vga_pic|Add10~14_combout ))

	.dataa(\vga_pic|always2~30_combout ),
	.datab(\vga_pic|Add10~14_combout ),
	.datac(\vga_pic|Add13~12_combout ),
	.datad(\vga_pic|Add17~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~15 .lut_mask = 16'hE6C4;
defparam \vga_pic|Add10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N0
cycloneive_lcell_comb \vga_pic|Add18~0 (
// Equation(s):
// \vga_pic|Add18~0_combout  = (((\vga_ctrl|Add5~4_combout ) # (!\vga_ctrl|pix_data_req~q )))
// \vga_pic|Add18~1  = CARRY((\vga_ctrl|Add5~4_combout ) # (!\vga_ctrl|pix_data_req~q ))

	.dataa(\vga_ctrl|Add5~4_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add18~0_combout ),
	.cout(\vga_pic|Add18~1 ));
// synopsys translate_off
defparam \vga_pic|Add18~0 .lut_mask = 16'h44BB;
defparam \vga_pic|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N2
cycloneive_lcell_comb \vga_pic|Add18~2 (
// Equation(s):
// \vga_pic|Add18~2_combout  = (\vga_pic|Add18~1  & (((\vga_ctrl|Add5~6_combout ) # (!\vga_ctrl|pix_data_req~q )))) # (!\vga_pic|Add18~1  & (\vga_ctrl|pix_data_req~q  & (!\vga_ctrl|Add5~6_combout )))
// \vga_pic|Add18~3  = CARRY((\vga_ctrl|pix_data_req~q  & (!\vga_ctrl|Add5~6_combout  & !\vga_pic|Add18~1 )))

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_ctrl|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add18~1 ),
	.combout(\vga_pic|Add18~2_combout ),
	.cout(\vga_pic|Add18~3 ));
// synopsys translate_off
defparam \vga_pic|Add18~2 .lut_mask = 16'hD202;
defparam \vga_pic|Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N4
cycloneive_lcell_comb \vga_pic|Add18~4 (
// Equation(s):
// \vga_pic|Add18~4_combout  = (\vga_pic|Add18~3  & ((((\vga_ctrl|Add5~8_combout ) # (!\vga_ctrl|pix_data_req~q ))))) # (!\vga_pic|Add18~3  & (((\vga_ctrl|Add5~8_combout ) # (GND)) # (!\vga_ctrl|pix_data_req~q )))
// \vga_pic|Add18~5  = CARRY(((\vga_ctrl|Add5~8_combout ) # (!\vga_pic|Add18~3 )) # (!\vga_ctrl|pix_data_req~q ))

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_ctrl|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add18~3 ),
	.combout(\vga_pic|Add18~4_combout ),
	.cout(\vga_pic|Add18~5 ));
// synopsys translate_off
defparam \vga_pic|Add18~4 .lut_mask = 16'h2DDF;
defparam \vga_pic|Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N6
cycloneive_lcell_comb \vga_pic|Add18~6 (
// Equation(s):
// \vga_pic|Add18~6_combout  = (\vga_ctrl|pix_data_req~q  & ((\vga_ctrl|Add5~10_combout  & (!\vga_pic|Add18~5 )) # (!\vga_ctrl|Add5~10_combout  & ((\vga_pic|Add18~5 ) # (GND))))) # (!\vga_ctrl|pix_data_req~q  & (((!\vga_pic|Add18~5 ))))
// \vga_pic|Add18~7  = CARRY(((\vga_ctrl|pix_data_req~q  & !\vga_ctrl|Add5~10_combout )) # (!\vga_pic|Add18~5 ))

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_ctrl|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add18~5 ),
	.combout(\vga_pic|Add18~6_combout ),
	.cout(\vga_pic|Add18~7 ));
// synopsys translate_off
defparam \vga_pic|Add18~6 .lut_mask = 16'h2D2F;
defparam \vga_pic|Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N8
cycloneive_lcell_comb \vga_pic|Add18~8 (
// Equation(s):
// \vga_pic|Add18~8_combout  = (\vga_pic|Add18~7  & (((\vga_ctrl|Add5~12_combout ) # (!\vga_ctrl|pix_data_req~q )))) # (!\vga_pic|Add18~7  & ((((\vga_ctrl|Add5~12_combout ) # (!\vga_ctrl|pix_data_req~q )))))
// \vga_pic|Add18~9  = CARRY((!\vga_pic|Add18~7  & ((\vga_ctrl|Add5~12_combout ) # (!\vga_ctrl|pix_data_req~q ))))

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_ctrl|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add18~7 ),
	.combout(\vga_pic|Add18~8_combout ),
	.cout(\vga_pic|Add18~9 ));
// synopsys translate_off
defparam \vga_pic|Add18~8 .lut_mask = 16'hD20D;
defparam \vga_pic|Add18~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N10
cycloneive_lcell_comb \vga_pic|Add18~10 (
// Equation(s):
// \vga_pic|Add18~10_combout  = (\vga_pic|Add18~9  & (((\vga_ctrl|Add5~14_combout ) # (!\vga_ctrl|pix_data_req~q )))) # (!\vga_pic|Add18~9  & (\vga_ctrl|pix_data_req~q  & (!\vga_ctrl|Add5~14_combout )))
// \vga_pic|Add18~11  = CARRY((\vga_ctrl|pix_data_req~q  & (!\vga_ctrl|Add5~14_combout  & !\vga_pic|Add18~9 )))

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_ctrl|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add18~9 ),
	.combout(\vga_pic|Add18~10_combout ),
	.cout(\vga_pic|Add18~11 ));
// synopsys translate_off
defparam \vga_pic|Add18~10 .lut_mask = 16'hD202;
defparam \vga_pic|Add18~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N12
cycloneive_lcell_comb \vga_pic|Add18~12 (
// Equation(s):
// \vga_pic|Add18~12_combout  = (\vga_pic|Add18~11  & ((((\vga_ctrl|Add5~16_combout ) # (!\vga_ctrl|pix_data_req~q ))))) # (!\vga_pic|Add18~11  & (((\vga_ctrl|Add5~16_combout ) # (GND)) # (!\vga_ctrl|pix_data_req~q )))
// \vga_pic|Add18~13  = CARRY(((\vga_ctrl|Add5~16_combout ) # (!\vga_pic|Add18~11 )) # (!\vga_ctrl|pix_data_req~q ))

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_ctrl|Add5~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add18~11 ),
	.combout(\vga_pic|Add18~12_combout ),
	.cout(\vga_pic|Add18~13 ));
// synopsys translate_off
defparam \vga_pic|Add18~12 .lut_mask = 16'h2DDF;
defparam \vga_pic|Add18~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N14
cycloneive_lcell_comb \vga_pic|Add18~14 (
// Equation(s):
// \vga_pic|Add18~14_combout  = (\vga_pic|Add18~13  & (((\vga_ctrl|Add5~18_combout ) # (!\vga_ctrl|pix_data_req~q )))) # (!\vga_pic|Add18~13  & (!\vga_ctrl|Add5~18_combout  & (\vga_ctrl|pix_data_req~q )))
// \vga_pic|Add18~15  = CARRY((!\vga_ctrl|Add5~18_combout  & (\vga_ctrl|pix_data_req~q  & !\vga_pic|Add18~13 )))

	.dataa(\vga_ctrl|Add5~18_combout ),
	.datab(\vga_ctrl|pix_data_req~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add18~13 ),
	.combout(\vga_pic|Add18~14_combout ),
	.cout(\vga_pic|Add18~15 ));
// synopsys translate_off
defparam \vga_pic|Add18~14 .lut_mask = 16'hB404;
defparam \vga_pic|Add18~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N16
cycloneive_lcell_comb \vga_pic|Add18~16 (
// Equation(s):
// \vga_pic|Add18~16_combout  = !\vga_pic|Add18~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Add18~15 ),
	.combout(\vga_pic|Add18~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add18~16 .lut_mask = 16'h0F0F;
defparam \vga_pic|Add18~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N24
cycloneive_lcell_comb \vga_pic|Add10~16 (
// Equation(s):
// \vga_pic|Add10~16_combout  = (\vga_pic|always2~30_combout  & (!\vga_pic|always2~16_combout )) # (!\vga_pic|always2~30_combout  & ((\vga_pic|Add10~10_combout )))

	.dataa(gnd),
	.datab(\vga_pic|always2~16_combout ),
	.datac(\vga_pic|always2~30_combout ),
	.datad(\vga_pic|Add10~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~16 .lut_mask = 16'h3F30;
defparam \vga_pic|Add10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cycloneive_lcell_comb \vga_pic|Add10~17 (
// Equation(s):
// \vga_pic|Add10~17_combout  = (\vga_pic|always2~30_combout  & ((\vga_pic|Add10~16_combout  & (\vga_pic|Add13~10_combout )) # (!\vga_pic|Add10~16_combout  & ((\vga_pic|Add17~10_combout ))))) # (!\vga_pic|always2~30_combout  & (\vga_pic|Add10~16_combout ))

	.dataa(\vga_pic|always2~30_combout ),
	.datab(\vga_pic|Add10~16_combout ),
	.datac(\vga_pic|Add13~10_combout ),
	.datad(\vga_pic|Add17~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~17 .lut_mask = 16'hE6C4;
defparam \vga_pic|Add10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N26
cycloneive_lcell_comb \vga_pic|Add10~18 (
// Equation(s):
// \vga_pic|Add10~18_combout  = (\vga_pic|always2~30_combout  & (!\vga_pic|always2~16_combout )) # (!\vga_pic|always2~30_combout  & ((\vga_pic|Add10~8_combout )))

	.dataa(gnd),
	.datab(\vga_pic|always2~16_combout ),
	.datac(\vga_pic|always2~30_combout ),
	.datad(\vga_pic|Add10~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~18 .lut_mask = 16'h3F30;
defparam \vga_pic|Add10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N0
cycloneive_lcell_comb \vga_pic|Add10~19 (
// Equation(s):
// \vga_pic|Add10~19_combout  = (\vga_pic|always2~30_combout  & ((\vga_pic|Add10~18_combout  & ((\vga_pic|Add13~8_combout ))) # (!\vga_pic|Add10~18_combout  & (\vga_pic|Add17~8_combout )))) # (!\vga_pic|always2~30_combout  & (((\vga_pic|Add10~18_combout ))))

	.dataa(\vga_pic|Add17~8_combout ),
	.datab(\vga_pic|always2~30_combout ),
	.datac(\vga_pic|Add10~18_combout ),
	.datad(\vga_pic|Add13~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~19 .lut_mask = 16'hF838;
defparam \vga_pic|Add10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N20
cycloneive_lcell_comb \vga_pic|Add10~20 (
// Equation(s):
// \vga_pic|Add10~20_combout  = (\vga_pic|always2~30_combout  & (!\vga_pic|always2~16_combout )) # (!\vga_pic|always2~30_combout  & ((\vga_pic|Add10~6_combout )))

	.dataa(gnd),
	.datab(\vga_pic|always2~16_combout ),
	.datac(\vga_pic|always2~30_combout ),
	.datad(\vga_pic|Add10~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~20 .lut_mask = 16'h3F30;
defparam \vga_pic|Add10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
cycloneive_lcell_comb \vga_pic|Add10~21 (
// Equation(s):
// \vga_pic|Add10~21_combout  = (\vga_pic|Add10~20_combout  & (((\vga_pic|Add13~6_combout )) # (!\vga_pic|always2~30_combout ))) # (!\vga_pic|Add10~20_combout  & (\vga_pic|always2~30_combout  & ((\vga_pic|Add17~6_combout ))))

	.dataa(\vga_pic|Add10~20_combout ),
	.datab(\vga_pic|always2~30_combout ),
	.datac(\vga_pic|Add13~6_combout ),
	.datad(\vga_pic|Add17~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~21 .lut_mask = 16'hE6A2;
defparam \vga_pic|Add10~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N18
cycloneive_lcell_comb \vga_pic|Add10~22 (
// Equation(s):
// \vga_pic|Add10~22_combout  = (\vga_pic|always2~30_combout  & (!\vga_pic|always2~16_combout )) # (!\vga_pic|always2~30_combout  & ((\vga_pic|Add10~4_combout )))

	.dataa(gnd),
	.datab(\vga_pic|always2~16_combout ),
	.datac(\vga_pic|always2~30_combout ),
	.datad(\vga_pic|Add10~4_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~22 .lut_mask = 16'h3F30;
defparam \vga_pic|Add10~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N30
cycloneive_lcell_comb \vga_pic|Add10~23 (
// Equation(s):
// \vga_pic|Add10~23_combout  = (\vga_pic|always2~30_combout  & ((\vga_pic|Add10~22_combout  & ((\vga_pic|Add13~4_combout ))) # (!\vga_pic|Add10~22_combout  & (\vga_pic|Add17~4_combout )))) # (!\vga_pic|always2~30_combout  & (((\vga_pic|Add10~22_combout ))))

	.dataa(\vga_pic|Add17~4_combout ),
	.datab(\vga_pic|always2~30_combout ),
	.datac(\vga_pic|Add10~22_combout ),
	.datad(\vga_pic|Add13~4_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~23 .lut_mask = 16'hF838;
defparam \vga_pic|Add10~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N28
cycloneive_lcell_comb \vga_pic|Add10~24 (
// Equation(s):
// \vga_pic|Add10~24_combout  = (\vga_pic|always2~30_combout  & (!\vga_pic|always2~16_combout )) # (!\vga_pic|always2~30_combout  & ((\vga_pic|Add10~2_combout )))

	.dataa(gnd),
	.datab(\vga_pic|always2~16_combout ),
	.datac(\vga_pic|always2~30_combout ),
	.datad(\vga_pic|Add10~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~24 .lut_mask = 16'h3F30;
defparam \vga_pic|Add10~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cycloneive_lcell_comb \vga_pic|Add10~25 (
// Equation(s):
// \vga_pic|Add10~25_combout  = (\vga_pic|Add10~24_combout  & (((\vga_pic|Add13~2_combout )) # (!\vga_pic|always2~30_combout ))) # (!\vga_pic|Add10~24_combout  & (\vga_pic|always2~30_combout  & ((\vga_pic|Add17~2_combout ))))

	.dataa(\vga_pic|Add10~24_combout ),
	.datab(\vga_pic|always2~30_combout ),
	.datac(\vga_pic|Add13~2_combout ),
	.datad(\vga_pic|Add17~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~25 .lut_mask = 16'hE6A2;
defparam \vga_pic|Add10~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneive_lcell_comb \vga_pic|Add10~26 (
// Equation(s):
// \vga_pic|Add10~26_combout  = (\vga_pic|always2~30_combout  & ((\vga_pic|always2~16_combout  & (\vga_pic|Add17~0_combout )) # (!\vga_pic|always2~16_combout  & ((\vga_pic|Add13~0_combout )))))

	.dataa(\vga_pic|always2~30_combout ),
	.datab(\vga_pic|Add17~0_combout ),
	.datac(\vga_pic|always2~16_combout ),
	.datad(\vga_pic|Add13~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~26 .lut_mask = 16'h8A80;
defparam \vga_pic|Add10~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneive_lcell_comb \vga_pic|Add10~27 (
// Equation(s):
// \vga_pic|Add10~27_combout  = (\vga_pic|Add10~26_combout ) # ((\vga_pic|Add10~0_combout  & !\vga_pic|always2~30_combout ))

	.dataa(\vga_pic|Add10~0_combout ),
	.datab(gnd),
	.datac(\vga_pic|always2~30_combout ),
	.datad(\vga_pic|Add10~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~27 .lut_mask = 16'hFF0A;
defparam \vga_pic|Add10~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N22
cycloneive_lcell_comb \vga_ctrl|pix_y[1]~2 (
// Equation(s):
// \vga_ctrl|pix_y[1]~2_combout  = (\vga_ctrl|Add5~2_combout ) # (!\vga_ctrl|pix_data_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|Add5~2_combout ),
	.datad(\vga_ctrl|pix_data_req~q ),
	.cin(gnd),
	.combout(\vga_ctrl|pix_y[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_y[1]~2 .lut_mask = 16'hF0FF;
defparam \vga_ctrl|pix_y[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
cycloneive_lcell_comb \vga_ctrl|pix_y[0]~3 (
// Equation(s):
// \vga_ctrl|pix_y[0]~3_combout  = (\vga_ctrl|Add5~0_combout ) # (!\vga_ctrl|pix_data_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add5~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl|pix_y[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|pix_y[0]~3 .lut_mask = 16'hFF0F;
defparam \vga_ctrl|pix_y[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cycloneive_lcell_comb \vga_pic|Add11~0 (
// Equation(s):
// \vga_pic|Add11~0_combout  = (\vga_pic|Add16~4_combout  & (\vga_ctrl|pix_y[0]~3_combout  $ (VCC))) # (!\vga_pic|Add16~4_combout  & (\vga_ctrl|pix_y[0]~3_combout  & VCC))
// \vga_pic|Add11~1  = CARRY((\vga_pic|Add16~4_combout  & \vga_ctrl|pix_y[0]~3_combout ))

	.dataa(\vga_pic|Add16~4_combout ),
	.datab(\vga_ctrl|pix_y[0]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add11~0_combout ),
	.cout(\vga_pic|Add11~1 ));
// synopsys translate_off
defparam \vga_pic|Add11~0 .lut_mask = 16'h6688;
defparam \vga_pic|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cycloneive_lcell_comb \vga_pic|Add11~2 (
// Equation(s):
// \vga_pic|Add11~2_combout  = (\vga_pic|Add16~6_combout  & ((\vga_ctrl|pix_y[1]~2_combout  & (\vga_pic|Add11~1  & VCC)) # (!\vga_ctrl|pix_y[1]~2_combout  & (!\vga_pic|Add11~1 )))) # (!\vga_pic|Add16~6_combout  & ((\vga_ctrl|pix_y[1]~2_combout  & 
// (!\vga_pic|Add11~1 )) # (!\vga_ctrl|pix_y[1]~2_combout  & ((\vga_pic|Add11~1 ) # (GND)))))
// \vga_pic|Add11~3  = CARRY((\vga_pic|Add16~6_combout  & (!\vga_ctrl|pix_y[1]~2_combout  & !\vga_pic|Add11~1 )) # (!\vga_pic|Add16~6_combout  & ((!\vga_pic|Add11~1 ) # (!\vga_ctrl|pix_y[1]~2_combout ))))

	.dataa(\vga_pic|Add16~6_combout ),
	.datab(\vga_ctrl|pix_y[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add11~1 ),
	.combout(\vga_pic|Add11~2_combout ),
	.cout(\vga_pic|Add11~3 ));
// synopsys translate_off
defparam \vga_pic|Add11~2 .lut_mask = 16'h9617;
defparam \vga_pic|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cycloneive_lcell_comb \vga_pic|Add11~4 (
// Equation(s):
// \vga_pic|Add11~4_combout  = ((\vga_pic|Add18~0_combout  $ (\vga_pic|Add16~8_combout  $ (!\vga_pic|Add11~3 )))) # (GND)
// \vga_pic|Add11~5  = CARRY((\vga_pic|Add18~0_combout  & ((\vga_pic|Add16~8_combout ) # (!\vga_pic|Add11~3 ))) # (!\vga_pic|Add18~0_combout  & (\vga_pic|Add16~8_combout  & !\vga_pic|Add11~3 )))

	.dataa(\vga_pic|Add18~0_combout ),
	.datab(\vga_pic|Add16~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add11~3 ),
	.combout(\vga_pic|Add11~4_combout ),
	.cout(\vga_pic|Add11~5 ));
// synopsys translate_off
defparam \vga_pic|Add11~4 .lut_mask = 16'h698E;
defparam \vga_pic|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cycloneive_lcell_comb \vga_pic|Add11~6 (
// Equation(s):
// \vga_pic|Add11~6_combout  = (\vga_pic|Add16~10_combout  & ((\vga_pic|Add18~2_combout  & (\vga_pic|Add11~5  & VCC)) # (!\vga_pic|Add18~2_combout  & (!\vga_pic|Add11~5 )))) # (!\vga_pic|Add16~10_combout  & ((\vga_pic|Add18~2_combout  & (!\vga_pic|Add11~5 )) 
// # (!\vga_pic|Add18~2_combout  & ((\vga_pic|Add11~5 ) # (GND)))))
// \vga_pic|Add11~7  = CARRY((\vga_pic|Add16~10_combout  & (!\vga_pic|Add18~2_combout  & !\vga_pic|Add11~5 )) # (!\vga_pic|Add16~10_combout  & ((!\vga_pic|Add11~5 ) # (!\vga_pic|Add18~2_combout ))))

	.dataa(\vga_pic|Add16~10_combout ),
	.datab(\vga_pic|Add18~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add11~5 ),
	.combout(\vga_pic|Add11~6_combout ),
	.cout(\vga_pic|Add11~7 ));
// synopsys translate_off
defparam \vga_pic|Add11~6 .lut_mask = 16'h9617;
defparam \vga_pic|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cycloneive_lcell_comb \vga_pic|Add11~8 (
// Equation(s):
// \vga_pic|Add11~8_combout  = ((\vga_pic|Add10~27_combout  $ (\vga_pic|Add18~4_combout  $ (!\vga_pic|Add11~7 )))) # (GND)
// \vga_pic|Add11~9  = CARRY((\vga_pic|Add10~27_combout  & ((\vga_pic|Add18~4_combout ) # (!\vga_pic|Add11~7 ))) # (!\vga_pic|Add10~27_combout  & (\vga_pic|Add18~4_combout  & !\vga_pic|Add11~7 )))

	.dataa(\vga_pic|Add10~27_combout ),
	.datab(\vga_pic|Add18~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add11~7 ),
	.combout(\vga_pic|Add11~8_combout ),
	.cout(\vga_pic|Add11~9 ));
// synopsys translate_off
defparam \vga_pic|Add11~8 .lut_mask = 16'h698E;
defparam \vga_pic|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cycloneive_lcell_comb \vga_pic|Add11~10 (
// Equation(s):
// \vga_pic|Add11~10_combout  = (\vga_pic|Add18~6_combout  & ((\vga_pic|Add10~25_combout  & (\vga_pic|Add11~9  & VCC)) # (!\vga_pic|Add10~25_combout  & (!\vga_pic|Add11~9 )))) # (!\vga_pic|Add18~6_combout  & ((\vga_pic|Add10~25_combout  & (!\vga_pic|Add11~9 
// )) # (!\vga_pic|Add10~25_combout  & ((\vga_pic|Add11~9 ) # (GND)))))
// \vga_pic|Add11~11  = CARRY((\vga_pic|Add18~6_combout  & (!\vga_pic|Add10~25_combout  & !\vga_pic|Add11~9 )) # (!\vga_pic|Add18~6_combout  & ((!\vga_pic|Add11~9 ) # (!\vga_pic|Add10~25_combout ))))

	.dataa(\vga_pic|Add18~6_combout ),
	.datab(\vga_pic|Add10~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add11~9 ),
	.combout(\vga_pic|Add11~10_combout ),
	.cout(\vga_pic|Add11~11 ));
// synopsys translate_off
defparam \vga_pic|Add11~10 .lut_mask = 16'h9617;
defparam \vga_pic|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cycloneive_lcell_comb \vga_pic|Add11~12 (
// Equation(s):
// \vga_pic|Add11~12_combout  = ((\vga_pic|Add10~23_combout  $ (\vga_pic|Add18~8_combout  $ (!\vga_pic|Add11~11 )))) # (GND)
// \vga_pic|Add11~13  = CARRY((\vga_pic|Add10~23_combout  & ((\vga_pic|Add18~8_combout ) # (!\vga_pic|Add11~11 ))) # (!\vga_pic|Add10~23_combout  & (\vga_pic|Add18~8_combout  & !\vga_pic|Add11~11 )))

	.dataa(\vga_pic|Add10~23_combout ),
	.datab(\vga_pic|Add18~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add11~11 ),
	.combout(\vga_pic|Add11~12_combout ),
	.cout(\vga_pic|Add11~13 ));
// synopsys translate_off
defparam \vga_pic|Add11~12 .lut_mask = 16'h698E;
defparam \vga_pic|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cycloneive_lcell_comb \vga_pic|Add11~14 (
// Equation(s):
// \vga_pic|Add11~14_combout  = (\vga_pic|Add18~10_combout  & ((\vga_pic|Add10~21_combout  & (\vga_pic|Add11~13  & VCC)) # (!\vga_pic|Add10~21_combout  & (!\vga_pic|Add11~13 )))) # (!\vga_pic|Add18~10_combout  & ((\vga_pic|Add10~21_combout  & 
// (!\vga_pic|Add11~13 )) # (!\vga_pic|Add10~21_combout  & ((\vga_pic|Add11~13 ) # (GND)))))
// \vga_pic|Add11~15  = CARRY((\vga_pic|Add18~10_combout  & (!\vga_pic|Add10~21_combout  & !\vga_pic|Add11~13 )) # (!\vga_pic|Add18~10_combout  & ((!\vga_pic|Add11~13 ) # (!\vga_pic|Add10~21_combout ))))

	.dataa(\vga_pic|Add18~10_combout ),
	.datab(\vga_pic|Add10~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add11~13 ),
	.combout(\vga_pic|Add11~14_combout ),
	.cout(\vga_pic|Add11~15 ));
// synopsys translate_off
defparam \vga_pic|Add11~14 .lut_mask = 16'h9617;
defparam \vga_pic|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cycloneive_lcell_comb \vga_pic|Add11~16 (
// Equation(s):
// \vga_pic|Add11~16_combout  = ((\vga_pic|Add10~19_combout  $ (\vga_pic|Add18~12_combout  $ (!\vga_pic|Add11~15 )))) # (GND)
// \vga_pic|Add11~17  = CARRY((\vga_pic|Add10~19_combout  & ((\vga_pic|Add18~12_combout ) # (!\vga_pic|Add11~15 ))) # (!\vga_pic|Add10~19_combout  & (\vga_pic|Add18~12_combout  & !\vga_pic|Add11~15 )))

	.dataa(\vga_pic|Add10~19_combout ),
	.datab(\vga_pic|Add18~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add11~15 ),
	.combout(\vga_pic|Add11~16_combout ),
	.cout(\vga_pic|Add11~17 ));
// synopsys translate_off
defparam \vga_pic|Add11~16 .lut_mask = 16'h698E;
defparam \vga_pic|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
cycloneive_lcell_comb \vga_pic|Add11~18 (
// Equation(s):
// \vga_pic|Add11~18_combout  = (\vga_pic|Add10~17_combout  & ((\vga_pic|Add18~14_combout  & (\vga_pic|Add11~17  & VCC)) # (!\vga_pic|Add18~14_combout  & (!\vga_pic|Add11~17 )))) # (!\vga_pic|Add10~17_combout  & ((\vga_pic|Add18~14_combout  & 
// (!\vga_pic|Add11~17 )) # (!\vga_pic|Add18~14_combout  & ((\vga_pic|Add11~17 ) # (GND)))))
// \vga_pic|Add11~19  = CARRY((\vga_pic|Add10~17_combout  & (!\vga_pic|Add18~14_combout  & !\vga_pic|Add11~17 )) # (!\vga_pic|Add10~17_combout  & ((!\vga_pic|Add11~17 ) # (!\vga_pic|Add18~14_combout ))))

	.dataa(\vga_pic|Add10~17_combout ),
	.datab(\vga_pic|Add18~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add11~17 ),
	.combout(\vga_pic|Add11~18_combout ),
	.cout(\vga_pic|Add11~19 ));
// synopsys translate_off
defparam \vga_pic|Add11~18 .lut_mask = 16'h9617;
defparam \vga_pic|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cycloneive_lcell_comb \vga_pic|Add11~20 (
// Equation(s):
// \vga_pic|Add11~20_combout  = ((\vga_pic|Add10~15_combout  $ (\vga_pic|Add18~16_combout  $ (\vga_pic|Add11~19 )))) # (GND)
// \vga_pic|Add11~21  = CARRY((\vga_pic|Add10~15_combout  & ((!\vga_pic|Add11~19 ) # (!\vga_pic|Add18~16_combout ))) # (!\vga_pic|Add10~15_combout  & (!\vga_pic|Add18~16_combout  & !\vga_pic|Add11~19 )))

	.dataa(\vga_pic|Add10~15_combout ),
	.datab(\vga_pic|Add18~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add11~19 ),
	.combout(\vga_pic|Add11~20_combout ),
	.cout(\vga_pic|Add11~21 ));
// synopsys translate_off
defparam \vga_pic|Add11~20 .lut_mask = 16'h962B;
defparam \vga_pic|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~2 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~2_combout  = (\vga_pic|rom_addr [14] & (\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~1  & VCC)) # (!\vga_pic|rom_addr [14] & 
// (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~1 ))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~3  = CARRY((!\vga_pic|rom_addr [14] & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~1 ))

	.dataa(\vga_pic|rom_addr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~1 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~2_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~3 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~2 .lut_mask = 16'hA505;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~141 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~141_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~2_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~2_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~141_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~141 .lut_mask = 16'h00CC;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~140 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~140_combout  = (\vga_pic|rom_addr [14] & \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom_addr [14]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~140_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~140 .lut_mask = 16'hF000;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~0 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~0_combout  = \vga_pic|rom_addr [13] $ (VCC)
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~1  = CARRY(\vga_pic|rom_addr [13])

	.dataa(gnd),
	.datab(\vga_pic|rom_addr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~0_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~1 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~0 .lut_mask = 16'h33CC;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~143 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~143_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~0_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~143_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~143 .lut_mask = 16'h00CC;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~142 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~142_combout  = (\vga_pic|rom_addr [13] & \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom_addr [13]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~142_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~142 .lut_mask = 16'hF000;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~2 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~2_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~1  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~143_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~142_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~1  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~143_combout  & 
// (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~142_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~3  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~143_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~142_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~1 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~143_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[68]~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~1 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~2_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~3 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N24
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~147 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~147_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~2_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~2_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~147_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~147 .lut_mask = 16'h00CC;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N18
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~227 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~227_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & 
// (\vga_pic|rom_addr [13])) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~0_combout )))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.datab(\vga_pic|rom_addr [13]),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~0_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~227_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~227 .lut_mask = 16'hD800;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N20
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~145 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~145_combout  = (\vga_pic|rom_addr [12] & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom_addr [12]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~145_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~145 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~0 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~0_combout  = (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~144_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~145_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~1  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~144_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~145_combout ))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~144_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~145_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~0_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~1 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N12
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~149 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~149_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~0_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~0_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~149_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~149 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N14
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~148 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~148_combout  = (\vga_pic|rom_addr [12] & \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|rom_addr [12]),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~148_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~148 .lut_mask = 16'hCC00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N4
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~2 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~2_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~1  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~149_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~148_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~1  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~149_combout  & 
// (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~148_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~3  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~149_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~148_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~1 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~149_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[77]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~1 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~2_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~3 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~228 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~228_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & 
// (\vga_pic|rom_addr [12])) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~0_combout )))))

	.dataa(\vga_pic|rom_addr [12]),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~228_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~228 .lut_mask = 16'hB080;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~204 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~204_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~228_combout ) # 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~2_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~2_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~228_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~204_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~204 .lut_mask = 16'hCE00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N8
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~153 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~153_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~2_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~2_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~153_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~153 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N28
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~151 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~151_combout  = (\vga_pic|rom_addr [11] & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom_addr [11]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~151_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~151 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N2
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~0 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~0_combout  = (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~150_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~151_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~1  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~150_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~151_combout ))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~150_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~151_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~0_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~1 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N14
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~154 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~154_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~0_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~0_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~154_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~154 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N6
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~229 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~229_combout  = (\vga_pic|rom_addr [11] & \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom_addr [11]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~229_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~229 .lut_mask = 16'hF000;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N30
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~237 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~237_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & 
// ((\vga_pic|rom_addr [11]))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~0_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~0_combout ),
	.datab(\vga_pic|rom_addr [11]),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~237_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~237 .lut_mask = 16'hCA00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~2 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~2_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~1  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~154_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~229_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~1  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~154_combout  & 
// (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~229_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~3  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~154_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~229_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~1 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~154_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[86]~229_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~1 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~2_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~3 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~207 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~207_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~237_combout ) # 
// ((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~2_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~237_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~2_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~207_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~207 .lut_mask = 16'hDC00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~158 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~158_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~2_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout )

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~158_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~158 .lut_mask = 16'h00AA;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N22
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~155 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~155_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & \vga_pic|rom_addr [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.datad(\vga_pic|rom_addr [10]),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~155_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~155 .lut_mask = 16'hF000;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~156 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~156_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & \vga_pic|rom_addr [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.datad(\vga_pic|rom_addr [10]),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~156_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~156 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N4
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~10 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~10_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~155_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~156_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~155_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[65]~156_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~10 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~231 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~231_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & 
// (\vga_pic|rom_addr [10])) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~10_combout )))))

	.dataa(\vga_pic|rom_addr [10]),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~10_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~231_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~231 .lut_mask = 16'h00AC;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~0 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~0_combout  = (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~230_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~231_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~1  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~230_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~231_combout ))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~230_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~231_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~0_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~1 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~160 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~160_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~0_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~0_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~160_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~160 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N4
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~159 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~159_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~230_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~231_combout )))

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~230_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~231_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~159_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~159 .lut_mask = 16'hFC00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~2 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~2_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~1  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~160_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~159_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~1  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~160_combout  & 
// (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~159_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~3  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~160_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~159_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~1 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~160_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~159_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~1 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~2_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~3 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N2
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~166 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~166_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~166_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~166 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N20
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~208 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~208_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~159_combout ) # 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~0_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[95]~159_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~0_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~208_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~208 .lut_mask = 16'hA0E0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[84]~232 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[84]~232_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & 
// (\vga_pic|rom_addr [9])) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~12_combout )))))

	.dataa(\vga_pic|rom_addr [9]),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~12_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[84]~232_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[84]~232 .lut_mask = 16'hA0C0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[84]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N10
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~206 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~206_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[84]~232_combout ) # 
// ((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~10_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~10_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[84]~232_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~206_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~206 .lut_mask = 16'h00F4;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N30
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~167 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~167_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~205_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~206_combout )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~205_combout ),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~206_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~167_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~167 .lut_mask = 16'hFA00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~0 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~0_combout  = (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~205_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~206_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~1  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~205_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~206_combout ))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~205_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~206_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~0_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~1 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~168 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~168_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~168_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~168 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~2 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~2_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~1  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~167_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~168_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~1  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~167_combout  & 
// (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~168_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~3  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~167_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~168_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~1 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~167_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~168_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~1 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~2_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~3 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~213 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~213_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~167_combout ) # 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~0_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~0_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[104]~167_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~213_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~213 .lut_mask = 16'hF200;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~217 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~217_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~213_combout ) # 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~2_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~2_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~213_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~217_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~217 .lut_mask = 16'hF200;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N6
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~175 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~175_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~175_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~175 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~170 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~170_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & \vga_pic|rom_addr [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.datad(\vga_pic|rom_addr [8]),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~170_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~170 .lut_mask = 16'hF000;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~171 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~171_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & \vga_pic|rom_addr [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.datad(\vga_pic|rom_addr [8]),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~171_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~171 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~170_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~171_combout )

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~170_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[63]~171_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .lut_mask = 16'hFFAA;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N20
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~233 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~233_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & 
// (\vga_pic|rom_addr [8])) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout )))))

	.dataa(\vga_pic|rom_addr [8]),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~233_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~233 .lut_mask = 16'hAC00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[93]~209 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[93]~209_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~233_combout ) # 
// ((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~12_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~233_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~12_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[93]~209_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[93]~209 .lut_mask = 16'hDC00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[93]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~211 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~211_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[93]~209_combout ) # 
// ((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~10_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~10_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[93]~209_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~211_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~211 .lut_mask = 16'h00F4;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~176 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~176_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~211_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~210_combout )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~211_combout ),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~210_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~176_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~176 .lut_mask = 16'hFA00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~0 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~0_combout  = (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~210_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~211_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~1  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~210_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~211_combout ))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~210_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~211_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~0_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~1 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~177 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~177_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~177_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~177 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~218 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~218_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~176_combout ) # 
// ((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~0_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~176_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~0_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~218_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~218 .lut_mask = 16'hBA00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~2 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~2_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~1  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~176_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~177_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~1  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~176_combout  & 
// (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~177_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~3  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~176_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~177_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~1 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~176_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[113]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~1 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~2_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~3 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~184 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~184_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~2_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~2_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~184_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~184 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~180 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~180_combout  = (\vga_pic|rom_addr [7] & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom_addr [7]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~180_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~180 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~179 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~179_combout  = (\vga_pic|rom_addr [7] & \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom_addr [7]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~179_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~179 .lut_mask = 16'hF000;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~14 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~180_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~179_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~180_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[72]~179_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~234 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~234_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & 
// (\vga_pic|rom_addr [7])) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout )))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.datac(\vga_pic|rom_addr [7]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~234_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~234 .lut_mask = 16'hA280;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[102]~214 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[102]~214_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~234_combout ) # 
// ((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~12_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~234_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[102]~214_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[102]~214 .lut_mask = 16'hD0C0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[102]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~215 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~215_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[102]~214_combout ) # 
// ((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~10_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~10_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[102]~214_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~215_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~215 .lut_mask = 16'hF400;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~0 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~0_combout  = (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~216_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~215_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~1  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~216_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~215_combout ))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~216_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~215_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~0_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~1 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~186 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~186_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~0_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout )

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~186_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~186 .lut_mask = 16'h00AA;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~185 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~185_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~215_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~216_combout )))

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~215_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~216_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~185_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~185 .lut_mask = 16'hFC00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cycloneive_lcell_comb \vga_pic|Add24~0 (
// Equation(s):
// \vga_pic|Add24~0_combout  = (\vga_pic|Add22~0_combout  & (\vga_pic|offset [5] $ (VCC))) # (!\vga_pic|Add22~0_combout  & (\vga_pic|offset [5] & VCC))
// \vga_pic|Add24~1  = CARRY((\vga_pic|Add22~0_combout  & \vga_pic|offset [5]))

	.dataa(\vga_pic|Add22~0_combout ),
	.datab(\vga_pic|offset [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add24~0_combout ),
	.cout(\vga_pic|Add24~1 ));
// synopsys translate_off
defparam \vga_pic|Add24~0 .lut_mask = 16'h6688;
defparam \vga_pic|Add24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N2
cycloneive_lcell_comb \vga_pic|Add24~2 (
// Equation(s):
// \vga_pic|Add24~2_combout  = (\vga_pic|Add22~2_combout  & ((\vga_pic|offset [6] & (\vga_pic|Add24~1  & VCC)) # (!\vga_pic|offset [6] & (!\vga_pic|Add24~1 )))) # (!\vga_pic|Add22~2_combout  & ((\vga_pic|offset [6] & (!\vga_pic|Add24~1 )) # (!\vga_pic|offset 
// [6] & ((\vga_pic|Add24~1 ) # (GND)))))
// \vga_pic|Add24~3  = CARRY((\vga_pic|Add22~2_combout  & (!\vga_pic|offset [6] & !\vga_pic|Add24~1 )) # (!\vga_pic|Add22~2_combout  & ((!\vga_pic|Add24~1 ) # (!\vga_pic|offset [6]))))

	.dataa(\vga_pic|Add22~2_combout ),
	.datab(\vga_pic|offset [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add24~1 ),
	.combout(\vga_pic|Add24~2_combout ),
	.cout(\vga_pic|Add24~3 ));
// synopsys translate_off
defparam \vga_pic|Add24~2 .lut_mask = 16'h9617;
defparam \vga_pic|Add24~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneive_lcell_comb \vga_pic|rom_addr[4]~6 (
// Equation(s):
// \vga_pic|rom_addr[4]~6_combout  = (\vga_pic|rom_addr[6]~13_combout  & ((\vga_pic|offset [4]))) # (!\vga_pic|rom_addr[6]~13_combout  & (\vga_pic|Add11~2_combout ))

	.dataa(\vga_pic|rom_addr[6]~13_combout ),
	.datab(\vga_pic|Add11~2_combout ),
	.datac(gnd),
	.datad(\vga_pic|offset [4]),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[4]~6 .lut_mask = 16'hEE44;
defparam \vga_pic|rom_addr[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneive_lcell_comb \vga_pic|rom_addr[3]~5 (
// Equation(s):
// \vga_pic|rom_addr[3]~5_combout  = (\vga_pic|rom_addr[6]~13_combout  & ((\vga_pic|offset [3]))) # (!\vga_pic|rom_addr[6]~13_combout  & (\vga_pic|Add11~0_combout ))

	.dataa(\vga_pic|rom_addr[6]~13_combout ),
	.datab(\vga_pic|Add11~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|offset [3]),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[3]~5 .lut_mask = 16'hEE44;
defparam \vga_pic|rom_addr[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneive_lcell_comb \vga_pic|rom_addr[2]~4 (
// Equation(s):
// \vga_pic|rom_addr[2]~4_combout  = (\vga_pic|rom_addr[6]~13_combout  & ((\vga_pic|offset [2]))) # (!\vga_pic|rom_addr[6]~13_combout  & (\vga_pic|Add16~2_combout ))

	.dataa(\vga_pic|rom_addr[6]~13_combout ),
	.datab(\vga_pic|Add16~2_combout ),
	.datac(gnd),
	.datad(\vga_pic|offset [2]),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[2]~4 .lut_mask = 16'hEE44;
defparam \vga_pic|rom_addr[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneive_lcell_comb \vga_pic|rom_addr[1]~3 (
// Equation(s):
// \vga_pic|rom_addr[1]~3_combout  = (\vga_pic|rom_addr[6]~13_combout  & ((\vga_pic|offset [1]))) # (!\vga_pic|rom_addr[6]~13_combout  & (\vga_pic|Add16~0_combout ))

	.dataa(\vga_pic|rom_addr[6]~13_combout ),
	.datab(\vga_pic|Add16~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|offset [1]),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[1]~3 .lut_mask = 16'hEE44;
defparam \vga_pic|rom_addr[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneive_lcell_comb \vga_pic|rom_addr[0]~2 (
// Equation(s):
// \vga_pic|rom_addr[0]~2_combout  = (\vga_pic|rom_addr[6]~13_combout  & (\vga_pic|offset [0])) # (!\vga_pic|rom_addr[6]~13_combout  & ((\vga_ctrl|pix_x[0]~9_combout )))

	.dataa(\vga_pic|rom_addr[6]~13_combout ),
	.datab(\vga_pic|offset [0]),
	.datac(gnd),
	.datad(\vga_ctrl|pix_x[0]~9_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[0]~2 .lut_mask = 16'hDD88;
defparam \vga_pic|rom_addr[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
cycloneive_lcell_comb \vga_pic|Add25~0 (
// Equation(s):
// \vga_pic|Add25~0_combout  = \vga_pic|rom_addr [0] $ (VCC)
// \vga_pic|Add25~1  = CARRY(\vga_pic|rom_addr [0])

	.dataa(gnd),
	.datab(\vga_pic|rom_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add25~0_combout ),
	.cout(\vga_pic|Add25~1 ));
// synopsys translate_off
defparam \vga_pic|Add25~0 .lut_mask = 16'h33CC;
defparam \vga_pic|Add25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneive_lcell_comb \vga_pic|rom_addr[4]~44 (
// Equation(s):
// \vga_pic|rom_addr[4]~44_combout  = ((!\vga_pic|rom_en~q  & (!\vga_pic|rom_en1~q  & !\vga_pic|rom_addr[6]~13_combout ))) # (!\vga_pic|always1~5_combout )

	.dataa(\vga_pic|rom_en~q ),
	.datab(\vga_pic|rom_en1~q ),
	.datac(\vga_pic|rom_addr[6]~13_combout ),
	.datad(\vga_pic|always1~5_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[4]~44 .lut_mask = 16'h01FF;
defparam \vga_pic|rom_addr[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cycloneive_lcell_comb \vga_pic|Add20~6 (
// Equation(s):
// \vga_pic|Add20~6_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & ((\vga_pic|Add20~5 ) # (GND))) # 
// (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & (!\vga_pic|Add20~5 )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & (!\vga_pic|Add20~5 )) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & (\vga_pic|Add20~5  & VCC))))
// \vga_pic|Add20~7  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ) # (!\vga_pic|Add20~5 ))) # 
// (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & (\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & !\vga_pic|Add20~5 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add20~5 ),
	.combout(\vga_pic|Add20~6_combout ),
	.cout(\vga_pic|Add20~7 ));
// synopsys translate_off
defparam \vga_pic|Add20~6 .lut_mask = 16'h968E;
defparam \vga_pic|Add20~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N10
cycloneive_lcell_comb \vga_pic|Add20~8 (
// Equation(s):
// \vga_pic|Add20~8_combout  = ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  $ (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  $ (!\vga_pic|Add20~7 )))) # (GND)
// \vga_pic|Add20~9  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & !\vga_pic|Add20~7 )) # 
// (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & ((!\vga_pic|Add20~7 ) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add20~7 ),
	.combout(\vga_pic|Add20~8_combout ),
	.cout(\vga_pic|Add20~9 ));
// synopsys translate_off
defparam \vga_pic|Add20~8 .lut_mask = 16'h6917;
defparam \vga_pic|Add20~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N12
cycloneive_lcell_comb \vga_pic|Add20~10 (
// Equation(s):
// \vga_pic|Add20~10_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & ((\vga_pic|Add20~9 ) # (GND))) # 
// (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & (!\vga_pic|Add20~9 )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & (!\vga_pic|Add20~9 )) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & (\vga_pic|Add20~9  & VCC))))
// \vga_pic|Add20~11  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ) # (!\vga_pic|Add20~9 ))) # 
// (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & (\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & !\vga_pic|Add20~9 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add20~9 ),
	.combout(\vga_pic|Add20~10_combout ),
	.cout(\vga_pic|Add20~11 ));
// synopsys translate_off
defparam \vga_pic|Add20~10 .lut_mask = 16'h968E;
defparam \vga_pic|Add20~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N14
cycloneive_lcell_comb \vga_pic|Add20~12 (
// Equation(s):
// \vga_pic|Add20~12_combout  = ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  $ (\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  $ (!\vga_pic|Add20~11 )))) # (GND)
// \vga_pic|Add20~13  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & !\vga_pic|Add20~11 )) # 
// (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & ((!\vga_pic|Add20~11 ) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add20~11 ),
	.combout(\vga_pic|Add20~12_combout ),
	.cout(\vga_pic|Add20~13 ));
// synopsys translate_off
defparam \vga_pic|Add20~12 .lut_mask = 16'h6917;
defparam \vga_pic|Add20~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cycloneive_lcell_comb \vga_pic|Add20~14 (
// Equation(s):
// \vga_pic|Add20~14_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & ((\vga_pic|Add20~13 ) # (GND))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & (!\vga_pic|Add20~13 ))
// \vga_pic|Add20~15  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ) # (!\vga_pic|Add20~13 ))

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add20~13 ),
	.combout(\vga_pic|Add20~14_combout ),
	.cout(\vga_pic|Add20~15 ));
// synopsys translate_off
defparam \vga_pic|Add20~14 .lut_mask = 16'hC3CF;
defparam \vga_pic|Add20~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
cycloneive_lcell_comb \vga_pic|Add20~16 (
// Equation(s):
// \vga_pic|Add20~16_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & (!\vga_pic|Add20~15  & VCC)) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & (\vga_pic|Add20~15  $ 
// (GND)))
// \vga_pic|Add20~17  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & !\vga_pic|Add20~15 ))

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add20~15 ),
	.combout(\vga_pic|Add20~16_combout ),
	.cout(\vga_pic|Add20~17 ));
// synopsys translate_off
defparam \vga_pic|Add20~16 .lut_mask = 16'h3C03;
defparam \vga_pic|Add20~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N20
cycloneive_lcell_comb \vga_pic|Add20~18 (
// Equation(s):
// \vga_pic|Add20~18_combout  = \vga_pic|Add20~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Add20~17 ),
	.combout(\vga_pic|Add20~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add20~18 .lut_mask = 16'hF0F0;
defparam \vga_pic|Add20~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N2
cycloneive_lcell_comb \vga_pic|Add20~0 (
// Equation(s):
// \vga_pic|Add20~0_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & VCC)) # 
// (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout  & (\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  $ (GND)))
// \vga_pic|Add20~1  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add20~0_combout ),
	.cout(\vga_pic|Add20~1 ));
// synopsys translate_off
defparam \vga_pic|Add20~0 .lut_mask = 16'h6611;
defparam \vga_pic|Add20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
cycloneive_lcell_comb \vga_pic|Add20~2 (
// Equation(s):
// \vga_pic|Add20~2_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & ((\vga_pic|Add20~1 ) # (GND))) # 
// (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & (!\vga_pic|Add20~1 )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & (!\vga_pic|Add20~1 )) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & (\vga_pic|Add20~1  & VCC))))
// \vga_pic|Add20~3  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ) # (!\vga_pic|Add20~1 ))) # 
// (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & (\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & !\vga_pic|Add20~1 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add20~1 ),
	.combout(\vga_pic|Add20~2_combout ),
	.cout(\vga_pic|Add20~3 ));
// synopsys translate_off
defparam \vga_pic|Add20~2 .lut_mask = 16'h968E;
defparam \vga_pic|Add20~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cycloneive_lcell_comb \vga_pic|Add20~4 (
// Equation(s):
// \vga_pic|Add20~4_combout  = ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  $ (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  $ (!\vga_pic|Add20~3 )))) # (GND)
// \vga_pic|Add20~5  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & !\vga_pic|Add20~3 )) # 
// (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & ((!\vga_pic|Add20~3 ) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add20~3 ),
	.combout(\vga_pic|Add20~4_combout ),
	.cout(\vga_pic|Add20~5 ));
// synopsys translate_off
defparam \vga_pic|Add20~4 .lut_mask = 16'h6917;
defparam \vga_pic|Add20~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneive_lcell_comb \vga_pic|Add21~0 (
// Equation(s):
// \vga_pic|Add21~0_combout  = (\vga_pic|rom_addr [5] & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout ) # (GND))) # (!\vga_pic|rom_addr [5] & (\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout 
//  $ (VCC)))
// \vga_pic|Add21~1  = CARRY((\vga_pic|rom_addr [5]) # (\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout ))

	.dataa(\vga_pic|rom_addr [5]),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add21~0_combout ),
	.cout(\vga_pic|Add21~1 ));
// synopsys translate_off
defparam \vga_pic|Add21~0 .lut_mask = 16'h99EE;
defparam \vga_pic|Add21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneive_lcell_comb \vga_pic|Add21~2 (
// Equation(s):
// \vga_pic|Add21~2_combout  = (\vga_pic|rom_addr [6] & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & (\vga_pic|Add21~1  & VCC)) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & 
// (!\vga_pic|Add21~1 )))) # (!\vga_pic|rom_addr [6] & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & (!\vga_pic|Add21~1 )) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & 
// ((\vga_pic|Add21~1 ) # (GND)))))
// \vga_pic|Add21~3  = CARRY((\vga_pic|rom_addr [6] & (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & !\vga_pic|Add21~1 )) # (!\vga_pic|rom_addr [6] & ((!\vga_pic|Add21~1 ) # 
// (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ))))

	.dataa(\vga_pic|rom_addr [6]),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~1 ),
	.combout(\vga_pic|Add21~2_combout ),
	.cout(\vga_pic|Add21~3 ));
// synopsys translate_off
defparam \vga_pic|Add21~2 .lut_mask = 16'h9617;
defparam \vga_pic|Add21~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneive_lcell_comb \vga_pic|Add21~4 (
// Equation(s):
// \vga_pic|Add21~4_combout  = ((\vga_pic|Add20~0_combout  $ (\vga_pic|rom_addr [7] $ (\vga_pic|Add21~3 )))) # (GND)
// \vga_pic|Add21~5  = CARRY((\vga_pic|Add20~0_combout  & (\vga_pic|rom_addr [7] & !\vga_pic|Add21~3 )) # (!\vga_pic|Add20~0_combout  & ((\vga_pic|rom_addr [7]) # (!\vga_pic|Add21~3 ))))

	.dataa(\vga_pic|Add20~0_combout ),
	.datab(\vga_pic|rom_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~3 ),
	.combout(\vga_pic|Add21~4_combout ),
	.cout(\vga_pic|Add21~5 ));
// synopsys translate_off
defparam \vga_pic|Add21~4 .lut_mask = 16'h964D;
defparam \vga_pic|Add21~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneive_lcell_comb \vga_pic|Add21~6 (
// Equation(s):
// \vga_pic|Add21~6_combout  = (\vga_pic|Add20~2_combout  & ((\vga_pic|rom_addr [8] & (!\vga_pic|Add21~5 )) # (!\vga_pic|rom_addr [8] & ((\vga_pic|Add21~5 ) # (GND))))) # (!\vga_pic|Add20~2_combout  & ((\vga_pic|rom_addr [8] & (\vga_pic|Add21~5  & VCC)) # 
// (!\vga_pic|rom_addr [8] & (!\vga_pic|Add21~5 ))))
// \vga_pic|Add21~7  = CARRY((\vga_pic|Add20~2_combout  & ((!\vga_pic|Add21~5 ) # (!\vga_pic|rom_addr [8]))) # (!\vga_pic|Add20~2_combout  & (!\vga_pic|rom_addr [8] & !\vga_pic|Add21~5 )))

	.dataa(\vga_pic|Add20~2_combout ),
	.datab(\vga_pic|rom_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~5 ),
	.combout(\vga_pic|Add21~6_combout ),
	.cout(\vga_pic|Add21~7 ));
// synopsys translate_off
defparam \vga_pic|Add21~6 .lut_mask = 16'h692B;
defparam \vga_pic|Add21~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneive_lcell_comb \vga_pic|Add21~8 (
// Equation(s):
// \vga_pic|Add21~8_combout  = ((\vga_pic|Add20~4_combout  $ (\vga_pic|rom_addr [9] $ (\vga_pic|Add21~7 )))) # (GND)
// \vga_pic|Add21~9  = CARRY((\vga_pic|Add20~4_combout  & (\vga_pic|rom_addr [9] & !\vga_pic|Add21~7 )) # (!\vga_pic|Add20~4_combout  & ((\vga_pic|rom_addr [9]) # (!\vga_pic|Add21~7 ))))

	.dataa(\vga_pic|Add20~4_combout ),
	.datab(\vga_pic|rom_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~7 ),
	.combout(\vga_pic|Add21~8_combout ),
	.cout(\vga_pic|Add21~9 ));
// synopsys translate_off
defparam \vga_pic|Add21~8 .lut_mask = 16'h964D;
defparam \vga_pic|Add21~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneive_lcell_comb \vga_pic|Add21~10 (
// Equation(s):
// \vga_pic|Add21~10_combout  = (\vga_pic|rom_addr [10] & ((\vga_pic|Add20~6_combout  & (!\vga_pic|Add21~9 )) # (!\vga_pic|Add20~6_combout  & (\vga_pic|Add21~9  & VCC)))) # (!\vga_pic|rom_addr [10] & ((\vga_pic|Add20~6_combout  & ((\vga_pic|Add21~9 ) # 
// (GND))) # (!\vga_pic|Add20~6_combout  & (!\vga_pic|Add21~9 ))))
// \vga_pic|Add21~11  = CARRY((\vga_pic|rom_addr [10] & (\vga_pic|Add20~6_combout  & !\vga_pic|Add21~9 )) # (!\vga_pic|rom_addr [10] & ((\vga_pic|Add20~6_combout ) # (!\vga_pic|Add21~9 ))))

	.dataa(\vga_pic|rom_addr [10]),
	.datab(\vga_pic|Add20~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~9 ),
	.combout(\vga_pic|Add21~10_combout ),
	.cout(\vga_pic|Add21~11 ));
// synopsys translate_off
defparam \vga_pic|Add21~10 .lut_mask = 16'h694D;
defparam \vga_pic|Add21~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneive_lcell_comb \vga_pic|Add21~12 (
// Equation(s):
// \vga_pic|Add21~12_combout  = ((\vga_pic|Add20~8_combout  $ (\vga_pic|rom_addr [11] $ (\vga_pic|Add21~11 )))) # (GND)
// \vga_pic|Add21~13  = CARRY((\vga_pic|Add20~8_combout  & (\vga_pic|rom_addr [11] & !\vga_pic|Add21~11 )) # (!\vga_pic|Add20~8_combout  & ((\vga_pic|rom_addr [11]) # (!\vga_pic|Add21~11 ))))

	.dataa(\vga_pic|Add20~8_combout ),
	.datab(\vga_pic|rom_addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~11 ),
	.combout(\vga_pic|Add21~12_combout ),
	.cout(\vga_pic|Add21~13 ));
// synopsys translate_off
defparam \vga_pic|Add21~12 .lut_mask = 16'h964D;
defparam \vga_pic|Add21~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneive_lcell_comb \vga_pic|Add21~14 (
// Equation(s):
// \vga_pic|Add21~14_combout  = (\vga_pic|rom_addr [12] & ((\vga_pic|Add20~10_combout  & (!\vga_pic|Add21~13 )) # (!\vga_pic|Add20~10_combout  & (\vga_pic|Add21~13  & VCC)))) # (!\vga_pic|rom_addr [12] & ((\vga_pic|Add20~10_combout  & ((\vga_pic|Add21~13 ) # 
// (GND))) # (!\vga_pic|Add20~10_combout  & (!\vga_pic|Add21~13 ))))
// \vga_pic|Add21~15  = CARRY((\vga_pic|rom_addr [12] & (\vga_pic|Add20~10_combout  & !\vga_pic|Add21~13 )) # (!\vga_pic|rom_addr [12] & ((\vga_pic|Add20~10_combout ) # (!\vga_pic|Add21~13 ))))

	.dataa(\vga_pic|rom_addr [12]),
	.datab(\vga_pic|Add20~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~13 ),
	.combout(\vga_pic|Add21~14_combout ),
	.cout(\vga_pic|Add21~15 ));
// synopsys translate_off
defparam \vga_pic|Add21~14 .lut_mask = 16'h694D;
defparam \vga_pic|Add21~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneive_lcell_comb \vga_pic|Add21~16 (
// Equation(s):
// \vga_pic|Add21~16_combout  = ((\vga_pic|Add20~12_combout  $ (\vga_pic|rom_addr [13] $ (\vga_pic|Add21~15 )))) # (GND)
// \vga_pic|Add21~17  = CARRY((\vga_pic|Add20~12_combout  & (\vga_pic|rom_addr [13] & !\vga_pic|Add21~15 )) # (!\vga_pic|Add20~12_combout  & ((\vga_pic|rom_addr [13]) # (!\vga_pic|Add21~15 ))))

	.dataa(\vga_pic|Add20~12_combout ),
	.datab(\vga_pic|rom_addr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~15 ),
	.combout(\vga_pic|Add21~16_combout ),
	.cout(\vga_pic|Add21~17 ));
// synopsys translate_off
defparam \vga_pic|Add21~16 .lut_mask = 16'h964D;
defparam \vga_pic|Add21~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneive_lcell_comb \vga_pic|Add21~18 (
// Equation(s):
// \vga_pic|Add21~18_combout  = (\vga_pic|rom_addr [14] & ((\vga_pic|Add20~14_combout  & (!\vga_pic|Add21~17 )) # (!\vga_pic|Add20~14_combout  & (\vga_pic|Add21~17  & VCC)))) # (!\vga_pic|rom_addr [14] & ((\vga_pic|Add20~14_combout  & ((\vga_pic|Add21~17 ) # 
// (GND))) # (!\vga_pic|Add20~14_combout  & (!\vga_pic|Add21~17 ))))
// \vga_pic|Add21~19  = CARRY((\vga_pic|rom_addr [14] & (\vga_pic|Add20~14_combout  & !\vga_pic|Add21~17 )) # (!\vga_pic|rom_addr [14] & ((\vga_pic|Add20~14_combout ) # (!\vga_pic|Add21~17 ))))

	.dataa(\vga_pic|rom_addr [14]),
	.datab(\vga_pic|Add20~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~17 ),
	.combout(\vga_pic|Add21~18_combout ),
	.cout(\vga_pic|Add21~19 ));
// synopsys translate_off
defparam \vga_pic|Add21~18 .lut_mask = 16'h694D;
defparam \vga_pic|Add21~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneive_lcell_comb \vga_pic|Add21~20 (
// Equation(s):
// \vga_pic|Add21~20_combout  = ((\vga_pic|Add20~16_combout  $ (\vga_pic|rom_addr [15] $ (\vga_pic|Add21~19 )))) # (GND)
// \vga_pic|Add21~21  = CARRY((\vga_pic|Add20~16_combout  & (\vga_pic|rom_addr [15] & !\vga_pic|Add21~19 )) # (!\vga_pic|Add20~16_combout  & ((\vga_pic|rom_addr [15]) # (!\vga_pic|Add21~19 ))))

	.dataa(\vga_pic|Add20~16_combout ),
	.datab(\vga_pic|rom_addr [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~19 ),
	.combout(\vga_pic|Add21~20_combout ),
	.cout(\vga_pic|Add21~21 ));
// synopsys translate_off
defparam \vga_pic|Add21~20 .lut_mask = 16'h964D;
defparam \vga_pic|Add21~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneive_lcell_comb \vga_pic|Add21~22 (
// Equation(s):
// \vga_pic|Add21~22_combout  = (\vga_pic|Add20~18_combout  & ((\vga_pic|Add21~21 ) # (GND))) # (!\vga_pic|Add20~18_combout  & (!\vga_pic|Add21~21 ))
// \vga_pic|Add21~23  = CARRY((\vga_pic|Add20~18_combout ) # (!\vga_pic|Add21~21 ))

	.dataa(\vga_pic|Add20~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~21 ),
	.combout(\vga_pic|Add21~22_combout ),
	.cout(\vga_pic|Add21~23 ));
// synopsys translate_off
defparam \vga_pic|Add21~22 .lut_mask = 16'hA5AF;
defparam \vga_pic|Add21~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneive_lcell_comb \vga_pic|Add21~24 (
// Equation(s):
// \vga_pic|Add21~24_combout  = \vga_pic|Add21~23  $ (GND)
// \vga_pic|Add21~25  = CARRY(!\vga_pic|Add21~23 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~23 ),
	.combout(\vga_pic|Add21~24_combout ),
	.cout(\vga_pic|Add21~25 ));
// synopsys translate_off
defparam \vga_pic|Add21~24 .lut_mask = 16'hF00F;
defparam \vga_pic|Add21~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneive_lcell_comb \vga_pic|Add21~26 (
// Equation(s):
// \vga_pic|Add21~26_combout  = !\vga_pic|Add21~25 
// \vga_pic|Add21~27  = CARRY(!\vga_pic|Add21~25 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~25 ),
	.combout(\vga_pic|Add21~26_combout ),
	.cout(\vga_pic|Add21~27 ));
// synopsys translate_off
defparam \vga_pic|Add21~26 .lut_mask = 16'h0F0F;
defparam \vga_pic|Add21~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneive_lcell_comb \vga_pic|Add21~28 (
// Equation(s):
// \vga_pic|Add21~28_combout  = \vga_pic|Add21~27  $ (GND)
// \vga_pic|Add21~29  = CARRY(!\vga_pic|Add21~27 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~27 ),
	.combout(\vga_pic|Add21~28_combout ),
	.cout(\vga_pic|Add21~29 ));
// synopsys translate_off
defparam \vga_pic|Add21~28 .lut_mask = 16'hF00F;
defparam \vga_pic|Add21~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneive_lcell_comb \vga_pic|Add21~30 (
// Equation(s):
// \vga_pic|Add21~30_combout  = !\vga_pic|Add21~29 
// \vga_pic|Add21~31  = CARRY(!\vga_pic|Add21~29 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~29 ),
	.combout(\vga_pic|Add21~30_combout ),
	.cout(\vga_pic|Add21~31 ));
// synopsys translate_off
defparam \vga_pic|Add21~30 .lut_mask = 16'h0F0F;
defparam \vga_pic|Add21~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneive_lcell_comb \vga_pic|Add21~32 (
// Equation(s):
// \vga_pic|Add21~32_combout  = \vga_pic|Add21~31  $ (GND)
// \vga_pic|Add21~33  = CARRY(!\vga_pic|Add21~31 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~31 ),
	.combout(\vga_pic|Add21~32_combout ),
	.cout(\vga_pic|Add21~33 ));
// synopsys translate_off
defparam \vga_pic|Add21~32 .lut_mask = 16'hF00F;
defparam \vga_pic|Add21~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneive_lcell_comb \vga_pic|Add21~34 (
// Equation(s):
// \vga_pic|Add21~34_combout  = !\vga_pic|Add21~33 
// \vga_pic|Add21~35  = CARRY(!\vga_pic|Add21~33 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~33 ),
	.combout(\vga_pic|Add21~34_combout ),
	.cout(\vga_pic|Add21~35 ));
// synopsys translate_off
defparam \vga_pic|Add21~34 .lut_mask = 16'h0F0F;
defparam \vga_pic|Add21~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneive_lcell_comb \vga_pic|Add21~36 (
// Equation(s):
// \vga_pic|Add21~36_combout  = \vga_pic|Add21~35  $ (GND)
// \vga_pic|Add21~37  = CARRY(!\vga_pic|Add21~35 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add21~35 ),
	.combout(\vga_pic|Add21~36_combout ),
	.cout(\vga_pic|Add21~37 ));
// synopsys translate_off
defparam \vga_pic|Add21~36 .lut_mask = 16'hF00F;
defparam \vga_pic|Add21~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneive_lcell_comb \vga_pic|Add21~38 (
// Equation(s):
// \vga_pic|Add21~38_combout  = \vga_pic|Add21~37 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Add21~37 ),
	.combout(\vga_pic|Add21~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add21~38 .lut_mask = 16'hF0F0;
defparam \vga_pic|Add21~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cycloneive_lcell_comb \vga_pic|Equal7~5 (
// Equation(s):
// \vga_pic|Equal7~5_combout  = (((!\vga_pic|rom_addr [1]) # (!\vga_pic|rom_addr [2])) # (!\vga_pic|rom_addr [3])) # (!\vga_pic|rom_addr [0])

	.dataa(\vga_pic|rom_addr [0]),
	.datab(\vga_pic|rom_addr [3]),
	.datac(\vga_pic|rom_addr [2]),
	.datad(\vga_pic|rom_addr [1]),
	.cin(gnd),
	.combout(\vga_pic|Equal7~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal7~5 .lut_mask = 16'h7FFF;
defparam \vga_pic|Equal7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneive_lcell_comb \vga_pic|Equal7~6 (
// Equation(s):
// \vga_pic|Equal7~6_combout  = (\vga_pic|Equal7~5_combout ) # ((\vga_pic|Add21~32_combout ) # (!\vga_pic|rom_addr [4]))

	.dataa(\vga_pic|Equal7~5_combout ),
	.datab(gnd),
	.datac(\vga_pic|rom_addr [4]),
	.datad(\vga_pic|Add21~32_combout ),
	.cin(gnd),
	.combout(\vga_pic|Equal7~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal7~6 .lut_mask = 16'hFFAF;
defparam \vga_pic|Equal7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneive_lcell_comb \vga_pic|Equal7~7 (
// Equation(s):
// \vga_pic|Equal7~7_combout  = (\vga_pic|Add21~36_combout ) # (((\vga_pic|Add21~34_combout ) # (\vga_pic|Equal7~6_combout )) # (!\vga_pic|Add21~38_combout ))

	.dataa(\vga_pic|Add21~36_combout ),
	.datab(\vga_pic|Add21~38_combout ),
	.datac(\vga_pic|Add21~34_combout ),
	.datad(\vga_pic|Equal7~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Equal7~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal7~7 .lut_mask = 16'hFFFB;
defparam \vga_pic|Equal7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneive_lcell_comb \vga_pic|rom_addr[4]~22 (
// Equation(s):
// \vga_pic|rom_addr[4]~22_combout  = (\vga_pic|rom_en~q  & ((\vga_pic|Equal7~4_combout ) # ((\vga_pic|Equal7~7_combout ) # (!\vga_pic|rom_addr[6]~13_combout ))))

	.dataa(\vga_pic|Equal7~4_combout ),
	.datab(\vga_pic|rom_en~q ),
	.datac(\vga_pic|rom_addr[6]~13_combout ),
	.datad(\vga_pic|Equal7~7_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[4]~22 .lut_mask = 16'hCC8C;
defparam \vga_pic|rom_addr[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N28
cycloneive_lcell_comb \vga_pic|always2~28 (
// Equation(s):
// \vga_pic|always2~28_combout  = (((\vga_ctrl|Add3~16_combout ) # (!\vga_ctrl|Add3~18_combout )) # (!\vga_ctrl|Add3~14_combout )) # (!\vga_ctrl|pix_data_req~q )

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_ctrl|Add3~14_combout ),
	.datac(\vga_ctrl|Add3~18_combout ),
	.datad(\vga_ctrl|Add3~16_combout ),
	.cin(gnd),
	.combout(\vga_pic|always2~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~28 .lut_mask = 16'hFF7F;
defparam \vga_pic|always2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
cycloneive_lcell_comb \vga_pic|always2~29 (
// Equation(s):
// \vga_pic|always2~29_combout  = (\vga_pic|always2~28_combout ) # ((!\vga_ctrl|pix_x[5]~4_combout  & ((\vga_pic|LessThan3~0_combout ) # (!\vga_ctrl|pix_x[4]~5_combout ))))

	.dataa(\vga_pic|LessThan3~0_combout ),
	.datab(\vga_ctrl|pix_x[4]~5_combout ),
	.datac(\vga_ctrl|pix_x[5]~4_combout ),
	.datad(\vga_pic|always2~28_combout ),
	.cin(gnd),
	.combout(\vga_pic|always2~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~29 .lut_mask = 16'hFF0B;
defparam \vga_pic|always2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneive_lcell_comb \vga_pic|rom_addr[14]~18 (
// Equation(s):
// \vga_pic|rom_addr[14]~18_combout  = (\vga_pic|rom_en1~q  & (\vga_pic|always2~16_combout  & !\vga_pic|rom_en~q ))

	.dataa(\vga_pic|rom_en1~q ),
	.datab(\vga_pic|always2~16_combout ),
	.datac(gnd),
	.datad(\vga_pic|rom_en~q ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[14]~18 .lut_mask = 16'h0088;
defparam \vga_pic|rom_addr[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cycloneive_lcell_comb \vga_pic|rom_addr[14]~19 (
// Equation(s):
// \vga_pic|rom_addr[14]~19_combout  = (\vga_pic|rom_addr[14]~18_combout  & (\vga_pic|always2~30_combout  & ((\vga_pic|always2~29_combout ) # (\vga_pic|LessThan4~1_combout ))))

	.dataa(\vga_pic|always2~29_combout ),
	.datab(\vga_pic|rom_addr[14]~18_combout ),
	.datac(\vga_pic|always2~30_combout ),
	.datad(\vga_pic|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[14]~19 .lut_mask = 16'hC080;
defparam \vga_pic|rom_addr[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
cycloneive_lcell_comb \vga_pic|Equal8~1 (
// Equation(s):
// \vga_pic|Equal8~1_combout  = \vga_pic|Add3~2_combout  $ (\vga_pic|PIC_START_X [7] $ (((\vga_ctrl|pix_data_req~q  & !\vga_ctrl|Add3~14_combout ))))

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_pic|Add3~2_combout ),
	.datac(\vga_pic|PIC_START_X [7]),
	.datad(\vga_ctrl|Add3~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal8~1 .lut_mask = 16'h3C96;
defparam \vga_pic|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
cycloneive_lcell_comb \vga_pic|Equal8~0 (
// Equation(s):
// \vga_pic|Equal8~0_combout  = \vga_pic|Add3~1_combout  $ (\vga_pic|PIC_START_X [8] $ (((\vga_ctrl|pix_data_req~q  & !\vga_ctrl|Add3~16_combout ))))

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_pic|Add3~1_combout ),
	.datac(\vga_ctrl|Add3~16_combout ),
	.datad(\vga_pic|PIC_START_X [8]),
	.cin(gnd),
	.combout(\vga_pic|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal8~0 .lut_mask = 16'h39C6;
defparam \vga_pic|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N4
cycloneive_lcell_comb \vga_pic|always2~17 (
// Equation(s):
// \vga_pic|always2~17_combout  = (\vga_pic|Equal8~0_combout ) # (\vga_pic|Add3~0_combout  $ (\vga_ctrl|pix_x[9]~0_combout  $ (\vga_pic|PIC_START_X [9])))

	.dataa(\vga_pic|Equal8~0_combout ),
	.datab(\vga_pic|Add3~0_combout ),
	.datac(\vga_ctrl|pix_x[9]~0_combout ),
	.datad(\vga_pic|PIC_START_X [9]),
	.cin(gnd),
	.combout(\vga_pic|always2~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~17 .lut_mask = 16'hEBBE;
defparam \vga_pic|always2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N30
cycloneive_lcell_comb \vga_pic|always2~18 (
// Equation(s):
// \vga_pic|always2~18_combout  = ((\vga_pic|always2~17_combout ) # ((\vga_pic|PIC_START_X [9] & \vga_pic|Add3~0_combout ))) # (!\vga_pic|Equal8~1_combout )

	.dataa(\vga_pic|Equal8~1_combout ),
	.datab(\vga_pic|PIC_START_X [9]),
	.datac(\vga_pic|Add3~0_combout ),
	.datad(\vga_pic|always2~17_combout ),
	.cin(gnd),
	.combout(\vga_pic|always2~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~18 .lut_mask = 16'hFFD5;
defparam \vga_pic|always2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
cycloneive_lcell_comb \vga_pic|always2~23 (
// Equation(s):
// \vga_pic|always2~23_combout  = ((\vga_ctrl|Add5~0_combout ) # (\vga_pic|PIC_START_X [3] $ (\vga_ctrl|Add3~6_combout ))) # (!\vga_ctrl|pix_data_req~q )

	.dataa(\vga_pic|PIC_START_X [3]),
	.datab(\vga_ctrl|Add3~6_combout ),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_ctrl|Add5~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|always2~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~23 .lut_mask = 16'hFF6F;
defparam \vga_pic|always2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
cycloneive_lcell_comb \vga_pic|always2~21 (
// Equation(s):
// \vga_pic|always2~21_combout  = (\vga_ctrl|Add5~4_combout ) # ((\vga_ctrl|Add3~4_combout  $ (!\vga_pic|PIC_START_X [2])) # (!\vga_ctrl|pix_data_req~q ))

	.dataa(\vga_ctrl|Add3~4_combout ),
	.datab(\vga_ctrl|Add5~4_combout ),
	.datac(\vga_ctrl|pix_data_req~q ),
	.datad(\vga_pic|PIC_START_X [2]),
	.cin(gnd),
	.combout(\vga_pic|always2~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~21 .lut_mask = 16'hEFDF;
defparam \vga_pic|always2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N26
cycloneive_lcell_comb \vga_pic|always2~22 (
// Equation(s):
// \vga_pic|always2~22_combout  = (\vga_ctrl|pix_y[1]~2_combout ) # ((\vga_pic|always2~21_combout ) # (\vga_ctrl|pix_x[1]~8_combout  $ (!\vga_pic|PIC_START_X [1])))

	.dataa(\vga_ctrl|pix_x[1]~8_combout ),
	.datab(\vga_ctrl|pix_y[1]~2_combout ),
	.datac(\vga_pic|PIC_START_X [1]),
	.datad(\vga_pic|always2~21_combout ),
	.cin(gnd),
	.combout(\vga_pic|always2~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~22 .lut_mask = 16'hFFED;
defparam \vga_pic|always2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
cycloneive_lcell_comb \vga_pic|always2~24 (
// Equation(s):
// \vga_pic|always2~24_combout  = (\vga_pic|always2~23_combout ) # ((\vga_pic|always2~22_combout ) # (\vga_pic|PIC_START_X [4] $ (!\vga_ctrl|pix_x[4]~5_combout )))

	.dataa(\vga_pic|PIC_START_X [4]),
	.datab(\vga_ctrl|pix_x[4]~5_combout ),
	.datac(\vga_pic|always2~23_combout ),
	.datad(\vga_pic|always2~22_combout ),
	.cin(gnd),
	.combout(\vga_pic|always2~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~24 .lut_mask = 16'hFFF9;
defparam \vga_pic|always2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N20
cycloneive_lcell_comb \vga_pic|always2~19 (
// Equation(s):
// \vga_pic|always2~19_combout  = ((\vga_ctrl|Add5~8_combout ) # (\vga_pic|PIC_START_X [0] $ (\vga_ctrl|Add3~0_combout ))) # (!\vga_ctrl|pix_data_req~q )

	.dataa(\vga_ctrl|pix_data_req~q ),
	.datab(\vga_ctrl|Add5~8_combout ),
	.datac(\vga_pic|PIC_START_X [0]),
	.datad(\vga_ctrl|Add3~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|always2~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~19 .lut_mask = 16'hDFFD;
defparam \vga_pic|always2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N0
cycloneive_lcell_comb \vga_pic|always2~20 (
// Equation(s):
// \vga_pic|always2~20_combout  = (\vga_pic|always2~19_combout ) # (\vga_ctrl|pix_x[6]~3_combout  $ (\vga_pic|PIC_START_X [5] $ (\vga_pic|PIC_START_X [6])))

	.dataa(\vga_pic|always2~19_combout ),
	.datab(\vga_ctrl|pix_x[6]~3_combout ),
	.datac(\vga_pic|PIC_START_X [5]),
	.datad(\vga_pic|PIC_START_X [6]),
	.cin(gnd),
	.combout(\vga_pic|always2~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~20 .lut_mask = 16'hEBBE;
defparam \vga_pic|always2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
cycloneive_lcell_comb \vga_pic|always2~25 (
// Equation(s):
// \vga_pic|always2~25_combout  = (\vga_pic|always2~18_combout ) # ((\vga_pic|always2~24_combout ) # ((\vga_pic|always2~20_combout ) # (!\vga_pic|always1~6_combout )))

	.dataa(\vga_pic|always2~18_combout ),
	.datab(\vga_pic|always2~24_combout ),
	.datac(\vga_pic|always2~20_combout ),
	.datad(\vga_pic|always1~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|always2~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~25 .lut_mask = 16'hFEFF;
defparam \vga_pic|always2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N30
cycloneive_lcell_comb \vga_pic|always2~27 (
// Equation(s):
// \vga_pic|always2~27_combout  = (\vga_pic|always2~25_combout ) # ((\vga_pic|PIC_START_X [5] $ (\vga_ctrl|pix_x[5]~4_combout )) # (!\vga_pic|always2~26_combout ))

	.dataa(\vga_pic|always2~25_combout ),
	.datab(\vga_pic|PIC_START_X [5]),
	.datac(\vga_ctrl|pix_x[5]~4_combout ),
	.datad(\vga_pic|always2~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|always2~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always2~27 .lut_mask = 16'hBEFF;
defparam \vga_pic|always2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N2
cycloneive_lcell_comb \vga_pic|rom_addr[4]~23 (
// Equation(s):
// \vga_pic|rom_addr[4]~23_combout  = (\keyin[3]~input_o  & (!\vga_pic|rom_en~q  & \vga_pic|always2~27_combout ))

	.dataa(gnd),
	.datab(\keyin[3]~input_o ),
	.datac(\vga_pic|rom_en~q ),
	.datad(\vga_pic|always2~27_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[4]~23 .lut_mask = 16'h0C00;
defparam \vga_pic|rom_addr[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N8
cycloneive_lcell_comb \vga_pic|rom_addr[4]~24 (
// Equation(s):
// \vga_pic|rom_addr[4]~24_combout  = (\vga_pic|rom_addr[4]~23_combout ) # ((\keyin[2]~input_o ) # ((\keyin[1]~input_o  & \keyin[0]~input_o )))

	.dataa(\vga_pic|rom_addr[4]~23_combout ),
	.datab(\keyin[2]~input_o ),
	.datac(\keyin[1]~input_o ),
	.datad(\keyin[0]~input_o ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[4]~24 .lut_mask = 16'hFEEE;
defparam \vga_pic|rom_addr[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N24
cycloneive_lcell_comb \vga_pic|Equal5~0 (
// Equation(s):
// \vga_pic|Equal5~0_combout  = (!\keyin[1]~input_o  & !\keyin[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyin[1]~input_o ),
	.datad(\keyin[0]~input_o ),
	.cin(gnd),
	.combout(\vga_pic|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal5~0 .lut_mask = 16'h000F;
defparam \vga_pic|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N30
cycloneive_lcell_comb \vga_pic|rom_addr[4]~25 (
// Equation(s):
// \vga_pic|rom_addr[4]~25_combout  = (!\vga_pic|rom_addr[4]~24_combout  & ((\vga_pic|Equal5~0_combout ) # ((!\vga_pic|rom_addr[14]~19_combout  & !\keyin[3]~input_o ))))

	.dataa(\vga_pic|rom_addr[14]~19_combout ),
	.datab(\keyin[3]~input_o ),
	.datac(\vga_pic|rom_addr[4]~24_combout ),
	.datad(\vga_pic|Equal5~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[4]~25 .lut_mask = 16'h0F01;
defparam \vga_pic|rom_addr[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N21
dffeas \vga_pic|rom_addr[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr[0]~2_combout ),
	.asdata(\vga_pic|Add25~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|rom_addr[4]~44_combout ),
	.sload(\vga_pic|rom_addr[4]~22_combout ),
	.ena(\vga_pic|rom_addr[4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[0] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N2
cycloneive_lcell_comb \vga_pic|Add25~2 (
// Equation(s):
// \vga_pic|Add25~2_combout  = (\vga_pic|rom_addr [1] & (!\vga_pic|Add25~1 )) # (!\vga_pic|rom_addr [1] & ((\vga_pic|Add25~1 ) # (GND)))
// \vga_pic|Add25~3  = CARRY((!\vga_pic|Add25~1 ) # (!\vga_pic|rom_addr [1]))

	.dataa(gnd),
	.datab(\vga_pic|rom_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~1 ),
	.combout(\vga_pic|Add25~2_combout ),
	.cout(\vga_pic|Add25~3 ));
// synopsys translate_off
defparam \vga_pic|Add25~2 .lut_mask = 16'h3C3F;
defparam \vga_pic|Add25~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y26_N19
dffeas \vga_pic|rom_addr[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr[1]~3_combout ),
	.asdata(\vga_pic|Add25~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|rom_addr[4]~44_combout ),
	.sload(\vga_pic|rom_addr[4]~22_combout ),
	.ena(\vga_pic|rom_addr[4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[1] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cycloneive_lcell_comb \vga_pic|Add25~4 (
// Equation(s):
// \vga_pic|Add25~4_combout  = (\vga_pic|rom_addr [2] & (\vga_pic|Add25~3  $ (GND))) # (!\vga_pic|rom_addr [2] & (!\vga_pic|Add25~3  & VCC))
// \vga_pic|Add25~5  = CARRY((\vga_pic|rom_addr [2] & !\vga_pic|Add25~3 ))

	.dataa(\vga_pic|rom_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~3 ),
	.combout(\vga_pic|Add25~4_combout ),
	.cout(\vga_pic|Add25~5 ));
// synopsys translate_off
defparam \vga_pic|Add25~4 .lut_mask = 16'hA50A;
defparam \vga_pic|Add25~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y26_N9
dffeas \vga_pic|rom_addr[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr[2]~4_combout ),
	.asdata(\vga_pic|Add25~4_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|rom_addr[4]~44_combout ),
	.sload(\vga_pic|rom_addr[4]~22_combout ),
	.ena(\vga_pic|rom_addr[4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[2] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
cycloneive_lcell_comb \vga_pic|Add25~6 (
// Equation(s):
// \vga_pic|Add25~6_combout  = (\vga_pic|rom_addr [3] & (!\vga_pic|Add25~5 )) # (!\vga_pic|rom_addr [3] & ((\vga_pic|Add25~5 ) # (GND)))
// \vga_pic|Add25~7  = CARRY((!\vga_pic|Add25~5 ) # (!\vga_pic|rom_addr [3]))

	.dataa(\vga_pic|rom_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~5 ),
	.combout(\vga_pic|Add25~6_combout ),
	.cout(\vga_pic|Add25~7 ));
// synopsys translate_off
defparam \vga_pic|Add25~6 .lut_mask = 16'h5A5F;
defparam \vga_pic|Add25~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y26_N15
dffeas \vga_pic|rom_addr[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr[3]~5_combout ),
	.asdata(\vga_pic|Add25~6_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|rom_addr[4]~44_combout ),
	.sload(\vga_pic|rom_addr[4]~22_combout ),
	.ena(\vga_pic|rom_addr[4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[3] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
cycloneive_lcell_comb \vga_pic|Add25~8 (
// Equation(s):
// \vga_pic|Add25~8_combout  = (\vga_pic|rom_addr [4] & (\vga_pic|Add25~7  $ (GND))) # (!\vga_pic|rom_addr [4] & (!\vga_pic|Add25~7  & VCC))
// \vga_pic|Add25~9  = CARRY((\vga_pic|rom_addr [4] & !\vga_pic|Add25~7 ))

	.dataa(gnd),
	.datab(\vga_pic|rom_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~7 ),
	.combout(\vga_pic|Add25~8_combout ),
	.cout(\vga_pic|Add25~9 ));
// synopsys translate_off
defparam \vga_pic|Add25~8 .lut_mask = 16'hC30C;
defparam \vga_pic|Add25~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y26_N29
dffeas \vga_pic|rom_addr[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr[4]~6_combout ),
	.asdata(\vga_pic|Add25~8_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|rom_addr[4]~44_combout ),
	.sload(\vga_pic|rom_addr[4]~22_combout ),
	.ena(\vga_pic|rom_addr[4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[4] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cycloneive_lcell_comb \vga_pic|Add25~10 (
// Equation(s):
// \vga_pic|Add25~10_combout  = (\vga_pic|rom_addr [5] & (!\vga_pic|Add25~9 )) # (!\vga_pic|rom_addr [5] & ((\vga_pic|Add25~9 ) # (GND)))
// \vga_pic|Add25~11  = CARRY((!\vga_pic|Add25~9 ) # (!\vga_pic|rom_addr [5]))

	.dataa(gnd),
	.datab(\vga_pic|rom_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~9 ),
	.combout(\vga_pic|Add25~10_combout ),
	.cout(\vga_pic|Add25~11 ));
// synopsys translate_off
defparam \vga_pic|Add25~10 .lut_mask = 16'h3C3F;
defparam \vga_pic|Add25~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cycloneive_lcell_comb \vga_pic|rom_addr~27 (
// Equation(s):
// \vga_pic|rom_addr~27_combout  = (\vga_pic|rom_addr[6]~13_combout  & (\vga_pic|rom_en~q  & (!\vga_pic|Equal7~7_combout ))) # (!\vga_pic|rom_addr[6]~13_combout  & (!\vga_pic|rom_en~q  & ((\vga_pic|Add11~4_combout ))))

	.dataa(\vga_pic|rom_addr[6]~13_combout ),
	.datab(\vga_pic|rom_en~q ),
	.datac(\vga_pic|Equal7~7_combout ),
	.datad(\vga_pic|Add11~4_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~27 .lut_mask = 16'h1908;
defparam \vga_pic|rom_addr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N22
cycloneive_lcell_comb \vga_pic|rom_addr~28 (
// Equation(s):
// \vga_pic|rom_addr~28_combout  = (\vga_pic|rom_en~q  & ((\vga_pic|Add25~10_combout ) # ((!\vga_pic|Equal7~4_combout  & \vga_pic|rom_addr~27_combout )))) # (!\vga_pic|rom_en~q  & (((\vga_pic|rom_addr~27_combout ))))

	.dataa(\vga_pic|rom_en~q ),
	.datab(\vga_pic|Add25~10_combout ),
	.datac(\vga_pic|Equal7~4_combout ),
	.datad(\vga_pic|rom_addr~27_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~28 .lut_mask = 16'hDF88;
defparam \vga_pic|rom_addr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cycloneive_lcell_comb \vga_pic|rom_addr~29 (
// Equation(s):
// \vga_pic|rom_addr~29_combout  = (\vga_pic|rom_addr~28_combout  & (((\vga_pic|Add24~0_combout ) # (!\vga_pic|rom_addr[6]~26_combout )))) # (!\vga_pic|rom_addr~28_combout  & (\vga_pic|offset [5] & ((\vga_pic|rom_addr[6]~26_combout ))))

	.dataa(\vga_pic|offset [5]),
	.datab(\vga_pic|Add24~0_combout ),
	.datac(\vga_pic|rom_addr~28_combout ),
	.datad(\vga_pic|rom_addr[6]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~29 .lut_mask = 16'hCAF0;
defparam \vga_pic|rom_addr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cycloneive_lcell_comb \vga_pic|rom_addr~30 (
// Equation(s):
// \vga_pic|rom_addr~30_combout  = (\vga_pic|always1~5_combout  & (\vga_pic|rom_addr~29_combout  & ((\vga_pic|rom_addr[6]~26_combout ) # (!\vga_pic|comb~0_combout ))))

	.dataa(\vga_pic|always1~5_combout ),
	.datab(\vga_pic|comb~0_combout ),
	.datac(\vga_pic|rom_addr[6]~26_combout ),
	.datad(\vga_pic|rom_addr~29_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~30 .lut_mask = 16'hA200;
defparam \vga_pic|rom_addr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N25
dffeas \vga_pic|rom_addr[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_addr[4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[5] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cycloneive_lcell_comb \vga_pic|Add25~12 (
// Equation(s):
// \vga_pic|Add25~12_combout  = (\vga_pic|rom_addr [6] & (\vga_pic|Add25~11  $ (GND))) # (!\vga_pic|rom_addr [6] & (!\vga_pic|Add25~11  & VCC))
// \vga_pic|Add25~13  = CARRY((\vga_pic|rom_addr [6] & !\vga_pic|Add25~11 ))

	.dataa(gnd),
	.datab(\vga_pic|rom_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~11 ),
	.combout(\vga_pic|Add25~12_combout ),
	.cout(\vga_pic|Add25~13 ));
// synopsys translate_off
defparam \vga_pic|Add25~12 .lut_mask = 16'hC30C;
defparam \vga_pic|Add25~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cycloneive_lcell_comb \vga_pic|rom_addr~31 (
// Equation(s):
// \vga_pic|rom_addr~31_combout  = (\vga_pic|rom_addr[6]~13_combout  & (\vga_pic|rom_en~q  & (!\vga_pic|Equal7~7_combout ))) # (!\vga_pic|rom_addr[6]~13_combout  & (!\vga_pic|rom_en~q  & ((\vga_pic|Add11~6_combout ))))

	.dataa(\vga_pic|rom_addr[6]~13_combout ),
	.datab(\vga_pic|rom_en~q ),
	.datac(\vga_pic|Equal7~7_combout ),
	.datad(\vga_pic|Add11~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~31 .lut_mask = 16'h1908;
defparam \vga_pic|rom_addr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N8
cycloneive_lcell_comb \vga_pic|rom_addr~32 (
// Equation(s):
// \vga_pic|rom_addr~32_combout  = (\vga_pic|rom_en~q  & ((\vga_pic|Add25~12_combout ) # ((!\vga_pic|Equal7~4_combout  & \vga_pic|rom_addr~31_combout )))) # (!\vga_pic|rom_en~q  & (((\vga_pic|rom_addr~31_combout ))))

	.dataa(\vga_pic|Add25~12_combout ),
	.datab(\vga_pic|rom_en~q ),
	.datac(\vga_pic|Equal7~4_combout ),
	.datad(\vga_pic|rom_addr~31_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~32 .lut_mask = 16'hBF88;
defparam \vga_pic|rom_addr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cycloneive_lcell_comb \vga_pic|rom_addr~33 (
// Equation(s):
// \vga_pic|rom_addr~33_combout  = (\vga_pic|rom_addr~32_combout  & ((\vga_pic|Add24~2_combout ) # ((!\vga_pic|rom_addr[6]~26_combout )))) # (!\vga_pic|rom_addr~32_combout  & (((\vga_pic|offset [6] & \vga_pic|rom_addr[6]~26_combout ))))

	.dataa(\vga_pic|Add24~2_combout ),
	.datab(\vga_pic|offset [6]),
	.datac(\vga_pic|rom_addr~32_combout ),
	.datad(\vga_pic|rom_addr[6]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~33 .lut_mask = 16'hACF0;
defparam \vga_pic|rom_addr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N2
cycloneive_lcell_comb \vga_pic|rom_addr~34 (
// Equation(s):
// \vga_pic|rom_addr~34_combout  = (\vga_pic|always1~5_combout  & (\vga_pic|rom_addr~33_combout  & ((\vga_pic|rom_addr[6]~26_combout ) # (!\vga_pic|comb~0_combout ))))

	.dataa(\vga_pic|always1~5_combout ),
	.datab(\vga_pic|comb~0_combout ),
	.datac(\vga_pic|rom_addr~33_combout ),
	.datad(\vga_pic|rom_addr[6]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~34 .lut_mask = 16'hA020;
defparam \vga_pic|rom_addr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N3
dffeas \vga_pic|rom_addr[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_addr[4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[6] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~189 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~189_combout  = (\vga_pic|rom_addr [6] & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom_addr [6]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~189_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~189 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~188 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~188_combout  = (\vga_pic|rom_addr [6] & \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom_addr [6]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~188_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~188 .lut_mask = 16'hF000;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~14 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~189_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~188_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~189_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[81]~188_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~235 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~235_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & 
// ((\vga_pic|rom_addr [6]))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout ),
	.datab(\vga_pic|rom_addr [6]),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~235_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~235 .lut_mask = 16'hCA00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~187 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~187_combout  = (\vga_pic|rom_addr [6] & \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout )

	.dataa(\vga_pic|rom_addr [6]),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~187_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~187 .lut_mask = 16'hA0A0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~190 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~190_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~190_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~190 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~12 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~12_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~187_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~190_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~187_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[91]~190_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~12 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~191 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~191_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~12_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~12_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~191_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~191 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~10 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~10_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~235_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~191_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~235_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~191_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~10 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[111]~219 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[111]~219_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~235_combout ) # 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~12_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~12_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[101]~235_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[111]~219_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[111]~219 .lut_mask = 16'hF200;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[111]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~221 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~221_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[111]~219_combout ) # 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~10_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~10_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[111]~219_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~221_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~221 .lut_mask = 16'h00F2;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~220 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~220_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[111]~219_combout ) # 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~10_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~10_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[111]~219_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~220_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~220 .lut_mask = 16'hF200;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~0 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~0_combout  = (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~221_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~220_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~1  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~221_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~220_combout ))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~221_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~220_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~0_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~1 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~0 .lut_mask = 16'h11EE;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~2 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~2_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~1  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~186_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~185_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~1  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~186_combout  & 
// (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~185_combout )))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~3  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~186_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~185_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~1 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~186_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~185_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~1 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~2_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~3 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~2 .lut_mask = 16'hE101;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~4 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~4_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~3  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~218_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~184_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~3  & ((((\vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~218_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~184_combout )))))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~5  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~3  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~218_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~184_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~218_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~184_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~3 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~4_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~5 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~192 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~192_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~4_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~192_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~192 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~222 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~222_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~218_combout ) # 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~2_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~2_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[123]~218_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~222_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~222 .lut_mask = 16'hF200;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~223 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~223_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~185_combout ) # 
// ((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~0_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~0_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[122]~185_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~223_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~223 .lut_mask = 16'hF040;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~193 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~193_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~2_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~193_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~193 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~195 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~195_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~195_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~195 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~194 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~194_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~220_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~221_combout )))

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~220_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[121]~221_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~194_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~194 .lut_mask = 16'hF0C0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N4
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~198 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~198_combout  = (\vga_pic|rom_addr [5] & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|rom_addr [5]),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~198_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~198 .lut_mask = 16'h00CC;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N2
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~197 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~197_combout  = (\vga_pic|rom_addr [5] & \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|rom_addr [5]),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~197_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~197 .lut_mask = 16'hCC00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N28
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~14 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~198_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~197_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~198_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[90]~197_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N6
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~236 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~236_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & 
// ((\vga_pic|rom_addr [5]))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout ),
	.datac(\vga_pic|rom_addr [5]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~236_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~236 .lut_mask = 16'hE400;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~199 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~199_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~199_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~199 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N12
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~196 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~196_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & \vga_pic|rom_addr [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datad(\vga_pic|rom_addr [5]),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~196_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~196 .lut_mask = 16'hF000;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N14
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~12 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~12_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~199_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~196_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~199_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[100]~196_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~12 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N10
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~224 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~224_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~236_combout ) # 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~12_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~236_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~12_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~224_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~224 .lut_mask = 16'hA0E0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N8
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~200 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~200_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~12_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~12_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~200_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~200 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N24
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~10 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~10_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~200_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~236_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~200_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[110]~236_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~10 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~225 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~225_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~224_combout ) # 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~10_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~224_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~10_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~225_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~225 .lut_mask = 16'hAE00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N30
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~201 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~201_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~201_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~201 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N26
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~10 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~10_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~201_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~224_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~201_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[120]~224_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~10 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N20
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~202 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~202_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~10_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~10_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~202_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~202 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~1 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~1_cout  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~225_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~202_combout ))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~225_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[130]~202_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~1_cout ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~1 .lut_mask = 16'h00EE;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~3 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~3_cout  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~195_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~194_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~1_cout )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~195_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[131]~194_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~1_cout ),
	.combout(),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~3_cout ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~3 .lut_mask = 16'h0001;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~5 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~5_cout  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~3_cout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~223_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~193_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~223_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[132]~193_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~3_cout ),
	.combout(),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~5_cout ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~5 .lut_mask = 16'h000E;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~7 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~7_cout  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~192_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~222_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~5_cout )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~192_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[133]~222_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~5_cout ),
	.combout(),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout  = \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~7_cout ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneive_lcell_comb \vga_pic|Add22~0 (
// Equation(s):
// \vga_pic|Add22~0_combout  = \vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout  $ (GND)
// \vga_pic|Add22~1  = CARRY(!\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add22~0_combout ),
	.cout(\vga_pic|Add22~1 ));
// synopsys translate_off
defparam \vga_pic|Add22~0 .lut_mask = 16'hCC33;
defparam \vga_pic|Add22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneive_lcell_comb \vga_pic|Add22~2 (
// Equation(s):
// \vga_pic|Add22~2_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & ((\vga_pic|Add22~1 ) # (GND))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  & (!\vga_pic|Add22~1 ))
// \vga_pic|Add22~3  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ) # (!\vga_pic|Add22~1 ))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add22~1 ),
	.combout(\vga_pic|Add22~2_combout ),
	.cout(\vga_pic|Add22~3 ));
// synopsys translate_off
defparam \vga_pic|Add22~2 .lut_mask = 16'hA5AF;
defparam \vga_pic|Add22~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneive_lcell_comb \vga_pic|Add22~4 (
// Equation(s):
// \vga_pic|Add22~4_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & (!\vga_pic|Add22~3  & VCC)) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & (\vga_pic|Add22~3  $ (GND)))
// \vga_pic|Add22~5  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  & !\vga_pic|Add22~3 ))

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add22~3 ),
	.combout(\vga_pic|Add22~4_combout ),
	.cout(\vga_pic|Add22~5 ));
// synopsys translate_off
defparam \vga_pic|Add22~4 .lut_mask = 16'h3C03;
defparam \vga_pic|Add22~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneive_lcell_comb \vga_pic|Add23~0 (
// Equation(s):
// \vga_pic|Add23~0_combout  = (\vga_pic|Add22~0_combout  & (\vga_pic|Add22~4_combout  $ (VCC))) # (!\vga_pic|Add22~0_combout  & (\vga_pic|Add22~4_combout  & VCC))
// \vga_pic|Add23~1  = CARRY((\vga_pic|Add22~0_combout  & \vga_pic|Add22~4_combout ))

	.dataa(\vga_pic|Add22~0_combout ),
	.datab(\vga_pic|Add22~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add23~0_combout ),
	.cout(\vga_pic|Add23~1 ));
// synopsys translate_off
defparam \vga_pic|Add23~0 .lut_mask = 16'h6688;
defparam \vga_pic|Add23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cycloneive_lcell_comb \vga_pic|Add24~4 (
// Equation(s):
// \vga_pic|Add24~4_combout  = ((\vga_pic|offset [7] $ (\vga_pic|Add23~0_combout  $ (!\vga_pic|Add24~3 )))) # (GND)
// \vga_pic|Add24~5  = CARRY((\vga_pic|offset [7] & ((\vga_pic|Add23~0_combout ) # (!\vga_pic|Add24~3 ))) # (!\vga_pic|offset [7] & (\vga_pic|Add23~0_combout  & !\vga_pic|Add24~3 )))

	.dataa(\vga_pic|offset [7]),
	.datab(\vga_pic|Add23~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add24~3 ),
	.combout(\vga_pic|Add24~4_combout ),
	.cout(\vga_pic|Add24~5 ));
// synopsys translate_off
defparam \vga_pic|Add24~4 .lut_mask = 16'h698E;
defparam \vga_pic|Add24~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneive_lcell_comb \vga_pic|rom_addr~35 (
// Equation(s):
// \vga_pic|rom_addr~35_combout  = (\vga_pic|rom_addr[6]~26_combout  & ((\vga_pic|rom_en~q  & ((\vga_pic|Add24~4_combout ))) # (!\vga_pic|rom_en~q  & (\vga_pic|offset [7])))) # (!\vga_pic|rom_addr[6]~26_combout  & (((\vga_pic|rom_en~q ))))

	.dataa(\vga_pic|offset [7]),
	.datab(\vga_pic|Add24~4_combout ),
	.datac(\vga_pic|rom_addr[6]~26_combout ),
	.datad(\vga_pic|rom_en~q ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~35 .lut_mask = 16'hCFA0;
defparam \vga_pic|rom_addr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
cycloneive_lcell_comb \vga_pic|Add25~14 (
// Equation(s):
// \vga_pic|Add25~14_combout  = (\vga_pic|rom_addr [7] & (!\vga_pic|Add25~13 )) # (!\vga_pic|rom_addr [7] & ((\vga_pic|Add25~13 ) # (GND)))
// \vga_pic|Add25~15  = CARRY((!\vga_pic|Add25~13 ) # (!\vga_pic|rom_addr [7]))

	.dataa(gnd),
	.datab(\vga_pic|rom_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~13 ),
	.combout(\vga_pic|Add25~14_combout ),
	.cout(\vga_pic|Add25~15 ));
// synopsys translate_off
defparam \vga_pic|Add25~14 .lut_mask = 16'h3C3F;
defparam \vga_pic|Add25~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneive_lcell_comb \vga_pic|rom_addr~36 (
// Equation(s):
// \vga_pic|rom_addr~36_combout  = (\vga_pic|rom_addr[6]~26_combout ) # ((\vga_pic|comb~0_combout  & (!\vga_pic|rom_addr~35_combout )) # (!\vga_pic|comb~0_combout  & (\vga_pic|rom_addr~35_combout  & \vga_pic|Add25~14_combout )))

	.dataa(\vga_pic|comb~0_combout ),
	.datab(\vga_pic|rom_addr[6]~26_combout ),
	.datac(\vga_pic|rom_addr~35_combout ),
	.datad(\vga_pic|Add25~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~36 .lut_mask = 16'hDECE;
defparam \vga_pic|rom_addr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneive_lcell_comb \vga_pic|rom_addr~37 (
// Equation(s):
// \vga_pic|rom_addr~37_combout  = (\vga_pic|always1~5_combout  & ((\vga_pic|rom_addr~35_combout  & ((\vga_pic|rom_addr~36_combout ))) # (!\vga_pic|rom_addr~35_combout  & (\vga_pic|Add11~8_combout  & !\vga_pic|rom_addr~36_combout ))))

	.dataa(\vga_pic|Add11~8_combout ),
	.datab(\vga_pic|always1~5_combout ),
	.datac(\vga_pic|rom_addr~35_combout ),
	.datad(\vga_pic|rom_addr~36_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~37 .lut_mask = 16'hC008;
defparam \vga_pic|rom_addr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N5
dffeas \vga_pic|rom_addr[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_addr[4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[7] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~178 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~178_combout  = (\vga_pic|rom_addr [7] & \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom_addr [7]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~178_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~178 .lut_mask = 16'hF000;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~181 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~181_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~181_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~181 .lut_mask = 16'h00CC;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~12 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~12_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~178_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~181_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~178_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[82]~181_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~12 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~182 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~182_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~182_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~182 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~10 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~10_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~182_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~234_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~182_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[92]~234_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~10 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~216 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~216_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[102]~214_combout ) # 
// ((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~10_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~10_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[102]~214_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~216_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~216 .lut_mask = 16'h00F4;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[112]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~4 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~4_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~3  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~175_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~213_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~3  & ((((\vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~175_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~213_combout )))))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~5  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~3  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~175_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~213_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~175_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[114]~213_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~3 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~4_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~5 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~183 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~183_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~4_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~4_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~183_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~183 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~7 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~7_cout  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~217_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~183_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~5 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~217_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[124]~183_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~5 ),
	.combout(),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout  = \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~7_cout ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneive_lcell_comb \vga_pic|Add23~2 (
// Equation(s):
// \vga_pic|Add23~2_combout  = (\vga_pic|Add22~2_combout  & ((\vga_pic|Add22~6_combout  & (\vga_pic|Add23~1  & VCC)) # (!\vga_pic|Add22~6_combout  & (!\vga_pic|Add23~1 )))) # (!\vga_pic|Add22~2_combout  & ((\vga_pic|Add22~6_combout  & (!\vga_pic|Add23~1 )) # 
// (!\vga_pic|Add22~6_combout  & ((\vga_pic|Add23~1 ) # (GND)))))
// \vga_pic|Add23~3  = CARRY((\vga_pic|Add22~2_combout  & (!\vga_pic|Add22~6_combout  & !\vga_pic|Add23~1 )) # (!\vga_pic|Add22~2_combout  & ((!\vga_pic|Add23~1 ) # (!\vga_pic|Add22~6_combout ))))

	.dataa(\vga_pic|Add22~2_combout ),
	.datab(\vga_pic|Add22~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add23~1 ),
	.combout(\vga_pic|Add23~2_combout ),
	.cout(\vga_pic|Add23~3 ));
// synopsys translate_off
defparam \vga_pic|Add23~2 .lut_mask = 16'h9617;
defparam \vga_pic|Add23~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cycloneive_lcell_comb \vga_pic|Add24~6 (
// Equation(s):
// \vga_pic|Add24~6_combout  = (\vga_pic|offset [8] & ((\vga_pic|Add23~2_combout  & (\vga_pic|Add24~5  & VCC)) # (!\vga_pic|Add23~2_combout  & (!\vga_pic|Add24~5 )))) # (!\vga_pic|offset [8] & ((\vga_pic|Add23~2_combout  & (!\vga_pic|Add24~5 )) # 
// (!\vga_pic|Add23~2_combout  & ((\vga_pic|Add24~5 ) # (GND)))))
// \vga_pic|Add24~7  = CARRY((\vga_pic|offset [8] & (!\vga_pic|Add23~2_combout  & !\vga_pic|Add24~5 )) # (!\vga_pic|offset [8] & ((!\vga_pic|Add24~5 ) # (!\vga_pic|Add23~2_combout ))))

	.dataa(\vga_pic|offset [8]),
	.datab(\vga_pic|Add23~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add24~5 ),
	.combout(\vga_pic|Add24~6_combout ),
	.cout(\vga_pic|Add24~7 ));
// synopsys translate_off
defparam \vga_pic|Add24~6 .lut_mask = 16'h9617;
defparam \vga_pic|Add24~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
cycloneive_lcell_comb \vga_pic|Add25~16 (
// Equation(s):
// \vga_pic|Add25~16_combout  = (\vga_pic|rom_addr [8] & (\vga_pic|Add25~15  $ (GND))) # (!\vga_pic|rom_addr [8] & (!\vga_pic|Add25~15  & VCC))
// \vga_pic|Add25~17  = CARRY((\vga_pic|rom_addr [8] & !\vga_pic|Add25~15 ))

	.dataa(gnd),
	.datab(\vga_pic|rom_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~15 ),
	.combout(\vga_pic|Add25~16_combout ),
	.cout(\vga_pic|Add25~17 ));
// synopsys translate_off
defparam \vga_pic|Add25~16 .lut_mask = 16'hC30C;
defparam \vga_pic|Add25~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneive_lcell_comb \vga_pic|rom_addr~38 (
// Equation(s):
// \vga_pic|rom_addr~38_combout  = (\vga_pic|rom_en~q  & (((\vga_pic|rom_addr[6]~26_combout ) # (\vga_pic|Add25~16_combout )))) # (!\vga_pic|rom_en~q  & (\vga_pic|Add11~10_combout  & (!\vga_pic|rom_addr[6]~26_combout )))

	.dataa(\vga_pic|Add11~10_combout ),
	.datab(\vga_pic|rom_en~q ),
	.datac(\vga_pic|rom_addr[6]~26_combout ),
	.datad(\vga_pic|Add25~16_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~38 .lut_mask = 16'hCEC2;
defparam \vga_pic|rom_addr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneive_lcell_comb \vga_pic|rom_addr~39 (
// Equation(s):
// \vga_pic|rom_addr~39_combout  = (\vga_pic|rom_addr[6]~26_combout  & ((\vga_pic|rom_addr~38_combout  & ((\vga_pic|Add24~6_combout ))) # (!\vga_pic|rom_addr~38_combout  & (\vga_pic|offset [8])))) # (!\vga_pic|rom_addr[6]~26_combout  & 
// (((\vga_pic|rom_addr~38_combout ))))

	.dataa(\vga_pic|offset [8]),
	.datab(\vga_pic|Add24~6_combout ),
	.datac(\vga_pic|rom_addr[6]~26_combout ),
	.datad(\vga_pic|rom_addr~38_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~39 .lut_mask = 16'hCFA0;
defparam \vga_pic|rom_addr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneive_lcell_comb \vga_pic|rom_addr~40 (
// Equation(s):
// \vga_pic|rom_addr~40_combout  = (\vga_pic|always1~5_combout  & (\vga_pic|rom_addr~39_combout  & ((\vga_pic|rom_addr[6]~26_combout ) # (!\vga_pic|comb~0_combout ))))

	.dataa(\vga_pic|comb~0_combout ),
	.datab(\vga_pic|always1~5_combout ),
	.datac(\vga_pic|rom_addr[6]~26_combout ),
	.datad(\vga_pic|rom_addr~39_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~40 .lut_mask = 16'hC400;
defparam \vga_pic|rom_addr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N27
dffeas \vga_pic|rom_addr[8] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr~40_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_addr[4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[8] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~169 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~169_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & \vga_pic|rom_addr [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.datad(\vga_pic|rom_addr [8]),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~169_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~169 .lut_mask = 16'hF000;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~172 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~172_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~172_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~172 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~12 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~12_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~169_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~172_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~169_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[73]~172_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~12 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N14
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~173 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~173_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~12_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~12_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~173_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~173 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~10 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~10_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~173_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~233_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~173_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[83]~233_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~10 .lut_mask = 16'hFFF0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~210 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~210_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[93]~209_combout ) # 
// ((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~10_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~10_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[93]~209_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~210_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~210 .lut_mask = 16'hF400;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[103]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~4 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~4_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~3  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~166_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~208_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~3  & ((((\vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~166_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~208_combout )))))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~5  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~3  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~166_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~208_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~166_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~208_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~3 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~4_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~5 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~174 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~174_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~4_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~4_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~174_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~174 .lut_mask = 16'h00CC;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~212 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~212_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~208_combout ) # 
// ((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~2_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[105]~208_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~2_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~212_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~212 .lut_mask = 16'hDC00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~7 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~7_cout  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~174_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~212_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~5 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~174_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[115]~212_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~5 ),
	.combout(),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout  = \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~7_cout ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneive_lcell_comb \vga_pic|Equal7~1 (
// Equation(s):
// \vga_pic|Equal7~1_combout  = (\vga_pic|Add21~10_combout ) # ((\vga_pic|Add21~8_combout ) # ((\vga_pic|Add21~14_combout ) # (\vga_pic|Add21~12_combout )))

	.dataa(\vga_pic|Add21~10_combout ),
	.datab(\vga_pic|Add21~8_combout ),
	.datac(\vga_pic|Add21~14_combout ),
	.datad(\vga_pic|Add21~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal7~1 .lut_mask = 16'hFFFE;
defparam \vga_pic|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneive_lcell_comb \vga_pic|Equal7~0 (
// Equation(s):
// \vga_pic|Equal7~0_combout  = (\vga_pic|Add21~0_combout ) # (((\vga_pic|Add21~2_combout ) # (\vga_pic|Add21~6_combout )) # (!\vga_pic|Add21~4_combout ))

	.dataa(\vga_pic|Add21~0_combout ),
	.datab(\vga_pic|Add21~4_combout ),
	.datac(\vga_pic|Add21~2_combout ),
	.datad(\vga_pic|Add21~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal7~0 .lut_mask = 16'hFFFB;
defparam \vga_pic|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneive_lcell_comb \vga_pic|Equal7~2 (
// Equation(s):
// \vga_pic|Equal7~2_combout  = (\vga_pic|Add21~18_combout ) # ((\vga_pic|Add21~16_combout ) # ((\vga_pic|Add21~20_combout ) # (\vga_pic|Add21~22_combout )))

	.dataa(\vga_pic|Add21~18_combout ),
	.datab(\vga_pic|Add21~16_combout ),
	.datac(\vga_pic|Add21~20_combout ),
	.datad(\vga_pic|Add21~22_combout ),
	.cin(gnd),
	.combout(\vga_pic|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal7~2 .lut_mask = 16'hFFFE;
defparam \vga_pic|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneive_lcell_comb \vga_pic|Equal7~3 (
// Equation(s):
// \vga_pic|Equal7~3_combout  = (\vga_pic|Add21~26_combout ) # ((\vga_pic|Add21~24_combout ) # ((\vga_pic|Add21~28_combout ) # (\vga_pic|Add21~30_combout )))

	.dataa(\vga_pic|Add21~26_combout ),
	.datab(\vga_pic|Add21~24_combout ),
	.datac(\vga_pic|Add21~28_combout ),
	.datad(\vga_pic|Add21~30_combout ),
	.cin(gnd),
	.combout(\vga_pic|Equal7~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal7~3 .lut_mask = 16'hFFFE;
defparam \vga_pic|Equal7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneive_lcell_comb \vga_pic|Equal7~4 (
// Equation(s):
// \vga_pic|Equal7~4_combout  = (\vga_pic|Equal7~1_combout ) # ((\vga_pic|Equal7~0_combout ) # ((\vga_pic|Equal7~2_combout ) # (\vga_pic|Equal7~3_combout )))

	.dataa(\vga_pic|Equal7~1_combout ),
	.datab(\vga_pic|Equal7~0_combout ),
	.datac(\vga_pic|Equal7~2_combout ),
	.datad(\vga_pic|Equal7~3_combout ),
	.cin(gnd),
	.combout(\vga_pic|Equal7~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal7~4 .lut_mask = 16'hFFFE;
defparam \vga_pic|Equal7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneive_lcell_comb \vga_pic|rom_addr[6]~26 (
// Equation(s):
// \vga_pic|rom_addr[6]~26_combout  = (\vga_pic|rom_addr[6]~13_combout  & (((!\vga_pic|Equal7~4_combout  & !\vga_pic|Equal7~7_combout )) # (!\vga_pic|rom_en~q )))

	.dataa(\vga_pic|Equal7~4_combout ),
	.datab(\vga_pic|rom_en~q ),
	.datac(\vga_pic|Equal7~7_combout ),
	.datad(\vga_pic|rom_addr[6]~13_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[6]~26 .lut_mask = 16'h3700;
defparam \vga_pic|rom_addr[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
cycloneive_lcell_comb \vga_pic|Add25~18 (
// Equation(s):
// \vga_pic|Add25~18_combout  = (\vga_pic|rom_addr [9] & (!\vga_pic|Add25~17 )) # (!\vga_pic|rom_addr [9] & ((\vga_pic|Add25~17 ) # (GND)))
// \vga_pic|Add25~19  = CARRY((!\vga_pic|Add25~17 ) # (!\vga_pic|rom_addr [9]))

	.dataa(\vga_pic|rom_addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~17 ),
	.combout(\vga_pic|Add25~18_combout ),
	.cout(\vga_pic|Add25~19 ));
// synopsys translate_off
defparam \vga_pic|Add25~18 .lut_mask = 16'h5A5F;
defparam \vga_pic|Add25~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cycloneive_lcell_comb \vga_pic|rom_addr~41 (
// Equation(s):
// \vga_pic|rom_addr~41_combout  = (\vga_pic|rom_en~q  & ((\vga_pic|Add25~18_combout ) # ((\vga_pic|rom_addr[6]~26_combout )))) # (!\vga_pic|rom_en~q  & (((\vga_pic|Add11~12_combout  & !\vga_pic|rom_addr[6]~26_combout ))))

	.dataa(\vga_pic|Add25~18_combout ),
	.datab(\vga_pic|rom_en~q ),
	.datac(\vga_pic|Add11~12_combout ),
	.datad(\vga_pic|rom_addr[6]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~41 .lut_mask = 16'hCCB8;
defparam \vga_pic|rom_addr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneive_lcell_comb \vga_pic|Add23~4 (
// Equation(s):
// \vga_pic|Add23~4_combout  = ((\vga_pic|Add22~8_combout  $ (\vga_pic|Add22~4_combout  $ (!\vga_pic|Add23~3 )))) # (GND)
// \vga_pic|Add23~5  = CARRY((\vga_pic|Add22~8_combout  & ((\vga_pic|Add22~4_combout ) # (!\vga_pic|Add23~3 ))) # (!\vga_pic|Add22~8_combout  & (\vga_pic|Add22~4_combout  & !\vga_pic|Add23~3 )))

	.dataa(\vga_pic|Add22~8_combout ),
	.datab(\vga_pic|Add22~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add23~3 ),
	.combout(\vga_pic|Add23~4_combout ),
	.cout(\vga_pic|Add23~5 ));
// synopsys translate_off
defparam \vga_pic|Add23~4 .lut_mask = 16'h698E;
defparam \vga_pic|Add23~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneive_lcell_comb \vga_pic|Add24~8 (
// Equation(s):
// \vga_pic|Add24~8_combout  = ((\vga_pic|Add23~4_combout  $ (\vga_pic|offset [9] $ (!\vga_pic|Add24~7 )))) # (GND)
// \vga_pic|Add24~9  = CARRY((\vga_pic|Add23~4_combout  & ((\vga_pic|offset [9]) # (!\vga_pic|Add24~7 ))) # (!\vga_pic|Add23~4_combout  & (\vga_pic|offset [9] & !\vga_pic|Add24~7 )))

	.dataa(\vga_pic|Add23~4_combout ),
	.datab(\vga_pic|offset [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add24~7 ),
	.combout(\vga_pic|Add24~8_combout ),
	.cout(\vga_pic|Add24~9 ));
// synopsys translate_off
defparam \vga_pic|Add24~8 .lut_mask = 16'h698E;
defparam \vga_pic|Add24~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cycloneive_lcell_comb \vga_pic|rom_addr~42 (
// Equation(s):
// \vga_pic|rom_addr~42_combout  = (\vga_pic|rom_addr[6]~26_combout  & ((\vga_pic|rom_addr~41_combout  & ((\vga_pic|Add24~8_combout ))) # (!\vga_pic|rom_addr~41_combout  & (\vga_pic|offset [9])))) # (!\vga_pic|rom_addr[6]~26_combout  & 
// (((\vga_pic|rom_addr~41_combout ))))

	.dataa(\vga_pic|rom_addr[6]~26_combout ),
	.datab(\vga_pic|offset [9]),
	.datac(\vga_pic|rom_addr~41_combout ),
	.datad(\vga_pic|Add24~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~42 .lut_mask = 16'hF858;
defparam \vga_pic|rom_addr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N16
cycloneive_lcell_comb \vga_pic|rom_addr~43 (
// Equation(s):
// \vga_pic|rom_addr~43_combout  = (\vga_pic|always1~5_combout  & (\vga_pic|rom_addr~42_combout  & ((\vga_pic|rom_addr[6]~26_combout ) # (!\vga_pic|comb~0_combout ))))

	.dataa(\vga_pic|always1~5_combout ),
	.datab(\vga_pic|comb~0_combout ),
	.datac(\vga_pic|rom_addr[6]~26_combout ),
	.datad(\vga_pic|rom_addr~42_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr~43 .lut_mask = 16'hA200;
defparam \vga_pic|rom_addr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N17
dffeas \vga_pic|rom_addr[9] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr~43_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_addr[4]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[9] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N26
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~163 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~163_combout  = (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & \vga_pic|rom_addr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.datad(\vga_pic|rom_addr [9]),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~163_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~163 .lut_mask = 16'h0F00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~162 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~162_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & \vga_pic|rom_addr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.datad(\vga_pic|rom_addr [9]),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~162_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~162 .lut_mask = 16'hF000;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N14
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~12 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~12_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~163_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~162_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~163_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[64]~162_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~12 .lut_mask = 16'hFFCC;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N20
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~164 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~164_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~12_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~12_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~164_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~164 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N6
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~161 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~161_combout  = (\vga_pic|rom_addr [9] & \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|rom_addr [9]),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~161_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~161 .lut_mask = 16'hCC00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N0
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~10 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~10_combout  = (\vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~164_combout ) # (\vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~161_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~164_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[74]~161_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~10 .lut_mask = 16'hFFCC;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N16
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~205 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~205_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[84]~232_combout ) # 
// ((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~10_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~10_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|StageOut[84]~232_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~205_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~205 .lut_mask = 16'hF400;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[94]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N4
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~4 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~4_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~3  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~237_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~158_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~3  & ((((\vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~237_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~158_combout )))))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~5  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~3  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~237_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~158_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~237_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[96]~158_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~3 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~4_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~5 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~165 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~165_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~4_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~4_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~165_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~165 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~7 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~7_cout  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~207_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~165_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~5 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~207_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[106]~165_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~5 ),
	.combout(),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  = \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~7_cout ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneive_lcell_comb \vga_pic|Add22~6 (
// Equation(s):
// \vga_pic|Add22~6_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & ((\vga_pic|Add22~5 ) # (GND))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout  & (!\vga_pic|Add22~5 ))
// \vga_pic|Add22~7  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ) # (!\vga_pic|Add22~5 ))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add22~5 ),
	.combout(\vga_pic|Add22~6_combout ),
	.cout(\vga_pic|Add22~7 ));
// synopsys translate_off
defparam \vga_pic|Add22~6 .lut_mask = 16'hA5AF;
defparam \vga_pic|Add22~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneive_lcell_comb \vga_pic|Add23~6 (
// Equation(s):
// \vga_pic|Add23~6_combout  = (\vga_pic|Add22~6_combout  & ((\vga_pic|Add22~10_combout  & (\vga_pic|Add23~5  & VCC)) # (!\vga_pic|Add22~10_combout  & (!\vga_pic|Add23~5 )))) # (!\vga_pic|Add22~6_combout  & ((\vga_pic|Add22~10_combout  & (!\vga_pic|Add23~5 
// )) # (!\vga_pic|Add22~10_combout  & ((\vga_pic|Add23~5 ) # (GND)))))
// \vga_pic|Add23~7  = CARRY((\vga_pic|Add22~6_combout  & (!\vga_pic|Add22~10_combout  & !\vga_pic|Add23~5 )) # (!\vga_pic|Add22~6_combout  & ((!\vga_pic|Add23~5 ) # (!\vga_pic|Add22~10_combout ))))

	.dataa(\vga_pic|Add22~6_combout ),
	.datab(\vga_pic|Add22~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add23~5 ),
	.combout(\vga_pic|Add23~6_combout ),
	.cout(\vga_pic|Add23~7 ));
// synopsys translate_off
defparam \vga_pic|Add23~6 .lut_mask = 16'h9617;
defparam \vga_pic|Add23~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cycloneive_lcell_comb \vga_pic|Add24~10 (
// Equation(s):
// \vga_pic|Add24~10_combout  = (\vga_pic|Add23~6_combout  & (!\vga_pic|Add24~9 )) # (!\vga_pic|Add23~6_combout  & ((\vga_pic|Add24~9 ) # (GND)))
// \vga_pic|Add24~11  = CARRY((!\vga_pic|Add24~9 ) # (!\vga_pic|Add23~6_combout ))

	.dataa(\vga_pic|Add23~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add24~9 ),
	.combout(\vga_pic|Add24~10_combout ),
	.cout(\vga_pic|Add24~11 ));
// synopsys translate_off
defparam \vga_pic|Add24~10 .lut_mask = 16'h5A5F;
defparam \vga_pic|Add24~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneive_lcell_comb \vga_pic|rom_addr[10]~7 (
// Equation(s):
// \vga_pic|rom_addr[10]~7_combout  = (\vga_pic|rom_addr[6]~13_combout  & ((\vga_pic|Add24~10_combout ))) # (!\vga_pic|rom_addr[6]~13_combout  & (\vga_pic|Add11~14_combout ))

	.dataa(\vga_pic|Add11~14_combout ),
	.datab(\vga_pic|rom_addr[6]~13_combout ),
	.datac(gnd),
	.datad(\vga_pic|Add24~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[10]~7 .lut_mask = 16'hEE22;
defparam \vga_pic|rom_addr[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cycloneive_lcell_comb \vga_pic|Add25~20 (
// Equation(s):
// \vga_pic|Add25~20_combout  = (\vga_pic|rom_addr [10] & (\vga_pic|Add25~19  $ (GND))) # (!\vga_pic|rom_addr [10] & (!\vga_pic|Add25~19  & VCC))
// \vga_pic|Add25~21  = CARRY((\vga_pic|rom_addr [10] & !\vga_pic|Add25~19 ))

	.dataa(\vga_pic|rom_addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~19 ),
	.combout(\vga_pic|Add25~20_combout ),
	.cout(\vga_pic|Add25~21 ));
// synopsys translate_off
defparam \vga_pic|Add25~20 .lut_mask = 16'hA50A;
defparam \vga_pic|Add25~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneive_lcell_comb \vga_pic|rom_addr[14]~14 (
// Equation(s):
// \vga_pic|rom_addr[14]~14_combout  = (\vga_pic|rom_en~q  & (((!\vga_pic|always1~5_combout )))) # (!\vga_pic|rom_en~q  & (((\vga_pic|rom_addr[6]~13_combout )) # (!\vga_pic|rom_en1~q )))

	.dataa(\vga_pic|rom_en1~q ),
	.datab(\vga_pic|rom_en~q ),
	.datac(\vga_pic|rom_addr[6]~13_combout ),
	.datad(\vga_pic|always1~5_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[14]~14 .lut_mask = 16'h31FD;
defparam \vga_pic|rom_addr[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneive_lcell_comb \vga_pic|rom_addr[14]~15 (
// Equation(s):
// \vga_pic|rom_addr[14]~15_combout  = (\vga_pic|rom_addr[6]~13_combout  & ((\vga_pic|Equal7~4_combout ) # ((\vga_pic|Equal7~7_combout )))) # (!\vga_pic|rom_addr[6]~13_combout  & (((\vga_pic|rom_en~q ))))

	.dataa(\vga_pic|Equal7~4_combout ),
	.datab(\vga_pic|rom_en~q ),
	.datac(\vga_pic|Equal7~7_combout ),
	.datad(\vga_pic|rom_addr[6]~13_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[14]~15 .lut_mask = 16'hFACC;
defparam \vga_pic|rom_addr[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N22
cycloneive_lcell_comb \vga_pic|rom_addr[14]~20 (
// Equation(s):
// \vga_pic|rom_addr[14]~20_combout  = (\vga_pic|rom_addr[6]~13_combout  & (!\vga_pic|rom_en~q )) # (!\vga_pic|rom_addr[6]~13_combout  & ((\vga_pic|rom_addr[14]~19_combout )))

	.dataa(\vga_pic|rom_en~q ),
	.datab(\vga_pic|rom_addr[14]~19_combout ),
	.datac(\vga_pic|rom_addr[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[14]~20 .lut_mask = 16'h5C5C;
defparam \vga_pic|rom_addr[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N14
cycloneive_lcell_comb \vga_pic|rom_addr[14]~16 (
// Equation(s):
// \vga_pic|rom_addr[14]~16_combout  = (\keyin[2]~input_o ) # ((\keyin[1]~input_o  & ((\keyin[3]~input_o ) # (\keyin[0]~input_o ))) # (!\keyin[1]~input_o  & (\keyin[3]~input_o  & \keyin[0]~input_o )))

	.dataa(\keyin[2]~input_o ),
	.datab(\keyin[1]~input_o ),
	.datac(\keyin[3]~input_o ),
	.datad(\keyin[0]~input_o ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[14]~16 .lut_mask = 16'hFEEA;
defparam \vga_pic|rom_addr[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N16
cycloneive_lcell_comb \vga_pic|rom_addr[14]~17 (
// Equation(s):
// \vga_pic|rom_addr[14]~17_combout  = (\vga_pic|rom_addr[14]~16_combout ) # ((\vga_pic|always2~27_combout  & \vga_pic|always1~5_combout ))

	.dataa(\vga_pic|always2~27_combout ),
	.datab(gnd),
	.datac(\vga_pic|rom_addr[14]~16_combout ),
	.datad(\vga_pic|always1~5_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[14]~17 .lut_mask = 16'hFAF0;
defparam \vga_pic|rom_addr[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N20
cycloneive_lcell_comb \vga_pic|rom_addr[14]~21 (
// Equation(s):
// \vga_pic|rom_addr[14]~21_combout  = (\vga_pic|rom_addr[6]~13_combout  & (((!\vga_pic|Equal5~1_combout  & !\vga_pic|rom_addr[14]~20_combout )) # (!\vga_pic|rom_addr[14]~17_combout ))) # (!\vga_pic|rom_addr[6]~13_combout  & 
// (((!\vga_pic|rom_addr[14]~20_combout ))))

	.dataa(\vga_pic|rom_addr[6]~13_combout ),
	.datab(\vga_pic|Equal5~1_combout ),
	.datac(\vga_pic|rom_addr[14]~20_combout ),
	.datad(\vga_pic|rom_addr[14]~17_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[14]~21 .lut_mask = 16'h07AF;
defparam \vga_pic|rom_addr[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N13
dffeas \vga_pic|rom_addr[10] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr[10]~7_combout ),
	.asdata(\vga_pic|Add25~20_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|rom_addr[14]~14_combout ),
	.sload(\vga_pic|rom_addr[14]~15_combout ),
	.ena(\vga_pic|rom_addr[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[10] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N16
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~230 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~230_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & 
// (\vga_pic|rom_addr [10])) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~10_combout )))))

	.dataa(\vga_pic|rom_addr [10]),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~10_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~230_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~230 .lut_mask = 16'hAC00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[85]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~4 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~4_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~3  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~153_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~228_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~3  & ((((\vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~153_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~228_combout )))))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~5  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~3  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~153_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~228_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~153_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[87]~228_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~3 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~4_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~5 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~157 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~157_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~4_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~4_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~157_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~157 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~7 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~7_cout  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~204_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~157_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~5 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~204_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[97]~157_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~5 ),
	.combout(),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  = \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~7_cout ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneive_lcell_comb \vga_pic|Add22~8 (
// Equation(s):
// \vga_pic|Add22~8_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & (!\vga_pic|Add22~7  & VCC)) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & (\vga_pic|Add22~7  $ (GND)))
// \vga_pic|Add22~9  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout  & !\vga_pic|Add22~7 ))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add22~7 ),
	.combout(\vga_pic|Add22~8_combout ),
	.cout(\vga_pic|Add22~9 ));
// synopsys translate_off
defparam \vga_pic|Add22~8 .lut_mask = 16'h5A05;
defparam \vga_pic|Add22~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneive_lcell_comb \vga_pic|Add23~8 (
// Equation(s):
// \vga_pic|Add23~8_combout  = ((\vga_pic|Add22~12_combout  $ (\vga_pic|Add22~8_combout  $ (!\vga_pic|Add23~7 )))) # (GND)
// \vga_pic|Add23~9  = CARRY((\vga_pic|Add22~12_combout  & ((\vga_pic|Add22~8_combout ) # (!\vga_pic|Add23~7 ))) # (!\vga_pic|Add22~12_combout  & (\vga_pic|Add22~8_combout  & !\vga_pic|Add23~7 )))

	.dataa(\vga_pic|Add22~12_combout ),
	.datab(\vga_pic|Add22~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add23~7 ),
	.combout(\vga_pic|Add23~8_combout ),
	.cout(\vga_pic|Add23~9 ));
// synopsys translate_off
defparam \vga_pic|Add23~8 .lut_mask = 16'h698E;
defparam \vga_pic|Add23~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cycloneive_lcell_comb \vga_pic|Add24~12 (
// Equation(s):
// \vga_pic|Add24~12_combout  = (\vga_pic|Add23~8_combout  & (\vga_pic|Add24~11  $ (GND))) # (!\vga_pic|Add23~8_combout  & (!\vga_pic|Add24~11  & VCC))
// \vga_pic|Add24~13  = CARRY((\vga_pic|Add23~8_combout  & !\vga_pic|Add24~11 ))

	.dataa(\vga_pic|Add23~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add24~11 ),
	.combout(\vga_pic|Add24~12_combout ),
	.cout(\vga_pic|Add24~13 ));
// synopsys translate_off
defparam \vga_pic|Add24~12 .lut_mask = 16'hA50A;
defparam \vga_pic|Add24~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneive_lcell_comb \vga_pic|rom_addr[11]~8 (
// Equation(s):
// \vga_pic|rom_addr[11]~8_combout  = (\vga_pic|rom_addr[6]~13_combout  & ((\vga_pic|Add24~12_combout ))) # (!\vga_pic|rom_addr[6]~13_combout  & (\vga_pic|Add11~16_combout ))

	.dataa(\vga_pic|rom_addr[6]~13_combout ),
	.datab(\vga_pic|Add11~16_combout ),
	.datac(gnd),
	.datad(\vga_pic|Add24~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[11]~8 .lut_mask = 16'hEE44;
defparam \vga_pic|rom_addr[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
cycloneive_lcell_comb \vga_pic|Add25~22 (
// Equation(s):
// \vga_pic|Add25~22_combout  = (\vga_pic|rom_addr [11] & (!\vga_pic|Add25~21 )) # (!\vga_pic|rom_addr [11] & ((\vga_pic|Add25~21 ) # (GND)))
// \vga_pic|Add25~23  = CARRY((!\vga_pic|Add25~21 ) # (!\vga_pic|rom_addr [11]))

	.dataa(\vga_pic|rom_addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~21 ),
	.combout(\vga_pic|Add25~22_combout ),
	.cout(\vga_pic|Add25~23 ));
// synopsys translate_off
defparam \vga_pic|Add25~22 .lut_mask = 16'h5A5F;
defparam \vga_pic|Add25~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N11
dffeas \vga_pic|rom_addr[11] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr[11]~8_combout ),
	.asdata(\vga_pic|Add25~22_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|rom_addr[14]~14_combout ),
	.sload(\vga_pic|rom_addr[14]~15_combout ),
	.ena(\vga_pic|rom_addr[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[11] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N22
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~150 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~150_combout  = (\vga_pic|rom_addr [11] & \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom_addr [11]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~150_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~150 .lut_mask = 16'hF000;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[76]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N6
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~4 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~4_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~3  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~147_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~227_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~3  & ((((\vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~147_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~227_combout )))))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~5  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~3  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~147_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~227_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~147_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~227_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~3 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~4_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~5 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N30
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~152 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~152_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~4_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout )

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~152_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~152 .lut_mask = 16'h00AA;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~203 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~203_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~227_combout ) # 
// ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~2_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~2_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|StageOut[78]~227_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~203_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~203 .lut_mask = 16'hF020;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~7 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~7_cout  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~152_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~203_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~5 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~152_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[88]~203_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~5 ),
	.combout(),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  = \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~7_cout ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneive_lcell_comb \vga_pic|Add22~10 (
// Equation(s):
// \vga_pic|Add22~10_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & ((\vga_pic|Add22~9 ) # (GND))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout  & (!\vga_pic|Add22~9 ))
// \vga_pic|Add22~11  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ) # (!\vga_pic|Add22~9 ))

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add22~9 ),
	.combout(\vga_pic|Add22~10_combout ),
	.cout(\vga_pic|Add22~11 ));
// synopsys translate_off
defparam \vga_pic|Add22~10 .lut_mask = 16'hC3CF;
defparam \vga_pic|Add22~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneive_lcell_comb \vga_pic|Add23~10 (
// Equation(s):
// \vga_pic|Add23~10_combout  = (\vga_pic|Add22~14_combout  & ((\vga_pic|Add22~10_combout  & (\vga_pic|Add23~9  & VCC)) # (!\vga_pic|Add22~10_combout  & (!\vga_pic|Add23~9 )))) # (!\vga_pic|Add22~14_combout  & ((\vga_pic|Add22~10_combout  & 
// (!\vga_pic|Add23~9 )) # (!\vga_pic|Add22~10_combout  & ((\vga_pic|Add23~9 ) # (GND)))))
// \vga_pic|Add23~11  = CARRY((\vga_pic|Add22~14_combout  & (!\vga_pic|Add22~10_combout  & !\vga_pic|Add23~9 )) # (!\vga_pic|Add22~14_combout  & ((!\vga_pic|Add23~9 ) # (!\vga_pic|Add22~10_combout ))))

	.dataa(\vga_pic|Add22~14_combout ),
	.datab(\vga_pic|Add22~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add23~9 ),
	.combout(\vga_pic|Add23~10_combout ),
	.cout(\vga_pic|Add23~11 ));
// synopsys translate_off
defparam \vga_pic|Add23~10 .lut_mask = 16'h9617;
defparam \vga_pic|Add23~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cycloneive_lcell_comb \vga_pic|Add24~14 (
// Equation(s):
// \vga_pic|Add24~14_combout  = (\vga_pic|Add23~10_combout  & (!\vga_pic|Add24~13 )) # (!\vga_pic|Add23~10_combout  & ((\vga_pic|Add24~13 ) # (GND)))
// \vga_pic|Add24~15  = CARRY((!\vga_pic|Add24~13 ) # (!\vga_pic|Add23~10_combout ))

	.dataa(\vga_pic|Add23~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add24~13 ),
	.combout(\vga_pic|Add24~14_combout ),
	.cout(\vga_pic|Add24~15 ));
// synopsys translate_off
defparam \vga_pic|Add24~14 .lut_mask = 16'h5A5F;
defparam \vga_pic|Add24~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneive_lcell_comb \vga_pic|rom_addr[12]~9 (
// Equation(s):
// \vga_pic|rom_addr[12]~9_combout  = (\vga_pic|rom_addr[6]~13_combout  & ((\vga_pic|Add24~14_combout ))) # (!\vga_pic|rom_addr[6]~13_combout  & (\vga_pic|Add11~18_combout ))

	.dataa(\vga_pic|rom_addr[6]~13_combout ),
	.datab(\vga_pic|Add11~18_combout ),
	.datac(gnd),
	.datad(\vga_pic|Add24~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[12]~9 .lut_mask = 16'hEE44;
defparam \vga_pic|rom_addr[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
cycloneive_lcell_comb \vga_pic|Add25~24 (
// Equation(s):
// \vga_pic|Add25~24_combout  = (\vga_pic|rom_addr [12] & (\vga_pic|Add25~23  $ (GND))) # (!\vga_pic|rom_addr [12] & (!\vga_pic|Add25~23  & VCC))
// \vga_pic|Add25~25  = CARRY((\vga_pic|rom_addr [12] & !\vga_pic|Add25~23 ))

	.dataa(\vga_pic|rom_addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~23 ),
	.combout(\vga_pic|Add25~24_combout ),
	.cout(\vga_pic|Add25~25 ));
// synopsys translate_off
defparam \vga_pic|Add25~24 .lut_mask = 16'hA50A;
defparam \vga_pic|Add25~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N5
dffeas \vga_pic|rom_addr[12] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr[12]~9_combout ),
	.asdata(\vga_pic|Add25~24_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|rom_addr[14]~14_combout ),
	.sload(\vga_pic|rom_addr[14]~15_combout ),
	.ena(\vga_pic|rom_addr[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[12] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N16
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~144 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~144_combout  = (\vga_pic|rom_addr [12] & \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom_addr [12]),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~144_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~144 .lut_mask = 16'hF000;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[67]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~4 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~4_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~3  & (((\vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~141_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~140_combout )))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~3  & ((((\vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~141_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~140_combout )))))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~5  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~3  & ((\vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~141_combout ) # 
// (\vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~140_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~141_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[69]~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~3 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~4_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~5 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~4 .lut_mask = 16'hE10E;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N26
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~146 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~146_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~4_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout )

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~4_combout ),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~146_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~146 .lut_mask = 16'h00CC;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N0
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~226 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~226_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & ((\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & 
// ((\vga_pic|rom_addr [14]))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & (\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~2_combout ))))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~2_combout ),
	.datab(\vga_pic|rom_addr [14]),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~226_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~226 .lut_mask = 16'hCA00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N8
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~7 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~7_cout  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~146_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~226_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~5 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~146_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[79]~226_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~5 ),
	.combout(),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N10
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  = \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~7_cout ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneive_lcell_comb \vga_pic|Add22~12 (
// Equation(s):
// \vga_pic|Add22~12_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & (!\vga_pic|Add22~11  & VCC)) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & (\vga_pic|Add22~11  $ 
// (GND)))
// \vga_pic|Add22~13  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout  & !\vga_pic|Add22~11 ))

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add22~11 ),
	.combout(\vga_pic|Add22~12_combout ),
	.cout(\vga_pic|Add22~13 ));
// synopsys translate_off
defparam \vga_pic|Add22~12 .lut_mask = 16'h3C03;
defparam \vga_pic|Add22~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneive_lcell_comb \vga_pic|Add23~12 (
// Equation(s):
// \vga_pic|Add23~12_combout  = ((\vga_pic|Add22~16_combout  $ (\vga_pic|Add22~12_combout  $ (!\vga_pic|Add23~11 )))) # (GND)
// \vga_pic|Add23~13  = CARRY((\vga_pic|Add22~16_combout  & ((\vga_pic|Add22~12_combout ) # (!\vga_pic|Add23~11 ))) # (!\vga_pic|Add22~16_combout  & (\vga_pic|Add22~12_combout  & !\vga_pic|Add23~11 )))

	.dataa(\vga_pic|Add22~16_combout ),
	.datab(\vga_pic|Add22~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add23~11 ),
	.combout(\vga_pic|Add23~12_combout ),
	.cout(\vga_pic|Add23~13 ));
// synopsys translate_off
defparam \vga_pic|Add23~12 .lut_mask = 16'h698E;
defparam \vga_pic|Add23~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cycloneive_lcell_comb \vga_pic|Add24~16 (
// Equation(s):
// \vga_pic|Add24~16_combout  = (\vga_pic|Add23~12_combout  & (\vga_pic|Add24~15  $ (GND))) # (!\vga_pic|Add23~12_combout  & (!\vga_pic|Add24~15  & VCC))
// \vga_pic|Add24~17  = CARRY((\vga_pic|Add23~12_combout  & !\vga_pic|Add24~15 ))

	.dataa(\vga_pic|Add23~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add24~15 ),
	.combout(\vga_pic|Add24~16_combout ),
	.cout(\vga_pic|Add24~17 ));
// synopsys translate_off
defparam \vga_pic|Add24~16 .lut_mask = 16'hA50A;
defparam \vga_pic|Add24~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneive_lcell_comb \vga_pic|rom_addr[13]~1 (
// Equation(s):
// \vga_pic|rom_addr[13]~1_combout  = (\vga_pic|rom_addr[6]~13_combout  & ((\vga_pic|Add24~16_combout ))) # (!\vga_pic|rom_addr[6]~13_combout  & (\vga_pic|Add11~20_combout ))

	.dataa(\vga_pic|rom_addr[6]~13_combout ),
	.datab(\vga_pic|Add11~20_combout ),
	.datac(gnd),
	.datad(\vga_pic|Add24~16_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[13]~1 .lut_mask = 16'hEE44;
defparam \vga_pic|rom_addr[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
cycloneive_lcell_comb \vga_pic|Add25~26 (
// Equation(s):
// \vga_pic|Add25~26_combout  = (\vga_pic|rom_addr [13] & (!\vga_pic|Add25~25 )) # (!\vga_pic|rom_addr [13] & ((\vga_pic|Add25~25 ) # (GND)))
// \vga_pic|Add25~27  = CARRY((!\vga_pic|Add25~25 ) # (!\vga_pic|rom_addr [13]))

	.dataa(\vga_pic|rom_addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~25 ),
	.combout(\vga_pic|Add25~26_combout ),
	.cout(\vga_pic|Add25~27 ));
// synopsys translate_off
defparam \vga_pic|Add25~26 .lut_mask = 16'h5A5F;
defparam \vga_pic|Add25~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N21
dffeas \vga_pic|rom_addr[13] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr[13]~1_combout ),
	.asdata(\vga_pic|Add25~26_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|rom_addr[14]~14_combout ),
	.sload(\vga_pic|rom_addr[14]~15_combout ),
	.ena(\vga_pic|rom_addr[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[13] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~4 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~4_combout  = (\vga_pic|rom_addr [15] & (\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~3  $ (GND))) # (!\vga_pic|rom_addr [15] & 
// (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~3  & VCC))
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~5  = CARRY((\vga_pic|rom_addr [15] & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~3 ))

	.dataa(\vga_pic|rom_addr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~3 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~4_combout ),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~5 ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~4 .lut_mask = 16'hA50A;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  = !\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~5 ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6 .lut_mask = 16'h0F0F;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneive_lcell_comb \vga_pic|Add22~14 (
// Equation(s):
// \vga_pic|Add22~14_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & ((\vga_pic|Add22~13 ) # (GND))) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  & (!\vga_pic|Add22~13 ))
// \vga_pic|Add22~15  = CARRY((\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ) # (!\vga_pic|Add22~13 ))

	.dataa(gnd),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add22~13 ),
	.combout(\vga_pic|Add22~14_combout ),
	.cout(\vga_pic|Add22~15 ));
// synopsys translate_off
defparam \vga_pic|Add22~14 .lut_mask = 16'hC3CF;
defparam \vga_pic|Add22~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneive_lcell_comb \vga_pic|Add22~16 (
// Equation(s):
// \vga_pic|Add22~16_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & (!\vga_pic|Add22~15  & VCC)) # (!\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & (\vga_pic|Add22~15  $ 
// (GND)))
// \vga_pic|Add22~17  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout  & !\vga_pic|Add22~15 ))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add22~15 ),
	.combout(\vga_pic|Add22~16_combout ),
	.cout(\vga_pic|Add22~17 ));
// synopsys translate_off
defparam \vga_pic|Add22~16 .lut_mask = 16'h5A05;
defparam \vga_pic|Add22~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneive_lcell_comb \vga_pic|Add22~18 (
// Equation(s):
// \vga_pic|Add22~18_combout  = \vga_pic|Add22~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Add22~17 ),
	.combout(\vga_pic|Add22~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add22~18 .lut_mask = 16'hF0F0;
defparam \vga_pic|Add22~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneive_lcell_comb \vga_pic|Add23~14 (
// Equation(s):
// \vga_pic|Add23~14_combout  = (\vga_pic|Add22~14_combout  & ((\vga_pic|Add22~18_combout  & (\vga_pic|Add23~13  & VCC)) # (!\vga_pic|Add22~18_combout  & (!\vga_pic|Add23~13 )))) # (!\vga_pic|Add22~14_combout  & ((\vga_pic|Add22~18_combout  & 
// (!\vga_pic|Add23~13 )) # (!\vga_pic|Add22~18_combout  & ((\vga_pic|Add23~13 ) # (GND)))))
// \vga_pic|Add23~15  = CARRY((\vga_pic|Add22~14_combout  & (!\vga_pic|Add22~18_combout  & !\vga_pic|Add23~13 )) # (!\vga_pic|Add22~14_combout  & ((!\vga_pic|Add23~13 ) # (!\vga_pic|Add22~18_combout ))))

	.dataa(\vga_pic|Add22~14_combout ),
	.datab(\vga_pic|Add22~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add23~13 ),
	.combout(\vga_pic|Add23~14_combout ),
	.cout(\vga_pic|Add23~15 ));
// synopsys translate_off
defparam \vga_pic|Add23~14 .lut_mask = 16'h9617;
defparam \vga_pic|Add23~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneive_lcell_comb \vga_pic|Add23~16 (
// Equation(s):
// \vga_pic|Add23~16_combout  = \vga_pic|Add22~16_combout  $ (!\vga_pic|Add23~15 )

	.dataa(\vga_pic|Add22~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Add23~15 ),
	.combout(\vga_pic|Add23~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add23~16 .lut_mask = 16'hA5A5;
defparam \vga_pic|Add23~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneive_lcell_comb \vga_pic|Add24~18 (
// Equation(s):
// \vga_pic|Add24~18_combout  = (\vga_pic|Add23~14_combout  & (!\vga_pic|Add24~17 )) # (!\vga_pic|Add23~14_combout  & ((\vga_pic|Add24~17 ) # (GND)))
// \vga_pic|Add24~19  = CARRY((!\vga_pic|Add24~17 ) # (!\vga_pic|Add23~14_combout ))

	.dataa(gnd),
	.datab(\vga_pic|Add23~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add24~17 ),
	.combout(\vga_pic|Add24~18_combout ),
	.cout(\vga_pic|Add24~19 ));
// synopsys translate_off
defparam \vga_pic|Add24~18 .lut_mask = 16'h3C3F;
defparam \vga_pic|Add24~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cycloneive_lcell_comb \vga_pic|Add24~20 (
// Equation(s):
// \vga_pic|Add24~20_combout  = \vga_pic|Add24~19  $ (!\vga_pic|Add23~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Add23~16_combout ),
	.cin(\vga_pic|Add24~19 ),
	.combout(\vga_pic|Add24~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add24~20 .lut_mask = 16'hF00F;
defparam \vga_pic|Add24~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N14
cycloneive_lcell_comb \vga_pic|Add10~28 (
// Equation(s):
// \vga_pic|Add10~28_combout  = (\vga_pic|Add16~18_combout  & (!\vga_pic|Add10~13 )) # (!\vga_pic|Add16~18_combout  & (\vga_pic|Add10~13  & VCC))
// \vga_pic|Add10~29  = CARRY((\vga_pic|Add16~18_combout  & !\vga_pic|Add10~13 ))

	.dataa(\vga_pic|Add16~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add10~13 ),
	.combout(\vga_pic|Add10~28_combout ),
	.cout(\vga_pic|Add10~29 ));
// synopsys translate_off
defparam \vga_pic|Add10~28 .lut_mask = 16'h5A0A;
defparam \vga_pic|Add10~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N16
cycloneive_lcell_comb \vga_pic|Add10~33 (
// Equation(s):
// \vga_pic|Add10~33_combout  = \vga_pic|Add10~29  $ (\vga_pic|Add16~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Add16~18_combout ),
	.cin(\vga_pic|Add10~29 ),
	.combout(\vga_pic|Add10~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~33 .lut_mask = 16'h0FF0;
defparam \vga_pic|Add10~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneive_lcell_comb \vga_pic|Add17~14 (
// Equation(s):
// \vga_pic|Add17~14_combout  = (\vga_pic|Add16~18_combout  & (!\vga_pic|Add17~13 )) # (!\vga_pic|Add16~18_combout  & (\vga_pic|Add17~13  & VCC))
// \vga_pic|Add17~15  = CARRY((\vga_pic|Add16~18_combout  & !\vga_pic|Add17~13 ))

	.dataa(\vga_pic|Add16~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add17~13 ),
	.combout(\vga_pic|Add17~14_combout ),
	.cout(\vga_pic|Add17~15 ));
// synopsys translate_off
defparam \vga_pic|Add17~14 .lut_mask = 16'h5A0A;
defparam \vga_pic|Add17~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cycloneive_lcell_comb \vga_pic|Add17~16 (
// Equation(s):
// \vga_pic|Add17~16_combout  = \vga_pic|Add16~18_combout  $ (\vga_pic|Add17~15 )

	.dataa(\vga_pic|Add16~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Add17~15 ),
	.combout(\vga_pic|Add17~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add17~16 .lut_mask = 16'h5A5A;
defparam \vga_pic|Add17~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cycloneive_lcell_comb \vga_pic|Add13~14 (
// Equation(s):
// \vga_pic|Add13~14_combout  = (\vga_pic|Add16~18_combout  & (!\vga_pic|Add13~13 )) # (!\vga_pic|Add16~18_combout  & (\vga_pic|Add13~13  & VCC))
// \vga_pic|Add13~15  = CARRY((\vga_pic|Add16~18_combout  & !\vga_pic|Add13~13 ))

	.dataa(gnd),
	.datab(\vga_pic|Add16~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add13~13 ),
	.combout(\vga_pic|Add13~14_combout ),
	.cout(\vga_pic|Add13~15 ));
// synopsys translate_off
defparam \vga_pic|Add13~14 .lut_mask = 16'h3C0C;
defparam \vga_pic|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N18
cycloneive_lcell_comb \vga_pic|Add13~16 (
// Equation(s):
// \vga_pic|Add13~16_combout  = \vga_pic|Add13~15  $ (\vga_pic|Add16~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Add16~18_combout ),
	.cin(\vga_pic|Add13~15 ),
	.combout(\vga_pic|Add13~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add13~16 .lut_mask = 16'h0FF0;
defparam \vga_pic|Add13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cycloneive_lcell_comb \vga_pic|Add10~32 (
// Equation(s):
// \vga_pic|Add10~32_combout  = (\vga_pic|always2~30_combout  & ((\vga_pic|always2~16_combout  & (\vga_pic|Add17~16_combout )) # (!\vga_pic|always2~16_combout  & ((\vga_pic|Add13~16_combout )))))

	.dataa(\vga_pic|always2~16_combout ),
	.datab(\vga_pic|Add17~16_combout ),
	.datac(\vga_pic|always2~30_combout ),
	.datad(\vga_pic|Add13~16_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~32 .lut_mask = 16'hD080;
defparam \vga_pic|Add10~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cycloneive_lcell_comb \vga_pic|Add10~35 (
// Equation(s):
// \vga_pic|Add10~35_combout  = (\vga_pic|Add10~32_combout ) # ((\vga_pic|Add10~33_combout  & !\vga_pic|always2~30_combout ))

	.dataa(gnd),
	.datab(\vga_pic|Add10~33_combout ),
	.datac(\vga_pic|always2~30_combout ),
	.datad(\vga_pic|Add10~32_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~35 .lut_mask = 16'hFF0C;
defparam \vga_pic|Add10~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N30
cycloneive_lcell_comb \vga_pic|Add10~30 (
// Equation(s):
// \vga_pic|Add10~30_combout  = (\vga_pic|always2~30_combout  & (!\vga_pic|always2~16_combout )) # (!\vga_pic|always2~30_combout  & ((\vga_pic|Add10~28_combout )))

	.dataa(gnd),
	.datab(\vga_pic|always2~16_combout ),
	.datac(\vga_pic|always2~30_combout ),
	.datad(\vga_pic|Add10~28_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~30 .lut_mask = 16'h3F30;
defparam \vga_pic|Add10~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N30
cycloneive_lcell_comb \vga_pic|Add10~31 (
// Equation(s):
// \vga_pic|Add10~31_combout  = (\vga_pic|Add10~30_combout  & (((\vga_pic|Add13~14_combout )) # (!\vga_pic|always2~30_combout ))) # (!\vga_pic|Add10~30_combout  & (\vga_pic|always2~30_combout  & ((\vga_pic|Add17~14_combout ))))

	.dataa(\vga_pic|Add10~30_combout ),
	.datab(\vga_pic|always2~30_combout ),
	.datac(\vga_pic|Add13~14_combout ),
	.datad(\vga_pic|Add17~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|Add10~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add10~31 .lut_mask = 16'hE6A2;
defparam \vga_pic|Add10~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cycloneive_lcell_comb \vga_pic|Add11~22 (
// Equation(s):
// \vga_pic|Add11~22_combout  = (\vga_pic|Add10~31_combout  & ((\vga_pic|Add18~16_combout  & (!\vga_pic|Add11~21 )) # (!\vga_pic|Add18~16_combout  & (\vga_pic|Add11~21  & VCC)))) # (!\vga_pic|Add10~31_combout  & ((\vga_pic|Add18~16_combout  & 
// ((\vga_pic|Add11~21 ) # (GND))) # (!\vga_pic|Add18~16_combout  & (!\vga_pic|Add11~21 ))))
// \vga_pic|Add11~23  = CARRY((\vga_pic|Add10~31_combout  & (\vga_pic|Add18~16_combout  & !\vga_pic|Add11~21 )) # (!\vga_pic|Add10~31_combout  & ((\vga_pic|Add18~16_combout ) # (!\vga_pic|Add11~21 ))))

	.dataa(\vga_pic|Add10~31_combout ),
	.datab(\vga_pic|Add18~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add11~21 ),
	.combout(\vga_pic|Add11~22_combout ),
	.cout(\vga_pic|Add11~23 ));
// synopsys translate_off
defparam \vga_pic|Add11~22 .lut_mask = 16'h694D;
defparam \vga_pic|Add11~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cycloneive_lcell_comb \vga_pic|Add11~24 (
// Equation(s):
// \vga_pic|Add11~24_combout  = \vga_pic|Add18~16_combout  $ (\vga_pic|Add11~23  $ (\vga_pic|Add10~35_combout ))

	.dataa(gnd),
	.datab(\vga_pic|Add18~16_combout ),
	.datac(gnd),
	.datad(\vga_pic|Add10~35_combout ),
	.cin(\vga_pic|Add11~23 ),
	.combout(\vga_pic|Add11~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add11~24 .lut_mask = 16'hC33C;
defparam \vga_pic|Add11~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cycloneive_lcell_comb \vga_pic|rom_addr[15]~10 (
// Equation(s):
// \vga_pic|rom_addr[15]~10_combout  = (\vga_pic|rom_addr[6]~13_combout  & (\vga_pic|Add24~20_combout )) # (!\vga_pic|rom_addr[6]~13_combout  & ((\vga_pic|Add11~24_combout )))

	.dataa(\vga_pic|Add24~20_combout ),
	.datab(\vga_pic|rom_addr[6]~13_combout ),
	.datac(gnd),
	.datad(\vga_pic|Add11~24_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[15]~10 .lut_mask = 16'hBB88;
defparam \vga_pic|rom_addr[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cycloneive_lcell_comb \vga_pic|Add25~28 (
// Equation(s):
// \vga_pic|Add25~28_combout  = (\vga_pic|rom_addr [14] & (\vga_pic|Add25~27  $ (GND))) # (!\vga_pic|rom_addr [14] & (!\vga_pic|Add25~27  & VCC))
// \vga_pic|Add25~29  = CARRY((\vga_pic|rom_addr [14] & !\vga_pic|Add25~27 ))

	.dataa(\vga_pic|rom_addr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add25~27 ),
	.combout(\vga_pic|Add25~28_combout ),
	.cout(\vga_pic|Add25~29 ));
// synopsys translate_off
defparam \vga_pic|Add25~28 .lut_mask = 16'hA50A;
defparam \vga_pic|Add25~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
cycloneive_lcell_comb \vga_pic|Add25~30 (
// Equation(s):
// \vga_pic|Add25~30_combout  = \vga_pic|Add25~29  $ (\vga_pic|rom_addr [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|rom_addr [15]),
	.cin(\vga_pic|Add25~29 ),
	.combout(\vga_pic|Add25~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add25~30 .lut_mask = 16'h0FF0;
defparam \vga_pic|Add25~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N13
dffeas \vga_pic|rom_addr[15] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr[15]~10_combout ),
	.asdata(\vga_pic|Add25~30_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|rom_addr[14]~14_combout ),
	.sload(\vga_pic|rom_addr[14]~15_combout ),
	.ena(\vga_pic|rom_addr[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[15] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~138 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~138_combout  = (\vga_pic|rom_addr [15] & \vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout )

	.dataa(\vga_pic|rom_addr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~138_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~138 .lut_mask = 16'hAA00;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~139 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~139_combout  = (\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~4_combout  & !\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~4_combout ),
	.datad(\vga_pic|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~6_combout ),
	.cin(gnd),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~139_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~139 .lut_mask = 16'h00F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~7 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~7_cout  = CARRY((!\vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~138_combout  & (!\vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~139_combout  & 
// !\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~5 )))

	.dataa(\vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~138_combout ),
	.datab(\vga_pic|Div2|auto_generated|divider|divider|StageOut[70]~139_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~5 ),
	.combout(),
	.cout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~7_cout ));
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~7 .lut_mask = 16'h0001;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cycloneive_lcell_comb \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8 (
// Equation(s):
// \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout  = \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~7_cout ),
	.combout(\vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8 .lut_mask = 16'hF0F0;
defparam \vga_pic|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneive_lcell_comb \vga_pic|rom_addr[14]~0 (
// Equation(s):
// \vga_pic|rom_addr[14]~0_combout  = (\vga_pic|rom_addr[6]~13_combout  & (\vga_pic|Add24~18_combout )) # (!\vga_pic|rom_addr[6]~13_combout  & ((\vga_pic|Add11~22_combout )))

	.dataa(\vga_pic|Add24~18_combout ),
	.datab(\vga_pic|rom_addr[6]~13_combout ),
	.datac(gnd),
	.datad(\vga_pic|Add11~22_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom_addr[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom_addr[14]~0 .lut_mask = 16'hBB88;
defparam \vga_pic|rom_addr[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N23
dffeas \vga_pic|rom_addr[14] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom_addr[14]~0_combout ),
	.asdata(\vga_pic|Add25~28_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|rom_addr[14]~14_combout ),
	.sload(\vga_pic|rom_addr[14]~15_combout ),
	.ena(\vga_pic|rom_addr[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom_addr[14] .is_wysiwyg = "true";
defparam \vga_pic|rom_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~0 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~0_combout  = !\vga_pic|comb~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|comb~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~0 .lut_mask = 16'h00FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N15
dffeas \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w[2] (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2] = (\vga_pic|rom_addr [14] & (\vga_pic|rom_addr [13] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~q ) # (!\vga_pic|comb~0_combout ))))

	.dataa(\vga_pic|rom_addr [14]),
	.datab(\vga_pic|rom_addr [13]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(\vga_pic|comb~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w[2] .lut_mask = 16'h8088;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y12_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF00802595FC001FFFFFFFFFC330421E7E7C3C180300C0452B3F073C00FFFFFFE0004524BA1F1F3CE6FFFF986600F8E0FFFF0000F808D1DABEC307FF2BFFF86A99FF8C1FFF00FF000FE8380C433CF000A500C78266E766E0FFFF00FFC133048DE8C33E014DFF88769918D31FFFFFFFFFF8D39FC87A3C07374CFF93CE2B3729F000;
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w[2] (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2] = (!\vga_pic|rom_addr [14] & (\vga_pic|rom_addr [13] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~q ) # (!\vga_pic|comb~0_combout ))))

	.dataa(\vga_pic|rom_addr [14]),
	.datab(\vga_pic|rom_addr [13]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(\vga_pic|comb~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w[2] .lut_mask = 16'h4044;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y17_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h997331E9D53F6AB642C8281D6F54C2BDDDE83F2D2D5EA9CC236539B0B3322A11C17FC06A0E9903CF29923B1C19BFFD64D160271F702EB71481C3C77EE6E63224593E29492483E5CFD7F93F5BC787090C178A6CB0BCF2A199D8041B0B77FBF572816109A7BFB06370412D174492763B37994A477A95F7A18A39468327051752F5662342EB306E4BC47F3E43B3189B003D8A5BCC0CCFB67BCAC2BDA38F39752628A55B530FCC124CDCF43FB9A99FB657A3FC79CC90B22373DCBA9FC7D9B490ACB75DEC2C6575504620E64C506F2C9052FD1CE5C332A4E5378183FCB714A89F73A2360A3E018D5E653126A899F6B0F21A04125B19D9B499BBC176F90DE85CBCE4D8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h3E17F48EE610ACAE895A253FB4E18B4EF328F88339783D7C20165C30F989F022CF2FC6AA0313C813271820C9CEE3C773EB8D9917D05ACC2476C6895CB42B2D611E370B741C17ABFAF00F09E17A5659D4E46BAAB01839D61223C178297F04C54251827B9CC4198456A1767ED20773A15F0F3666C45B850813DDD63A58CDF4B9319864A3AB559AC78E0D72668017AA0E37723AF3498455BD14DAD1B7A511CA58872C973CA6D8FF09F0077F7C8CE7C572D31803AED92679DE1D0CC104CB2F715EA1DBF192EF01620E53FBA1095E42B8B097EF4A9C68A2AA4EB61FDD9A75DEA61684749D254F19C7B1BF7D605EE2CD573DE655A484A07DD0ECDF74D8CA2783CFFA7E;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h03C77C9B172E56E15A2068BE22AF37FDD5AB47CC84D267D4635B17DE37B40321F5FAD5E86676F22D57D61EB8A8178C63FFD2413A349D97D347EDB41F3A67921DE448693FA7678152309A73271142FC6392E8131F291F0D089BAEBE427DE82B88B5595E73190C510710FFD5770167A73D2388E2682330D225C51C1F7DCFF6739CA2C37CA141B575DBB8629F38A2543B8F79959B975911F35FEC1D2E252631D4F55FC691FCEFB920E59119A717D1F3F32DAF1F4716E5D9189481BF8A8D71DE5F1EBC7A9DD316668ACEA0B6AE85272C4EAE2CA3CBBCED41FA9E540697A06C3205B19CDA906F7F5FF2656A1710D311451A9BDC753544387C5E61B2F0CD1AFF1DAA5B;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h095600D47CAE7451C8FD003B08D6E66659A99134F2D410FAF9D2405235EE0055EF96E748250977B43A06D8811D3C0295751500B481D374CC354E87EBB8627A365A8C6C81CF96FF0DCBDB34E6CB7D8FEB793BBEEBC19A6DD10C22FF2D70696767654A44AB6C4FB3CB4751B995E687FFF2332D7733372A9F5412A5401DAF54815877E900B3F87B3311C86C622B31C29396C8608478BCB80027AFCB3319CBAA4AECDB84EAFDCE7020CAF1C31F2BC73334C92AA796258896A90B44F0F573E70723E2E7676C2CD434BC64776A181151D8E95958081F2ACCCCDA192BD10564F9D35B4223BF70D4C18FE013193323182B34E6EFD6E04515A4F3ECEB0E7C5FC467B32418;
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \vga_pic|rom_addr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|rom_addr [13]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N29
dffeas \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\vga_pic|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N29
dffeas \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w[2] (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2] = (!\vga_pic|rom_addr [14] & (!\vga_pic|rom_addr [13] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~q ) # (!\vga_pic|comb~0_combout ))))

	.dataa(\vga_pic|rom_addr [14]),
	.datab(\vga_pic|rom_addr [13]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(\vga_pic|comb~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w[2] .lut_mask = 16'h1011;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y16_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hAB36EB0191A4968D61D3FED9FFE0A1CACCCCDBE7D44253A8BF83F1F851B0BB8DE707CEC31B1936CCD41152FC1C7F774F27F681083C0F1FEFE6332CCCD71DB703D747FCA9D3F0BC3C3318792C94F8D1B92B839BEE6F43FA9F93F4AD0CCE079AA84BC9E767764E32E49947057420CC560C30F0F028C92BFF1899DE4DE47D38FA0B64E07BB31E78F0DCCCC919CCD483AD1A138F0593FC3B6A88E71EF914677EB3CC2B881C640E68FADFC4C2ACCC330F50EB8FF902E799C7E41F2A1BFA01041137CC8CE1E0F4BC53CCE76EB29B1FD836C5E001D2C8323310E1F57C85AB98D475148740E05DCA31E7E8183E33166F5FCB6CC34EED77CEF5866D593B98DB330631E17A;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h7736CB05A0F2F11820E364156FCE6C988033C484449934F44E089903D5ABA246A4E734CCE01816B36564DB3E5B7A96FC19C59DBF749116E670E7E699D42996222590B6C3412A42DEF119D3761832B09EBF44C98D8D86713CA86AA92B6CCC991B6C7CB1224FFE36CFBA703EE055CC60A50A339324C8CCCBD14C9E2C614D2F0883FE2B587EDAD3CB83399C5FA04504FD8C11C03CFF8692226204691538F78A0156AD8AED92C9B9BE00E0C4B9E6AF36E4C81829B34E78573730164761F01FF369CC8E2CE42B00F2589B1A67DB1DE904EEF0CBF996A290CBA42B99BD84A8D7EC0C461AE7FEC028669AE3AF6924EC18A18E70ADD9A2F1E5288E80FE124B16049797E3;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hC4D6DA139B289AB492DED3FF6CD35DA625232C3E008BE0A036E866CE19CBA0004FD5DFACF10C31A3C6FB1B6B0BE8322C5AD1A3CC5A7FC5C9F033E72F82780E9CB418C0B1CC75CA189B0D1AF9EE3132136F9F20E4100044CC5579906772675876EB33301B9F2CB555AFF02CE62E0B1D88FA6B2E1BA4E00C1F366908094CF3BE67293F42687FFDC97BE7E90CB92B185268660F9A3396FBCF87ADE62E1D99E8E79462D46EB88427F9FCECC6550CD3D91727839F8CEE6080625744176B4399319A58825462702019CE9B483B070C779DA478331164D3263AE2D1A46638A9DDBC1CE25986B91FE718189627A373525F320F98C8CC4EDA0FBEB60F18CC676C63E3C478;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h5B660F5F0CD055CBD0FDB7F0CE8C88D3CDA880E34FF9F0756D16A60F2AB013FF7333676C354BA0C55FB3F080272FB00157B6500018CC88D362E46892C719C46CE2DE30995FCE2F3818983324A17901A1CFE7324EFF817EA4E1C1D0DE33776768BCCF97418C3CF23BFD8B985DE741F8FF000F33955C9418BEF3E182E6B8568C5D57463CFF001F6729A64CA641F0F0C9ED0CCBEE7AD5EA7FFFFFF0CCDB8593E0B200E7CE4EDA9BFF40039004FF000F3366DE9CBB4CFF78CF50FCD084AC3F2F1000FFF0CC18E7A2FF830FF0F96783CFE36181634E00000F33C3A15A8F720F780B3966C3C0D43FFD4C0000F8E63F46A4418D70C3CA65C5C0E22C7BD66F00FFF0CCFF;
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w[2] (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2] = (\vga_pic|rom_addr [14] & (!\vga_pic|rom_addr [13] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~q ) # (!\vga_pic|comb~0_combout ))))

	.dataa(\vga_pic|rom_addr [14]),
	.datab(\vga_pic|rom_addr [13]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(\vga_pic|comb~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w[2] .lut_mask = 16'h2022;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y14_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h0000001FDB64CC0607E02B24FF170E56246BE1FF0000000F6B1439CAC1F0C8AB07CCE5BA96E7000F00000057CB1134078CD5AB9BC39860EB24CCFF07000000DC4FCBC9FFE3D45A78F8333332DB33FFF0FFFFFFDB1E2551311F05320F07CC50F36C98000F00000030D1F4DBE8FF3234ECF8339F6036E6FFF0FFFFFFB3ED181B171F05FC3407CC7E29DB33000F0000001683E58F8CC84C0F17F019F99A24CCFFE00000FFFD136DEC00667773317833B8BA6918FFF0FFFFFF4C05A3B11F355ADA380019C2E7D43CFF8CFF01795F0DE0B2D8781FA827FF33E5382BF03FC7000F4B1A4AC0C7C9B9F0AFF000EE3273D40FC3F0FF00497F3A3FFFE2D6C94FF00019FC3B;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h56E1180F00FC0B4ECFC000403CD6BE9900EE50706A78660FFFE39BD616C07F7AF029EC96001986002B0FDBF0FFCCD3B4C63F9874E7C9056CFFE76B8BD4F029C700373A6A2AC054516A1C0AE700CC6A482BC3958C00DBAD696EC0335DB70015F8002C77DA18CFE71FA2BCD2DFDB42DB1934182400FFED79A4338E71F84682B789C615776C2BD407FF00D2EFDBCC3C1F0F50EEA2D78B44DC94D6A50E00002DF55367C0008707950C54F9E780AB009500FF00D22A3519C0FCE12B6C5394C1C4336BBD1F3700002D9A24CC3C07F0296B1C6812D2E9E7538F2D00FFD194DA338E181F2C29E7A791F332006CFF38FF005288A4E7CF31F8C278E13AC92055C701370FFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h00341CD4E720181EB957209A20D6C7B8E7DBE00FFF286F898EB0334FC4E59106B46AFE6B0C000078005393D4F8CD989426BFA038E76BD6FFC313E06C00BBD56A003FCC8E45A641F48BC9A5FF0733732900EC7C2B3FC7E6277107F91E7AF033310700CCD60042B1ABE03A775D53E41765CB6729F378C0C993FF36DDD4677A18A958445E01ACA403F3711894C70035B4A973043384BC2432D25947F055E7AA2BFF75E36E191894835C1349F32CFFE7185D73E4187152A16C998F6B7206DB966BFCCB0CC3C6D468D9AFAA5C9333F824549D378197E04DC329615A42564F552286CCE066DBA8E7410B0335072C4A6BF69F98AABFFACC00E70A341FB4FB6BCC0760FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'hFFA9177C55C57533E0C3F97869A4E08E3F78FCDFC71FD5F24A30B51918F804FCA35659460F71D357FFCF0C0BAE38B5987300D1C77D6399F0ACE71ABDCCE26BF9C95FFF0FB79CA728F26781007F1A788C0CFE5FC876E502F8E85A51053B7F24E700C0B4A2CF2D2B85C959871EAF1D074765371C0C74BD1208FC9FF12D81D5871F5F9642FADC4FFEF89F5E406A3F0CB37FB4FF771FC9A0C4487EF2C72E556EE5799B1344073662B71FCC57FC0E5F33E0CAE7FC3EC89D27985CC9AFB487050982A5900734CC0B954BDC51E77F12366C4B3C6545353FD2E6B2C1242CB08B464BFEDB814956518011FCF5A2D8D9ED16DFDECB0F5810C4EA43562E5029FFEE94852478;
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \vga_pic|rom_addr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|rom_addr [14]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N11
dffeas \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\vga_pic|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N7
dffeas \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N20
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0 .lut_mask = 16'hFA44;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N14
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ) # ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1 .lut_mask = 16'hACF0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneive_lcell_comb \vga_pic|always4~0 (
// Equation(s):
// \vga_pic|always4~0_combout  = (!\keyin[2]~input_o  & (!\keyin[1]~input_o  & (\keyin[0]~input_o  $ (\keyin[3]~input_o ))))

	.dataa(\keyin[2]~input_o ),
	.datab(\keyin[0]~input_o ),
	.datac(\keyin[1]~input_o ),
	.datad(\keyin[3]~input_o ),
	.cin(gnd),
	.combout(\vga_pic|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|always4~0 .lut_mask = 16'h0104;
defparam \vga_pic|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y31_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h0000001FE444382907FFE7EC00E7FA981C18E0000000000F6499A4DF01FF2498000FAB5F18F8FFF0FFFFFFD0CEAB470F0FC698E3C01FAB1E38F0FFF8FFFFFF22489FFCFF03C73680F83CB82EE3C3FFFF0000FFE07F119D0FE006E900FFF078DF8F1F000F00000004C04B4427FFDB0CE307C3F7BFC7070000FFFF00344E490FF71F5100F3000F97861C3CFFF0FFFFFF61C3E586700FA70FF0F01E165438F0FFFFFFFFFFD8FA8D67FF88A7F0F0F83C167471E0FFFF0000FF3EA2BE8EEFD99836F8FFE1D45218C0FFF0FF007F96DEE0E0C3D3FF981F00C3F14A33003FF800000C2987FFF8326B0F9F0F000FE38DE70F03FF00FFFA404600FFF431C73F00001E2E02;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h98FEE00FFFFFCE5F8E00006BFCCE7F1EFFF02DC47380780000FC6B2801FF80AC0F18EFE7FFE1AA4BCC0F1C0FFF0F01F0EA00E058E038F9700007C1C418FFCE3F00C73FE9C200679F731FF91F000FC18433FCE67C00E380F5F300249C24000CF80056D0131F0F07006374BE283BA34CE13807E3FFFF97D8373C0F8107A64F6B5338CCA770CC33FFFFFF8556ECF03FE0FF0E0E382F8CF6E318E793F0FFFFA8429B87FFFF80489CEB61FEEAFF33FF8C0000007A44261E3FFC1F0AC1339BC1AC3C7373000F000057DAC8F00300F0A7B1B9D6FC530DF8370FE3FFFF87DE13C3810700E6E9E29B1A0C0400E3FFF8FFFF85D63707C00F07A89AF1771A9CC63F2B8750FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'hFFC7E218071F07CE36A0C5269018076B2569400A00CF81110F8E0F75C9148E07DB8C0118FC00FF80009C12E7FFC078684AA760F5078C31FF3FE3007000206F8CFFFFC32491A6C12D730E9300003C7C31FF4C303300380703B09B01488CFFDB3EF8000FE7FF5E82CCE003781C88811BBCEC1F31FC7F3F0EE30062DD18F886E0517AC29400CC93FCF0811F18F80063FD317CFCC3AD383E28D89BD3F033F8CC33FF719A14E11F8C89740C91A0CFFFF8E0C183C81C39739AE91F0F186F593BE44F030C0F3F38E718CB2DDBC616F000E31CCB0C9AE7E09603CE1E6C32B9938E64EDC3FF1EBED5E3250CFC26F8CFCC8C0D4505249969C300E0DADCE39803E7F000E00A;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'hFFC8E87C7159930F1F3F20BF706B00AAFFF80334C01FF5367B692CF8F8F81BB5373E67D20F7ECFCFFFAC1E76DF61D387F000A1D6A8D0F9F47907C33CF04F42ED86B2570090DE481B09872AFF7AE7D02B0AF42DCDB0135607270680C69DFFECE1015F744E680F57D3794828FE9FBDB871E6C703FC3D01E6CB8EA66BB3CEBED700C0C64AD77A9BFE003E3F2F207D08DEBA306258FF3EAD4410E72B3F37CC4F50D626BE600E4F012700CF137DAA9F3C1FECE0F6FCA193E2013D86BFD87F06A836BC6BF838F0E067DA3CFC13B338B0FF90FC06EDD30099E124C0EBC5D06EFE7E05B323C566FA4767A0C6B63F70A30B436EF9CC05CAE44938995874BD0025B0937FA2;
// synopsys translate_on

// Location: M9K_X24_Y35_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF00803CE67FFFFFFFFF000003C3C8FB627F3F1FFC00C07CCCBFFEFC00FF000000F30BAE161F1F3FF8FFFFE488FF07E000FF00FF00F8AE611B0307FF33FFFF8611FF7C0000FFFFFFF0F9B9D3D5C0000036FFF80677E0E11FFF00FFFFFE034C29FFFCC0016900F072EE07CFFFFF0000FFFF23D2F1B53FF8C79700E3FACC0F18F000;
// synopsys translate_on

// Location: M9K_X24_Y9_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h3B55DAB5785ACEAF39E0AFA3F8F0CBF4F0C3381E03395951B3EE5E0217F3BD8FEF02C6F5F8E1F1C3F8E3C4FA5DB29145AFF1D370FC0F17C8E10FCFFB386A59A0C38DFB8333F4F44833CF8C7618F8360CF8CE96219129AD7483F2ACBECFFCF0A23CF11CC7AEEA3DD7B50D978C1C03CA6C3FC0F08A0F18F01C19AB6B28BC3A02571CF5EAB3E23F70A60A5AF7F3E3845105447D7E0CFFC31588E3DF0F76E0FF6B300C88CE2BF685A64FC7FB12CC0C70FFB270F8D4C7F0A893D35BEAF610087873CCF71F9E9BBF77D838084A91ECA324598208E8C9337CFC7D648035E460193346730718F905BF3AF93080F30BDBD0CC638D2423E60E87FE8BE466FDA033FF110F25;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h2BCE4484E9DDBBB8C30CF3D0CAE3339F011C759CD0B13BE796429443C6CE1CCFCD11C4301CE1517F7CCD63A1ECB054332116F0B871D019E70F387ABF094F8873202E2B3C51271339F626E308F8030FD517AFB1B1D7C29C2046758869C0320CF8CF70B279721944ED169D25F0584DF0B15E3330C3C90DD091DAB93F6F296423B9F01DD4DB43E7CC003241B31DABA84056B5ED81FFBB8265077F8E1B3F2D7E2615415AECF4CF77680007FF601560F8ECF39B6FF0E8EA2C9FC902019E0000CC27965FF113CF0F051D3144D10BBA143CDE00C03F330CB0C69C0CF9149B7A222D20D8EDCF9D00F1404C026011E331F063BCEA6B58FC90CBF72400F7715C4207171B1E;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h615C867A45A9A6DE1B2A580066E7B8D4E6B9333EEB6E071C307742D6122B62FFC8CF1907F98CC35DC11A57F24537FD70C9FFC53C17EC88CC863307DE094D76A97F277CC1DBF5EBF8743C2A967B30F3FF8C98D8C838003C3F736B58E081B0221404CF0C08A7E369A24FF17AE126AC5487D03965C33CE7F30384F3C4440CCFF6EFE809801F5047C4EAC31B0C7CC098DECB463FA108815E877829E6F8E319C8E357291FBF24A7D6BEFF1F8922C3B2D4E833AC803CB9C28CBDE865670AF77B5B61870354BA4EA798C1C1AE0816C69E6529FF0FF4FB10ED730A53B063070CB811692371A0D1E01FF8E011125F80B43CC0CCADF7B23A04963F270FF83C8463EB4C08F0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hC76FB38DA494C31B84C1D8FFC17C0CCF35E94B8D3323FF124B223FE88951CFF0F00F47133DF38BE9CCFC00816AADC0FFDBC23000073CCF3F9A73E73C6CC7F8CCAEE53F902507E0FF1FE03018D84BBEFFB31C3E1FF2BA007571DACFE03C87601029A8D1BEF33C89398697E0C102BF07FF000F00E48E13E540703DEEDEF0C10F3E2F4BFC00001F10CC83BDF191733C19E0F4C8E083EC8903FFFFF0CF3B199955710CC3F3A11477077AF5B8FFFF00000CE26F95F788BF308C7F57C0800BE4A7FFFF000F7338B1B58D4640CF3654AB0F1F092748C0FFFFFFC3008C32FBB37FC3C63DC8FEC0E8B403FCFFFFF80E0351BCF06E80C0CE0E17001F3877860000FFF00C03;
// synopsys translate_on

// Location: M9K_X24_Y34_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h2471FA688D916EDF5E4BCC1AF4C2311EC6CF7D011A3D0DF7C0780262E072316A11950F8DF456FC99D1753FB3CC2650A5BFBDC739DC91C2562A66E36DCD0C5D740DE83A2A9425F8A796A4E17657F5F2DD3A7B0E998381426A4FD61FD52A078E1431AA345A3160CE00424DEF68482BC055221CF505F6212C41F14553F76CE49C535A4F6CEA4F882A7F074E68041C1B0C6059EE57E6CD60A0FD3D61EC03BB7A54CD299EBAAD290E5B742B5983CF431E482D4F2B0D42C664199B142CA21025490FC76214AC851CF781417F55909A20BC7428385DE96163BB5F81250880A800879B158EAC45325932189B5CABE5C941B6122BD0D92481B1363930B10662EE99206608;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h5C313F50CBC7D743E5CA92FF2548328EC3802B67FBEC54C2B4F7693E6B8EDD3DA9A504F5172EA83DE9E1FB9235BAB399D2BF57F81F7B9A408F6C941F0BD048E3124D654EB4E073C9B2991A00EF5A9ADCC7D4DBD8DD83A5530206DA7868498E063E0A84288E310C2F4B92E0093CC679C533893D6888D75F19072E4D67F22ED8FA4F29A361D01011A606A8906F5792AB90CC98F734AF56C64E3A913FE8211A2C49F1DBDE54CA01200AF213F26F6A0B70B6B05BE6D763E9A64BF49D18D5D2AF6801B7649ED11DE0AF1B7DE4F4ECB5D15CF37A8261FC5A1DA0E5598D535EF5F5C544BE174C7AE21B2482C899DF35F86D2C304D635B83E098589F87C95EFE5EF911FB;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h9427D2BA0BFF334CB95B0C2B350EDD96D3A5EA671CB92DF8DE052EE68495B5903410EFDD7D2EAA6D541B72E1B4E4412C8CC49AEB1611FF8C306B7ED2940243CA1BE40B5FC096A08F53795F4EF99E37C82CE5F862386E32492C1E9477985712E52BF2CA637AC89C2772DE54D65ECAD930327D6C2251320646A4F188E3A11F6261990D571CC57DC6DF529440649FFF6045DC047C57331079F9BEEAA8D9610AD89B33D0C6D7BD307D1B61CF267E8BB53719AE99739596F3D25DF1C54EDE3F7490254614B505419391EAC8818D0C7C48399FCB1682305B3C004694A2036778012309930B602A1E913BF81DBE09A8B18E26BFDA4698B260E18222249E3CB6BBDD8B6C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h4B8609B899CA2900A9139C352D1038BBFCA8E09A72DB078A8D5FFD159C52A3CC0E71F0F025FF8A9A10816C2CCD38BD40B9B8FF342ECF5A5B7A2590930DC648618568244F73A91C42C91C3C1E0765E3EC2983813758BB5B174232FBEDC271E0E0C4E7D35709128A1BFB1F3E136FC20CAE57CF0F0F4A678D53EFEFDFA1482CC8F21F18FFB1CF38F0F0650CEB583F3124B6779724BCFC87D0E4CE583C1FEA91E91D08EFCD9270C8DF51F03D3FAF70B4F3C3F7F833DC1ED91BE9F03341F043F7FB37E0E08F3C0902AABAC6C3FB3038C76EEABC1FDFEA8F0FE30776220A632CC649771E4E43FBE1F231371E3CC70705C583D8224730133A70D1ED9FFD24C878F01C07;
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ) 
// # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33 .lut_mask = 16'hF0CA;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout  & 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34 .lut_mask = 16'hCAF0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y34_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF00000001FFFFFFFFFFFFFFFFFFFE74250000000000000003FFFFFC00FFFFFFFFFFDCB0FC0000000000001807FFFFE000FFFFFFFFFF41E665000000030000780FFFFC0000FFFFFFFFFFAF9BA8000000070007F80FFFE0000000FFFFFF3F3699A10000000FFF0FFC1FFFC000000000FFFF3F0E654BC000001FFF1FFC3FFF000000;
// synopsys translate_on

// Location: M9K_X40_Y7_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h0000001FFFF315FAF80000FFFF1FFC7FFC0000000000000F7F7996E0FE00C0FFFFFFFCBFF800000000000007E1260DFFF03800FFFFFFFCFFF800000000000000EDD52FFFFC3807FFFFFFFFFFE00000000000000043AD3FFFFFF80FFFFFFFFFFF8000FFF000000001DCBE8FFFFFE00FFFFFFFFFFFC000FFFF00000000696E9CFFFFE100FFFFFF9FC60003FFFF0000000D3503F07FFFC700FFFFFE1FC4000FFFFF0000001F67C203FFFF0700FFFFFC1FC4001FFFFFFFFF000FF96006EFFE1807FFFFE01F0007FFFFFFFFFFFC85400000C3F8001FFF00C01F000FFFFFFFFFFF2784F0000003F0001FFF00000F001FFFFFFFFFFFFC0FB1000007C0003FFF00000E01;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h7FFEFFFFFFFFAE06B900000F00007FFE00000C03FF807FFFFFFFF346E600003FF000FFE000000887FC001FFFFF0F419CF1FF007FFF00F8000000008FF8000FFF0007C7F380FF80FFFC000000000000CFF00007FC0003D29F67FFC0FFF8000307000903FF000007006685473FFFFF8FFFC0001FFF000903FF000001008048F9FFFFFF077FF00FFFFF001B83FC0000000000599C7F8FFC001FF87FFFFF001F87F80000000006DC03E0FFFC003FFFFC0000FF9F8FE001C000000E177880C1F0007FFF000000FFBF8FC00FFC000F1B90BB8000E001FFF0000000FFFF8F003FFE00FF95D60F0003F3000000000700FFFF8F00FFFF00FF912C06060F7F0000D47FFF00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'hFFFF9207FFE0FFE7E86100C11FFF0007DFFFFFF5FFFFF00FFFF1FF21FA327FF81FFF00FFFFFFFFFFFFFCF01FFFFFFFF98571FFF807FF0FFFFFFFFFFFFFE0E07FFFFFFF98BB90FFF103FF7F00003F7FFEFFC0E1FFFFFFFF4A52FFFFE00FFFF80000000FF8FFC0C1FCFFFFF892C39D1F000FFF000300000FFC00C0C3F8FFFEE0950E4C1F000C8003FF00001FFF00C0C3F07FFCC0E91A303C20180FFFFC00003FFF00808FE01F8004D5FC80FF0000FFFFFFFC001F7900809F000F003D9DF800F00003FF3FFFF800F88700983E000000E0A10003F81F7E000FFFF0031F1E00183C00000121640007FFFFE0000FCFF09B381F003C3800001FEBD6001FFFFF0000000F;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h003C36A0003C700000FFE36B807FFFE10000003F3FE03B97003CE00707FFFBFCC03E7F0FF08000FFFF4F14E0203CC07F0FFFB03CC01038FF87F803FFFFFC780C797DC0FF7FCBB0FFC88007FF85F800F8043400017FFDC1FFFFFA27FF81001FFFFF00000707833803FFEF07FFFF262EFC0000FFFCFFC001D6CA7C74BFFFEE0FFFC0E1A6F8810FFE003DC0C07A9EFFC000FFC63FFF0088E0E03CF80007FF3F9C7E03E13C06CF84FF00001899C17F00000FFFF8FFAC9EF8FC0D8685F8000058AFC3C400C0FFFFC7F3DB0F3E441B8085F000007C9FFF701FC0FFFCFC0793FE03600200A3E00083E03FFF8FFF01E0F0019C38FC42ECDA006280E48780FFFC7F398003;
// synopsys translate_on

// Location: M9K_X24_Y39_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'hC3FCC1916490E8D4007603C40E38FFF3FF1C003FF8FF817799AD28A81F7C0F6100E10F1CFFDC30F0C390FA4EB165A5081F7C3FE907C001C03CB90B9E0E038AFAF59167C33FFBFFBF0F000C03E0E85FE7C984D86E8AA603E03FD3FF93FF0061C7CCCABF1E98BBC7F5998CE11F3887C0E18C3F9E9FF5993905672E3633421CFFFF92C6260C9FFD3CFF33CDF8F2751D6922987C5327370C5A9C3F6C2F077D5E596F10B5CFE2D4718112D1884041FFA404C499E06FF672BF0FFC4F03884BC9FBBE7B79A7D27ABD349BBA40FFBCFEAF13A2CD2A731D8A19D7DE5D451382DFC0F85B048482B862DA065AF1C325C2BE96B938ECB8184286C10CD9BF563DB60DDFFEC427;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hC6D8C067B0FEA6A73F247A557A3D6EC6028E34CC98077F9F8E2946D4BFB9257F2D2382276426FD5C81FF99DDE6EF36D658E01F77C23EBA9E1364AC58878B3812972DA8B815FFFF1A1786823AF4B5106657461B56050C187FEBFF0436F56E4466DB3118390F69C31178AB000FE3F9F0C670C5A18FA5931C07BF1EEFB809D83FFF6F8666364D6C46F267FCC3011E86E00C6B5FFEC85492C1F6B4075F8AA7A57EFF0F78033C54A6FFC454913891C7A7B0F9727EBFFFFFF56560F4EF8371E7279B1C99DD082183E2691D7C6CF15AE8712E6283F6DBFF4D556A247F06005667C4A3A212757486698E9790F39DE6918FAA881890C66AA13653AEB663AC8659B1779294;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hD272FAAC380626210F443AF66BFC12270BFE6662D1F7AC0672E523A11B2F66EC6210108BF436078482A6AA291315AB215770D6A0A030431F66F68F43186C2668615DAC2135E8ABD8A32AFE3E975FA1371B4168F2AF1B185F2A81C4EDDDB38D8C782FB1C06D6D9E5DBCDF96D4ECFC0F145D8873C0FABDBA86EB881BEA438DD3EE8A0FC9A89A44C1FF7A80B1891F7C7EDD628DBD778C00AF361E75F31F7A39AFC53F1E486BBC11E53198009A844824901F653D3A172D609BF2FC9132BE9B8019F75E24E80FC5ADA3DF1578828AFC394BE41FC0391A69A4AA8605BEFADF9A058F0DFF795783F6C0250FA7D461C00598E9DB977C06BEC2D5586EFCC0B0197E14A7C0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hFAE2F6D27FFC865663D400F5A00039FF1E34A6E01A7A9CC3CF18A453FF72A3403A01FFFF0E30C6E0210934ADC7FC2005FFE4FFCC880FFFF40F31C6E02A29C40E3BF0C107FF8EFF7C401FFFE00751A7C006AB4C2E11E47405FF9EFF61407FFF000730AD8707BAC52EF8E73037FFF0FFC803FFF0000F02A81FAD6982724400107EFF8A0021CBFF00003EB2B27F076193477807B09FFFE1008057F4001FFCEE97E09BAC806BF00FC03FFFC000B7FF4003FFF8F88700D380920BF03FC03FFC0003B7FF000FFFF02A41003261320B38FFE13D40001FFFF000FFF800ABE90062C132871FFFC03C00023FCFE000FFF801FAE8186E4232973FFFCC3E007F3F4F8000FFF8;
// synopsys translate_on

// Location: M9K_X24_Y23_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h03F6683D4EE67E173FFF993C00FFFC090003FFE003B6687F01AE6E9F1FFF01300FFFF8080001FE00FF766CFFA57FEF9BBFFF03603FFFF800000FF00BFF6EEFFF68FEFD67FFFC07803FF0F01C1FFF07FF008E53F0BBFE79A7FFFE0F0FFF00003FFF001FF8008C53E37AFE7BB7E3FFFC0FFC0000F7F000FFE0018211C38AFF3B35E3FFF03FFC007FE0000AFF0003B210077BFF03B500FFE1FF001FFF8000FF7C000F021C0F9187039400FC03F0007FF01800FFF807FF022E1F89EF431C00003F0007FFE01F003FE03FFF822FFFDDFE427E0003FE033FFF807F001E007FFE7D2FFC00E0E250803FE03FFFFC0ED5B9FF03FEF87D15F08000E22300FF403FFFE00F35;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h0AFF07FFF0BD8C40C3FD32B003FC03FFFE0075BDB2FE3FF1E0BDC800073F3E2E07E007FFE001736D46F07F73008148000C0F1E2B06001FF8003FFF9EF783FF0103835A0019001CB8FC07FFF0003FFF17920FFE001703FE2073F09EFFF03FFF000FFF7C60511CF8001F0FFFF08FFDCE85803FFF000FF0C430211CC0013E4FFFFBFFFDF03F43FFF000FC00ABAE073E0023F8C0AFFFFFFFF0FC7FFFE03FF00153381E7C0003F0C07FFFF8FFF3F97FFF00FFE001B4B03CF00003F0C0DFFFFFFFE3E77FFE03FC0005FA40F9E0000FE0C8DFFF3FC0E7DFFFF81FF00005AD81F3C0201F01C9E3FF0E00C33FFFE0FFC0F00ED707CF80FC3F03F9E3FF007000FDF807FC00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hF8ECD4CF8E0FBEE103F8A7FF87FE0038183FFC00F8C72BCC1C3F7EE103F98C001FFD020001FF001DFA7CDB9F783FFF800F39A600387D020003FC001FF731B31EE03FFF001F05B400E00F15860FC003FF6C0E6030C0FFBF007FD5D500000A0B9E0F000FFFAFF988C30FFFFC01FF89DA071FEC17FE3F07FFFD7FE339877FFFF8FFFFBBDA1F7FE7EFC6FC1FFF83B30EED0EFFFFB9FFFE88127FF0279F8FE0FFFC834319040CDFD633FFE02536FFC020778BC0FFC006003333399F0733FF8074E7FF002903E007E001C24F9C71E73C870FFFF0000BFFFC2E79C13F8007611C39FC0C18C71FFFE00000FEFE20F9817F000F75F8E3C71899CC3FF0000007FCFF20FB03;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hF80FBFE547C700F09D0CFF0000000FF0CF6F360EC03FFFC80C3C00009C19F000000F7FE00F7C360D80FFFF5EF0F0000F87F3C000073FFFC00EF826310FF8074107813F9F83E700001FFFFF000CE3E6E73FE0019F8703FFFFC30F00003FFFFF0008C067CCFC0080C7FF1FFFFFC17D07FFFFFFF00799C72319FC01E0017CFEF0C1E07DFFFFFFFFE00F911F9033803FF80000F00000EF61FFFFFFFF003F3230CC6600FFFF8007800001FECFFFFFFFFF00FF20E06FC8BFFF7F001F000001F88FFFFFFFF003FF71C7639BFFF00F003C001F03F3FFFFFF000003FF7F9F3033FF000F3FF000FFE3C7FC000000000FFC3F1F306C7F00073FE000FFF39FC0000000000FFC;
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~37 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ) 
// # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// !\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~37 .lut_mask = 16'hCCB8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ) # ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~37_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38 .lut_mask = 16'hACF0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y32_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'hFFFF001FD764CCF607E0D4DB00E8F1A9246BE1FFFFFF000F7754393AC1F03754F8331A456918000FFFFF00572AD133F78CD554643C679F14DB33FF07FFFF00DCCC0AC60FE3D4A58707CCCCCD24CCFFF00000FFDA19D52E0E1F05CDF0F833AF0C9367000FFFFF0031DE3704D7FF32CB1307CC609FC919FFF00000FFB292EBE4E71F0503CBF83381D624CC000FFFFF0017ECEE707CC84CF0E80FE60665DB33FFE0FFFFFFFCDCFD13F066778CCE87CC474596E7FFF00000FF7348A34EEF355B25C7FFE63D182BC3FF8CFF019AA073FF18D887E057D800CC1AC7D40F3FC7000FA865CAFFC7C9460F500FFF11CD8C2BF0C3F0FF004A00BA00FFE22936B00FFFE603C4;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'hA91E180F00FC08514FFF0040C3294166FF11AF8F9587660FFFE3941296FF7F7A0FD61369FFE679FFD4F0DBF0FFCCDC75460098741836FA93001894742B0F29C70037859BAAFF54516A1C0AE7FF3395B7D43C958C00DB22986EFF335DB70015F8FFD38825E730E71F5D43AD2EDB7DDB19341824000012865BCC7171F8B97DC878C62A776C2BD407FFFF2D102433C31F0FAF11A1298B7BDC94D6A50E00FFD20AAC983F0087F86A0FAAF9D880AB009500FFFF2DD5CAE63FFCE1D4935354C1FB336BBD1F3700FFD265DB33C307F0D6951CA812EDE9E7538F2D00002E6B25CC71181FAC29E76791CC32006CFF38FFFFAD775B183031F8C27CE4FAC92A55C72B9DA555;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'hFFCBE32B18DF181EBAACDA9A20D6C7B8328EB55A00D79076714E334FC7159106B46AFE6B0C000078FFAC6C2B07339894254FA038E76BD6FFC313E06CFF442A95FFC1CC8F465641F48BC9A5FE07337329FF1383D4C03919D872F7F91E7AF0CCCE0700CCD6FFBD4E541FC488A250141765CB67D60C78C0C99300C9222BE77AE7565BB45E01ACA4FC0C711894C7FFCA4B567304CC7BBFD432D259470FAAE7AA2BFF8A1C91E618947CA310B9F32C0018E7A273E41871AD5E93678F6B8DF9D8666BFC34F33C39D468D9AF55A39333F824D49D347197E0B23C29615A42564FAADD86CCE066DBA8E4B10B03CAF82C4A6BF69F985540FACC00E70A341C44FB6B33F81F01;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'hFFA9177CAA3A7533E0C3F9786A54E08EC0870320C71FD5F2B5CFB51918F804FCA0A659468F712CA8FFCF0C0B51C7B598730011C77E93B35BFCE7EABDCCE26BF936A0030FB79C98E80D9854547A1B1F8C0CFE5FC8891AFEF8E85A5EC5C48024E704C14BA08F2D7ED036A67B1EAF1D08879AC81C0C24E2EE09039F5BB87E2A7B1F5F964D3A23B0FEF8CAA19F95C00CBC804B008B1FC9A0CB88810DC72EFE901A826713C408C99D4B1FCC57F3CEA0CCE0CA6443C12892E6B2F63650488705098D65900734CCE06A44E450162A47C993B73C65453AFFD2E6B2C1DBECA96B863501247EB6AA518011F335A2D8D9ECEEDF5EB108A5EF3B15BCAA2E5029F02E94852479;
// synopsys translate_on

// Location: M9K_X58_Y24_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hB7F2E66DB524FEF0E1E1C14BC7EFE3D2CC332419D0063E56AD0312C9D630871F9FFA0C436718C932D4553D02A2EC553DDC76FF073FDF0DEF19CCACCC24DDCB543141050E2CF14B740F1F7B2C9406ADE6D4A80D8D45A5C5276CF7C22D3EFB00A8B1C998A74843A903CFBD3ADDDCCDE84A3330F007CCD4001895D1D603E807C58E9CE0872B19B8FFD3CCC8E6CCD8CC3CD152FA461483D118E89B1E88E41DD54FCC2BFA85AF939778793B3D9DC34B0E8EE98F47FEE799637C0859E458B5FBB33BF38C9F10D63FACB326EE160108F3C12788FBEF29C333FB6137FC9AD458157D5978D91FE7609E27902980CC1693AC2A90FCB22533C18BF647FB349A9B03FFCFE17B;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h8BC8373ADD60B107D312F0B71FD16F58FFD374FAF868B70B4D9BF99F33D4CBAC54D9370C1FD827639AAB58C158FDE630F73BBC57841E15168CE7D58654EA66201A97C8C38ECB630601155087E43386FFFD7BB98EB2A10E3C619498F3ACFCEAE6AC7C85EC70FE36F0C55741606E5D6CD8520B7C3309C2B9D0229E2C7F1D687743012550CEDAD41BFCFA926BE34485FC9C10424305449D367B786916F839865A46AD77AC623AB9C1FFE737BDD6D0F6DBC807C123AF7B887300E9471E00003065AC71EDDB2BEFFE27FB1999D76D16049100C7FD893B6F35D82A86DA1DF814DC0386D9E7FEFF3047E4C75099D8ED823CDC30EEB9AD3026288EFFCE134766449797DD;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hC9600783D96E9AB692DED0000CAA950465352C0100E01BA8B26766CA19CBA7FF9C4816ECF10C327CDCE0858393E5424CA5EFDC333F975758F133E490A4E4B3B4D417B031334A35E71C75AB98EE3ECFECCB19F5CC9000B630AA746F986A45BAB7EF3CCFE402EDEC77AFF0DC1BD107E2772B49DD94A8D7C3E257902BE94CF1CF98D631BD987B93AA74EBD64344ACFBD1983801A9CC69F53077868A45E295271855FD09D4BB03174A9313F8D53360B238DF821870E87EB3B5B6089788CC66256E6783F9E40626070D9535F04704807D9580CCFACCDCD70C476FA8583467BBA25CE2AFA6B91F18E7D899D695DEECE30C03565694AEDAE99EB60FE733675390FA0F46;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hE758039BFC20A5CB36D5B7F0317388EC3EB79AEC3F1BFFB02EF7A1F1EF7BEC0F8CCC6793D757BEC92F307F4638A8B0E9C7B5AFF0E733882CA0E47C95D32438AD5CC73099CFDAD0F818980CD4657E15AC33DB4E8E07F4FEA5D12D2F1E3377589878C70B577CFCFABBBC141FA2D75907FF000FCC969484848303218226BB290FA26737C3FF001F982A6E5BB26B73F34A2302341E452A7583FF000F3C241DBEB6E303E305815264077EFC6FF8FFFFF0C39947B234A6FC08049D7CF07890C8C8E000000F4FE7748954250C0000AB03CF1F1DEEDC3E00FFF0303C3271042A80B8D2F196FD3C2C5002C3FFFF07E9C3D58BC8D9FF0313A535FF1ED43529E0FF000FC303;
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~31 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~31_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~31 .lut_mask = 16'hFA0C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y38_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFFFF7FDA6BFC001FFF0000FFC33C445D4E7C3C1803FF3FBAD43F073C000000FFE00C61678A1F1F3CE60000679900F8E0FF00FF00F80730D98EC307FF2B00079566FF8C1FFFFF00000FE7C70A733CF000A5FF387D99E766E0FF00FFFFC132C38998C33E014D0077896618D31FFF0000FFF8D093D08A3C07374C006C31D43729F000;
// synopsys translate_on

// Location: M9K_X58_Y23_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h997370065531BFE3BD37D41D6F54CD7DDDE83F2C2C2ED9B2A366131A4CCDD611C17FCFAA0E9903CF685144E2E6400D642E9FDB1F702EB8D481C3C77E10C9329B592E56B9DB7C19CFD7F9309BC787090DF64212BEBCF3753327FBE70B77FBFAB2816109A6F80EE4FEC1D2C21138DDC71D994AB77AAA09DE7441D98426791707A06623BED48F924BCF7FC043B31B2307CD765B66A6CFB687347D4089253976D9D6AE57530C67476676F43FB669838B57A2FF86B36F4AD38C1CEFDD3826B490A3765DD7AC64DFE5C620E972AF90D36FF8571CE5C30C5705C87F02039DBF56E0F3A2160A3E018D5E650E9958E6094F029A04ED9B99864C99BBC189070D425C431B27;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h3E295E24D9EFD35188A5DAC04B1F8A4EF4D7F882C68768297FEAA3CFF8762577CF2FFABD83134812E7198A63CFEDB88BEC729917D05AF443DEC6095DCBDAAD61EFC68B6B1C17D405F00F685F6A94262A1B94FFE5E8462A1223C178297F04C3BB739D7B9C3BE78456A177012DFB73215F0F366325A04BF7EDA2293A59CDF4B931679ADC54559ACC11F04ACC2AE855F1C88E3A0CB7842A97BEDAD1B43C008D0DD32F68C359AE7F890FBA2BA9D919C573AC673ACED9267E3C4B12CB5426E3FD4121DA0F8329E1051DD5BCDA14D34AB4DD1622A65B29AEB1EEC75E13FE72D6440F0E7F955AE2E753391B7F667CA332883DDF5559A82B791B8FE29B4C0D64824EDA0D;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h8BE702AB9BEA79946464943CDF5B8EC6D5C3B7CF15DA6B3406E386BBB338D82D094FC6936649812E720E1ABAE76D9F3076506B2903D08BAF47C8D892F1548D048265C414149C6B3EC3D718AF11B3AC675152E027757F3380845FFEA3E7477FAC4A563374EB01D67A6D0789F042E1EC395077DCB1DD3FC649E351199256853F6E48438C059FF2D528B442B394E8153F7D9E0EBA6E5C0EB55CB638A0162A36E0CEE7D4927B3C43ACD69EA7DF24A3166F16A23F9C645F9355C8F2BC4507A1780DCEE84E20EA1C218A9A141C20D85A93C0FC29903A8E5F7247A6D25BBA9C50056F6E0BBF81F5522C7A7D8F442CE5943241EB6DDEF8E35EB5EA56BA11094E23A693E9;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h0B5C3232FEBA539DD70303CF088A29888B1A537495479794D036E391CAE1FE7FEF694DDC3EEAF5F4AC9E5F7164C3E79285EC5CD6822C88CC4EACC2699C022D1E7386166F8E76E348B3DB3319329EF7BBB1C5CAFDDB6E720AB3A5FEC9F0691898A0A9F367676F57D3AF0AD9B218B80010332C88CC88E915E366390431526B01409010FF33F824CCEE36AD93F5E2FF13AA549C7C48C366002755CB3319DD2BAFB303753941C6205F380C0330964D98CB3355A2199864C796706303CA91A307C3E418986C3345313724D4BAC87B2025F6B2B81018D24CCCDBE6C49585DC241F34C851CE6F0FC18FE814193324E7D5F062933A6131D86470D311107E162467CCDBE7;
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~31_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ) # ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~31_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout 
// ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~31_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32 .lut_mask = 16'hDA8A;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y27_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFFFFFFFF1E00FFFFFFFFFFFFFCFFB62B7C80C0E000FFFFFF3C40FFFC00FFFFFFFFFF81082DE0E0C000FFFFE77800FFE000FFFFFFFFFFDFDEE3FCF800C3FFFF87F000FC0000FFFFFFFFFE86828AFFFFFFC7FFF807F01FE0000000FFFFFF3CC04DD2FFFFFE8E00F003E1FFC000000000FFFF3CF689233FFFF81800E003C3FF070FFF;
// synopsys translate_on

// Location: M9K_X40_Y19_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hC36C993D9C244C1B3E1FA53300FFF346FF03C01F0324986F2DAA5C33180F792F0FFDF747FF0101FCFFE49CC562D8DDA2B00FE35F3FF0E64FFE0F0F0BC01D07C085710054C00CE7703C0F0F9C1F00C7F0FFFDBDCEF4519410000E48CFF0FFFF37C0FE1F07F00E941B117186E01C3FF38FC3FF00E80FE0FF1FE170D63301FCC6EA1C1F0C3C03C07F1FF50AF8FC034BC3E6F8FEBA4AFF3C19F0FC1FF06300FF73C00FB04DCCD3861AA9FF03E30FF07F0FD800FFE707FE907E1C4EEC4A61F7FC3CF007E01F0740381C3FF0317FF07AF94393F713F1C33F007E637FD9F87FE1FF3183031E23EA803D1E3F7F03EEE4C9F083C1C71F220F800021B218E0BC3C001E0F4D;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h48F087C00EC3BBBFC3FDD1453303C3E001E0758769C13C0E18C17FFC04C3DDAC361E07C01F017286CE0E7C8CF07DB9CCCAF02DC505E01E07F03F8C3F0773F0FEC3732200951F2E1CFBC7FC0F003C00D253CC417F14B386206BF2A58F0F3DF0FF0F808D8A95D3071E18AE9FF06FBDD1BD613CC0FC0E0F49CE56D33F9D31CF9DFBFFFDB3C443F80F00C38CFB791831BFDB46F637FF007F93FA7FF01C3FCE00F390216313FB0CC6E7FF070014E17F00F0FC1C33D66050CF00F20CF6C1FF00000CD76001E3F3F0F87360351E00CC18CA01FFC03F6893C0071FCF00F0B946CB322010F1093D00F1BFDCA1801EFC3EF1EAFE19BC60FC20F3399D00F8703F8207E7E3E0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h984400D769CFBEDEE330C800771E7EC7E73EC3C019A4BE54DBB87E9EE331F3FF1037CFF8FDF0FC9D3883B2AC6638FF7F0EEFECC0278778307BC3F81F15C96B619838FFFE1C0BB7009BF565A60C3F03F0B96D40CE20FFB8C07CA54400F01E7F9A08F00FF01FF5CB3B8F0FF301F85BC3071FF81EE23007FC02581ABA76733FF4FF003C061F6033D9BAF31CF07DCDED96ED81FFB5F701EC0A7FCFD05057DEF0036DB4D5C9CA20D62B001F7576FC3DC6485A30E03FC2FC2A3735630723007F3BD7F800C8C520C71FF1DFA85272104576CE000F000BE0FCC57ACD3F7CC76553A584CB2B341E001F0000E1EE6E0A9940F00F53E0DB3917AA2B380FFFC0078307601D3A;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h878FBCEEB726FFECAEEAE0FFFE800F0F332ED278BC3C005803BBC0F0A4950FFF000F781CF3BB520370C000ED0CCE000FB9EB3FFF073FF0307604CA298F07F8F177793F9F9C14FF001FFFC0E034936AD63C1FFE3084C3FFFACCECF0003FF880E01330A82B83C0873878180000CE4F07FFFFF00F07AA274C9583C1E1FE83F10F3EE0C1FFFFFFE01F0FB6D0A72A7C3FF81FF80FFFFFEF51FC000000F03C552F5C55F0FC0F9EE778F886F92F00000000F0FCC0D8A324BFC0830098FF0006F6880000000F83C091272C53FF0FF10033F01F04CB300000FFFF03C09F5D57E800FC313FEF00FFE52703FFFFFFFF0F03CED0575B80FC3931D800E0F5583FFFFFFFFF0F03;
// synopsys translate_on

// Location: M9K_X40_Y31_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h0000001FF8CECD1407FFF8F000E00387FC071FFF0000000F7816131F01FF38E00000734EF807FFFF00000027AABDBA000FC7E01F0000730FF80FFFFF00000001F1DBF90003C7C77F0003701FE03FFFFFFFFF000029CE58F000070EFF000FF03F80FF000FFFFFFFF90A20ABF8001C0FFCF83FF87FC0FF0000FFFFFF78503494F8E09900FCFFFF984603FC0000FFFFFFEEECE4F07FF03700FFFFFE19C407F00000FFFFFFFDECAB9BFFF0C700FFFFFC19C40FE000000000FFCD117F97EFE118C7FFFFE01B21F83F000000FF035EE31F00C3E4001FE000C01F31F0FFC000FFFF72AA5E0000038CF01FF000000F73E0FFFC00FFFF8049F6FF00073EF83FFF0001CEFE;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h87FEFFF0FFFF755E6CFFFF8CFFF07FFE000FCCFC0F807FFFFFFFE221B8FFFF300FE0FFE0001FC9783C001FFFFF0F7E7F0E00FF6000C0F80FFFFFE373F8000FFF0007F7D6840078E083E007FFFFFFE333F00307FC00032A69980038E3C7FFFCF8FFB6E50F00FF0700E685FC5C04C06FFE3FFFE000FFF6E50F03FF01009937A74CFFF0C77F0FF00000FFE46D1C0FFF0000705EEC5F8FFB001F078FFFFFFFE179787FFF007FE19385E0FFF3003C007C0000006173E1FE3F03FFF5B7A5A0C1CFC07C0F0000FF004977C7F003FFF0E3959AA0009FF1FFF0F01FFF0019770FC001FF0062CBAF66E30CF8001FFFF8FF001B7F0F0000FF00676709E9EC8038002B8000FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h003F72F8001F007E1CA23F3EDFE0F8182017000AFF3F10F0000E005F7ACD80071FF0FF0703FF0000FF7C91E0000007F91B7E1F0607F0F0FFFFFCFF80FFE0818300003FC1D2163EC903F08F00003F7FC1FFC0EE0FFFC7FF5E7C0CFE900F00380100000F07FFC0DF3CFFFFF88EE6051CC30FFF0FFC80000F0300DCDDF8FFFEE085916D18FF0C8FFC00FEE01F0000DCDDF07FFCC00FDCB033DC183000C3FFF03C0000BCB3E01F832240FC8EC0F000071F0003F01F4900BCA7000F07C7A8F8188FFFFCFF3FC70707389620A44E0F001F372103E307E08E000FFF8FF8DF7571265C3F00FE35BA1FC6F000E1070FCF0F59C6BCFB42D83FFFE0E39FFF1FFC1F0FFF000C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'hFF52B4D5FFC2B0FFFF00D36A7F7FFF66FFFFFC38C01F1198FFD263F8F807D0A7383E7F310F7FF0F000724B2CDFDA4F80F0FF3ECB301038007807F3C3FFDF790C869ACF008FF1BB07AB8019007A04E0D809E5F331803ACE001FEEFE38B900E31E00FF80F42E44C4E3002918017FE366FA013FFFFCC03F1E790F9B4BBC316830FFC0F311E44677FE00323F30226CF0207CFFD7C7FF0006A0DF5A1800C7F0C053A31BDEDAFACFB51F00309298368003FF0F1F0403CA9EF545DB86B43800F808583CBDFF3FFF1FB43599E84EBEED80B47003F8475C00B7E0383FF3FCF86FFEFD7B741CD1E1E77A2F3FF891008D600C3E6338043536893E16872A679EFFDC8F2540C3;
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35 .lut_mask = 16'hAEA4;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y27_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h3CFAA6AED0A6727D3FAA3CAAEAC4FEF5382203BEF9C0B187AAF4A17320A5F0FFE3190F64F8BD48F6C2D3F866F38330CE60E7C02E8B2006C83396E361E904EEFF7AA652334F7807A6FFC314FB98D2711633F564ED8C7583E5DF55FFC31CFFA62734AA6310B529200CD36AE6E7D883C0670BC0A9501F99353BD39D132683EC7FFCA3DA5C8D501DD0875CCA18EA85EFBD356FC2288C3515C0BA3E049F746AF08BB06FC1B46503AB0EDAF0731A3BFCEA9B1D4EF64C9DB5E0F60395FC47DC9D8CB1FD7A763A40CBDD396F068FA2FFA5A60130FC7717C62A6EED777AB33C27C0F4BA05A53FAEB5890B4C8C7CB657074247A9EBF7182589BC28259AE440E46C53B3A2B4;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h479BA0D18F02C919530069657A773B68E767DD9EE5F77F7D927AC0BA6A250AAF258187B217B8B1C44400238A701F759161DF11E8B0C6A0FE4B1687FBBF945B271F42C9382F008F1D1771885F0349CC5AC72316A06492076C34F88BB1C1605D4BD5AD173AA1105CEE6626590E1C8696C47E2376A92C4A9DFBC0FE18814DA7A7FC6C5AAACD2873C44FDBF35B161DC06778E8B761379975430703EB5D6F4C7F3237F6798E155BBF70BB9E70396ED918B7A5C666F920076B581C2B807EC14FB1EC8A95D88B8AB2D68E30692CF2F8366C9ADE5F25C4F0B57FCE6BAA1E2D3515FDF1A0305270F399DC1AE7C885F47C9BA8C0899F872FE7F2B5066229FD33009EAA9B01;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hD236D01A56B18263DB3AC8FAC3A9EB76EE63E1FFC42DD20FAE51F5C0F2F8FE4DD014C437C3299BD9BC59B2091C696F425D94CE04CAE691560DE91CB9F3DD01C82EFC696E8A242F89CE7C4EA42EC33BA0B359F257A6E023878A20493733FD008F51A967A57F82305C814314845F33DC5F5ECC253F8EE0456208F67D730020A367080EC0CD2C3396E04FB792753522785ADE9CB7E915E05820CF46851F5F229CCF247D50F20038C9FB0BF0B379C31328DF81D338273D9CAC924C28371D4C43C28B9DB3A0CFDF7C06F93B36196FC02895DCAB21BFD8E577E47679093AF84A7312A44342644E3223ABA47507AA30432B4C78667BAB53BEFC76DC7421728CF1C6F5B0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h53431CEDF373ADB0A28B60CA99E03904D146F6DD125E634448141BBE7FC7A3358081FF00C93A96DDFCC5AA21D4F39FE87ED4FFB5920FF50B8C3B96DC869B9FDBF80C4EB7FCB7FFA00A1FC01FC441F130F834F562DAD7E182FC85049A887E00FF0614EA67FBC2793B7CD464B5F07E00088AF00FF00C06E39C6A845540B3D0547EE0F9FFEB8AC0FF0039E61A60F4AACE3AD3673190003EFFD71F0BC01FF38E37DF9DBE4C10F10FC0A0003EC0F780BF03FC06D2F8E37E395E72F03CC72003F8038700FF0FC00E2D36C1ECC8B6EB38F8E232BFE01F4D0FF0FC07F8AE5A80D4A5B2271FB1DF33FE023E781FC0F807F9735918941882BF3F8F7231E07F38B07F00E007;
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ) # ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout 
// ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36 .lut_mask = 16'hBC8C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[0][8]~1 (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[0][8]~1_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ) # 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[0][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[0][8]~1 .lut_mask = 16'hCCC8;
defparam \vga_pic|Mult2|mult_core|romout[0][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y32_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h000000000019600000000000000000000000000000000000002680000000000000000000000000000000000000D9000000000000000000000000000000000000006400000000000000000000000000000000000003D800000000000000000000000000000000000007E00000000000000000000000000000000000001FC00000000000000000000000000000000000003F00000000000000000000000000000000000000FC00000000000000000000000000000000000001F800000000000000000000000000000000000007F00000000000000000000000000000000000001FC00000000000000000000000000000000000003F000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000FC00000000000000000000000000000000000001FC00000000000000000000000000000000000003F00000000000000000000000000000000000000FE00000000000000000000000000000000000001F800000000000000000000000000000000000003F00000000000000000000000000000000000000FC00000000000000000000000000000000000003F000000000000000000000000000000000000007E00000000000000000000000000000000000000F800000000000000000000000000000000000003F000000000000000000000000000000000000007C00000000000000000000000000000000000000F800000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h000000000000000003E000000000000000000000000000000000000007C00000000000000000000000000000000000001F000000000000000000000000000000000000003C00000000000000000000000000000000000000F800000000000000000000000000000000000001F000000000000000000000000000000000000003C00000000000000000000000000000000000000F800000000000000000000000000000000000001E000000000000000000000000000000000000007C00000000000000000000000000000000000000F000000000000000000000000000000000000003E000000000000000000000000000000000000007800000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h000000000000000000000E000000000000000000000000000000000000003C000000000000000000000080000000000000007800000000000000000000000000000000000000E000000000000000000001000000000000000003C000000000000000000010000000000000000007000000000000000000010000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000001FFC00000000000000000000000000000000000FFF00000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y32_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF0000000000000000000000000000099000000000000000000000000000000000000006400000000000000000000000000000000000001980000000000000000000000000000000000000640000000000000000000000000000000000000364000000000000000000000000000000000000059000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y5_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFC00FFF03FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF0BFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF0FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFC007FFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFF87FFFFFFFFFFFFFF7FFFFFFFFFFFC005FFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC001DFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFFFFFFFFFFFF7FFFC00000000000FFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF7FFF000000000000FFFFFFFFFFFFFFFFFFFFFFFF7FFE000000000000FFFFFFFFFFFFFFFFFFFFFFF07FFC000000000000FFFFFFFFFFFFFFFFFFFEC0607FF8000000000000FFFFFFFFFFFFFFFFFFFC00003FF0000000000000FFFFFFFFFFFF7FFFFFE000003F800000000000007FFFFFFFFFFE1FFFFF0000001F800000000000007FFFFFFFFFC007FFFF0000001080000000000000FFFFFFFFFF00007FF80000000000000000000000FFFFFFFF400000FFE00000000000000000000000FFF8FFFC000000FFC00000000000000000000000FFE0FFFC000000C0000000000000000000000000FFE0FFF0000000C0000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y26_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h0000000003FFC00000000000000000000000000000000000FFF800000000000000000000000000000000003FFE00000000000000000000000000000000001FFF80000000000000000000000000010000000FFFC00000000000000006000000000010000003FFF000000000000000000C0000000000000000FFF808000000000000000018000000000000003FFE00000000000000000000600000000000000FFFFF0000000000000000000060000000000007FFFF8000000000000000000000000000078003FFFFC000000000000000000000000000000000FFFFC000000000000000000000000000000E3807FFE00000000000000000000000000C00201F03FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'hF0000000000000000000000000008403FFF9FFF80000000000003F00000000000000780FFFFFFE000000000018F10000000000000000403FFFFF00000000FF84000000000000000000007DFFFFE00000000000000000000000000000000038FFFC00000000000000000000000000000000000FFFE0000000000000000000000000000000000001FF80000000000000000000000000000000000003FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h000000000000000001F007000000000000000000000000000000000001F0CF00800007F000000000000000008100000001FFCF08800007FF0000020000000000FF00000003FFCF08808007FF0000020001E00080FF00000003FFCF88C1C00FFF0000060001F07F80FF0000081FFFCF88C1C00FFF00000E000FFFFF80FF010C0C1FFFCF88C1C00FFF00000E001FFFFFC0FF01FF7C1FFFFF8FC1C00FFF00000E001FFFFFC0FF01FFFC1FFFFF9FC1C00FFF00000F001FFFFFF8FF01FFFC1FFFFFDFE1C00FFF00000F041FFFFFF8FF01FFFC1FFFFFFFFFC00FFF00000F041FFFFFFCFF01FFFC1FFFFFFFFFC00FFF00031F041FFFFFFCFF03FFFC1FFFFFFFFFC00FFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00073F041FFFFFFEFF9FFFFC7FFFFFFFFFC00FFF000FFF041FFFFFFFFFDFFFFCFFFFFFFFFFC00FFF000FFF041FFFFFFFFFFFFFFEFFFFFFFFFFC00FFF000FFF041FFFFFFFFFFFFFFFFFFFFFFFFFC00FFF000FFF041FFFFFFFFFFFFFFFFFFFFFFFFFC00FFF000FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF003FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF003FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF007FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF007FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF03FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF03FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF03FFFF07FFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ) 
// # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45 .lut_mask = 16'hF0CA;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46 .lut_mask = 16'hF388;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y33_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF0000000000000000000000000000166800000000000000000000000000000000000079B0000000000000000000000000000000000000E6400000000000000000000000000000000000019B800000000000000000000000000000000000049A0000000000000000000000000000000000000A6C00000000000000000000000000;
// synopsys translate_on

// Location: M9K_X24_Y29_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h003CD00045FFFFFFFFFFFFFFFFFFFFE7FFFC0000003CD00075FFFFFFFFFFFFFFFFFFFFE7FFFE0000003CD00077FFFFFFFFFFFFFFFFFFFFE7FFF00000003CD0004FFFFFBFFFFFFFFFFFFFFFE3E0000000003CD0004FFFFFFFFFFFFFFFFFFFFFC000000000003CD0005FFFFFFFFFFFFFFFFFFFFF0000000000003CD0005FFFFF7FFFFFFFFFFFFF800000000000003CD000DFFFFF7FFFFFFFFFFFE0000000000000003CD0001FFFFF7FFFFFFFFFFF80000000000000003CD000FFFFFF7FFFFFFFFFF800000000000000003CD000FFFFFF7FFFFFFFFCC000000000000000003CD000FFFFFF7FFFFFFFC00000000006000000003CD000FFFFFF5FFFFFFFC000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hF4000000003C5800FFFFFF7FFFFFFC00000000007C000000003C1800FFFFFF7BFFFFF8000000000030000000003C1800FFFFFF7FFFFFE000000000A700000000003C1A00FEFFFF7FFFF800000000003C00000000003C1E20FC0F7F33FFC00000000000FF0000000000301FF0F0023F4FFFC00000000003E80000000000701FFB00020FFFBC00000000001FC00000000000FC3FFF00000FFF8000000000003FC00000000000FC3FFF00000FFE8000000000007F000000000000FC3FFF00001FF8800000000000FC000000000000F43FFF00001FE0000000000003F0000000000001F43FFF00003FC0000000000007E0000000000003C43FFF0000FF0000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h001FE0000000000003C43FFF0000FF0000000000003FC0000000000003C43FFF0000FC000000000000FF0000000000000FC03FFF0000FC000000000000FE0000000000001FE03FFF0000F8000000000003F00000000000007FE03FFF0001F000000000000000000000000001FFF03FFF0003E0000000000000000000000000FFFFF07FFF000000000000000000000000000001FFFFF8FFFF000000000000000000000000000003FFFFF8FFFF000000000000000000000000000003FFFFFFFFFF00000000000000000000000000000FFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFF00000000000000000000000080003FFFFFFFFFFF00000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000008000FFFFFFFFFFFF0000000000000000000000008001FFFFFFFFFFFF00000000000000000000000F8003FFFFFFFFFFFF000000000000000000013F9F8007FFFFFFFFFFFF00000000000000000003FFFFC00FFFFFFFFFFFFF0000000000008000001FFFFFC07FFFFFFFFFFFFF800000000001E00000FFFFFFE07FFFFFFFFFFFFF80000000003FF80000FFFFFFEF7FFFFFFFFFFFFF0000000000FFFF8007FFFFFFFFFFFFFFFFFFFFFF00000000BFFFFF001FFFFFFFFFFFFFFFFFFFFFFF00070003FFFFFF003FFFFFFFFFFFFFFFFFFFFFFF001F0003FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF001F000FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X58_Y28_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000002690000000000000000000000000000000000000596000000000000000000000000000000000000126800000000000000000000000000000000000039A0000000000000000000000000000000000000C2400000000000000000000000000000000000018100000000000000000000000000000000000002020000000000000000000000000000000000000C0800000000000000000000000000000000000030300000000000000000000000000000000000006060000000000000000000000000000000000000808000000000000000000000000000000000000202000000000000000000000000000000000000040C00000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h000000000000010300000000000000000000000000000000000002020000000000000000000000000000000000000C0800000000000000000000000000000000000010100000000000000000000000000000000000002040000000000000000000000000000000000000C08000000000000000000000000000000000008102000000000000000000000000000000000000040C00000000000000000000000000000000000008100000000000000000000000000000000000001060000000000000000000000000000000000000408000000000000000000000000000000000000182000000000000000000000000000000000000030400000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000418000000000000000000000000000000000098082000000000000000000000000000000000000620C000000000000000000000000000000000006643090000000000000000000000000000000000B106000000000000000000000000000003000007660862E00000000000000000000000000700011F6C2433E00000000000000000000000000F80033F9041CFC00000000000000000000000001FE07FFF61037F00000000000000000000000000FFF0FFDA8207FF00000000C00000000000000001FFFFFFBF0CFFFC000001FFF00000000001000003FFFFFFDC13FFF800001FFFF0300000001F000007FFFFFFB869FFE00000FFFFFFF0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h000003F800000FFFFFFF71C6FF80001FFFFFFFC000007F0000001FFFFFFFC31BFFC180FFFFFFFF000087700000003FFFFFFF87FFFFEFC7FFFFFFFC00007F000000003FFFFFFF1FFFF77FFFFFFFFFFF07FEE0000000003FFFFFFC3FFF7EFFFFFFFFFFFFF8EC0000000010FFFFFFF8DFFFFFFFFFFFFFFFFF3EE10080000011FFFFFFFBFFFFFFFFFFFFFFFFFFFC000000000039FFFFFFFFFFFFFFFFFFFFFFFFE001FC000001307BFFFFFFFFFFFFFFFFFFFFFFFF007F610003FF797BFFFFFFFFFFFFFFFFFFFFFFF80FE7F001FFF87F7BFFFFFFFFFFFFFFFFFFFFFF03FFFC01FFE003FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF000FFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43 .lut_mask = 16'hFA44;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y30_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'hFFFFFF7FFC003F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC001FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFF8000FFFFFFFFFFFFFFFFFFFEFFFFFFF0003FFFC00000FFFFFFF9FFFFFFFFFFEFFFFFFC070FFFE0000000FFFFFFF3FFFFFFFFFFFFFFFF00C7F7F8000000007FFFFFE7FFFFFFFFFFFFFFC1E1FFF00000000000FFFFFF9FFFFFFFFFFFFFF0F000F80000000000003FFFFF9FFFFFFFFFFFF838007C000000000000001FFFFFFFFFFFF87FFC1E003C0000000000000000D7FFFFFFFFFFFFFF07C03C000000000000000005EFFFFFFFFFF1C7F9F81E0000000000000003D7FD3FFFF3FFDFE0FC18;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h0F000000000000CFFFFB00001FFF7BFC00060F870000000001FFC0E60000000007FF87F00003E1E3000007FFE70EE0000000000001FFBFC000FCF38000FF007BF800000000000000007F82000F9FE081F8E0E0000000000000000000E09FC700F3FE0000000000003FDC0000000000000703F007DF0000000001F0542000000000000100001FFE1E7C000000E0000000000000000000000000000C03F0000000000000000000000000000000000007FF00000000000000018000000000000000440007FE0000800000120001D002831FFD800F00444005FF0001C0000803C059FD8E831FF7C00FF9444005FF6451C1676F03C158DFFCFF5FF7C00FFB444005FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h2DC1C147FFC3C1D8FE0FF8DFF7C00FF9404007DF2FC1E1FFFFC3C058FE0F309F7FC0080F444007FF6FF9E5FF7EC3C0D8BE0030977FC00800444005FFEFFBFFFF0083C3D8FC1030B77F40080044400DDFFE1EFF7F7EC7E7F8FDFE32173E001000445009FFFECF83EF7FA7EBF7A1FFB4373E003000444037FDF1F07FFFFFF6F3F2E7FFB7773600700044403FFFEDFFFFBFFFF30AA3EFFFC7582000100044443FFFEDFFFFBFFFCFFFE6EFFFEF6FB600100044603EFFECFFFF87FFCFFFE3EFFFFF2C9E00100044723EFBEFFFFFF7FFC7FFE7EFFFFF9FC000110044773EFBEFFFFFFBFF87FFF6EFFFFFFFC02010004474EEFBEFFFFFFFFF8DFFF7FFFFFFFFC0201000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h447BDEFBEFFFFFFDFF63FFE7FFFFFFFFE00011006477BEFBEFFFFFFEFFAFFFE77FFFFFFFF0003100447FFEFBEFFFFFFFFFDFFFE57FFFFFFFF0003100447FFEFBEFFFFFFFFFFFFFE7FFFFFFFFF8201000407FFEFBEFFFFFFFFFFFFFE7FFFFFFFFF8201000047FFEFC1FFFFFFFFFFFFFE7FFFFFFFFF0301000047FFFFFFFFFFFFFFFFFFFEFFFFFFFFFC0301000447FFFFFFFFFFFFFFFFFFFEFFFFFFFE000301000463FFFFFFFFFFFFFFFFFFFEFFFFFFC00003C500005BFFFFFFFFFFFFFFFFFFFEFFFFFF000003CD000443FFFFFFFFFFFFFFFFFFFE7FFFF0000003CD0004DFFFFFFFFFFFFFFFFFFFFE7FFFF0000003CD00045FFFFFFFFFFFFFFFFFFFFE7FFFF0000;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44 .lut_mask = 16'hDAD0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y13_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFF8337C2BB198088C0007EC0000000180003FFFFFFC3378092518088E000FEC0000000180001FFFFFF833300B80000884000FC8000000018000FFFFFFF833000900000C80003F8000000000C1FFFFFFFFF032000900000880001F0000000002FFFFFFFFFFF032000A000008800000000000000EFFFFFFFFFFE032000A00000080000000000007FEFFFFFFFFFFC0320008000000800000000001FFFEFFFFFFFFFF0032000A078000800000000007FFFEFFFFFFFF800032000001000080000000007FFFFEFFFFFFFC00003200000000008000000033FFFFFEFFFFFFF8000022000000000080000003FFFFFFFEFF9FFFC0000022000000000280000003FFFFFFFEF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h0BFFF8000002A80000000088000003FFFFFFFF6783FFC0000002E8000000008C000007FFFFFFFF9D4FFF80000002E8000000008800001FFFFFFFFF587FFC00000000EA00010000C80007FFFFFFFFFFC3FFF000000000EE2003F080B4003FFFFFFFFFFF00EEE00000000CEFF00FFDC0B0003FFFFFFFFFFC17FFE00000004CEFFBFFFDF00043FFFFFFFFFFE03FFFC0000000C3FFFFFFFFF0007FFFFFFFFFFFC03FFF80000000C3FFFFFFFFF0017FFFFFFFFFFF80FFFF00000000C37FFFFFFFE0077FFFFFFFFFFF03FFFE00000000CB7FFFFFFFE01FFFFFFFFFFFFC0FFFFC00000001CA7FFFFFFFC03FFFFFFFFF0FF81FFFF000000003FA7FFFFFFF00FFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h07E01F3FF000000003FB7FFFFFFF00FFFFFFFFFF07C03C3FE000000003FA7FFFFFFF03FFFFFFFFE20700FC7F800000000FFE3FFFFFFF03FFFFFFFFE00F01FCFF000000001FDE7FFFFFFF07FFFFFFFC001C0FFFFF000000007FDE7FFFFFFE0FFFFFFFF0007FFFF7FC00000001FFEC7FFFE01C1FFFFFF80000FFFFC7F8000000FFFFEDBFFF801FFFFFFFE00000FFFF03F0000001FFFFF7FFFF001FFFFFFF000000FFFE03F0000003FFFFF7FFFF001FFFFFFF000001FFFC00C0000003FFFFF8FFFF001FFFFFF8000001FFE0000000000FFFFFFFFFFF001F87FFC0000003FFC0000000001FFFFFFFFFFF001F07FF80000003FF00000080003FFFFFFFFFFF001F07FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000003F80000008000FFFFFFFFFFFF00100FFF00000007F00000008001FFFFFFFFFFFF00000FFE000000000000000F8003FFFFFFFFFFFF00001FFE0000000000013F9F8007FFFFFFFFFFFF00001FF8000000000003FFFFC00FFFFFFFFFFFFF00001FF000008000001FFFFFC07FFFFFFFFFFFF880001FE00001E00000FFFFFFE07FFFFFFFFFFFF080000FC0003FF80000FFFFFFEF7FFFFFFFFFFFC00000038000FFFF8007FFFFFFFFFFFFFFFFFFFF0000000000BFFFFF001FFFFFFFFFFFFFFFFFFFFC0000070003FFFFFF003FFFFFFFFFFFFFFFFFFFFC00001F0003FFFFFF3FFFFFFFFFFFFFFFFFFFFFF000001F000FFFFFFF3FFFFFFFFFFFFFFFFFFFFFF000;
// synopsys translate_on

// Location: M9K_X24_Y15_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h000000801C0F3CC30000000000000000000000000000810307C707F0000000060000000300000000001001C179C3F8FF000000100000003FC000F000000061FC63FC7C0000000040000003FC0006E0000030FF3FFC3F00000000006900001FF8036CC0000C78CFFE1E00000000003F9270007FE00FE6C0031F37F707800300008001DBB1E003FF009C3007CE19FF8FC007ABA8000003FF13C09FF0F89F80F70C00C7001FFFD40000C007FF96007FFFFFF019C60063C0FFFFF0000000E007FFCC87FFF87F7C61C023FFFFFF0150E80800AA8FFE7DFFFFFFE3183C33FFFFFFE4FB7B5557BA71FFFF7FFFF1C7FA0719FFFF7FE7FF7FFFFC28A2F2FFF3FFDFE0FCE7;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h88FFFFF87FFFFF30A8ACD5ADECFF7BFC00063066FFFFFFFFFE1FC0D9EAEAD080FB7F87F0080C191CFFFFF817E40E5FEFAE0000007EFFBFC0711BCC7FFF00005BC5FF7600000000E70F9F8201F6581F7E071F1FDFFFFFFFFFFF0000001B63C71F6B01FF0070FFFFFFC023FFF000000FFF08FC701B98FCE3FFFFFE0FABDFFFC0009001FEFF00E00E2D43FFFFFF1FFF1FDFB7E00000000FFFFF0000F5DE0FC3C1000087FCEBB840000001FFFFFF00C049C0FF81C00000FE9FFE7806018EFFFFFFFF22C67841FD0D76C003EDFFFE2F8D64E0027DB0FFA2BE7A00FFFF3FFFF7FC3FA602717CE00835F0068ABE7A009BAF3E9890FC3EA7210307A00837F0058ABC7A00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'hD23E3EB8003C3E270201CE208837F7F7B4BC7820D03E5E00013C3FA707F1866800BFF0098ABC7A0090075A004E3C3F2743F0C67041BFF8008ABC798011240080877C3C271DEFC7D84177F9C0A0BC73A000E107C0813818071C01C57820BEE773A2AE73000328EC70805B14045E0063D8E0BFDFFFA3BE4102100F80403C0AF27D1800609FE8BF9FFFA3BF4500020000003C0EF5DC100008B7DEBFFFFFA3BB410412E03F087EB202591000108068FFFFFFBB9EC4CC13FF7F403E32C85C100000B340FFFFFFBB8DDC0010FF7F8C3E3AFE1A100000603BFFFEFFBB8BD40017FE7FF03C7AFBE9110000003FDFFFFFBB8B2E001BFF7FC23C70FF88230000003FDFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hBB89CF0C13FF7FEB1C4DFF1A820000001FFFFEFF9B8B5F0C13FF7FED00F45C9A000000000FFFDEFFBA87DF0C1BFF7FFE00230019000000000FFEDEFFB387FF0C17FF3FF80050001800000000079EFFFFB787FF0C37F80FF8004000180000000007DFFFFFFBF7FF0807F8CFC800010018000000000FCDFFFFDBCFFE0C1FFFEF8100040010000000003FCDFFFFBBDFFE0807F84F60000000100000001FFFEDFFFFB997FE0C0FF03FC000000010000003FFFF83BFFFF61FEC0C0FC03FC00000001000000FFFFFD33FFFB95FCC0CC7001FC0000000180000FFFFFFD337FFB23FCC08E0003FC0000000180000FFFFFF8337E7BEBDCC08C0003FC0000000180000FFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N10
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~41 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ) 
// # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~41 .lut_mask = 16'hCCE2;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y8_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'hFFFFFFE000068801000000000000000003FFFFFFFFFFFFF080D94000000000000000000007FFFFFFFFFFFFF812264000000000000000000007FFFFFFFFFFFFFF079B800000000000000000001FFFFFFFFFFFFFFF9422000000000000000000007FFFFFFFFFFFFFFE2818700000000000000000003FFFFFFFFFFFFFFFE01163000000000000006039FFFFFFFFFFFFFFF340DE0F80000000000001E03BFFFFFFFFFFFFFFE4027DFC00000000000003E03BFFFFFFFFFFFFFFFA049FF91000000000001FE0FFFFFFFFFFFFFFFFF805FFFF3C00000000FF3FE0FFFFFFFFFFFFFFFF403FFFFFFC00000000FFFFF0FFFFFFFFFFFFFFFFC0AFFFFFF800000000FFFFF1FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'hFFFFFFFFFFFFFA03DFFFFFF000000000FFFFF3FFFFFFFFFFFFFFFC017FFFFFC000000000FFFFF7FFFFFFFFFFFFFFF40FFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFE00FFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFE97FFFFFFF0000000000FFFFFFFFFFFFFFFFFFFF407FFFFFF00000000000FFFFFFFFFFFFFFFFFF7F03FFFFFFF88000000000FFFFFFFFFFFFFFFFFFF80BFFFFFFFFE000000000FFFFFFFFFFFFFFFFFFF05FFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFF85FFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFF8C5FFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFEA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD93FFFFFFFFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFD57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99CEF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4E25FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFF89AA79D1FFFFFFFFFFFFFFFFFFFFFFFFFF8FFFEE0977BCC1FFFFFFFFFFFFFFFFFFFFFFFFFF07FFCC0763E303FFFFFFFFFFFFFFFFFFFFFFFFFE01F8000ADFC80FFFFFFFFFFFFFFFFFFFFFFFFFF000F002533F800FFFFFFFF3FFFFFFFFFFFFFFFFE000000417B0003FFFFFE000FFFFFFFFFFEFFFFFC00000020CC0007FFFFE0000FCFFFFFFFEFFFFFF80000004156001FFFFF0000000F;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'hFFFFFCF7FFFFF00000009F39007FFFE00000003FFFFF9EEFFFFFE00000000EE4003E7F00000000FFFF796FFFFFFFC0000000B00000103800000003FFFFBCFFFFFFFFC0000001D00008800000000000F802DFFFFFFFFFC0000005800081000000000000076BFFFFFFFFEF0000000BA00000000000000000C69EFF7FFFFFEE0000000A000000000000000000FBFFFFFFFFFFC60000000000000000000000001FFE03FFFFFECF84000000000000000000000000FF809EFFFC038684000000000000000000000007F0180FFE01F880840000000000000000000000FC0003FE00E00300800000000000000000000000000038003000F0000000190000000000C00000;
// synopsys translate_on

// Location: M9K_X24_Y12_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF0000000000000000000000000000366C0000000000000000000003FF00000000006039A0000000000000000000001FFF000000000093E62000000000000000000003FFFF0000000000439B410000000000000000001FFFFFFF000000C0889B000000000000000000003FFFFFFFFF0000C01A6A04000000000000000000FFFFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N28
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout ))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42 .lut_mask = 16'hEC64;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y40_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h000000802C70B3CC0001FFFFF1FF000FFFFFFFC00700810D7836D8CC0003FFF9FFFEF0FCFFE3FF0F3C1006DE85BCC6F00003FFEFFFFFFFC03F7F0CFFF0FFA6035C7A7BFC0007FFBFFFFFFC03FFFA9FF807533FB07338FC1F002FFF9CFFFFE007FCAF3FE17498A8F91DF01FFF077FC07E8FFF801FF3D93EFC2F27F4C47CFCFFFF8D3E24661FFC00FF6BCFF85611FE4E3FF85457FD02FC00BC3F63CF076061330A0026FFE0002BFFED4FF80089FF9F0003EFEAD50F5B3F00000FFFFFFFEFF840B37878097C84A92793800040FEAF17F7FFAD70E18207E03F9C2B232B003F001B0484AAA9485401A4803FD1C478E4D5C710801800802AFC7544C103F393DFECFD67;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h6CE7FF8780017F364246F7128103783401F65355FFF880007EE7C089BD152F7DD89F85D097D5D49CFE0078EBFD62BE1051FFE000BE01BD41AE22EC677F67075026F389C7EAFFFF18FFAF820619761F7E271F1CA000FFFF8000FFFFCF1465C721BEC1E0C78F063FFBC423800FFFFFF03898FC906116E31C007FFE0F8BD6003FFF6FFE1EF8332032C13BFF3CFF1FF9E020481FFFFFFFF13FF9CFFF3EA3C83CBEFFFF78031FE7BFFFFFFE0FC7FF3F3FBA3EE17E3FFFFF016EDE3F79FE7111D807FF8D79E1B562F3492FFDED0FFE2C7558E8824240FF198183D0E403BFE9F7FE3FA6C2716E6888AA000635718BC09BA73E9890FCB6A720F34AA8888817B47113EFC0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hD33D2CB8013C3E2714F8C828088817FA4F1399A4D03F9E0098BE3FA71A48407241601B6631D3F9C694069A1632BE37275EF921EE004017E0B513FA4416C5C017DB7E342701EF56C661081E3F7B33D66183FF980C91BBD8071401FDEAE221688C9D41FEC19937941AFEDCFF2C42004B4F237050001C51D8C3106FE66C428B8B9739F0781049F8B0009C7CD2C4F3FF7FAE438EC4D633FF2031F7F867E09CF8D7F8CE1F40940133F99F37FF544049B867E006DD5A34C300008D41B337B737FFE6A35BB877F026CD42F8EF00007941BB01F837FFC665A5B876F9E6CBCBF829F9000242FB040F3EFFDE103B98F7FFE6CC11FC2480003943F10063CCFFCF06B7987FFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hA408B0B00C000015E31C00FAFDFFC6001FB87EFFC49C40B03CE00010FF0BA37A7FFE00000FBC5EFFE7D2A1D234000001FFFCFFFBFFF000000FBD5EFFE85001F008004007FF2FFFFC7FE0000007DD7FFF2D5001D3C807F007FFBFFFFFFF800000079C77F840B101D3E8073037FFFEFFFFFC0000000FAE77E066D2009BE000107EFFFBFFD6340000003F2E658023E20097F807B09FFFFFFF73A000001FFF1E600024A90193F00FC03FFFFFFF40000003FFFF7CA0006A241393F03FC03FFFFFFC4000000FFFFFAC200001A4339338FFE03FFFFFE0080000FFFFFF2C280073C0339F1FFFC03FFFFDC0080000FFFFFE7C28186142338F3FFFC03FFF80C0080000FFFF;
// synopsys translate_on

// Location: M9K_X24_Y37_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8663FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFF9FF9ABFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFF2C265EFFFFFFFCFFFFFFFFFFFC0000FFFFFFFFFF3F9B1EFFFFFFF8FFFFFFFFFFE0000000FFFFFF3F74987FFFFFFFF0FFFFFFFFFFC000000000FFFF3FFA68FAFFFFFFE0FFFFFFFFFF000000;
// synopsys translate_on

// Location: M9K_X40_Y30_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h0000001FFF6693FEFFFFFF00FFFFFFFFFC0000000000000F7F995FFFFFFFFF00FFFFFFFFF800000000000007EC26FFFFFFFFFF00FFFFFFFFF800000000000000FDBB5FFFFFFFF800FFFFFFFFE0000000000000006425FFFFFFFFF000FFFFFFFF8000000000000001F81F8FFFFFFFF000FFFFFFFFC000000000000000402E9CFFFFFEFF00FFFF9FC6000000000000000CC2E1F07FFFF8FF00FFFE1FC40000000000000019038203FFFFF8FF00FFFC1FC40000000000000003056006EFFFE7F800FFE01F0000000000000000122A0000C3FFFFE00000C01F00000000000000C08990000003FFFFE00000000F0000000000000000B6D0000007FFFFC00000000E00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h000100000000143BA000000FFFFF800100000C00007F8000000006FA8000003FFFFF001F0000080003FFE00000F087E40000007FFFFF07FF0000000007FFF000FFF83640190000FFFFFFFFFF000000000FFFF803FFFC54A0000000FFFFFFFFFF00000000FFFFF8FF997AFE4000000FFFFFFFFFFF00000000FFFFFEFF7F327C800000077FFFFFFFFF00000003FFFFFFFFFF61FB807000001FFFFFFFFF00000007FFFFFFFFFFAFA81F0000003FFFFC00000000001FFFFFFFFFFFF3C67F3E00007FFF0000000000003FFFFFFFFFFC73ED7FFF0001FFF0000000000000FFFFFFFFFFFA5F70FFFC00000000000000000000FFFFFFFFFFFF67FFFFF000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000DFFFFFFFFFFFAB7FFFFE00000000000000000000FFFFFFFFF67DA3FFFFFE00000000000000000030FFFFFFFFFF9DD8FFFFFF800000000000000001F1FFFFFFFFF99F3F6FFFEFC0000FFFFC08000003F1FFFFFFFFF4F5DFFFFFFF00007FFFFFFF000003F3FFCFFFFF8995F9D1FFFF000FFFFFFFFF000FF3F3FF8FFFEE09CBBCC1FFFF37FFFFFFFFFE000FF3F3FF07FFCC061FE303FFFE7FFFFFFFFFFC000FF7F7FE01F8000BBFC80FFFFFFFFFFFFFFFFE086FF7F7F000F002589F800FFFFFFFF3FFFFFFF0778FF7FFE000000408B0003FFFFFE000FFFFFFCE0E2FFFFFC000000611C0007FFFFE0000FCFFFE7FFE6FFFFF80000004F96001FFFFF0000000F;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'hFFFFCD60FFFFF000000095BD007FFFE00000003FFFFFADD0FFFFE000000050E5003E7F00000000FFFF7A481FFFFFC0000000440000103800000003FFFF9A87F3FFFFC0000033600008800000000000F8069BFFFEFFFFC000000120008100000000000007AEFFFFFCFFEF000000DCE10000000003000000CA56FF7F40FFEE00003F1B1900000001FFC00000F7FFFFFFFFFFC60000FF701F000007FFF800001FFE03FFFFFECF8400FFFFE1660000FFFFF00000FF909EFFFC04868407FFFF87700003FFFF000007F0180FFE02F880840FFFFF83E0000FFFFF0000FC0003FE0020FB00801FFFFC1FC0007FFFFE1F0000003803D01FEC00017F86F87F0003FF3EFFFC;
// synopsys translate_on

// Location: M9K_X58_Y25_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFC78283D28E67F0F3FFF813FFF0000080003FFFFFC38287F6EAE7F0F1FFF013FF00000080001FFFF00782CFF5BFFFE0FBFFF037FC0000008000FFFF400702FFF17FFFECBFFFC07FFC000001C1FFFF80000F03FFF77FFFE8BFFFE0FF00000003FFFFFE00000F03FFCC7FFFC8BFFFFFFF0000000FFFFFF000001FC3FFCD7FFFC0BFFFFFFC000007FFFFFF5000003FC3FF867FFFC0BFFFFFE00001FFFFFFF0080000FFC33F06F87FC0BFFFFFC00007FFFE7FF000007FFFC11E0B7EFBC8BFFFFC00007FFFFE0FFC0003FFFFC100027FFBC89FFFC00033FFFFF80FFE0007FFF811000FFFF1C8B7FC0003FFFFFF102790003FFFF8110007FFF1CA8FF00003FFFFFF0D2;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h0B0007FFFF0198003C020C0BFC0003FFFFFF8ADB83003FFFFF01D800F8000015F80007FFFFFE8CDA89007FFFFF01D800F0000018F8001FFFFFC00010B803FFFFFC03DA00E100008B0007FFFFFFC0004BEC0FFFFFE8035E2083F08084003FFFFFF0000300911FFFFFE00F5FF00FFDC0B2003FFFFFF0003C17001FFFFEC04F5FFBFFFDF00043FFFFFF00006430003FFFFC00C05FFFFFFFF0007FFFFFC00000CC20007FFFFC00C01FFFFFFFF0017FFFFF00000088C000FFFFFC00C0BFFFFFFFE0077FFFFC000003038001FFFFF000C8BFFFFFFFE01FFFFFE000000C4E0003FFDFE001C99FFFFFFFC03FFFFF0000F01918000FFF03C003F99FFFFF8F00FFFFF80000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hF82318C00FF0410003F89FFFF80100FFFFC00000F85833C31FC0810003F99FFFE00303FFFE00001DF900E3807FC000000FFDDBFFC00303FFFC00001FF301C300FFC000001FDD8BFF00030679F00003FFE40F8000FF0040007FFDABFF00060C61F0000FFF9FFE0803F0000001FFC7EDF81FE41801C007FFFF3FFC3807800000FFFFDEEDE07FEFF001001FFFFF7FF0FC0F000041FFFFF56D80FFEFE00000FFFFFFFFE1FC0F0029C3FFFFDEC900FFEF800400FFFFFEFFC3CF3E00F8C3FFFFD61800FFE6001F07FFFE3EF01F8FF803F80FFFFFFFF40003E0783E3FFFF89CE03E03F007F81FFFFFFFFF0001E0F87E7FFFF08C00FC00E087F03FFFFFFFF80000E0F8FC;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFF0401C07F8000083F0FFFFFFFFF00000EFF1F0FFC000380FC0000083E1FFFFFFF0800000FFF1F1FF00003FFF00000F8003FFFFF8C0000001FFE1C1F000003EF8013F9F8007FFFFE000000003FCE107C00000607803FFFFC00FFFFFC000000007FFE00F00008000001FFFFFC07EF8000000000787F8E01E0001E00000FFFFFFE07E00000000000F8FE0703C003FF80000FFFFFFEF7E00000000003F0FC03C7800FFFF8007FFFFFFFFF00000000000FF1F001FF0BFFFFF001FFFFFFFFF700000000003FF0E071FE3FFFFFF003FFFE0FFFC000000000003FF001F0FC3FFFFFF3FFFFF001FF800000000000FFF001F0F8FFFFFFF3FFFFF000FE000000000000FFF;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~39 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~39_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~39 .lut_mask = 16'hFA0C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~39_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~39_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~39_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~39_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40 .lut_mask = 16'hF588;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[1][4]~0 (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[1][4]~0_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ) # 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout )))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout )) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout )))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[1][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[1][4]~0 .lut_mask = 16'hBD9C;
defparam \vga_pic|Mult2|mult_core|romout[1][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[1][3] (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[1][3]~combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  $ (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  $ 
// (((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[1][3] .lut_mask = 16'h695A;
defparam \vga_pic|Mult2|mult_core|romout[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[0][7] (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[0][7]~combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout )))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout  & !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[0][7]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[0][7] .lut_mask = 16'hBA04;
defparam \vga_pic|Mult2|mult_core|romout[0][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[0][6] (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[0][6]~combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  & (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[0][6]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[0][6] .lut_mask = 16'h6524;
defparam \vga_pic|Mult2|mult_core|romout[0][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[1][2]~2 (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[1][2]~2_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  $ (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[1][2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[1][2]~2 .lut_mask = 16'h0FF0;
defparam \vga_pic|Mult2|mult_core|romout[1][2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[0][5] (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[0][5]~combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout  & ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ))))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  & (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[0][5]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[0][5] .lut_mask = 16'hC38E;
defparam \vga_pic|Mult2|mult_core|romout[0][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[0][4]~3 (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[0][4]~3_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  & ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ))))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ) # 
// ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[0][4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[0][4]~3 .lut_mask = 16'hDDB2;
defparam \vga_pic|Mult2|mult_core|romout[0][4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\vga_pic|Mult2|mult_core|romout[0][4]~3_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout  $ (VCC))) # 
// (!\vga_pic|Mult2|mult_core|romout[0][4]~3_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout  & VCC))
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\vga_pic|Mult2|mult_core|romout[0][4]~3_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ))

	.dataa(\vga_pic|Mult2|mult_core|romout[0][4]~3_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  & ((\vga_pic|Mult2|mult_core|romout[0][5]~combout  & 
// (\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # (!\vga_pic|Mult2|mult_core|romout[0][5]~combout  & (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  & ((\vga_pic|Mult2|mult_core|romout[0][5]~combout  & (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\vga_pic|Mult2|mult_core|romout[0][5]~combout  & ((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  & (!\vga_pic|Mult2|mult_core|romout[0][5]~combout  & 
// !\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  & ((!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # 
// (!\vga_pic|Mult2|mult_core|romout[0][5]~combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ),
	.datab(\vga_pic|Mult2|mult_core|romout[0][5]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\vga_pic|Mult2|mult_core|romout[0][6]~combout  $ (\vga_pic|Mult2|mult_core|romout[1][2]~2_combout  $ (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\vga_pic|Mult2|mult_core|romout[0][6]~combout  & ((\vga_pic|Mult2|mult_core|romout[1][2]~2_combout ) # (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\vga_pic|Mult2|mult_core|romout[0][6]~combout  & (\vga_pic|Mult2|mult_core|romout[1][2]~2_combout  & !\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_pic|Mult2|mult_core|romout[0][6]~combout ),
	.datab(\vga_pic|Mult2|mult_core|romout[1][2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\vga_pic|Mult2|mult_core|romout[1][3]~combout  & ((\vga_pic|Mult2|mult_core|romout[0][7]~combout  & (\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\vga_pic|Mult2|mult_core|romout[0][7]~combout  & (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\vga_pic|Mult2|mult_core|romout[1][3]~combout  & ((\vga_pic|Mult2|mult_core|romout[0][7]~combout  & 
// (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_pic|Mult2|mult_core|romout[0][7]~combout  & ((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\vga_pic|Mult2|mult_core|romout[1][3]~combout  & (!\vga_pic|Mult2|mult_core|romout[0][7]~combout  & !\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\vga_pic|Mult2|mult_core|romout[1][3]~combout  & ((!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\vga_pic|Mult2|mult_core|romout[0][7]~combout ))))

	.dataa(\vga_pic|Mult2|mult_core|romout[1][3]~combout ),
	.datab(\vga_pic|Mult2|mult_core|romout[0][7]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\vga_pic|Mult2|mult_core|romout[0][8]~1_combout  $ (\vga_pic|Mult2|mult_core|romout[1][4]~0_combout  $ (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # 
// (GND)
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\vga_pic|Mult2|mult_core|romout[0][8]~1_combout  & ((\vga_pic|Mult2|mult_core|romout[1][4]~0_combout ) # (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\vga_pic|Mult2|mult_core|romout[0][8]~1_combout  & (\vga_pic|Mult2|mult_core|romout[1][4]~0_combout  & !\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\vga_pic|Mult2|mult_core|romout[0][8]~1_combout ),
	.datab(\vga_pic|Mult2|mult_core|romout[1][4]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X40_Y18_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFFFFFFFF7FFFFF000000000000007EF099FFFFE000FFFFFFFFFFFF00000000000000DD2301FFFFC000FFFFFFFFFFF800000000000000BEE59EFFFF00C0FFFFFFFFFF800000000000000050A656FFFFFFC0FFFFFFFFFF0000000000000000C92FDEFFFFFE81FFFFFFFEF80000000000000000635AFCFFFFF807FFFFFFFCF0000FFF;
// synopsys translate_on

// Location: M9K_X58_Y19_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFF46D69FCBE6008BFFFFE68000000033FFC0001FFF4ED7FF8504010BFFFFFC8000000037FF0001FFF84FDFFF8CE50303FFFF388000001033FF0000FFF05EDFFFFBF800D3FFFFFC00001004FFF8000FFFE07E0FFFA3FC00E7FFFFF8000007FFE7F801FFFFE0FE0FFF07F80067FFFF800000FFFFE2F007FFFF806A2F036EF800EBFFFF00001FFFFFE20001FFFF00422800B3F000CBFFFF00007FFFFFE200003FE000E2200017F00049FFFF0000FFFFFFE200003E0007E2200035FF0048AFFC0003FFFFFF80000FF80007E2200025FF1EC80F38000FFFFFFF08001EE0000FFA200002FFFE360F000FFFFFFF6023C6F800010FBA08000001FCD51E001FFFFFD00079;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hC5E000000FBE08000001FFC03C005FFFFF00003D4B0000001F9EC8000001FF867800FFFF00000174B900008C3F1E480F0003FF580101FFE8000023C10FE000003E165A3F0003FF0203FFFF000000FF4611F00080F8027A3F0200FF847FFFFA000003FCA046F800C1F000FEFF7C00FF90FFFFFC00003FC1F15E380361F800FEFF0000C2C0FFFFE000FF7EDF3F3CC007C3E0B6AEFF078007C3FFF8E000FFFF9CE37F0007E7C0B63FFFFF400F0FFFF00004FFFF3B81E70F0FFF00C65FFFFFD00F3FFFE0001FFFF4F201EC163FFE00C6DFFFFC400C73F0C003FFFF8BCC83F804FFFC01C2FEFFFFF81FC7E0001FFFFE14908FF00EFFE003C8E7FFFFFF3F0FB8007FFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hF86F619EE21FFFE103D8EFFFFFFFFF1E1805FFFFF0ACE398C7BFFFC103D8EEFF80FD8C00001FFFE3F3F1046707FFFF000F384AC000FCBD00017FFFE00DE300FE0FFFFF000F058300000C798007FFFE0017C419183FFFFF001FD59100000C7B8C0FFFC0002E0C1338FFFFB8003F89980000286F3C3FF80000581E3273FFFFB80FFF79DE007C681F74FF0000000CFE33E7FFFF803FFF8810007FEFF3CFF90000101EF87987FFFFC17FFF2740037FEEC38FF10000393FF8FC84FFFFC3FFFEF0A007FFECC33FC10001ED1987F80C3F7F1FFFF000003FFFE4003F0000047E3987EE183FFE1FFFE000007FFE6038FC0000FF7AF01F07381FFC7F00000004FF8047F0F8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h047FFFF6E03E00F00FF8FF0000000FFF00CFF1F1FFFFFFCE07FC00000FF0FC0000005FFF00CFF103FFFFFF4DCFC0080F0183E0000000FFFF00FCF01FFFFE0743FF00FF9F0007C0000007FFFF80FCC03FC3F80196FD00FFFF80070000000FFFFFE3FFE1FF00000003BF07FFFFC0720000FFFFFFFEC7FFFFE000000000087FF0E3C07C000FFFFFFFFACFC3BFE000000A0000FC0001EF607FFFFFFFFFFC8F001FA000003FC007E00003FEE0FFFFFFFFFFF80C000000FFFFFFC01F000007F807FFFFFFFFFFE001F80000FFFFFFE038000007F0CFFFFFFFFFFF0003FC0001FFFFFFF8E0000307C7FFFFFFFFFFFF0003FF01FF0FFFFFFFC03F1F079FFFFFFFFFFFFF00;
// synopsys translate_on

// Location: M9K_X24_Y22_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00F89F3F1BCEE9D43FDCFF7EF0FE001838C1FEC0FF8078F5E62628AE3FD9FA9EF37C00E3F89ECF8FFC67826CBD1995CC7F9BE0D6D871CF3FF0D03701F3308AEAF58135F070830018F0E7F9EE87C5A01C799B406606D7FC0FE0860044C1FFCF78079F40E11A5B380526733CE0E004049EA7E3606035FF0C3E48F3DE35BD0708006919D97BCF42938F33CC8F0DEF1CD6DD2E41ACC9CA79A5DB00196F8EE8522690E02A20382B84FEEC2AF3DFB7005BF137D7E25DD67240F003B0F54F977436018006500584C9169ADB4F0F1E010AB5A2FDD604E265E62821A298EFBE7007E3E10120AC9242530D067E3F9795B92B01830747FF42F6C10CD9BFB27DD2618FF2C627;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h80C360B73DFC86033F347E55004A54CE02B634CC67F87F9FC7AC7991BBB9255F08A206278DD9FD5C7E00C5A0395036B058E01FDF527C3A9FE41BAC59385FC7FD886DA83815FF70070597839A1BCA106F6F4EC4AEE18F187FCB7FDFCFB42E449324C30F01518630C0875C59011F3F0F7D4EE6E1D85AB181FC871FEFB809DC40F8907D33044D7E840D438338FE03561FF4941FE400234DC3F4B6864F1D37C5C1010F78033C5E99FBC4115C18FB1EAF82A375FCC021DC9D6568CB6092314767FB1CF22595AA7CE458D3147F315AD6C6BB90DE3204C74FAA9BC87B08F0DE37C743DA2F680E38FC481990F4E2054B8B868A3E90C6A5B2CF9A64D87679CD9790201768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'hD3557BE985363B26D4A1E79E7638CA590BE299F2D2BE2CD7D5751826F4B773726C0CC39BF4663C6280D2A7DF6DFFC8269017DE33B46CF4F1A6FE73859C4B27ACF2DE2096AA70BD3FDDFED81B97DD10E86C3F9B6BC95718D68F825088078FA49F782F551B89112935582602F09C808EDE2E24581FFAB06DF8FF9F654FD8FDEE8486F0BB198D2043073AC8624522C67F89C8DC7D7A28FF0938102B07013AE79DBBDD016433A02402D449FF64AF9EA0E401E546ACA347031979770DF4A9509F92E24BA09C00155D2DA679C301B25FF5E1F25003C20FF6A29EF8F57AD164377E7DDA9D77BC072000CE00C4A21FFF056FB864AC8F1F208983A179DF007FF69902B2FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h19B4618444FED9B6E0910082D8000FFF8066FAFF7F6AD0ACC537E1B3C1B500043A8007FFE0C2FAFFED626167C9E06035801A0008B6C007FFF9429AFF6407A174D0F0D0000039008CBFE000FFFF4090BF3E0F83C5D80FB006006100093FF8007FFFE7100FFFAC8AC531005400000D003803FE0003FFC59007252DED925C07C403004C002143FF0001FF14920F15635E6D5C070D200021008459FFC001FF3D900FEB0A836FF00FFFC0000000125FFFC001FFE2109FE7E5836FF80FFFC0000000301FFFE003FFDBD61F1C368027FE1FFFE0000000323FFFC007FFD9DC070B5B80A7FF7FFFF000000010FFFC0007FF435C0FFB420007FFFFE7E000000013FFF00007;
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22 .lut_mask = 16'hBA98;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y10_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'hFFFF000000C22207FFFFF80FFFFFFFF8E0001FFFFFFF00000098691FFFFFF81FFFFF87F10007FFFFFFFFFFF014667200FFFFE0E0FFFF87E0000FFFFFFFFFFF2352B12000FFFFC080FFFC87E0003FFFFFFFFFFFE1959CC0001FFF0100FFF007C000FFFFFFFFFFFFFC29417000003F000307C007000FFFFFFFFFFFFF7DC691630000380003000006003FFFFFFFFFFFFFE226E706000070000000000000FFFCFFFFFFFFFFE2646B9C0007E0000000000000FFF8FFFFFFFFFFF0169F990F0781C00000000421FFC0000FFF00C37ABFFFE8000FFFC00000000031FF000007000059732FFFF8301FFFC0000000C073FF000000000006F047FFFFF0FFFF80000001C0FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'hF8000000000051B757FFFFE0FFFF0000000FE0FFF000000000001C795FFFFF83FFFE000F001FE1FFC000000000003E531FFFFF0707FE03FFFFFFE3FC0000C00000C0380C46C0FF000FFFFFFFFFFFE3FC0003E00000E078609CC0FC001FFFFFFFFFBFE6F000FF0000997A38C8C000E000FFFFFC00FFFFE6F003FF80077FB706000001E0003FFC0000FFFFFEE00FFFE0FFFF0643800003E3001FE00000FFFEFE807FFFFFFFFF23FC1B0007FF0000000000FFFEFC01FFFFFFFFF1E0A67B000FFC0080000FFFFFF6F807FFFFFFFFEC24DC76FC1FFC0007FFFFFFFFE6F80FFFFFFFFF4A2012FEF8FFFC00FFFFFFFFFFE4F00FFFFFFFF86ED3F9FBF1E1FE3FFFD005FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'hFFC0E0FFE03FF81906CBFFFF8F3FFF7C4000000000C0E0FF803FF05E45EFF1FF001FFFE000000000008061FF000D80007A8E800F001FFE0003000000000061FC0000007D4466001C003FE000FFF0FC0000000FF0000000B59C000038800007FFFFFFFF0000001EC00000076D3D0800FFE000FFFFFFFFFE00001C1E0000000742E1B383FFC01FFF03FFFFF800001C1E0000000F16FDCE07FC83FC00071F7FF000003C3C00000FFB22003F1FFFFF00001C003FFC8F003C3800001FD2641FFC3FFFFF00000003FF0F7C203C700F00FF0B5FFFF81FFFC03FF80007FC79F0713E603FFFFFCE1BFFF003030FFFFC78076483E4FB7EE03FFFFF163DFFC00080FFFFFFF0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00C3690BFFFEC0FFFFC01CBC1F00000FFFFFFFC00000D578FFEE83FFFF0004A71F80007C000FFF0000B0E13BFFE68FFFFF000F011EC083040000FE00C041C7FFFFE71FFFE0344B00671F78000007FF1FF32FFEFFFFC73FF8C014D9007CFFC000001FFF8EF078C77EFFC67F0000D9D003FFFF000F803FFC203A191F20CE86F0000016F907FEF0FFFFC17F7F850DF0607C0011E0003E270F1FC3C7FFFE01E06381FE00FC0C00318000FF8B663CC0FFFFF8000700470127FC0D0031007FFEF0D0183BFF0FC0001C3826E760041B003104FFFE9340001F001F0000FF00FCFE3FE00A1C720FFFFC8F8000F000FE3F03C101C00788ECC83E743F9EF03F000700C77FFC;
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneive_lcell_comb \vga_pic|color_data_out[11]~20 (
// Equation(s):
// \vga_pic|color_data_out[11]~20_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ) # 
// ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[11]~20 .lut_mask = 16'hBC8C;
defparam \vga_pic|color_data_out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y6_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hB78F4691E7FD09D8DB92311506E0E82B3C33D819307BDED8301007EFC8C37763978507BD1B180932F4285D8CF77A45A3E5AF06553C26121019CCACCC2441BEF80EABFF9A630FDAB3313084D39406ADB2CB13E272990F0FA36309E33ECE07FF07B1F7E4A787AA46FC7B3BF059DF0CF2CD30F01FF7CCD4F0E46A3A39FCC50A1EC49B0A8A341A388FDFCCC913302727D3FE3FB5BD5E7C407CF0652109EB1DD5B018142172405351A006C13F9D0CB370DF378F47011886948BD35132B0C0541374C30B1F9EAB3CEC30D961E1F633E7CF5FDCF1EFCE0C8DF81EC67C8557A7DAD0728BC900FA363E1A8FD68030C96CAF34ECFC4D4A1E3EF3C6C0A5357A18F9FE2E1E84;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h78174B3A23BF8F582FE005E940CCD09881CC8B04C7964B05B164E620111772FAABA8C8CCE3A798A3D9DAA4CE2400EBCFDFC48D817FE1EA168B386A8654159922296AC6FFDCB562F0F2E9AF86EBCCB8F0FC47468D815D0120A26C7A07630F65E7D383B9D2BC334AF1BAAA4EEC61DC8EBEEDF2C2247633492E02132360E29578B9FE2B3975252B9BFCC7AD7780C57A0B639E5D3CC1A68362A2879616C7139D3AE1AD8857B03A87BDFFE74741E92F09EB349C194308086B8CF2E9495E0001D3B9D38E13EBD71F2AD80BEA5628DD160BD100C042F9E4EF35DBEB67BBE2981727FC6AD9E4FEC02FB8657B5099DB2C753B3CB2ED4E52F8262B8E80F1ECC4354497EBE2;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h357FB986DA17648EE2DED3FF6335D3EC6535D07FFA5CD1AEB59E9EAAE9CBA0004847132CF118319D00DD05059518B1CB5AEFDC2C16F05CD8F143E35155FBA4308CE8422ECC4AB598CCC21586EE3131E327379DCCF73F02CF5574EE678DB55689EE3333EBAAEC18B650CD65E42E076188A0B91F68A9EF331EF790300EB3CF766B29F102676C23A988E8E5B3B82CF8C057E73F7A3796358F880AF643ED97D81B957D269D552426990FEC38AAF3EE4D273182FFCEEFFE9D2E120717AB3499CE91A781021B962698E17CD60D4B08ED6E1207CC04C72C24E3B9A3A854C44C344452FC4DB3C6E018E7D869257A2032E03CB37CED7AA1240B8BC9F0E7336493670CF2B8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hE068B3B5B1BFA23310CAC80F31738B2CC94E675CC3D90F9FD89141F1F060130F7333589C38A843F9D3F78F79E13048E9DAD350F018CCB7236F1B9698B45BF8923AA6CF8FD3CC2CF8E767CC2BAA81FFB4BC274EB9BE70015AEBC1D31ECC889867B738E17A033F7A865A041FDDE823780FFFF0C3694B7C6ED878A24239375C0F9D58D73C0FFFE097D5B1AE4990FFF30A3CE2CB1E5A2A647C3F000FC3DB8246CB568FE30D8E538B0760FD80073FFFF03C66D84860FE44488C527B308760CE301F00000FB018EB6022DABCC3CA6D0C0FA0FDE31CC100FFF0CFC3AD902B9383841C33993D03CE5F02B3FFFF07163C4A6FE764FC3FD5673A3F01363A2B90FF000F3CFC;
// synopsys translate_on

// Location: M9K_X58_Y22_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h0000001FD67F4BF607E0D4DB00E8FE59246BE1FF0000000F702B263AC1F03754F83315B56918000F00000057172E73F78CD554643C6790E4DB33FF07000000DCB3F5460FE3D4A58707CCC33D24CCFFF0FFFFFFDA1E242EF11F05CDF0F833A0FC9367000F00000031518F2428FF32CB1307CC6F6F36E6FFF0FFFFFFB2EE881B181F0503CBF8338E26DB33000F00000017902B0F83C84CF0E80FE6099524CCFFE00000FFFCE0169C0F66778CCE87CC48A56918FFF0FFFFFF7C0BAC4110355A25C7FFE64D982BC3FF8CFF01BB608FFFB2D8781FA82700CCEAC7D40F3FC7000F8BEF4AC0C7C9B9F0AFF0FF113D8C2BF0C3F0FF00498E3A3FFFE2D6C94FF0FFE6F3C4;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'hA91E180F00FC0BBFCFC000403CD6BE99FF115F8F9587660FFFE39BE916C07F7AF029EC96FFE689FFD4F0DBF0FFCC938A463F9874E7C9056C001864742B0F29C700377A7BAAC054516A1C0AE7FF3365B7D43C958C00DBDD586EC0335DB70015F8FFD37825E730E71F5D422220DB42DB19341824000012765BCC7171F8B97C4776C615776C2BD407FFFF2DE02433C31F0FD0EE5D278B44DC94D6A50E00FFD2FAAC983F00878795F3A4F9E780AB009500FFFF2D25CAE63FFCE1AB6CD354C1C4336BBD1F3700FFD295DB33C307F0A96A1CA812D2E9E7538F2D00002E9B25CC71181FD3D6976491F332006CFF38FFFFAD875B183031F83D83E4F9C92055C72B9DA555;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'hFFCBE32BE720181E4557DA9ADF23C7B84D71B55A00D790768EB0334F38E591064B95FE6BF3FF0078FFAC6C2BF8CD9894DABFA0381894D6FF3CECE06CFF442A95003FCC8FB9A641F47436A5FFF8CC7329FF1383D43FC719D88D07F91E7AF03331F8FFCCD6FFBD4E54E03A88A2AFE41765CB6729F3873FC99300C9222B677A98A9A4445E01ACA403F38EE794C7FFCA4B567304B384402432D25947F05518552BFF8A1C91E61894035CEF49F32CFFE7185D8C1B1871AD5E93678F6B720627966BFCCB0CC3C62B97D9AF55A39333F8242B62CB8197E04DC3D69EA5BD564FAADD86CCE06624571B410B033507D3B594099F985540FACC00E7F5CBE3B40494CC079F00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h0056177CAA3A7533E0C3068795A41F713F78032038E0D5F2B5CFB51918F8FB035F56A6B9708E2CA800300C0B51C7B5987300EE3881634CA429181542331D97F936A0FF0FB79CA717F267ABAB8515778CF301A008891A02F8E85A513A3B7FDB19FA9FB7A0B0D281D036A6871EAF1D07786537E3F3711DE1F8FC9FFB877E2A871F5F9642C5DC4F0107355E6F963F0CBCBF4B00771FC9A0C4777EF238D1556F328264D2BBF8C99DB71FCC57FC315F331F35F3834D37ADD94D5E3650B4870509829A6FF8CB331C554818AC282A47C9934B3C654535002D194D3EDC2C56EB46C501DB7EB656518011FCCA5D27261216E0DF57B7A7103B15BC562E5029FFD16B7ADB87;
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16 .lut_mask = 16'hFA44;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y17_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h19F2CF77D50E3FE3BD37281D6F54C282DDE8C0D2D3DF5E34239818E54CCD2A11C17FC0550E99FC302F53C5A2E640829B2E9F271F702EB72B81C33881157932245AD1AAB9DB7CE5CFD7F93F64C787F6F2686212C1430B8B3127FB1B0B77FBF54D8161F6581DDDE2803ED5C3EE38DD3B1D994A488ED5F7DE7583E6FB288908065F6623BD148F5DCBC43FC043B3E85A07C2765D66A6CFB684357A8E8925398959D650D6AF0C13474CDCF43FB6569C44D7A20079B36F51138C231035B826B490A3485218D39BDEBA39DF14BF2F93296FAD021CE5C33258E1378028BD3714A91F0C5DC9F594AB8D5E6525269966084F0C9A041D9B9879B319BBC18907F147A3BCE4D8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'hC1E85E241A2FA351975A253F4B1F764674E8F883B9783D7CFFE9A331E789DA8830D1BAABFD13481358E6A0C993D2448C138CB3BD2FA4B43BA6C6095C7425F8340EC98B94E41754050FF0698AC69559D51BAAFFE5180655F2DC41782980FBC4DBEF1D84633BE62EFCD689A92D0773DEA0F0C9A52C1474F7EC22176F0CCDFB39316765A3ABAA650032E115CC2AEBAA0E378E3473B7D1016841252E4853F68DF22CAF68C359D9BE750F05D57C8C183B4CADE13AB15C5E813E1CF1B40BC71F420121DA3E1DD6DD04022B5DD818D2CBB8228BDA3858F1A2B3C0FFAE1309AC11C187A4D499219ACA89B1F98126529B349942E7466E4DD4EA3B68D6A6960C977DCEEB0D;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h8ADA1DDB85EB8897E5535328F011DE042A23C8CFE62064F484EAB93FF5035A4D21C6296B9919614C9DE1F548173611302A8865B9D5E57867782898CF387F7DDB2D630BB72D32DC1A8BC26C932E43EC1BB5D2801EB318C37F3ED8391F256F06A44997740AF14E29348F1B8F3D07D0130A896FE0BDDEE0ED21DAA1196635EEDE84A04D7F18F68A6927BB221ABA8815B8AB51FDD5D2858E9C135FE054D825A9641ECB8FACD257B01D5A496DD79076AE8B105F5D9CF968148665FFB87B4C749F4BB6B11E14EDE4F9FA30647CC8940A5EFEDF2DFB87978E637344425EAD3440B92A9BA0F4301E2A6BCC65E6A5581268352FE7F7B96735423F0D7196F237D22A4B9A7A;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hE57E465F0A1A6DA675CB9DBC2D4A2F3D337200E9E8EB48308AB6D8B905615CBD1F69E222D652A66955E44040BE03E3FB3AE8541E7DECDF37C6149309F719D2C690A61691706E00204BDBCCE70A26E1A7400C662560CE1736F221FB610F931967589151CB12A51B065C1A01E996A40C7C132D7732CCD1A4C37D5FB099357F793F705700BF0224CD118A9796CB1440A70773AFF3B7C3582F9B7FDF3367CD1194CA78BA886E6008B8E70FC2B096CD9934C938D839983526AA58E3BC712FBD0FC3E419E79233544F171830B8AC97C9EA4A9B43901D323326A406C4E8A1A04F93B827308DD30C7F9AEE0CE6B3DB67D18D40EF1E5B1D491BC32B17707C13C39FCC25E7;
// synopsys translate_on

// Location: M9K_X24_Y14_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFFFF7FD59BFC001FFFFFFFFFC3FFA4A2BE7C3C1803FF3FB5243F073C00FFFFFFE0CFA2987A1F1F3CE60000686900F8E0FFFF0000F8C715264EC307FF2B00079A96FF8C1FFF00FF000F2601F5B33CF000A5FF387269E766E0FFFF00FFC1F2DA7458C33E014D0077869618D31FFFFFFFFFF810FC2B4A3C07374C006C3E243729F000;
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout  & 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17 .lut_mask = 16'hEA4A;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y21_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h0000FFFFE8313512FFFF070FFF1FFCF8E01FE0000000FFFFF8F5F31FFFFFC71FFFFF86F107F8000000000008A0493A00FFFE1FE0FFFF87E007F00000000000DCB96E0900FFFF3880FFFC87E01FC000000000001E5611D8C01FFEF100FFF007C07F00FFF0FFFF0003F420ABF00038F00307C00710F01FFFFFFFFF00B2AC3084FF0037FF0300006639C0FFFFFFFFFFFF7050FB79FF006FFF000001E07B03FCFFFFFFFFFFDBC0C263FF879FFF000003E07B07F8FFFFFFFFFF0DE00066F0C77E3800001FF4DE07C0000FFF00C31EE20017FFCC003FC0FF3FF0CE0F0000070000A1A2260007CE1C003F00FFFF308C1F00000000008549CF00000CF8F07F0FFFFE3101;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h7801E000000044101D3F0018FFE0FF7FFFF01303F07FF80000FC72E1C6FF8063FFC1FFF0FFE01687C3FFFC0FFFFF8C4F1BFFE0C70701FC0300009C8C07FF3E3FFF3FB7DEB9C0E0800F00011F00009CCC0FFC1E7FFF1F776D94C0E3801C000FFF00499AF0FF00FFFFE6857C54C080DCE0F807FC0000099AF0FC007FF89937A34C38E19FF03C3C0000001B82E3F0001F0020BECC5FFCFB1CF81FE3F0FF001E868780000000E6928DE4FEF600F0000FFFFFFF9ECC1E01C0001FD49BD684FF8F03F083FFF000FFB6C8380FFC00FFEBDE6389031F03F8380003FFFFE6C8F03FFE07FF46E23D4106FF03FF03FFFFFFFFE4D0F0FFFF0FF8E77FF9E209E101C0FFD005FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'hFFC08D07E03FF84F2DF53FE76F3E008C400F000000C0EF0F803FF0D5BA26F1FFE01E01E00FFFFF8000836E1F000D806E1B66800CE01F3EFFFCFFFFF0001F7E7C0000031BD21F001BF83FE3FF000F03F0003F11F0C000FF5E4D0800277C001800000000E0003F20C3FFC7F88EE56BF8801C1F07FFF80001E0FF232207F887F82DC96073003FE3FF03FFF807F8FF23220FFCFFF00FE4B1E4FB7C1C00871F780FFFFF434C1FFFF02048FFC09FC00000071C00300370FF4358FFFFE0D7AEE0033F033FFFFF01C30FF3BBDF5BB1F0FF0323A804E61FFFC7C007FFC7FA66E68ED9A3C0001FAF3AFF8C0303F0000387075D83B904BD27C000FFE98BFF38008303F8000C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00DA5CA9003D4F001FC0F3521EFB0013FFFFFC380000E4AE002D9C07FF00D013187FC18C000FF0F0FFFE555A2025B07FFF007F0D193F7C040200E1FF3F9D3BE1796567FFE0D01C0F59E09800FAF6C0E70111FEFC7FC5CFF8C7178F3C9B00C7FFFF1F0089A649C661FFD69F001FA121FB000FFFF07E231C768065DFD8CE973000FFCAA1F6C2330000397F7023910E5F830028E0FFC154109F42C807E1E1E05BA319E03EF5304A8FFF007E183CC000FFC70004FFDCF2D681FB794B1F80015F9818BDFF0F3F039BC99A17A3FAA87F4B3B0001557800270018FFF00380FAFEC3813CE32EF0E2C2B763FC3318DDC0E3DE8DA2C8CA2692C1E9C18DECDC00381FA464E3;
// synopsys translate_on

// Location: M9K_X58_Y6_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hE0C5F69FCCA61F860000657BF8000073F03FE01FE0CD37FF1CC71E0C0000FA4168000077E0FFC1FD07CE2FF02C651C8400003741C0001073E0FF40F00F5F4900D17803368003E340C01004E207000FE81C7DD000DB3CE3CA800707C00007FFB80701FFF81894D0006E1803CA00037CF000FFFF1D0F07FF007029F0FC9338015400FFF0C01FFF7015FF01FE00F053E7FF6C7000E400FFE0007FFE0015FA00381FE0A0EFFF48F0004600F8E000FC000005F00031FFE7A36DFF8AFF00C750238003F4000066C00FC7FE87A309C862301E41F0C6000FF00000EA00191FF80FBB0900FD00FEFDF0FF0FFF000093894907FF818E19BC000FFEFC3CE1FF1FFE002FF1B3;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h381FFC808C4C3C001FFEFFC3C3F25FE000FFFC1606FFFC001C2DF8003EFEFF778400FF00FFF8CD198EFDF88D38A5B00FF83C7388F901F017FFE0A05F391EE00131A92A3FE07C01D103FFC0FFF000FC6E108C8080E7BC0A3F021F00827FFF85F8A003FCA969E680CDCF379EFF7C030027FFFD03F8803FC21E1626C36D87369EFE00073DC8FEC01F00FF7FECA0CC3006C21C8BB6FF0780F8C3FC071F00FFFABADC9FE006E63C89A7FFFF40F30CF00FFC04FFF3FE66248F0FFCFCF941FFFFD03730E01FC01FF0C929066F163FF1F8F181FF3C40344D8F3F03FC8051BB85F604F3E3F1C5A0001FF8EFB91FFE1FF001C44893C80EE19FF3CEB9000F1FCFF047E07F00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h07B651AE121FC31E831A9000800B0C21E705FF000F2A13B837B9C136031A91007F247E7FFC1FC01C2DE9C4A6C7FF03FC8FEE133FFF054B3EF97F001FF690C1FD0FFF00F00F0BC8FFFFF5BCB807FE01FF03239A163FC000F01EA53BF803C7A3AC0FC03FFC75CB9524FF0246003859BDF0002399313E07FCE0E419B66BC000440FF0FAFB807C6A5148F0FFC0037DF1359700C07C3FE0EC7D007F87CCB7C6FF001392F76A6403F8317C004389037F85BC5E0EF8003A3CE4C56700F833F801BFB807FE833CC93E6001EF166689E3C0789D800FE0003FC00AC3C0FFA0047C366616D7C3F918001F00007E01A039030000FF4BCF9CF83763F370FFFFC004FC7F87F304;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h047FFFDA1839C7C873E4E0FFFE800FF0FF493609FFFE004127C380F0708CC3FFFCC05FE0074836F3EF0000D3CC3E080F7E7B1FFFE000FFC007F373DF4001F8E270FCFF993FE73F000007FFC087E3C33B3C07FE1932C8FEF19706FC00000FFF80ECC0E1E0FFFF87FC40070000C7508000FFFFFC81C9803F1FFFFF81DFF77A0F1CC04A000FFFFFE805533C5F1F00000A0FF803FFFEEF5E7FFFFFFFFC03B0FFE05F00003FCF861FF89CF910FFFFFFFFC0073303BF00FFFFF0CF98FFF899F777FFFFFFF0401F7DF81C00033CE0E237F0401BCCCFFEFF000000FF730C10010000C0F8DE00031BA7FC4000000000FF230711FAF000008FB03F1F0B5FC00000000000FF;
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20 .lut_mask = 16'hB9A8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y14_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF0000088000FF0000FF000000007FEC2300001FFF00000803C0FF03FFFF00000000EB930600003FFF00001C07FFF81FFFFFFFFF00000A53E40000FF3C00007C0FFF80FFFFFFFFFFF0008638C1C00000380007FC1FFF01FFFFFFFFFFFE00C1BE52FCC00171FF0FFC7EF80FFFFFFFFFFFFFE067BD69FFF807E7FF1FFCFCF01FF000;
// synopsys translate_on

// Location: M9K_X24_Y18_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'hC30457C05D16637DC0551F4FE1F93C69C7DD3EBE0F7EB7FD6A8BA374DF5AFA6A0D73FF2C0742487F3AD886D48C7C4D2B9F18E0E8A84E33DCCC69200DEAB7EEEF78B63DCCB08700FE96980AE9672D711A4A111CA5338402F020AAFFE9C907D777CB55631232296FFC936ACCE3277CFBE7D623AC5BC266CAC4ABA16B21FF08F7F8066A5C67AF58AF735CCA70EE6A2E4D353628289D078AC046848A4889957D8BB02363A6C82BA18A5324D56A3203EAF1B381F43E2087E7F61B95E53823473A41FBEA7E16457423FE0E70D0DD005A59FFCF038801542A2ACD76D8B8CB73381BC1B21B91849776F4ABF85F4DA8F8BDBB443FC700A5F1BC28259A1BBF8B828FAFA0B4;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h39A45F2F72FDE1A541104C65858881E0E330DD9E65E67E69D9873F456E240A8FCA2E43B081B8B1C465005838505931F760DF1B426FBD78C1438487FA4BBACB33F00749A83F0070E2E5EE99A013C9CE53FF0832875B50276C177FAE36BE2DDCF515B26886DEEFD0C1622F26F11FBF3781419C3641AF696204B82F18814DA37F066C1E5572FDE906EF26831E06E22F635FE8001AFC37DF410C197A6D8599E26A3276798E15D1C024BBC6C99B0526D685DAFA047FDA5C935E57C2D769B1AC7DCC8B63C729F5B35041DEF132D689B4BF62408B3F7FC4B2FC11FD041130B9A561657FBBD9022971456926CF1D675A9D8B82A6D1801A972456D2E0B176A44FB352658D;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'hD3165345B188206B22A9973EDF37B1B6C61CE393D7467AD1D8E5DBCA9DE9D2F2CF5CC72443785FE7F19528A6F786134A12E03B47C182E16DC5E393966B38C23513BCEBBAD5E0FFF52B9551C9285DEADF6E8EFC6383EFC2FA380CE23EC265119353A8C779521ED939D81788A4257F14B6C89C25188E2D9D7B8EEA7F4A58CBEDFE2E0F33EFE6FB23C71EC898C52968FA586AEBFE0590F0E9921B705FF13EC37B99AD61AF0CC7B8140AE5FEEA35F59B7FF9E05543B8102C62B92855C912FC9FBDCE5483F2F82E0F2239427C7A9AD7A9CA1372038D5103A986A708AD83F7C399FD6E1D2D1B918F001933BCE9C1F8F3928FF751779E05291FB92368FC79FFC544B6F0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h7FC0A786A20E59BFE054009AF1FC0FE07C85FAF0B895025B2D3741A6C13A008B7F7E07F81F5FFAF0D3F0909C21E0C03080910013433F07F806CD9AFE4577A54ECE70510800EF00F28A1F00FE008794BFCC0703F6988C249E00870066FA07E07FA060140F0E80CB9B2DE09A9BE87DF3FA02C1F803F07290079396FF8B92182BDCEFC2FF2B42C0FE01F091920F1D154C70EB78625FFFC6FFF3F1E03F81F0E4900FCA3593740FF0003FFFFDEF5A5FE03F01E039509F2FD3936E07F0033FFFF8FC781F801F03E046261F8A7298A601E0071FFFEFE27A3FC03F07E045EC0747FE9CAA00823F0FFE600150FF03FC07E0DA6C0FFFC01F8A0000241FFF80005BF80FF807;
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout  & 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout 
// ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21 .lut_mask = 16'hE6A2;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y10_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h0000FFE01746BC26F800E7EC00E7FB38E3E7E0000000FFF08783BDD0FE002498000FA11F18F8FFF0FFFF002FC7B47F00F03998E3C01FA40E38F0FFF8FFFF00DD07550CF0FC383680F83CB4EEE3C3FFFFFFFF001EF9301D3E1FF9E900FFF077DF8F1F000F0000FFFA41FF44CF00240CE307C3F72FF1E100000000FFCA524514E0E0AE00F3000F9656C70FFFF0FFFF009FA38589FCF0580FF0F01E10341C3CFFFFFFFF00266ADF6BFF7758F0F0F83C113418F8FFFFFFFF00F2E3628FF0266636F8FFE1E45218C0000FFF0042D6D300173CABE0303800C3E14A3300C00700001327F83F07CDD2FF30FF000F238DE70FFC0000FF074E39FF000BE70E70F0001E2E02;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h98FE1FF0FFFF311171C0FF94C018C187FFF08DC4738087FFFF0390FA7E3F7F53FF310371FFE1DA4BCC0FE3F000F0F24495FF1FA707F1FC1C000751C418FF31C0FF384587BDC098608CE006E0000F518433FC1983FF1C5DBB0CC0DB63DBFFF307005650131F0FF8FF63743C26C461B31EC7F81C00FF9758373C0F7EF8A64FEC5BC719588F33CC0000FF8546ECF03F1F005EE0982873321CE7186C0F00FFA8429B87FF007F4F09E764010D00CC0073FFFF007A94261E3F03E021AD3CA43E68C38C8CFFF0FF0057BAC8F003FF0F8EDAB6E90381F207C8F01C00FF87BE13C381F8FFCAC08DA7E5FFFBFF1C000700FF85A63707C0F0F86AE20B4AE56939C0FED205AA;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'hFFC7E218E03FF8318FF7C0D94F39F89442B2EAA000CF8111813FF08A0DFB71F89019FEE7F000007F009C12E7070D87976C189F0A1F18CE00FCF0FF8F00206F8CFFC03CDAD4093ED207386CFF070F83CEFF4C30333FFF0703C194FEB77300E80FFF00F018FF5E82CC0038781CDB6EE44313E0180F07FFF11C0062DD188779F8F8228D6BFF336CFF03F007E7070063FD318303F0298411D727642C00661F66CC00719A14E1E0738A281FDE5F30001FF89CF02CE3C6739AE91FF0E71D5FE07BB0FCC703FCFE337034D2DBC616F0FF1C48563B15181FDBC0E77F3670466C8E64EDC300E1657D046AF30313FFE386E7FBBAFA249969C3FF1FD0E8FC27F88C3C07E00B;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h006117837159930FE0C0D9C719C4E024C080033407000AC97B692CF807071F4994613E94000FCFCF0063E189DF61D3870FFF7011D5BF6004FDE0D9813CAD291286B2A8FF6F21AF33FBE0ABFF05ED28EB060A7232B01355F8D8F971C3A680C807011FC08C67227C797948AF0160424F3683F01FF069BCE4CB72A79EDECEBE50FF3F39B82DA6D400F8A1616F2242095EBA30622F00C152B05899D9F819992070D225815BFE4F0190FF30EC81A4C00FFF260F7680B67EC5669F86BF6F80F957C419FBFF0C3CFC72D2235005E66DB0FFDB03F912263F4B079601EFC560F4BE40FA6823C53105B8985C3314E7A94F1B62703DBB05DA1B4938CEA78B42FFCB24165BDA;
// synopsys translate_on

// Location: M9K_X24_Y16_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'hA4F08B78725E3B8A5E4BE7E50B3DC3A3C6CF422D376D8C75BFE0202DE0721A95EE6AFFE7F456FF56D04BBFED4C27523EBFBDE0C6236E35422A662413C0335DEF0F38EE2A94251F58695B1E2D57F5FBD137DD88D7C08FE33F4FD6042AD5F87B6631AA3DFC741C35F00348C42C482BFB809DE3B275DC29AC40773AD0FF631336A6A5B06E000FC52A74074F17FBF083746DA61502B3329FA3037BEFC6A9BB0D54CD6C4DE952E7A486A9D4A673E6FC9A1D7930AD72BD37681987AEB12210DAB6FFF19FD880E1C8E7389EA727909AF2BC7128385D1692674068010DA0F7FC581617484759C5985932E73A39E4E5C8C1B46DD4B0E724F8FDB63930B10692BB395C7D2F;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h9DF13F51CA06F8BCF290B7C02548476EC4682B67C29541966AF5690F6C072D1F99743AF66B2F283DCEF80E4F84667462C132755030DEA26E8092141E000A18F7E3BB65DAACE073C9BD69EBE8389BBCF7383EA4273DFC0F53DE782587E8B26BC0F26B804A0E3173D2E51AE0093B39D89AC340B8F12C3D5F1978F90863F22B27054F4DFF357A7512C707BAC53A57C7A5A7CF527BCAAB5784A5E04084A217BD74CEF1DBDE5467BFD40A5D6D59946A317DF7D4FDC856C46FB9A3683BE487E2A1887EB954EC421EB9414B15DC02665CB7BA757DCB9552567BAE50083CC10C84903B4954E3A8661624535B46E0939002520E298C73E4FF925BE6194FECB14D2CEFE170;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'hF518519A9D470DC2B86B52C6E91B4ED1F86DAD956C7454D9CAC96677193AD7D2E9470A09E46B46CFF3DE9C521E31128F674504B8422F368EC8616FC25AFDAC35957013FF07646F5CAEA2FCD91720562875D38A8A1A4A6057F3B5A27AD56BE43929728411602E4E73F2853688956FB527E961C61651ED7BE4E5040FB45A73F01DF08F99207D797E34A5D4948FBD586755CD98846F8C0F669AD29403ED991B620CDA86541D9A0C11B9F0FB590B38E35AE53E84424F45560FF38245B4BEDA9E94668D6B8DF649EC600D5EDC1AC08044E9ECCD034D61C0541C56FC3E3D488EA541A53515B02860FC8F5C5DF6F4E4DF94F07C315F1ABF89D3D25FB003F00EF259A28C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h4A758E68C8362C61286902B1CFF308DA7B6E6A0E9001A4BF7B3745F959DDA3D76E71078719496A8E3EBEB7B7BBEFDC2B8C45ABE75330A7C706928EF110C5A12AB991BE37BC59FF3FF91CF0F9F1E290B8B3AFDD834F6B3B04FDB5FF734DE61E785FD0700CE5B3BAB1271CA18517FA0CBC883187C30F70F5049D3167C1D42B48A5909C00C13738F1E1ED19F70CE25C1C430B9850D800A000801B183C79E8CEF50C3981AE4F8FF707A3F00210125A1E38F1DC6BE89E770AAFF587F38CB3E20703301E781CC39883561F7F95A4B181E7B91FB8101D323C3838E71845DD0713FAA3B5C0810C0F819FFED8F8C3E38718C77D0ED7BA2019E00F4618007FEF13E70FC607;
// synopsys translate_on

// Location: M9K_X40_Y9_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hD857269E697E270DA40FA06407FF073BCF3C1C1FD8CF45A072052EC2B73FF13E97FA002E1CE031C2E744580F58C7AC62FA57AC223FF9102B1EF0B00FC811A6FFCC98FD2570FC93BC3E1004A5E7F94A171386D9FF8ADC1D8070F8E43DF007FFDAC6F9FB0717A9D903DAE8EDF8E0FC630FC0FFE0A50AE70FFB7F6AE0FCE0D9E247E000ED3F1F808FA9F0F1E9C0C80C37FF9E93431583B89FFF7A01FE8DE5AA271FD80319BFC930411A02061FF0C3FF20990FB829E017689228E20D411953DA7B038BE061733F88A72176FFE63792CF1E5EF2D5F10F0E00E0A983D19807ED18E6F085017E9C30E00F283FC0BD4BDCC7F04D694263C0F7FE7C6768809F01012FEE21;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hAB18F3444B1733A0E01E7B1FFA0D5F1F00F042E9EBE8F3E3DA7215C0C10E015396FEF0F0FF07B0DE7EA247AFB4FADC0F24DD8C74FD010F17F01F22184A191E73018CA33C188CFE85FBFE30F80FF0C276D56B78B3D635123CC2E305217FF075075C037C397ED570D32C9EA4F07C3C71AE8302E3C7783CF68ECB35337064ABA4C10118251619341CFFFF5D5A7054ACF5D91B8D42FEC78FD9587BE718F8FF75E59CBED0E565338EA800F840340ACFCEC3C46361575A666F48FAF2F61E00FED053ACD1DC3C180F2CDBC2AA9630A9E4C85E00CC40DC6E4F38E3F378EC6C8EEDC4CC932D3062FFE77833629FE11C0FE1A8DFA5A68E9E5F0B0BDBFFF0E3D0F3471870FD;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hC6A979F6CA98BCD27BD5A4007C143379A6C5E0800C898AE82EA622EAF2D49D00775AD29EFA1F3EFC438CA4E427E0CCF36CFE4530EB03557D057CF89F875A0279EF00BFCFE8F5EBE003F385F1F7C1C1FCF9B65E1D383F3C0C99695887FC3590DD083C3C03592253F0E0FD5FF837AED50F073F8E243107C31FF21574433FFF438FCEC702787C15926DCFFA3CC4280DB34CFF3F7038185088F0756EAD122620E0D74E0C5272FCC72D73F0B777C370E27CE4CE07B0BEA312FF73FFE723C7E185FBC7016624463E9F01A88E5572CBD3745A780F1AF8303F29245C435B040426159B3F00E597001FF82071C18C3A39FFC0FF84385ECB20A5EA6EFFF83C84E378D71577;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h047F00A21605392DB51790F0C17C0FCF003EDAADFF21FF17D7227FE8B36A23F0833C5F1FF8C71AEA10F800B14BBD88FFB6629F001FF0F83C18EBBD30ABA1F8D08CC2F096411630FFF887F03C99D2CCE43C07BE294AB6812EA9F5E3E0F00FE07865A7219CFCC079FC64E7E0E3DB837FF0FFFF03711243DF1C00007E27F4650F1CC7E7C00FFFFF17E5C43C601CFFFFCA1204F3E086ECF97FC0FFF003E31F83245800003050651C0765F5D8F8C000003F8772845FF0BBBFCF0054C0076AEC8FE000000FBF1FB19BE3E0FCC31525A70FBFE8AA480100FFFFF0FC8AF4ECE10FFB2308B1C0C3293703BCFFFFF8E8C3D09BE985F3C0EB736D3F1E19F1846000FFF0C003;
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N4
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ) 
// # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & 
// !\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18 .lut_mask = 16'hF0AC;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y12_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF00803687FFFFFFFF00FFFFFC0077951E80C01FFC00C0761C3FFFFC0000FFFFFF309CFAAAE0E03FF8FFFFE31800F8E000000000FF38A1CB97FCF8FF33FFFF837100830000FF00000FF9B9BF993FFF0036FFF80BE71F1E1FFFFFFF0001FD6CA430033F016900F07B8EF830FFFFFFFF00001F5D39FAC007C79700E3FB1CF0E7F000;
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N6
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout  & 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19 .lut_mask = 16'hE2CC;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[0][8]~1 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[0][8]~1_combout  = (\vga_pic|color_data_out[11]~20_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout  $ 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ))))) # (!\vga_pic|color_data_out[11]~20_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout  & ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ))))

	.dataa(\vga_pic|color_data_out[11]~20_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[0][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[0][8]~1 .lut_mask = 16'h17A8;
defparam \vga_pic|Mult1|mult_core|romout[0][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y28_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h0000000000994E06FFFFFFF0FFFFFFF8E00000000000000000E6C91FFFFFFFE0FFFF87F1000000000000000007997200FFFFFF1FFFFF87E000000000000000001064A000FFFFFF7FFFFC87E000000000000000000FCAC0001FFFFEFFFFF007C0000000000000000026A10000003FFFFC07C00700000000000000000039400000003FFFFC0000060000000000000000013FE10000007FFFFF000000000003000000000004FC02000007FFFFFF00000000000700000000000CFC00000007FFFFFF00000400003FFFF000FF3C976A0000000FFFFFFF0000000000FFFFF8FFFFE605400000001FFFFFFF0000000000FFFFFFFFFFF8B960000000FFFFFFFF00000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h07FFFFFFFFFFBA7508000000FFFFFFFF000000000FFFFFFFFFFFE5FC20000003FFFFFFFF000000003FFFFFFFFFFFC658E000000707FFFFFF00000003FFFFFFFFFFFFF1B3993F00000FFFFFFF00000003FFFFFFFFFFFFD63F633F00001FFFFFFF0000010FFFFFFFFFFFFF397F3FFF0000FFFFFC000000010FFFFFFFFFFF7A857FFFFE00003FFC00000000011FFFFFFFFFFF3847FFFFFC00001FE000000001017FFFFFFFFFFF73ABFFFFF8000000000000000103FFFFFFFFFFF1E4BFFFFFF0000080000000000907FFFFFFFFFFEFE256FFFFE0000000000000001907FFFFFFFFFF4F809FFFFF00000000000000001B0FFFFFFFFFF86E4BF9FBFE1E0000002FFA00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h003F1FFFE03FF8190297FFFFF0C00003BFFFFFFFFF3F1FFF803FF046202FF1FFFFE0001FFFFFFFFFFF7F9FFF000D800058FE800FFFE001FFFFFFFFFFFFFF9FFC000000194866001FFFC01FFFFFFFFFFFFFFFFFF0000000052F00003FFFFFFFFFFFFFFFFFFFFFFEC00000000B9D0800FFFFFFFFFFFFFFFFFFFFFFFE0000000009A58003FFFFFFFF03FFFFFFFFFFFFFE0000000088E40007FFFFFC00071F7FFFFFFFFFFC000000046E00001FFFFF00001C003FFFFFFFFFF8000000081000003FFFFF00000003FFFFFFFFFFF0000000B42A00001FFFC000000007FF7FFDFFFFE000000050F80000030300000000077C83F9FFFFE0000000A4400000008000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00C37B94FFFFC000003F76D6E00000000000000000009647FFEF800000FFAB19E0000003FFF00000003556FBFFE7800000FFF4FEE00000FBFFFF00000064FFFFFFE700001FF8D0FF800007FFFFF800000A6FFEFFFFC700073FEB06FF00003FFFFFE00070A178C77FFFC600FFFFFACFFC0000FFFFFFC0031599011FFFCE860FFFFFFA1FF8010FFFFFFE80808D01007FFF00001FFFFFF8FFE03C3FFFFFFE1F83800000FFFC00007FFFFFF1FFC33FFFFFFFFFF800380007FC040000FFFFFF8F5FE7C7FF0FFFFFE007C107E002F80000FFFFFFEF7FFFFF001FFFFF00FF00FE00A0F30001FFFFFF7FFFFFF000FFFFFC3FFE0000581FEC0003FFE6FFFFFFFF00077FFF;
// synopsys translate_on

// Location: M9K_X24_Y28_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h0047C69FDAE60070000018000000003BFFFFFFE0004FC7FF890400F0000000000000003FFFFFFE00004FCFFFB4E500F80000C0000000103BFFFFFF00005FCFFF0BF800A800000000001004FFFFFFF000007FCFFF7BFC00B8000000000007FFFFFFFE000000FFCFFFCFF800380000000000FFFFFFFFF80000006BEFFFAFF80038000000001FFFFFFFFFFE00000043EFFFDFF00038000000007FFFFFFFFFFFC00000E3EFFF1FF000B800000000FFFFFFFFFFFFC00007E3EFFF7FFF00B800000003FFFFFFFFFFF0000007E3EFFFFFFF1EB80000000FFFFFFFF7FFE000000FFBEFFFFFFFFECC00000FFFFFFFFFD63F0000010FFBE7FFFFFFFC8D00001FFFFFFFFFD6;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFE0000000FFFE7FFFFFFFF3800005FFFFFFFFF5BCC0000001FFF27FFFFFFFF3E0000FFFFFFFFFECA3000008C3FFF27F0FFFFFF380101FFFFFFFFDC51B00000003FFF25C0FFFFFFB003FFFFFFFFFF0025EE000080FFFF25C0FDFFFFFC7FFFFFFFFFFC03BF800000C1FFFFA10083FFFFB0FFFFFFFFFFC03FE821C00361FFFFA100FFFFFFC0FFFFFFFF00803FC0030007C3FF7FA100F87FFFC3FFFFFFFF00007F00000007E7FF7FA00000BFFF0FFFFFFFFB0000FC00180F0FFFFF3FC000002FFF3FFFFFFFE00003FC0010163FFFFF3F400003BFFC7FFFFFFC000007F0800004FFFFFE3F61000007FFFFFFFFE000000CE080000EFFFFFC3760000000FFFFFFFF8000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h001F8181021FFFFFFC2760000000FFFFFFFA0000006F038707BFFFFFFC2760000003FFFFFFE0000000FE041807FFFFFFF00380000003FEFFFE80000003FC00000FFFFFFFF02240000003FE7FF80000000FF818E03FFFFFFFE00210000003FC73F00000001FF010C0FFFFFFFFC03850000027F0C3C00000003FE03183FFFFFFF0006112007C67E08300000000F3003007FFFFFFC0000A90007FE0000000000010E1007807FFFFFE80002300037FE0000000000038C000FC07FFFFFC0000A9A007FFE00000000001ECE007F80FFF7FE0000000003FFFE000000000047DC007FE1FFFFFE0000000007FFFE038000000FF79001FFF3FFFFF8000000004FFFFC7F000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h047FFFF1003FFFFFFFFF000000000FFFFFCFF001FFFFFFC007FFFFFFFFFF000000005FFFFFCFF003FFFFFFC1CFFFF7F0FFFC00000000FFFFFFFFF01FFFFFFFC3FFFF0060FFF800000007FFFF7FFFC03FFFFFFF9FFFFF00007FF80000000FFFFF1FFFE1FFFFFFFFFFFFF800003F8C0000FFFFFFFF3FFFFFFFFFFFFFFFFF8000003F80000FFFFFFFFF3FFFFFFFFFFFF5FFFF00000010807FFFFFFFFFFF7FFFFFFFFFFFC03FF80000000000FFFFFFFFFFFFFFFFFFFF0000003FE00000000007FFFFFFFFFFFFFE07FFFF0000001FC000000000CFFFFFFFFFFFFFFC03FFFE000000070000030007FFFFFFFFFFFFFFFC00FE0000000000003F1F001FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23 .lut_mask = 16'hFA0C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y39_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'hFFFFE000373EB2CC0023FF7FFFFFFFF800C1FEFFFFFF000F1E34D8C80027FA98FF7FFFE0001ECFFFFF807EDC89A4E6F00067E0C6F87FFF0000C0C701FCCFA6135C7A39FF0F7F0018F0FFF8100700C01F87483FB8FB18FFFF1F7E000FC1FFC080004580FFF6C790F9C47CFCE01FFC001F87E31F800C400FFD27D43CC63E0000001FF802EA0F417C009430FF5BFBFF671D21AA04DB37F85A00000770701F9F159AE0B32007D450FEFF9EF000C0003B0ECFE7EAC50F5B800FFC40F57FB76631FECC01DFF306C4AB26B380FFE0000A15F7FF8503FC081E37E1C1B3CF2B8FFFFC010000A88168DC03FC01FFF1867ECDD5FFF8380000F02AFC75448503D79F8FECFD67;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h2AFF7FC700037F364256F312FB36523401C6535567FF80003F63F988BD152F5DFD9E05D01E0CD49C7FFF3CCBE432BE3051FFE0203E033D404AB9EC67F8E7C0ADCE0C89C7EAFF7000EDAF838602BC1F7F0F17F80FFB00FF80207FFFFF5525C7B09A03F0FFDF800F3B437F80011F3F00FEA8FD90314CC100037FFF0F8BD6008000007CF007332072CC3B83FFFE0379002823E000002343C004CFFE2EB6D80380000087FCE01866000000BC1800FE3F8A3CE3038000239E9121F40901CEEE67F80010A1EBB4E10EE6126A01F001FB0BA475BDB97B38E4D4EDF71BFAB09E480280012C61EC5DBF0B76F9CEEC75756470C3416F03C349EEF5F27DBF3BE5CC8EEC7557;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h2DE052067BC3C7D9E35EF7BB3F7BE7DCB0ECFFCB2DC1E12EBA41E7D9E0B8639F6F4FE866CE6C7A5B6A29603F5EC3E7D9E2062E0E366FD301CAEC763FE6C1C05D3503C749F2608D025FBFFFE584CE77561741071A3683E709F2000083C60EAF6062BE5A25FAD802B42784EB0BE40032C1AF67BFE0E3AE55C5086F82AE27486704F9003A0F9063FCF823CB5CFCDF3F80C8374D7B2FFF0010A63A630FFE23C048BC1FFE9BE67FA414A2BE0000F03EE3EFFEF96451A098FF7F96FF85F5AFAF60605279E38FFF196DF1A09C3F7FF9DF05E1F2AFFC309010E38EFF194BD1E017FF7DC89D85BC03FFFF30F0C4E30FFF194BB0E015FF1F248981A16ADFFF80000943A2FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h59D2A0C404FE59B5E0E200805DFFF0000067EAFFD95581FC053741B0C1490005FFFFF8000043EAFFD86861F401E040318018000077FFF80000438AFF5DCFA1F4D0F0500000A900833FFFFF00004380BFD2C78376380FB006002100003FFFFF800043000FBF848A76D1001000000C003003FFFFFC0063800770F5EC74000000000040002943FFFFFE0003820F3D854D9A080000000000008C59FFFFFE0013800F48CA8398000000000000001A5FFFFFFE0063C09F43A3839800000000000000381FFFFFFC0043C61F107280D0000000000000003A3FFFFFF80041CC07615A80D00000000000000018FFFFFFF800434C0F83420070000018000000001BFFFFFFF8;
// synopsys translate_on

// Location: M9K_X40_Y36_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFFFFFFFFFFFFFF000000000000007FF907FFFFFFFFFFFFFFFFFFFF000000000000009F0557FFFFFFFFFFFFFFFFFFF8000000000000006DD83FFFFFFFFFFFFFFFFFFF80000000000000009040B6FFFFFFFFFFFFFFFFFF00000000000000004241DEFFFFFFFEFFFFFFFEF80000000000000000648DF9FFFFFFF8FFFFFFFCF0000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23_combout  & 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24 .lut_mask = 16'hE4AA;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y18_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF000000000000000000000000000010080000000000000000000000000000000000004110000000000000000000000000000000000000C040000000000000000000000000000000000002008000000000000000000000000000000000000402000000000000000000000000000000000000100C00000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y22_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h003CF0006519FFFFFFFFFFFFFFFFFFC400000000003CF00074FBFFFFFFFFFFFFFFFFFFC000000000003CF000731AFFFFFFFFFFFFFFFFEFC400000000003CF0004407FFFFFFFFFFFFFFEFFB0000000000003CF0004403FFFFFFFFFFFFFFF8000000000000003CF0005007FF7FFFFFFFFFFF00000000000000003CD0005007FF7FFFFFFFFFE000000000000000003CD000C00FFF7FFFFFFFFF8000000000000000003CD000000FFF7FFFFFFFFF0000000000000000003CD0008000FF7FFFFFFFFC0000000000000000003CD0000000E17FFFFFFFF00000000000000000003CD0000000017BFFFFF0000000000000000000003CD0000000037AFFFFE00000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000003CD0000000007FFFFFA0000000000030000000003CD00000000079FFFF00000000000000000000003CD0000000007FFEFE0000000000A600000000003CD00000000077FC0000000000001800000000003CD00000000033800000000000004000000000003C50000000004F000000000000000000000000003C50000000003F000000000000000000000000003C60000000003C000000000000000000000000003C6000000000F0000000000000000000000000003C0000000000C0000000000000000000000000003C000000000380000000000000000000000000003C200000000000000000000003000000000000003C20000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h0000000000000000003C200000000000000000000010000000000000003C200000000000000000000000000000000000003C000000000000000000000000000000000000003C000000000000000000000000000000000000003C5000000000000000000000000000000000000034500000000000000000000000000000000000007CD20000000000000000000000000000000000000D900000000000000000000000000000000000002C00030000000000000000000000000000000000AFA007000000000000000000000000000000000000003F000000000000000000000000000000000000007F00000000000000000000000000000000000004FF00000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000FFF0000000000000000000000000000000000005FFF000000000000000000000000000000000000FFFF000000000000000000000000000000000007FFFF00000000000000000000000000000000000FFFFF00000000000000000000000000000000FFFFFFFF0000000000000000000000000000000FFFFFFFFF00000000000000000000000000007FFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFF0000000000000000000000000007FFFFFFFFFFFF00000000000000000000000000CFFFFFFFFFFFFF00000000000000000000030007FFFFFFFFFFFFFF0000000000000000003F1F001FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X24_Y24_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h0000000000201000000000000000000000000000000000000040600000000000000000000000000000000000010080000000000000000000000000000000000006010000000000000000000000000000000000000C040000000000000000000000000000000000001008000000000000000000000000000000000000602000000000000000000000000000000000000080800000000000000000000000000000000000030100000000000000000000000000000000000004060000000000000000000000000000000000000808000000000000000000000000000000000000203000000000000000000000000000000000000040400000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h000000000000010180000000000000000000000000000000000002020000000000000000000000000000000000000C0C000000000000000000000000000000000000101000000000000000000000000000000000000020400000000000000000000000000000000000008080000000000000000000000000000000000081028000000000000000000000000000000000004404000000000000000000000000000000000000881000000000000000000000000000000000000E002000000000000000000000000000000000001040890000000000000000000000000000000000B181600000000000000000000000000000000007920406040000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h000000001FC007E6FC1800000000000000000000000000007FC00FB9D0300E00000000000000000000000000FFF27FFFA0C17FF0000000000000000000000003FFFFFFE6C199FFE000000000000000000000000FFFFFFFFB06FFFFC000000000000000000000013FFFFFFFF60AF7FF000000000000000000000001FFFFFFFFF83E7FFC00000000FC00000000000001FFFFFFFFF05BFFF8000003FFF8E0800000000003FFFFFFFFE0FFFFE00000FFFFE3FFC00000000007FFFFFFFF83FFFFC00000FFFFFFFC00000000000FFFFFFFFF0DFFFFE0003FFFFFFFF800800300001FFFFFFFFC17FFFFFCFCFFFFFFFFF8837C1900001FFFFFFFF97FFFFFFF7FFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'hFF3C879800003FFFFFFFF0EFFFFFFFFFFFFFFFFFFFFF778000107FFFFFFFC3FFFFFFFFFFFFFFFFFFFFCF780400187FFFFFFF87FFFFFFFFFFFFFFFFFFFFE700000018FFFFFFFE1FFFFFFFFFFFFFFFFFFFFE7001000038FFFFFFFC3FFFFFFFFFFFFFFFFFFFE68738800039FFFFFFF8FFFFFFFFFFFFFFFFFFFCE7FEE0003179FFFFFFFBFFFFFFFFFFFFFFFFFF8EFEFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~27 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~27_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout 
// ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~27 .lut_mask = 16'hF0CA;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y40_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'hFFFFFFFFFF003F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFC000FFFFFFFFFFFFFFFFFFFCFFFFFFF8003FFFE00000FFFFFFF9FFFFFFFFFFC7FFFFFE001FFFF8000000FFFFFFF3FFFFFFFFFC7FFFFF0007FFF800000000FFFFFFE7FFFFFFFFF7FFFFC003FFF80000000000FFFFFF8FFFFF7FFFFFFFF060E0FC0000000000007FFFFF9FFFFBFFFFFFF838007C000000000000009FFFFFFFFFDFF007FC1C003C0000000000000000FFFFFFFFFE3FE1FF87003C000000000000000005EFFFFFFFFFF187F9F01E0000000000000003D7FD7FFFD3FF8FE0FC18;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h0F008000000000CFFFEB00001FFE53FC00060F879800000000FFF9E60000000007FE07F00003E1E3800003FFE71EE0000000000001FF3FC0007CF38007FFC0DFF000000000000000027F83800F1FE080F0E000000000000000000000E0DFC780F3FC0000000000003C800000000000000703F0079F0000000000F0542000000000000FF8001FFE1E7C7C0001FC8000000000000000003FFB00001C03E00000000000000BA00000000003E7FF000007FF0000000000600EDFB8060000119807FF444007FF0001800001FE0FFFFC07C3FFFFC48FFF444007FFE406CF61FFFFFFFFFF9FF3FFFFF48FFF44500FFFFFFEFDFFFFFFFFFFFFFFFFFFFFC41FFB44500FFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hFFFFEDFFFFFFFFFFFE0FF1FFFFC41FDB445007FFFFFFFFFFFFFFFFFFFC0F31FF7FF0180F44D007FFFFFFFFFF7EFFFFFFFE0638F77FD0080144500DFFFFFFFFFF30FFFFFFFE0038777FC0080164700DFFFA1EFF7F00FFFFFFFE0030771E305000C45029FFFE1F806F00FFFFF3E00020373E187000445033FFFE00007F00B6F7F3E00028773E1CF000C47437FFE000007F00B20083E0001050241CF000C47C37FFE000005F00DBEB47E0000050201C100046F83FFBE000003700FA0A43E00000603F1C7000E6F21FFBE000000720FA1E07E0000000001C7000E6F73FFBE800023362FA43E6E0000000001CF000E6F47EFBEA0060DB76FE5E87E0000000003C5000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'hE66DFEFBEB0126491FC1FF67A20000000018100066F21EFBEAC83E4C3EA6FFE280000000003C100066D79EFBEE1F3FCE7FC7FFE508000000003C7000E6705EFB2F0F2FFFFF56FF6440000000003C700065707CFBE7F04FF9FFDEFFE7C0000000003CF000447374F80EFFEFFFFFF3FFC7FC000000003C7000CE4A12FFFFFFFFFFFFBFFFC6BC000000003C7000E67AB2FFF7FFFFFFFFFFFF63A6000000003C7000F6757CFFFFFFFFFFFFFFFFE5A0000000003CF000F45C7CFFFFFFFFFFFFFFFFC7E0000000003CF000E40D7FFFFFFFFFFFFFFFFFC5C0000000003EF000FCA57FFFFFFFFFFFFFFFFFE700000000003CF00064BDFFFFFFFFFFFFFFFFFFE400000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~27_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ) # ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~27_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout 
// ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~27_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28 .lut_mask = 16'hBC8C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y13_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF00000000000000000000000000000FF00000000000000000000000000000000000003EE00000000000000000000000000000000000003F80000000000000000000000000000000000001FF00000000000000000000000000000000000003FC0000000000000000000000000000000000000FF000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y21_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h0000000000FFC00000000000000000000000000000000000FFF800000000000000000000000000000000003FFE00000000000000000000000000000000001FFF800000000000000000000000000300000007FFC00000000000000006000000000038000001FFE000000000000000000C0000000003800000FFF800000000000000000018000000000800003FFC00000000000000000000700000800000000FFF1F0000000000000000000060000400000007FFFF80000000000000000000000000200FF803FFFFC000000000000000000000000001C01E007FFFC000000000000000000000000000000E7807FFE00000000000000000000000002C00701F03FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'hF000000000000000000000000001AC03FFF9FFF80000000000000600000000000001F80FFFFFFE000000000018E10000000000000000C03FFFFF000000003F00000000000000000000007C7FFFE000000000000000000000000000000000387FFC00000000000000000000000000000000000FFFE0000000000000000000000000000000000001FF80000000000000000000000000000000000003FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h000000000000000001F00E000000002000000000000000000000000003F0CE00800007F000000000000000008100000001F9C708800007FE0000020000000000CF00000001FFC788800007FE0000020001E00080FF00000001FFCF88E1C00FFF0000060001E07F80FF00000C1FFFCF88C1C00FFF00000E0001FFFF80FF01080C1FFFC788C1C00FFF00000E001FFFFF80FF01FF7C1FFFEF8FC1C00FFF00000E001FFFFF80FF01FFFC1FFFFF8FC1C00FFF00000E041FFFFFC8FF01FFFC1FFFFF9FC0C00FFF00000E041FFFFFF8FF01FFFC1FFFFFFFFFC00FFF00000E041FFFFFFCFF01FFFC1FFFFFFFFFC00FFF00030F041FFFFFFCFF01FFFC1FFFFFFFFFC00FFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00031F041FFFFFFEFF1FFFFC7FFFFFFFFFC00FFF000FFF041FFFFFFFFFDFFFFC7FFFFFFFFFC00FFF000FFF041FFFFFFFFFFFFFFEFFFFFFFFFFC00FFF000FFF041FFFFFFFFFFFFFFFFFFFFFFFFFC00FFF000FFF041FFFFFFFFFFFFFFFFFFFFFFFFFC00FFF000FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF003FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF003FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF003FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF003FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF03FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF03FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF03FFFF07FFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X24_Y21_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFC00FFF03FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF0BFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF0FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFF7FFFFFFFFFFFC00FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF802DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF505FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00FFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF30000000000000FFFFFFFFFFFFFFFFFFFFFCFFF800000000000000FFFFFFFFFFFFFFFFFFC0E0FFE000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~29 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~29_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~29 .lut_mask = 16'hE3E0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y7_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000001FE00000000000000000000000000000000000003F80000000000000000000000000000000000000FF00000000000000000000000000000000000001FE00000000000000000000000000000000000003F80000000000000000000000000000000000000FF00000000000000000000000000000000000001FC00000000000000000000000000000000000007F00000000000000000000000000000000000000FE00000000000000000000000000000000000003F800000000000000000000000000000000000007F00000000000000000000000000000000000001FC00000000000000000000000000000000000003F800000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000FE00000000000000000000000000000000000001FC00000000000000000000000000000000000003F00000000000000000000000000000000000000FE00000000000000000000000000000000000001F800000000000000000000000000000000000007F00000000000000000000000000000000000000FC00000000000000000000000000000000000003F800000000000000000000000000000000000007E00000000000000000000000000000000000001FC00000000000000000000000000000000000003F000000000000000000000000000000000000007E00000000000000000000000000000000000001F800000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h000000000000000003E00000000000000000000000000000000000000FC00000000000000000000000000000000000001F000000000000000000000000000000000000003E00000000000000000000000000000000000000F800000000000000000000000000000000000001F000000000000000000000000000000000000007C00000000000000000000000000000000000000F800000000000000000000000000000000000001F000000000000000000000000000000000000007C00000000000000000000000000000000000000F000000000000000000000000000000000000003E000000000000000000000000600000000000007800000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h000000600000000000000F000000000000000000000008000000000000003C000000000000000000000080000000000000007800000000000000000000180000000000000001E000000000000000000001800000000000000003C000000000000000000018000000000000000007000000000000000000030000000000000000000400000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000001FFC000000000000000000000000000000000007FF00000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~29_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ) # ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~29_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout 
// ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~29_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30 .lut_mask = 16'hBC8C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y15_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h000000000F013CC30000008000000007FF3E01000000000301C707F0000005670080001FFFE13000000001C371C3F8FF00001F39078000FFFF3FF8FE000061FC63FC3E000000FFE70F0007FFF8FCFFE00038FF3FFC1F00000001FFF93E003FFFFFC6FF000E3FDFFE0780031F0003FFF2781CFFFFFC7FF0031FE7FF07C0FFFFFF0007FFB5F0BFFFFFF7FF00C7F3FF87E2DFFFFB240007FFAFFFFF7FFFFFE0F39CE0C3DFFFFFFF0100810FFF9FFFFBFFFFF819C60063FFFFFFFF0A804869CFFFFFFFDFF0073C63C123FFFFFFFFF5EA080082FFFFFFFE3FE1FF88F033FFFFFFFEFFFF577FBA71FFFFFFFFF187FA0E19FFFFFFFFFF0FFFFC28A2B2FFD3FF8FE0FCE7;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'hCCFF7FF8FFFFFF30A8BCD5ADECFE53FC0006306667FFFFFFFF1FF9D9EAEAD0A0FB7E07F00004191C7FFFFC17E41E5FCFAE000000FEFF3FC03182CC7FF800C0F60DF3760000008FFF1D9F8381F4D01F7F0F1FFFD004FFFFFFFF8000001B23C78F6B03FF00207FFFFFC37FFFFEE0C0FFFF18FC700BD0FEFFFFFFFF0FABDFFFFFFFFF83F00700E00E214383FFFE037FFFDFFFFFFFFFDCBFC0040001E5CA1FFFFFFFFFFFFFF45FFFFFFFFFFC180001C079C0FFFFFFFFFF9FF12047F9FFFFEE67F800AF9E7840FFFE7FEDFE01F00003F83C0A003B7000BBBF78001BF8309E00000000D0660C02008B7000BBAFF080000002000000000011000F0200BBE235FBAFF080;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00019200000000001E01C14080BBE7D5FBAF78040001C000018200001D418508108FE009BB2FFB840401C000020000001FF6C89049AFF801BFAFF1C001200082B30000001F9F4A1861FFF801DB8FF38184E100C4FF0000001FFFC718188FA0003FEFD3C001F087DAFF0300001BFFD55870A79000BFEFC4001FF07FC0FF4A967E1FFFDD9060A310007F8BC9000DFF7FC6FF4F8EF41FFFD739DAA310007F83C9440CFF7FE8FF2614B81FFFFF3FDE23F000BD07C1580CFFFFB0FF07F5B41FFFFFEDA12390005D0DE1580FFFFFFCDF07E1E81FFFFFFFE92391005D0BC11807FFFDC89D07BC191FFFFFFF3B2310005D08901805FF9F268903A1703FFFFFFFF683BD00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h1D9E203814FED9B4E0AE009ADDFFFFFFFFA7F5009D0D20001537C1B2C109001FFFFFFFFFFF83F5009D28600811E0C0318038001977FFFFFFFF839500198FA008C0F0D00000A9009BBFFFFFFFFF839F409A8F8208080FB006002100183FFFFFFFFF831FF0BBFC8B0C11001000000C002803FFFFFFFF839FF835F5ED08000000000040003943FFFFFFFFE39DF059C54D00080000000000009C59FFFFFFFFE39FF00DCA8300000000000000000A5FFFFFFFFF9F1F600FE3830000000000000000281FFFFFFFFFBF19E059328008000000000000002A3FFFFFFFFFBD13F8435A80080000000000000008FFFFFFFFFFBF93F0DD420088000000000000000BFFFFFFFF;
// synopsys translate_on

// Location: M9K_X58_Y16_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFBB196098E60088000000000000002BFFFFFFFFFFB31800F3040088000000000000002FFFFFFFFFFFB31000FCE50088000000000000102BFFFFFFFFFFA310009BF8008800000000001004EFFFFFFFFFFF8310009BFC0088000000000007FFEFFFFFFFFFFF031000AFF800080000000000FFFFEFFFFFFFFFFF9730008FF80008000000001FFFFFEFFFFFFFFFFFBF30001FF00008000000007FFFFFEFFFFFFFFFFF1F3000BFF0000800000000FFFFFFEFFFFFFFFFF81F30007FFF000800000003FFFFFFEFFFFFFFFFF81F3000FFFF1E080000000FFFFFFFEFFFFFFFFFF0073000FFFFFE0C00000FFFFFFFFFEFFFFFFFFEF0073000FFFFFC0D00001FFFFFFFFFEF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFFFFFF0033000FFFFFF8800005FFFFFFFFFE7CFFFFFFFE0033000FFFFFF8E0000FFFFFFFFFF9D7FFFFF73C0033000FFFFFF880101FFFFFFFFFF197FFFFFFFC0033000FFFFFFC003FFFFFFFFFFFFE7FFFFFF7F00033000FFFFFFB47FFFFFFFFFFFFFBFFFFFFF3E0003B000FFFFFFB0FFFFFFFFFFFFFFFFFFFFFC9E0003B000FFFFFFC0FFFFFFFFFFFFFFFFFFFFF83C0003A000FFFFFFC3FFFFFFFFFFFFFFFFFFFFF8180003A000FFFFFF0FFFFFFFFFFFFFFFFFFFF0F0000003C000FFFFFF3FFFFFFFFFFFFFFFFFFFE9C0000003C000FFFFFC7FFFFFFFFFFFFFFF7FFFFB00000003E000FFFFFFFFFFFFFFFFFFFCFF7FFFF100000003E000FFFFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFFFFE7FFDE000000003E000FFFFFFFFFFFFFFFFFFEFFC7FF84000000003E000FFFFFFFFFFFFFFFFFFFFFBFFF80000000003C000FFFFFFFFFFFFFFFFFFFFFFFFF00000000003C000FFFFFFFFFFFFFFFFFFFFE7FFC000000000239000FFFFFFFFFFFFFFFFFFFFEFFF00000000002B9000FFDFFFFFFFFFFFFFFFFFCFFC0000000000735200839FFFFFFFFFFFFFFFFFCFF80000000000029000801FFFFFFFFFFFEFFFFF87F800000000002B0003801FFFFFFFFFFFC7FFFF03F80000000000AEA007001FFFFFFFFFFE13FFF807F0008000000000003F001FFFFFFFFFFB83FFF801E0000000000000007F001FC7FFFFFF0087FFE000C000000000000004FF00380FFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFB80000FFFC000000000000000000FFF00300FFE0000003FF80000000000000000005FFF00300FFC0000003E30000000000000000000FFFF00000FE00000003C00000000000000000007FFFF00003FC0000000600000000000000000000FFFFF00001E00000000000000000000000000FFFFFFFF0000000000000000000000000000000FFFFFFFFF00000000000000000000000000007FFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFF0000000000000000000000000007FFFFFFFFFFFF00000000000000000000000000CFFFFFFFFFFFFF00000000000000000000030007FFFFFFFFFFFFFF0000000000000000003F1F001FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N24
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~25 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~25_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ) 
// # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// !\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~25 .lut_mask = 16'hF0AC;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y35_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF000000000000FFFFFFFFFFFFFF80300C00000000000000000000FFFFFFFFFFFFFF60C10800000000000000000007FFFFFFFFFFFFFF93C0600000000000000000007FFFFFFFFFFFFFFF6C0049000000000000000000FFFFFFFFFFFFFFFFBC0321000000000000000107FFFFFFFFFFFFFFFF800A0600000000000000030FFFFFFF;
// synopsys translate_on

// Location: M9K_X24_Y19_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'hFFFFFFFFFF6019F900000000000000071FFFFFFFFFFFFFFFFFC056E0000000000000780EFFFFFFFFFFFFFFFFFA00CDFF000000000000781FFFFFFFFFFFFFFFFFEA00DFFF000000000003781FFFFFFFFFFFFFFFFFF4073FFFE0000000000FF83FFFFFFFFFFFFFFFFFF006FFFFFFC00000F83FF8FFFFFFFFFFFFFFFFFFA03FFFFFFFC00000FFFFF9FFFFFFFFFFFFFFFFFF80DEFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFD01FDFFFFF8000000FFFFFFFFFFFFFFFFFFFFFFF905FFFFFFF8000000FFFFFBFFFFFFFFFFFFFFFFF805FFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFC8AFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFC63FFFFFFF00000000FFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'hFFFFFFFFFFFFFE097FFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFE03FFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFF5ABFFFFFFF8F8000000FFFFFFFFFFFFFFFFFFFFE64FFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFF867FFFFFFFFF000003FFFFFFFFFFFFFFFFFFFF7F7B7FFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFB9B3FFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFF7C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EB1FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEF9DF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4EFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86CB7F9FBFFFFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'hFFFFFFFFE03FF8190577FFFFFFFFFFFFFFFFFFFFFFFFFFFF803FF046278FF1FFFFFFFFFFFFFFFFFFFFFFFFFF000D800067BE800FFFFFFFFFFFFFFFFFFFFFFFFC000000197D66001FFFFFFFFFFFFFFFFFFFFFFFF0000000047500003FFFFFFFFFFFFFFFFFFFFFFEC00000000AE50800FFFFFFFFFFFFFFFFFFFFFFFE0000000003618003FFFFFFFF03FFFFFFFFFFFFFE0000000017240007FFFFFC00071F7FFFFFFFFFFC000000003C00001FFFFF00001C003FFFFFFFFFF800000000BA00003FFFFF00000003FFFFFFFFFFF000000001FA00001FFFC000000007FF7FFCFFFFE000000001C80000030300000000077C83E9FFFFE00000000AC00000008000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00C37897FFFFC00000001E1000000000000000000000B77FFFEF800000005E000000000000000000003367FBFFE780000000B00000000000000000000026FFFFFFE700000002F0000000000000000000064FFEFFFFC700000005A00000000000000000006578C77FFFC60000000F8000000000000000000CD8011FFFCE860000000B0000000000000000008901007FFF000000000000000000000000000003800000FFFC000000000000000000000000000000000007FC0300000000000020000000F0000000000007E001F8000000000000800000FFE00000000000FE00600300000000000000000FFF000000000000003800F00000001900000000FFF88000;
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~25_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ) # ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~25_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~25_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26 .lut_mask = 16'hD8AA;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[1][4]~0 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[1][4]~0_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  $ (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  $ (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & 
// !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[1][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[1][4]~0 .lut_mask = 16'h7896;
defparam \vga_pic|Mult1|mult_core|romout[1][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[1][3]~2 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[1][3]~2_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  $ (((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout )))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.datac(gnd),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[1][3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[1][3]~2 .lut_mask = 16'h99CC;
defparam \vga_pic|Mult1|mult_core|romout[1][3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[0][7]~3 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[0][7]~3_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  $ (((\vga_pic|color_data_out[11]~20_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout )) # (!\vga_pic|color_data_out[11]~20_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ))))

	.dataa(\vga_pic|color_data_out[11]~20_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[0][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[0][7]~3 .lut_mask = 16'h96C6;
defparam \vga_pic|Mult1|mult_core|romout[0][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[1][2]~4 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[1][2]~4_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  $ (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout )

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[1][2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[1][2]~4 .lut_mask = 16'h55AA;
defparam \vga_pic|Mult1|mult_core|romout[1][2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[0][6] (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[0][6]~combout  = (\vga_pic|color_data_out[11]~20_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout )))) # (!\vga_pic|color_data_out[11]~20_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & 
// ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ))))

	.dataa(\vga_pic|color_data_out[11]~20_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[0][6]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[0][6] .lut_mask = 16'h8E58;
defparam \vga_pic|Mult1|mult_core|romout[0][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[0][5] (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[0][5]~combout  = (\vga_pic|color_data_out[11]~20_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  $ 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ))))) # (!\vga_pic|color_data_out[11]~20_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ))))

	.dataa(\vga_pic|color_data_out[11]~20_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[0][5]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[0][5] .lut_mask = 16'h2942;
defparam \vga_pic|Mult1|mult_core|romout[0][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N10
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\vga_pic|Mult1|mult_core|romout[0][5]~combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  $ (VCC))) # 
// (!\vga_pic|Mult1|mult_core|romout[0][5]~combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & VCC))
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\vga_pic|Mult1|mult_core|romout[0][5]~combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ))

	.dataa(\vga_pic|Mult1|mult_core|romout[0][5]~combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N12
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\vga_pic|Mult1|mult_core|romout[1][2]~4_combout  & ((\vga_pic|Mult1|mult_core|romout[0][6]~combout  & (\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\vga_pic|Mult1|mult_core|romout[0][6]~combout  & (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\vga_pic|Mult1|mult_core|romout[1][2]~4_combout  & ((\vga_pic|Mult1|mult_core|romout[0][6]~combout  & 
// (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\vga_pic|Mult1|mult_core|romout[0][6]~combout  & ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\vga_pic|Mult1|mult_core|romout[1][2]~4_combout  & (!\vga_pic|Mult1|mult_core|romout[0][6]~combout  & !\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\vga_pic|Mult1|mult_core|romout[1][2]~4_combout  & ((!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\vga_pic|Mult1|mult_core|romout[0][6]~combout ))))

	.dataa(\vga_pic|Mult1|mult_core|romout[1][2]~4_combout ),
	.datab(\vga_pic|Mult1|mult_core|romout[0][6]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N14
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\vga_pic|Mult1|mult_core|romout[1][3]~2_combout  $ (\vga_pic|Mult1|mult_core|romout[0][7]~3_combout  $ (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # 
// (GND)
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\vga_pic|Mult1|mult_core|romout[1][3]~2_combout  & ((\vga_pic|Mult1|mult_core|romout[0][7]~3_combout ) # (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\vga_pic|Mult1|mult_core|romout[1][3]~2_combout  & (\vga_pic|Mult1|mult_core|romout[0][7]~3_combout  & !\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_pic|Mult1|mult_core|romout[1][3]~2_combout ),
	.datab(\vga_pic|Mult1|mult_core|romout[0][7]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\vga_pic|Mult1|mult_core|romout[0][8]~1_combout  & ((\vga_pic|Mult1|mult_core|romout[1][4]~0_combout  & (\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\vga_pic|Mult1|mult_core|romout[1][4]~0_combout  & (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\vga_pic|Mult1|mult_core|romout[0][8]~1_combout  & ((\vga_pic|Mult1|mult_core|romout[1][4]~0_combout  & 
// (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_pic|Mult1|mult_core|romout[1][4]~0_combout  & ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\vga_pic|Mult1|mult_core|romout[0][8]~1_combout  & (!\vga_pic|Mult1|mult_core|romout[1][4]~0_combout  & !\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\vga_pic|Mult1|mult_core|romout[0][8]~1_combout  & ((!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\vga_pic|Mult1|mult_core|romout[1][4]~0_combout ))))

	.dataa(\vga_pic|Mult1|mult_core|romout[0][8]~1_combout ),
	.datab(\vga_pic|Mult1|mult_core|romout[1][4]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X40_Y41_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h180AD7AFA728F2363F2AF895153B3C75C7DD7EBFF81EE988D2F4A28E33A5E1801CE6FF240742B46F7A67C305C8F4106B20A7031174DF33C8CC69000D3238AE0075592F736FFA1F19003C0AFB672D83CA6D7B1C1B8F8BC1B84F55F83CE300D767CB55574BC14B50F461B20AEF5A83003A29FBA951826634B0635AEF19ECE84DFEFC85A073608DAF735CF970EEB59EC6D510535FD1CAEA6447F8FD7357DA75248A0319051828525DAEDB2ADDF4F8F88E4C7E190C0D6E98039BB5D00837B8C57E3A1A7E96C5D57D382F88F361917226DECFFC77EA871A75DA89AB59BC8F9FF23A1181C02E97890BB0062D434F314D477E94BAE7807642A8259AA2B88471D14CDD9B;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h1B9D205AA9ECE04AAC78045AEAD74A00274FDD9FA5CC7E69239AEAB515DCF86DDA7F84519768B1C52D0FA7C7C2E7790E9E5F13404F38A6C744E993E5F444F92F1074C8C9676020E3A5E8039D54AF31ADC709381F875359CC330051C9A929349410B31313D6F058EBE1B72EFC247916C47E2291CE65261DF8402845F73DA70803141355722873C8D0FC93A4C32211635E13719A83B68885E9C68591F7A90F6232F64EB3BA5980904ED3B164FA2F128E517B833FDEE781185FBE0405C97D02BA0A2C9B4AC85429E0D6D6121502A9DBECAF36E66D28B303D52E0BE1313096381F79A6A99CE07294F9830F22A7C9A4A4CCA0133B406BBC864410BA23669CCF4DE57A;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'hD314EE425D11A9C41862BC8AD8F608681406E169D73376F6C500C46A51CDF5D49EABF0297E7EC447D04A048710AB904ACFB6CC1B39D5DF6502ADAC966C3120230A3518BA2F18B83D1194ADD72953D91763D296317F6B2D85C59AE9D072D9945D4460EDA0BC762C1DA8D56896F674F5776F08A6FCEDEDA7C645528E584D7E5D32F502EE41D3478AF861C3C578BF36E3ACF15E4BB42A20E85A0E04DC02C7C3A1C347B1EE7761FCBA55813CD8725133B7E2F84EB683790B859C611DB89E9D3CC50A537B81C76C0CCDC09A6EB5F66758D4BD686C554B0111F51C0B4E0C2C9BF7A5818F130AFF8A46C12EEB11D371F3E2D148A3A1A7ED96898E278B93BC72651920F0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h3E12E79EDFEFA7AA4E4301A9CC200006087DBE80A02F1ADBACC7FA681767D79970E0080000C13608C9F0A243A0E0E279B5DEFF893CFCFB00019B4E7C5B6C4609F3605163CA98FF4A75FDFF1917A24C7CD50180D4962415A6116D001A300BFFFFFF764C6C33CD7A91A83C7AEBFFFDFFC8DD407FBFFFE474DC824697338EA39364FE76FFD7BAC002019F4F3DCC129E8152A05FA9B7A1C1008F51F400001FFE35CC78C9935620B707C61F804073FFFDD0003FE768E69366F1982B4300FEFE10DD5AA6EFF100FF4AA9C6C37785172C930301F877EF8A008AFD003DCAE3079DAF6D9CF1381F0FA0771EA80003FC603FD6E0B2A8BF350FFA4CAE1A01FF06A00003F9FF;
// synopsys translate_on

// Location: M9K_X24_Y25_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h0FD93F32DAFBE4955C84293801FD0CB5000CE0381FD3FD861C2F6A8E6186733D01F7C6D7E001F8003B49E98C5C00ED45312370FBCF890FF7FB03FF00F8DC298C20D487D0BE0F7B873218FFEAF8FFF801FD7D697FAED820AA900DFF7C0004FFCAFC3FF8077F324D0B91D425B0003DFF7C00C0FFCAF03C7F00FE4D00C026D43EFD00E07F7F1FFFFFE300FFBF0BE85300D039943FF00304007FFFFFFF4507FF4D0BF0811674BA16FF400718F37FFFFFF8190FFF4C07E08197FFA3153F5A5E03BFFFFFFFA01D3C78180780429FFF87113793F8C100FDBFFE024D7C30F01F80BD973B7199074370EF0FE0FE2B4E764900F032E75B0403C031C7F2A08A03D4FEBF0F16;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h3C00703EC749C2031F21FF31188A0FF5FEFF07F6050007E38F5D6C043FCEBB0D7987BF31FFFF35B80E001F621C05FC000F314BF0799FE008FFFFDAA74C01F80138453A004F66E3B983FF0000EFFDC5DDEEA7F080F1C0A230FCE6AAE8FFFE1D00F380432E56E787E3E3B882F0BDCE320DF7FC120077002C48CFE7CFED71EF9200061133437FC20080F2C222FCE418C6D80CFA493FFF713F33FF8F6000716E2ACDDFB0F69D0EF259FFFF307D38F0070000F810C9383CE0C7080CF6A0FFFE7018C0E00E073FFFCB878A7B80CF000CC661FF39F98CBDE003B7FCFE0F2B9A0617CF0C1CCA303F67FFCEF9C00FFF71E09CD52E302F3E38F9FA997FE14F4F71001FFB1C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h6354EDD3E7063E3C9810901F00284FAC00FCF741E6EF0782C7007C3C1110947FF8D57D6003F540C06F68BED01FC0F1A873005610F1F5555177FD00C0F5540904BFD0B1A1F3CB6F60F3F50551F85FC001A49BD38BBFFF308061C5449832FBC88EB04400037268C29BBF3F2087C7FF4B303B94811680800F116B872270FF0C3F07CFFD46801801EEA704C1FFF82100A1007FF01F3C0F38CA001C743A497FFCFBFAA5C0AFFA0FF007FF0FBC55000E653BABF3FFFF7DE1022FD70FE0F1FC1FC4B0000FFE39E0DF007FB39432E00A66F040000300D01FC1F477C30000FCC86430CCCE6731E00007E0E01F005381051C027F7FAFE31F1D0F0240CF1FF0807F7F5C060C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFF138A1107381DCF0717FFFFF000FCFF30CBCBFFFEC72EF03D38F0F03F9FFFFCC007F00FB76B16F744F0DE07F4B8F0E7F9FFFFE0000FE00E08D92D70643042EFE4B8090F0273FFE0003FC08C3138C8001870186FDCF805EF006320C0077F80EB709F8800000E307902609FBD6C800F000FFC07CAE0C7ED80000FF07F02003EBF233000001FF80F568C20E78000C30178EBFF60FE4AFFC00000F01FAF3FDBCDE000FC1262FFFFE0FCE6FFC0000FC07F20C037107FFFFF02CEFF1BC1F337FF00FFFF00FF663E90330FFF07071FFF4083E3D3FF00FFFF03FC7CE79F6203BF073D703EF011B3E980FCFFFF07C038C31F18833C0E30E40E1F3961FD00FFFFFF0F00;
// synopsys translate_on

// Location: M9K_X40_Y29_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h0000000002B835ED0000F0F0FFFF0B311FE01FFF0000000080F8F3E00000F0C3FFFC09167E00FFFFFFFFFFF76DF786FF0001C307FFF80C16FC03FFFFFFFFFF237A1AF2FF00008F07FFF04C3FF80FFFFFFFFFFFE0D72067FEE001380007C0EC2FE07F000FFFFFFFFC75E4EFFFFFC7F8000000ECCF01FE0000FFFFFF4D2DED901FFFC8FFC00003EDDF07F000000000008E5343700FFF90FFE00007EFBE1FC00000000000246E23E30078607FC0800FEEBE1F0000000000000DEB33230038801CC0FFFFE0443C03FFF000FF1FE0E2F8400067E00FF8FFFFE081F80FFFF8FFFF3DDE21FFF831CEFF0FFFFFFEE101F0FFFFFFFFFF7D1388FFFFF31FFE0FFFFFF8E307;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'hC1FF1FFFFFFF880512FFFFE73FF83EF800E06E8C07F807FFFF037289C5007F9C00F0FC8100003EF81F0003F00000CC7FF0001F3800F0001F00003CF83C00C1C0FFF8F3C0FA001F7FF0FFFEE000033D7BF800E180FFFD2B4667001C7FE3FFF000001B3AC7003F0000583B40B4FB61231F07F803FF001B3ACF007F8007C685CFFF8338600FC3C3FFFFFF1E32CF03FFE0FFA0BEDFB67309E307F8700000FF9E34381FFFFFFE6692C501013BFF0FFF83FFFFFFB6A830FFFFFFE0549BA97B3C67FC0FF0FFFF00FFE488E3FC3FFF01EBDF9CF6FCDEFC070F0FE000FFE082C7F00FF80162CBB0991D00FC00E0000700006186CFE00FF00767677656121CFE3FFEFFFF00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h000F6F0F00007F811DF500C14FF007E7E007FFFF001F6F1F01007FA07A267FF8C47C00F803FF007FFF3F6E3C070078061B66E0F9007C3EFFFFFC000FFF7B54F8FFC1C03ED21FC13670FEE3FF003FFC0FFF6011E0FFFF81A17D08016FF0FF18000000FF1FFFC02287FFFE0F71E56BE33CF00007FF8000FE1FFFC8DD3C0778F82D916073003FE3FF03FEE0F80700C8DD780301F00FDCB1E4FB7C1C0087FFF0F00004DDD9F8000EA048FFC09FC00000FF8003F0FC8F009DA380001ED7AEF8033F033FFF03FF07070C4400BC4E0F7FE0372100E61FFFC7C0C1E18FF8991920245C3FFF0135BA1F8C0303F001C0030F597C467164D83F001FB943FF38FC1F3FFFFF06;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'hFF52A356FB46B0FF00FEF3D57EFBFF663F7FFF0CC01F1B51FFC263F807F8CB12387F7F3100011F1F0072AAA5FFC24F800F001F1D313F18005300F0FF7FDF781ECFD7CC3F700E1C07A20033FFFFF4773303E5DF02C6DE983FE0118F383D800FFFAF0F837BC64494D8803830FE801C21FA83FFFC003E230E37F27EDE0E302963C03F0CA1E464E700001B7E1F946371A1067B4ACF00FFF9109FDB113FF0E1C1D4DE8DC03AFBFFD71C3FCF6D1836000FE0E31773F02B4E943A66CFB4707F07F7983CD607070FFFA4E7BA159E1CEF86B4E0FC07B878002E011CFF0EB9C0F5820981AB9CD9C31885D063F8273FFDC30F42B5B04DD003899C550E559861001C3FB63F60;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4 .lut_mask = 16'hFC0A;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y36_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF0000D373FF00FFFFFFFFFFFF30471920FFFFE0000000F3E73F00FC00FFFFFFFF38F37901FFFFC0000000F3EE0007E000FFFF00FF3C33BCDFFFFF00C30007F3CC007F000000FF000F3F3FC7A63FFFFFC7FF3FBBCC00FE0000000000010F6E5AFD033FFE8EFF7F3B8807F00000000000000FEA84560007F818FF7F0B180FE00FFF;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4_combout  & 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5 .lut_mask = 16'hEC2C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y11_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFFFFFF2ABFFFFFFFFFFF00FFFC0C11BA9280C01FFCFFFF0A2B3FFFFC00FF00FFFF34B9EDE6E0E03FF8FFFF4F2200F8E000FFFF00FF3380509BFCF8FF33FFF8DF440083000000FF000F305BF4E53FFF003600C0B7DD1F1E1FFF00000001CC2010A0033F0169008737BBF830FFFF00000000ED5682FAC007C797008F072BF0E7F000;
// synopsys translate_on

// Location: M9K_X58_Y9_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'hFFFFFFE0E2D0B8E6F800CCC8000FC702E3E7E000FFFFFFF075F184D0FE00EC33F83C7D298E1FFFF00000002FCA44FC00F0393378FC78F8391C3CFFF8000000DDD4918A00FC386CF8FFF0B8D038F0FFFF0000001F9EC14CC11FF9A4F007C31BE0E387000FFFFFFFFB8E3CBFF00024C7F0000F5B130E1E0000FFFFFFCADC06CB18E0AE0338F83CDA6338F0FFF00000009E3F66860FF058FF18FFF8DC02E3C3FFFF00000026C12DFB0077587C3E7FF05E52E707FFFF00000102646B9A002667933F000799D5CCFC000FFF002407D087BD3C541FCFC7000F1BB218F0C00700007FA8840007CD2D00CF00FF1EDE3E3300FC0000FF1BAB45C0000B18F18F0FFFF8DDF9;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'hCE1F1FF0FFFF4DBB0DFFFF943FE73E7800E1727419F887FFFF03109702007F5300CEFC8E0007238BE700E3F000F1B270E9C01FA7F80E03E3001FA58FCC0F31C000C7F99641FF98608CE006E0FF3CA40C183F198300E2F1A4F0FFDB63DBFFF307FF85A80907C0F8FF3E366037385EB31EC7F81C00FF85AE530F817EF81F33D01CBB26588F33CC000000A8B6F73C031F00DEE0C9360F0D1CE7E793F0FF007AB808E03F007ECF09A8FAFD3200CCFF8C0000FF5761D307FF03E1A1AD7CE4C257C38C73000F00FF854F2C3C3FFF0E0EDBB669FFBEF207370FE3FFFFA94509F00FF8FE66E992D819C0FBFFE3FFF8FF00285153E00FF0F9A89A70B4196339C1010FF0FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'hFFF301331FC087CE37F71F266FED076B6038FFF0FFE711677EC18F75C9FB8E0724730118FC00007F00CF7ECCF8F3F868481860F5F873CE003FE3FF8F009B4519003E43259009C12D8CF16CFF003C83CEFFA0B3E7C0019EDBB19401488CFFE80FF800F018FF1CCC99FFC6F0BE8B6E1BBCEC1F180F7F3FF11CFF5400CC077978F87A8D6BFF336CFF03811FE70700564998830270293811D727642C0066F8CCCC0004797AF8E0728A280FDE5F30001F076383C8E3C6213B8587F0E61D5F387BB0FCC7030301E71834D2719A16F080E31CCB0F15181FDBC031E16C32466CDB46EDC3FF1EBED5E06AF30313FE30338C0DBAFA8E2669C300E0A523E02703E7C3F800F5;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'hFFC81783249C930F1F3E5F4071C400AA3F7FFFEBC01F0AC931592CF8F8F9644A346167D2F0811C98FFACE1897159D387F0001E29A9BFDBFFACF8C4C3704F41124FED54C090DEAF1B041F5400D0E648D5F5F4D1F1C6F6A9C7270671C6597F131FAF0E7C90170FA616B011533E9FBD4F317C0FFC03391C06BACD9B91C94F6BACC0C0C6B817592B01FFD7609F484D685D05849DD33F3EADB0506626C0C899DE12540D9F9F0979636CC0CF1381AA3FF0E013088B4FBEA25223624F1093BF06A8C43C9407C70F17B323DFF122192A8693273C06ED2600661EDB3FDEBAFE8C7AFAFB97A28CCD3A47675C0649C08F5C0DFD372F75902520A37B329874BDFFE54F6C805C;
// synopsys translate_on

// Location: M9K_X40_Y37_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h5B0E48E0F55D8EB41C831BDAF4C2C39EC6CF82FE1B9D2582C7785E685340E6AA1195FFCDF456036690283A30AA89A05A6EDD1CF9DC9135562A661C93E5899D11F1E9906AB0A6E36796A41E3657F50D23C6AA9B1680073DCF97D2F8152A077B5431AACBA4E0BF7508B178FC33CA0907B79DDBB50F9C288DCBFCF5D4C718027209F0E42F013033AA74477297FBD3B3085FD1978B44CD60DB36E58A9BDC4B848D1AA1C8496ED508AC03D4A6BA70E77D1D78B09241D36C00966725D3CF63DAB63378DEEED37AE8465415BB1443092984DC2A385DEAAC8F2717FF71BF5D57A7699BE9AB046F9859321B018A35FC3E31B6B8807298DA87FEB73930C7FEDE1C5A6382D1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h20271FDBEED70A4D0568483F91A88F7EBFA82B673EAA4196C5DFC6108BFFF2C2A9A4721116D1283DD6EE8E4FE685C829D6B37D521F7AF3C71F6D6BE0FF016249EAF5A6414C9F27CC4D678D3ACBE63CF6DF800E9D5B830EB7FA78258797B6725189787BD7B617597BC363492BC706F9C533881C7E8ACDD70B26C6E7CC8A210FFAE842FF35D010D8F4C4A898443C0625A6C9D67B62922D3B1BC56ECE7C53AF7C4C71731D0DED401CE548C2599473F5556B9A85195298D56608FBEC73FD2D63368148A6EE97282462E752C7BEC389A7E3E19EB706E75551AA6CA83F444510FA066EBE67911FB8BCCB043624D3CDF32B332ED088BA5397234125217AD672A88FA149;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h951A33D6B1AB64AE05CBCEA7AB0BB427D47A2A937FAC46E4CC944051D6EBC76D7023E2FCBE42CBE6DE2121623EEC8F3CD060C4F3F1ABFC8E0CAE6B425F163C6B2C2AFC144183BAEA6AD48083C5EE44F466947D65A34C4B55EA6FA0C8CAE7F1575D3A8245E99AE59F35FABAF89C75EA97CBCDE784B1ED1DF0E240F07CEB4C01162F02B675CC8A50F965DB0C9B8EBE1AC72F4F005AF75C5166C26C731D9E8BD76FBAA70454B175018AA960661799B331E5669B970FB9F0DB36704244D48770574BA3EB4CC9ABC912934F325BD8721A7945EC2EE7E967B75C65036338784B15F04A8A1DBF427EB5E1CC2EE7DD964C1CDE33C7B2F30385ECBBBDBB2FC07634EA1EB7;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h2FBC39D10971EC5D739F8014EF580B860882F2BFE4F216C0F9449A50E7332977FE1BF7B101E77A74E3CADF90B027E3447534D7EDD32304FF4E7E0210774CB01AF620B4BCDA55FFBA8166C0E6E91D0190A0AF67FA7557CE5EE62C01173A0BF998033C81EF44E5F8CE4EFA5981119C00F28D907FBDC9FC391B2763D68571ACFF69FEAFFF5D153C420191D7504F30CB99989FF894C9A2785F589119D4641102184B8B807499E99547B0E784BF3BFDD62F7431AE1D60C6399C57C50B40C65E6F26D2A6ED0ED0E15192C5A3A50942AC2F5406F9881522519A62FE32F7B93C0E99900B20746171A798E6CCE643C39F35D4BAC14B83779226C8896A5617BAF7FF43C600;
// synopsys translate_on

// Location: M9K_X58_Y17_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'hCD442149378E4E831D326DC91E3D14E2FF0C1FC71B66EAF5A816101502F58AC6FE76DA8C1F2107FF24FCF78A51709CD78F5848FD3389B7B404C3F050E795108C2E8F6093AEF2459B32188F8967FFE641C2B7869027D3E88690F1C39C0004F52DF330078768CF3234EDDDEDCD43FD819CC0C0152D0E3380E0E18E7FCB50DF1C708364619F1FFF1F26F0F0B45B17ED48D03EBD199204789197F9FF1F5B87818E5BCFD25674223EC9AA59640C91C471F8130F00AB0712DAD7FF5533096CA67AB910777FA7073C651706781CCD218B22303458D270C29DFE5D567C284C1F689ED1C4E1A847F894ED0F1F5E2B2B4880F50FB0978837FC3A523F9B3C8A6329FEBF0F5A;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hAFD98CBF379BF1FCE0CFC7AF749A0F0A7EDC0618A826C71D68A7DFFBDA57FB7B9587B8CE0761F7609A081C909359090F0E132A60859E1BF70718E4D6F551E773360B5F0F4F8056918AE2E089100207A354570EB3E980A63305789F1373311D200C7FBB757014472353F850F34E523F084902125188F01DD825F43F9069A6270D1876ED9F94227494D58FF9C7289735666A5342C1191E7D10F84F9A00929D6CC6FEAD452AFD4AAA3F015385C4CFC778000B53488D1A987417EB0F3F0F06900031D1CE073C1FE12A80B67D2C320233700FDE7995745FF3B7F3019CF08EE1E9030C100C92C0811FD7C3308FC88E1E5482C7EAD0F038F5342B8066B05786F81864E3;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h9AB8C663C7F9A70594DAA7E0115777D318D3C8BE15062426350645351DDA9A80F94B173E0A1ABF3F9A43AEC055C280A86F1018EFF6E8462D7442FF30F73448F0FFD076A1EB3F599F34EADDE9B7A03DFD574F157FFF3FF390599FC967D48F3C2A4DBBC023E05DE673B0CCC087F759CACF4D4488CA799F0F11EA76D760F3F35D043E387D7FEB991C1384C1F0CADF316280710F653FE86BF7F845EEB8F0633C04E934C9433A0FC8D8F00CB05EF0F67EB8F9CC2011465D7AC1D5EEFB0EF31E4B59A0F1A4BAED20FF975B040ED1E4910FB3FFC3E02F1C3E2E49407B890C9E74A82F3896CC5220071F1F18C01246361C02833E5B9BD1F37BF3A8CF1F0F78707F3B1AF8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hE7F96CDE1EC527124BC7573FF00FF0E30398513EF10148C0003B67E97F389CFF833C878FF384B1DD08B93FE255CBA700174420FF1FF00F1C160FC23A8F9BF36F6D1BA779E9F3CC001FE03C3894ADDBE7F1E791A4ED2207F5EBFD9CDF3C877870616FA06471DF168C99769F1E5DC58FF0000FC3E61EDB58DA847E31CD9D0270A14F6E300F001F87CEDA6C4D94877FC4F19769FF5D396AFFC000000F1C02204B2A6100BD22927C0097F006FBC0000F3C786C23589887FF03322E7FE432EB47EF00FFFFF0E0A53EA02B7003FB15D8324F4453438000FFF0C3039A99AF5A7C40FFB26BCD30126D697FFCFF00073FC43C2ED78CC3368D1431EF3AC7ED800300000FFF;
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ) 
// # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2 .lut_mask = 16'hADA8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N18
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ) # ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3 .lut_mask = 16'hACF0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y36_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF000003F000FFFFFFFFFFFFFF3FBE149900000000000003E0C0FFFC00FFFFFFFF3F2DB10000000000000003E1FFFFE000FFFF00FF3F4EA68500000003000003C3FFFF000000FF000F3F289E70C0000007000043C3FFFE0000000000010FE88B73FCC0000F0000C387FFF00000000000000FE663EAFFF8001F0000F307FFE00000;
// synopsys translate_on

// Location: M9K_X58_Y29_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hF0411F030CE1CB9D6387EEF800020348000CFFFFE043DF875F220F1C7F87FCFC0008C1680001FFFFC049DF8F06EC0DD53F037FF8007600480003FFFF00DD1F8FF0CC0281BE007F80CDE7000800FFFFFE007EDFFF4CC825539002FF03FFFB0008003FFFF8807CDFFF5FCC20D90002FF03FF3F0008003FFFFF004EDF3FD9CC3B59001F7F00E000000000FFBFF40042DF2F918C3A5400FF0000000000A207FF0FF400C2C98B920EFAC400FF0000000007E60FFF0FF800C24800F30F3A4401FC400000005FE23C7F1FF8004340004B0F320C073CFF004001FFA27C3FFFE000FE4800818702060F10F00001D4F1AAC6FFFFCC07BAF000000F02755F75FC000140F0D8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hC1FFFFC007BA3400001F0286FF75F0000100F83D49FFF8000FBE3800003E46F8FE7840000000C954B9FFE0011FBEB800F0F0F65CFE60000000000366CBFE00003FBEBA00B0E1FE4E7C000000000006D8FFF80080FE3F223003E1B68800001D00000003D990F807E3FC0702F003C13EBE0000120000000C48B3F80FE17E100200FE0F3F3C00020080F003E3031CE007C00F3B1800FF0F3F0C000F0000F00FECC33F4007800F3B9800FF0FFD0000070000F81FCDFBFF0007000F3F0000FE0FF800000E073FFFF70B79FC000F000F3F4000F8067C3C0003B7FFFFC43379F8000F0C1F371100E0003EF8000FFFFFFF0BE7E1C0003E38FE071800E000BFF0001FFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hFC300FCC07003E3C9F2710000000BF6000FFFFFFF854079D07007C3C1E271000F8238EE003FFFFFFF18CBE3C1FC0F0A87C29B400F003B6C177FFFFFF0C9808F8BFD0F0A1FCFAFC00F003C6C1FFFFFFFE131310F3BFFFF0807E0A5500F107CF8EFFFFFFFC2C7001E3BFFFE087F876D200F80C8F1EFF7FF0EED3F8C180FFFFFF07F0449A00F809F23FFB3E00070FFFC0007FFFFF3FF0B3D200FC6FC679800300073B3FCFFA0FFFFFFFF09B1400FE6EC7DA000000837EFDCFD70FFFFFFFE0B0A000FFEFC71F000000011BC2000E07FFFFFFFC00001FFFEF803C0000030A7BC00C0E07FFFFFFF800001FFFCC00F81C0200BAF0031F1F0FFDFF30E000007F80C001F0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFF0006E0073F1FCFF8E800000000FF0080C7F3FFFFC01F003F3FFFFFC06000000007FF0087E7E7FFFFF0BC07FFBFFFF800000000000FFF010FC7CFFFFFF033EFFFBFF6F002000000003FFF833E070FFFFFF06FEFFFFFFA1000000000077FFFE77F800FFFFFFE3FF9FDFFE002618000000FFFF8C6FFC0F07FFFFFFFFFFDFFC000A33000001FFFF0CEF3E0F87FFF3FFEFF140080008AFFC00000FFE09FC03BF01FFF03FDFD0000000006FFC0000FFF801F000FE0000000FDF10000000307FF00FFFFFF00183E8FC3000000F8E000400003C3FF00FFFFFC0000FF8082000000C08000F0103FE9FFFCFFFFF80000FF001F800001C00400FF387FFDFFFFFFFFF000;
// synopsys translate_on

// Location: M9K_X24_Y33_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'hE70C606F43E7689D007607EEE4FC000C38C1FEC0F8E0EE80CE5229DB0C7C1F1EE3F800E3F89E879FFC4006ACB999DA731F7CFFC78CE0CF3FF0D01701C4C7CA05FF37CA831F79FF19F0C3F9FC87C5D00C83B14083752C01873FD3F850E3FFCF78079F60F02BA617FABBC306E03A8700A48E3B616075FF3985C8ADA5EA41E74000919C7A80BFE2938F33FD8F0D85735402F79273890219DA24FFEB5CD8A2A5029A9FB28107D7DE8342F1D9424AFFA9FF7B56066FF6E4D8F3FC6F2F8068CCF33FBE19B0FA7BC84A650538F07DFFD5137C022A7308CA79DDCCD4BBB002FF7FFC24FF7F42C7BDDA06167990643571AB47398782FF670F7C7326405485D61C204DE603;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h7D23C06D6FFC87B66CA381B0FABD5ED1C28634CCD80F80601FB6B8DED59E2AC0F75D82799B99FD5CC1F09D982BF7FE47391FE0208D06BD679872A84373E5E7E568192986AA00DFF8FA68847BA7ECDE3C574FCCB6998C3F0010FF8E064AD17373DCC3E3EF599638EAF954AEFFFB7F0F398F3B3FD6EAC81C073F1EF7B9B627C80300713304B293B21D787C983F3CB9E00A87E06403A21A83F08FFC2362D0CAC1010F7E329656999F80151183FEE0507F22727F8021809F65608B737A79C59A36E3FE9E575DC0CBF9DB297F0C58BC81B93014CBEB104EA95BE680E7F0561AFE5DDA484B1CF73AE966EF34C085A66BA2883E9CFEA526B139E6D7B04D70D9A02D9712;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'hD3552AEBC5063B5D0AD0CC05B0C935CEE1E0999AD2FAD4F13064E3D9404B516FBE98CC9C3560BC62A1475FDE9517BBD9A1D91D384F8ED4FE9BB25F859843E7B864DEC36979970A244E1D881269DF0DE06FCF8C672A57D5ACB987AA79BEE8A4DC83AF62833B1EF288FBE67D22818B969090D35AFC24B0544086CFE484B4F98E769FFDA65795DB63F8A4CB1641C78F807484FBF6F49BFF01183DD8070002E73960B9B165ED84E2D71F1AFF681D866FADE0E54C36188AF88435848135EA06FFDD1971276DC0155DDEDCD41EBB60822975916FEFBD1ACA4D1F03F63883F41AF7C5936A28B2260DC72111EE4DFC0F050039D017D0C6076212AF1A7383FC7BA545C30F;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h59960FA432E08071BEED0060D600000608615D7F6727209C1238A5F4F7AD00F6CA000000005DDDFFFB0E61D41E1FBDF7F51B00620A0000000047EDFF6047F09A741F2FE0CA560044CA0000000047EFFF305DF065F8F86FE600F6FF910FF4000000E6EFEFF1B58962DCFF2BE00072FFF8FEFF80400056DFDF38164EC29C6053630193FFF5FBFFFDFE6045DFCF1942589707C0C0805FD8008859FFFFFFE038DFCFEA694094CF88F801FF800033FFFFFFFFC07BDFE744924294CF3CFF01FE000012A6EFFFFF00DC9FC71981B21CCC7CFFFFF8000042008AFFFFC05C1F075A6A321FC0FFFFFFA00001400003FFFFC0481E833982FA97C1CF6FFA000001480003FFFF;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6 .lut_mask = 16'hF4A4;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y31_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000024522EAFFFF00FF0000F30FFFE0000000000000009F69FFFFFF00FC0003F10FFE000000000000075C6EF6FFFFFE03FF0007F00FFC0000000000000013D5D2FFFFFF0FFF000FF00FF800000000000000158CA7FFFFFE3FFFF83FF01FE000FFF00000000029458FFFFFF8FFFFFFFFF03F0001FFFF00000030C49E981FFFF0FFFFFFFFF03F000FFFFFFFFFFF6C2660F00FFFE0FFFFFFFFF07E003FFFFFFFFFFFC66485E3007F807FFFFFFFF17E00FFFFFFFFFFFFF016A322003F001FFFFFFFFFC403FFFFFFFFFFFF64BF00000078000FFFFFFFFF8007FFFFFFFFFF25542E000001F0000FFFFFFEFF000FFFFFFFFFFF7EBC47000003E0000FFFFFF8FF00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h3FFF1FFFFFFFD9A755000007C0003EF800E07E03FFF807FFFF031C195EFF801FFF00FC8000003E07FF0003F000003E63FFFFE03FFF00000000003C07FC0001C000003C0C04FFE07FFF00011F00003C87F800018000002C66FFFFE07FFC000FFF0000393F0000000081400477FB7FC31FF807FFFF0000393F00000000393726BF833F800FFC3FFFFF0001313F000000007F064036030E0007FFF00000000133F800000001FF23FC00013C000FFF800000000927F00000001FF1E08F000078000FF00000FF001B07E003C000FFEC25400000E1000700F01FFF001F0FC00FF007FF6A29E066E1FF00001FFFFFFFFF9F0FC01FF00FFF6ED38FEFE3FF0000FFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'hFFFF9F00FFFFFF9916CBFFFF8FFFF81FE000FFFFFFFF9F00FFFFFF7E05EFFFFF047FFFF80000007FFFFF9E03FFFFF8007A8EE0FE007FFE000000000FFFFBB407FFFFC0594466C13800FFE000FFC0000FFFE0F01FFFFF8014AC00017000FF07FFFFFF001FFFC0E17FFFFE001C3D0803C30000FFFFFFFF001FFFC0C3FC07780742F1B383FFC01FFF03FFFF000700C0C3F803000F16E5CE07FC83FC0007FFFF000004C1C7F800017B22003F1FFFFF00000003FF000000819F800001D26407FC3FFFFF00FC0007FF033800803E00001F1F5EFFF81FFFC03FFE1E0FFCE0E900183C0000FFDE9BFFF003030FFFFFFC0F64FFA200183800FFFF56B5FFC00000FFFFFFF8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'hFFC3CA5D00387000FFFE1CBE7F00001E3F7FFFF0C01FCE29003CE007FFF814A63F8080F000011FE000B04B9E003CC07FFF006F013EC0E7000000FF00800387E13038C3FFF03A4B003EFFF0000007800FF3CBDFFC393987FFE014D900FEFF0000500F00FCD07C87E07FFF0FFE80C5D003FFFF03FFC03FFE603A031F0FFFEF1FC00012F9077CE0FFFFE37E1FA69D81C107FFCE3F00008E0F1FC30FFFFF01C018228E1F03F8FFC6FC00308A663E00FFE0FC0003FF93F1183994CF85F000F850D03C120707F00047E026E681E6198685E003F83B40001E001F00F1B800F9FDF7E08980ABC0E7F9CF8000E000FE3FF03F363F7D98EDDA802301CEE01E000300C73F7F;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ))))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7 .lut_mask = 16'hBCB0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[0][8]~1 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[0][8]~1_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & (((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  & 
// !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout )) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout )))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[0][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[0][8]~1 .lut_mask = 16'h626A;
defparam \vga_pic|Mult0|mult_core|romout[0][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y30_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'hFFFFFFFFFFFB57FFFFFFFF00FFFFFCFFFFFFFFFFFFFFFFFFFF269FFFFFFFFF00FFFFFEFFFFFFFFFFFFFFFFFFFD99BFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFA64FFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFBDDFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFD6A7FFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFF9B7FFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFEBF3FFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFDFDBFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFF5F9FFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF676FFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFF3DEFEFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFF7F3F5FFFFFFFFFFFF000FFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'hFFFF1FFFFFFFCC7C77FFFFFFFFFFC107FFFFFFFFFFF807FFFF031BFFDFFFFFFFFFFF037FFFFFFFFFFF0003F0000033F3FFFFFFFFFFFFFFFFFFFFFFFFFC0001C0000017FC66FFFFFFFFFFFFFFFFFFFFFFF800018000003FC6FFFFFFFFFFFFFFFFFFFFFFFF000000000000BF37FB7FFFFFFFFFFFFFFFFFFFFF000000000005FE3F833FFFFFFFFFFFFFFFFFFFFF000000000081F436030FFFFFFFFFFFFFFFFFFFF800000000000FF400013FFFFFFFFFFFFFFFFFFFF000000000000FA900007FFFFFFFFFFFFFFFFFFFE000000000007FA00000FFFFFFFFFFFFFFFFFFFFC000000000017C800001FFFFFFFFFFFFFFFFFFFFC00000000002FC000003FFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'hFFFFFF000000000007E000000FFFFFFFE000FFFFFFFFFF000000000007A00000047FFFF80000007FFFFFFE00000000003F400000007FFE000000000FFFFBF400000000003500000000FFE0000000000FFFE0F000000000017A00000000FF00000000001FFFC0E0000000000178000000000000000000001FFFC0C0000000000AC4000000000000000000000700C0C0000000009FC0000000000000000000000004C1C0000000045200000000000000000000000000818000000008AA000000000000000000000000008000000000A1D000000000000000000000000800000000000041B0000000000000000000000010000000000000AE880000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h0000011700000000000168C680000001C080000000002339000000000007F519C000000FFFFEE000000633800000000000FF44FEC00000FFFFFF000000420000000000000FF220FFC1000FFFFFF800000C600000000000001FEEA6FF0000FFFFFFF00000C4000000000000017FF54FFC0000FFFFFFC001194100000F0000003FFFF11FF8831FFFFFFC81E00400000107000000FFFF70FFE03CFFFFFFFE3FE001700003F8000003FFFFF1FFC1FFFFFFFFFFFC007C0000380300000FFFFF8F7FC3EFFFFFFFFFF81FC1008001F800001FFFFFC7FFFFFFFFFFFFFF47FF000000600300003FFFFE3FFFFFFFFFFFFFFFFFC800003800F00000FFBFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X24_Y26_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFCDFFF5D1FFFED7F87EFF800000018000CFFFFFFFCDFFF74DFFFEC7F87FFFC0000C0180001FFFFFFFCDFFF5F1FFFAD3F037FF8000000180003FFFFFFFCDFFF9F3FFEA9BE007F800000001800FFFFFFFFFCDFFF9F3FFC2B9000FF0000000018003FFFFFFFFCDFFFBE3FFC290000FF0000000018003FFFFFFFFCDFFF9E3FFE2900007F000000001000FFBFFFFFFCDFFF1E7FFE20000000000000001007FF0FFFFFFCDFFF1DFFFE3000000000000000100FFF0FFFFFFCDFFFFCFFFEB000000000000000103C7F1FFFFFFCDFFFF4FFFEF000000000000000107C3FFFFFFFFCDFFFFE7FFEF00000000000000038C0FFFFFFFFFCDFFFFFFFFE810000000000000018;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h01FFFFFFFFFCDFFFFFFFFEF000000000000000BC01FFFFFFFFFCD7FFFFFFFEB800000000000001574FFFFFFFFFFC57FFFFFFFEB000000000000003484FFFFFFFFFFC55FFFFFFFE7000000000000007C3FFFFFFFFFFFC4DCFFFFFBE4000001D000000031FFFFFFFFFFFFC4D0FFFFF3E000000120000000C5FFFFFFFFFFFFC4DFFFFFF3F0000020080F003E3FFFCFFFFFFFFFC07FFFFFF3F00000F0000F00FEFFFFFFFFFFFFFFC07FFFFFFFD0000070000F81FCFFFFFFFFFFFFFFC1FFFFFFFF800000E073FFFFF0FFFFFFFFFFFFFFC1FFFFFFFFC3C0003B7FFFFFC3FFFFFFFFFFFFFFC0FFFFFFFFEF8000FFFFFFFF8FFFFFFFFFFFFFFFC07FFFFFFFFF0001FFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFF0FFFFFFFFFFFFFFFC0FFFFFFFFFE000FFFFFFFFC7FFFFFFFFFFFFFFFC0FFFFFFFFFE003FFFFFFFF0FFFFFFFFFFFFFFFFC0BFFFFFFF7C177FFFFFFFC1FFFFFFFFFFFFFFF2403FFFFFFC7C1FFFFFFFFF01FFFFFFFFFFFFFFFD42BFFFFFFCF8EFFFFFFFFE07FFFFFFFFFFFFFFF926DFFFFFC8F1EFFFFFFFFC3FFFFFFFFFFFFFFFF88ADFFFFF9FE3FFFFFFFFF0FFFFFFFFFFFFFFFFFCC2DFFFFFFFE79FFFFFFFF3FFFFFFFFFFFFFFFFF4CEBFFFFFFFFFBFFFFFFFF7FFFFFFFFFFFFFFFFF515FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF880001FFFFFFFFFFFFFFFFFFFFFFFFF9E7FFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFDCCFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFF5003FFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFF9003FFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFCF800FF00000000FFC17FFCFFFFFFFFFFFFBFFFFC3C00FF00000000FF007FFDFFFFFFFFFFFF0FEFC016000300000000FF00FFE07FFFFFFFFBFF00C78002000000000000;
// synopsys translate_on

// Location: M9K_X40_Y27_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'hFFFF80001F003C830001FFFFFBFFFFFFFFFFFFFFFFFF0006018707F00003FFFFFFFFFFFFFFFFFFFFFF80018371C3FC7F0003FFFFFFFFFFFFFFFF1FFFF80061FE63FC0FFC0007FFFFFFFFFFFFFFFC1FFF0018FF1FFE0FFE7F002FFFF6FFFFFF7FFF837FFF1F1FDFFF03FCFFFF057FFFEDFFFFE17FF03FFE7F1FEFE703FEFFFFFF0F7FFFDFFFFE83FF63FF00C799F3E0FFFFD7FFFF37FFFFAFFFF81FDFE2FAF39C80E0FFFFFFFFFFFD8FFFFF1FFFE0FF7879F9C60070FFF3FFFFFFFFDF0FFF3F3FFF80F1033C23C3B1FFF07FFFFFFFABFD07FF0BFFF81DC0FF88E018FFFFFFFFFFFFFFFFFA25FE13FF806007F20E1B3887FFFFFFFFFFF079A633FC007C0040FCC3;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'hCC3F007FFFFFFF30AAA8A7ADEDFC03D800063066000FFFFFFF0FF8D9C2EBD5BDF3FC02700004191C01FFFC17E69B1FFFEEE00000CCFE07C021C2C87FF002E0F68DE3760000FFFFFF1818000010D01F3C071FFFC064FFFFFFFFFFFFFF0F07030F2B03FF00206FFFFFC177FFFFFFFFFF011838F00D70FFFFFFFFFE07AB9FFFFFFFFFFF000001C00E3180008000003FFFFFDFFFFFFFFFF800000003E98A1FFE7FFFFF7E339447999FFFFF0000011FEFF9C0FEFF3FFF80016001B3F07E790000011CBFBFD1E0DEFA39FF80000001FCF79A5FFF820FFF5F6BD5D100E080006D038001EF07E21FFFC00FF9754385D10450C1416F03C3D9FFD7FD7FFF400FFA654F85C5;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h2DE1C1043BC3C7FBE90E36FFFFC00808414387C72DC4290E9BC3FFFFE1F1E6977FC00B6E754381DF6EB8203F4CC3E7FFEDF0E69FFFC00B00514383FFE7E9C0DFA203E7DFEDFFC707BE0007EC4D4381DF90E003DEFF83E25BEDFFC797DF800F23455183FDC1F087EDFF078209FFFFD797DFC02D03444185FD17F07FEDFF02F67AFFFFC69FE0C0EC07444389FC0D7F7FCDFF038E7FFFFFD79FC8C01FFF444389F80C4E1BEEFF02FFB8FFFFFF9FE0C01E1F446387F80F077BB2FF03FFF5FFFFFFAFE8C00E3F4460CF780C0140BCFF03FFEA9FFFFFFFF9C01FFF44400F780F087A79F703FFF8FFFFFFFFFFC01FFF44431F7C060F78FDFF03FFF0FFFFFFFFFFC00FFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h445E3F7C0F1F7FFCFFA3FFFADFFFFFFFFFC01FFF444F1E7C0FFF7FFEFFAFFFEFFFFFFFFFFFC01FFF414FFE7C0FFF7FFFFFDFFFF97FFFFFFFFFC00FFF440FFE7C6FFF7FFFFFFFFFDBFFFFFFFFFFC00FFF44167E780FFFFFFFFFFFFF883FFFFFFFFFC00FFF0462767C1FFFFFFFFFFEFFE8FFFFFFFFFFE01FFF4078337BBFFFFFFFFFF3FFEDFBFFFFFFFFF01FFF64D83767BFFFFFFFFFD8009C59FFFFFFFFF41FFF45F43F67FFFFFFFFFF80002BFFFFFFFFFFFCDFFF6CFC3F67FFFFFFFFFE00000AA6EFFFFFFFFCDFFF48BC7FE7FFFFFFFFF800001A008AFFFFFFFCDFFF23F5FFE7FFFFFFFFA00000180003FFFFFFFCDFFF1DFDFFEFFFCFEFFA000000180003FFFF;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout 
// ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & 
// ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10 .lut_mask = 16'hF0CA;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y33_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFC90BFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFC65FFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFBE195EFFFFFFFCFFFFFC3FFFFFFFFFFFFFFFFFFFFC60DFFFFFFFF8FFFFFC3FFFFFFFFFFFFFFFFFFFFF66FFFFFFFFF0FFFFFC7FFFFFFFFFFFFFFFFFFFE597FFFFFFFFE0FFFFFCFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout  & 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11 .lut_mask = 16'hE2CC;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y11_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF000003F00000000000000000C000E6F800000000000003E0000003FF00000000C040F8A800000000000003E000001FFF0000FF00C0D266C100000003000003C00000FFFFFF00FFF0C0479F6900000007000003C00001FFFFFFFFFFFEF09C9A000000000F00000380000FFFFFFFFFFFFFF01A6A040000001F00000300001FFFFF;
// synopsys translate_on

// Location: M9K_X40_Y8_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'hFFBEF0FCFDE031157F87EFF800000008000CFFFFFFBC3078E521F1947F87FFFC0000C0080001FFFFFFB63070D0E3F3DD3F037FF8000000080003FFFFFF22F070CCC3FED9BE007F800000000800FFFFFFFF803000F0C7DC5B9000FF0000000008003FFFFFFF803000D1C3DC590000FF0000000008003FFFFFFFB03000B1C3C6D900007F000000000000FFBFFFFFBC3000C183C6D0000000000000000007FF0FFFFF3C3000A20106C000000000000000000FFF0FFFFF3C30008300C64000000000000000003C7F1FFFFFBC30002B00CE0000000000000000007C3FFFFFFF0030000180FE000000000000000028C0FFFFFFF80410000000FE710000000000000008;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h01FFFFFFF80410000000FE8000000000000000A431FFFFFFF00018000001FEC80000000000000135CFFFFFFFE0009800000FFEC000000000000003888FFFFFFFC0009A00001FFE400000000000000743FFFFFF7F00008230001FBE0800001D000000031FEFFFF81C0000A2F0003F3E400000120000000C5F7FFFF01E8000A20001FF3F0000020080F003E3FFFCFFF83FF004F80000FF3F00000F0000F00FEF3FFFFFF87FF004780000FFFD0000070000F81FCE07FFFFF8FFF000600001FFF800000E073FFFFF0C07FFFFF0FFF000200007FFFC3C0003B7FFFFFC3C07FFFFF0F3E00070001FFFFEF8000FFFFFFFF8F81FFFFFC1C7000078001FFFFFF0001FFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hFFF0F03FF8FFC1C360007000FFFFFFE000FFFFFFFFC7F87FF8FF83C3E000700007FFFFE003FFFFFFFF0F41FFE03F0F57800234000FFFF7C177FFFFFFFC1FF7FF402F0F5E00D83C000FFFC7C1FFFFFFFFF01CEFFC40000F7F800854000FFFCF8EFFFFFFFFE07FFFFC40001F78004E120007FC8F1EFFFFFFFFC3FFFFFF000000F80065120007F9FE3FFFFFFFFF0FFFFFFF800000C000395200039FFE79FFFFFFFF3FFFF005F000000000BB1400019FFFFBFFFFFFFF7FFFF028F000000000A9A000001FFFFFFFFFFFFF1FFDFFF1F80000000000001F001FFFFFFFFFFFF67FFFF3F1F80000000000001F003FFFFFE3FDFFC6FFFCE0E0F00000000000007F003FFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h0000FFFEFFF8C0E030000000000000FF007F3FFC00003FFFFFC0C00000000000000007FF00781FF800000F7FF80040000000000000000FFF00F03FF000000FFC100040000002000000003FFF80C0FFF000000FF0100000000000000000077FFFE0807FF0000001C00600000000618000000FFFFFC1003F00000000000000000000233000001FFFFFC1001F000000000000000000000AFFC00000FFFF8000040000000000000000000006FFC0000FFFFF0000000000000000000000000307FF00FFFFFFFF003E8003000000000000400003C3FF00FFFFFFFF00FF8002000000000000F0103FE9FFFCFFFFFFFF00FF001F800000000400FF387FFDFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X58_Y13_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'hFFFFFFFFFD64B111000000FF00000300001FFFFFFFFFFFFFFF193600000000FF0000010001FFFFFFFFFFFFF8B0660900000003FF0000000003FFFFFFFFFFFFFFEFBB8D0000000FFF0000000007FFFFFFFFFFFFFFF025180000003FFF000000001FFFFFFFFFFFFFFFD95A70000000FFFF00000000FFFFFFFFFFFFFFFFC4B167E00000FFFF00000000FFFFFFFFFFFFFFF2C09E0FF00000FFFF00000001FFFFFFFFFFFFFFFF03B81CFF80007FFF00000001FFFFFFFFFFFFFFF303DCDDFFC0001FFF0000003BFFFFFFFFFFFFFF7295FFFFFF80000FFF0000007FFFFFFFFFFFFF3DD9BFFFFFFE00000FFF000100FFFFFFFFFFFFFF7F069FFFFFFC00000FFF000700FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'hFFFF1FFFFFFFCD9AF7FFFFF800003EF8FF1F81FFFFF807FFFF031A63DFFFFFE00000FC80FFFFC1FFFF0003F000003987FFFFFFC000000000FFFFC3FFFC0001C000000E4C66FFFF8000000000FFFFC3FFF8000180000079C6FFFFFF8000000000FFFFC7FF000000000000FEB7FB7FFCE000000000FFFFC7FF0000000000857A3F833FFFF000000000FFFFCFFF0000000000C7B836030FFFF8000FFFFFFFFFCFF800000000008C5400013FFFF0007FFFFFFFFFDFF0000000000E1B4900007FFFF00FFFFFFFFFFFFFE000000000101CA90000FFFFF8FFFFFFFFFFFFFFC0000000009076800001FFFFFFFFFFFFFFFFFFFFC00000000091B4000003FFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'hFFFFFF0000000066ED6800000FFFFFFFE000FFFFFFFFFF0000000099DFD00000047FFFF80000007FFFFFFE00000007FFA7011F00007FFE000000000FFFFBF40000003FE6B7993EC000FFE0000000000FFFE0F00000007FFAF0FFFE8000FF00000000001FFFC0E0000001FFE462F7FC00000000000000001FFFC0C003F887FFF64A7FFC00000000FC0000000700C0C007FCFFFF771BFFF8000003FFF80000000004C1C007FFFFFB91FFFFE00000FFFFFFFC0000000081807FFFFFF7EFFFFFC00000FFFFFFF8000000008001FFFFFF5FD5FFFFE0003FFFFFFFF000000B000003FFFFFFBF87FFFFFCFCFFFFFFFFF0830004000007FFFFFF5BB7FFFFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h003C063F00000FFFFFFE89297FFFFFFE3F7FFFFF3FE063B900001FFFFFF854E73FFFFFF000011FFFFFCAA38000003FFFFF000B013FFFFF000000FFFFFF99000000003FFFF00D2F003EFFF0000007FFFFF550200000007FFFE014F900FFFF0000000FFFFF7E8378000000FFFE80013003FFFF0000003FFEEA66FCE00F0010FFC00005E0077CE00000037E1F73FEFE01070031FF00008F001FC300000001C01FFE8FE003F80039FC00000E003E00001F000003FF83FFE0380D307BF0000070A03C11F8F8000007E03EF88002F8797BE0000038800001FFE00000B800FE0000A0727F77C00001C000001FFF0000000037C082481EEC7FFF005900000000FFF8C080;
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N0
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8 .lut_mask = 16'hDC98;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y34_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00F07F102F1FB38CFFFE000004000003FF3E01000700107A3E64D8ECFFFC00670000001FFFE17800007FFE9C8D24E37CFFFC0038030000FFFF3F18FE07FFA6F95CFA0C03FFF800E60F0007FFF8FF1FF0FF683FDCF9CF0180FFD007E01C003F7FFFBA7F00E761B8FCC203011FFA80FFC07004E17FF3BFC18327D866F3811FBFFF7083DF95C01E83FF6BFEFF5B91F398E00FC7A824C807FFDB00189FDFE2C5159080DCFEFFFFF50002B007FF770066FF78660AD50F48E7F3FFD0000020110F3F0DE780F682C4E3BC69C7F07E0000E85402528F0B7DF81DC0E390DFD4FFFFFFC0000015112AABFE13FF806E06F6CD9338877D000000ABF0ACFB3E7C2C7C005EFD43;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'hAA3F007010037F3751428D57FE7CA7DA01F65355000FFF9FFF71788997342A42F53C7A760C0CD49C01FF7CEBF6957680111FFFFF4CFE47D852D9E87FF0FDE0BD4E1C89FFFF000007E8387807E6981F3C2716F01F9B00FFFFEF000000E10B0B304203FCFFDF9007114577D1000080FF01E8397037ACF0E3FFFFFE078B9FD8F7FCFF8F0FF87E4C76DCC0008000C03F1FDDDFFFFFFC5DF97FFFFFFC62D41FF67FFFFF7E339DE7999FFFFF0FFFFEE0900ABCE6FF3FFF80616EDE4BF67E7913FDCEE3E3C45616DEFAB9ED81FE03FE52F259AA897690001B2A522E64E24FE992C463FEEC9E016A85B49016F1130A2EFBAF3EBE90C43C265F280D8A07349734611E0ABA;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'hD21FFCFBC43C3804E8F0035A87B4D2324513003CD23A36F165BF0000A30F9E72C1F4149AF19305A495463FC0313C58000C01D3F641F00CFFD15385C019363FA6A6FC18208C0077E221A25013ED3385A1EB7EFCEF977C1DA40C00573200F650DCE5418F423AD90BFC07BB69F618003D3040BC42FCC651BC02F02F03DC03B78789180020B87FBC03F8C637B807F88000DC03B179A41C001F19E9BFF000E43F881BDCB1643B0398EBA21C00075FC19C51E00693877FD3F8041D03F9CA6E180022B4B69CE1C0E692CFBFFBFE3F5B01F18A7070100295E7BEF000E4B41F9FFCF705B909F141E210381EF011BEF000E6B42FBBF1F0071B018150EB1C7C0384D2BEEC00;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'hA630B1BBD8E0000C010DFFE25BFFFFF9F79EF0003E92B0A3D800000C08A6FFF53FFFFFFFFFBEF000238790ABD800000E0AE7FFE07FFFFFFFFFBCE000A64001E06800801F357FFFC37FFFFFFFFFBCE0002359818600000019FFDFFF903FFFFFFFFFBDE0104E1D89840000C41FFFFEFFF0FFFFFFFFFF9DF0208A6FCC83B01FEC9FFFF3FFFDFBFFFFFFFFACF030C697CA9FB03F7F7FFFD8008459FFFFFFFFE9F030B7BBC19FF07FFFFFFF80003BFFFFFFFFFF9C30189C81C19FF0FFFFFFFE00001AA6EFFFFFFFBF7038ED83811FF3FFFFFFF800000A008AFFFFFFBFF0F8818A011FFFFFFFFFA00000080003FFFFFFBFF17CB2020117FFCFEFFA000000080003FFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N26
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ) # ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9 .lut_mask = 16'hB8CC;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y11_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF00000000000000000000000000001FF00000000000000000000000000000000000003FE0000000000000000000000000000000000000FF80000000000000000000000000000000000001FF00000000000000000000000000000000000003FC0000000000000000000000000000000000000FF800000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y8_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000001FE00000000000000000000000000000000000007FC0000000000000000000000000000000000000FF00000000000000000000000000000000000001FE00000000000000000000000000000000000007F80000000000000000000000000000000000000FF00000000000000000000000000000000000003FC00000000000000000000000000000000000007F80000000000000000000000000000000000000FE00000000000000000000000000000000000003FC0000000000000000000000000000000000000FF00000000000000000000000000000000000001FC00000000000000000000000000000000000007F800000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000FF00000000000000000000000000000000000001FC00000000000000000000000000000000000007F80000000000000000000000000000000000000FE00000000000000000000000000000000000001F800000000000000000000000000000000000007F00000000000000000000000000000000000000FC00000000000000000000000000000000000003F800000000000000000000000000000000000007E00000000000000000000000000000000000001FC00000000000000000000000000000000000003F00000000000000000000000000000000000000FE00000000000000000000000000000000000001F800000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h000000000000000003F00000000000000000000000000000000000000FC00000000000000000000000000000000000001F800000000000000000000000000000000000007E00000000000000000000000000000000000000FC00000000000000000000000000000000000003F000000000000000000000000000000000000007E00000000000000000000000000000000000000F800000000000000000000000000000000000003F000000000000000000000000000000000000007C00000000000000000000000000000000000000F800000000000000000000000000000000000003E000000000000000000000000F00000000000007C00000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h000000E00000000000001F00000000000000000000001C000000000000003E0000000000000000000001C000000000000000F8000000000000000000003C0000000000000001F000000000000000000003800000000000000003C00000000000000000003800000000000000000F800000000000000000078000000000000000000E000000000000000000F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000001FFC000000000000000000000000000000000007FF00000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y35_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h0000000000FFC00000000000000000000000000000000001FFF800000000000000000000000000000000007FFE00000000000000000000000000E00000001FFF8000000000000000000000000003E0000007FFE0000000000000000F00000080007C800000FFE000000000000000001E00001E800FC00000FFF01800000000000000003800017C009C00003FFE0C000000000000000000700007E0201D000FFF7F00000000000000000000E0001F00878007FFFF80000000000000000000C0C0007F0FFC03FFFFC000000000000000008000F40007E23F007FFFE00000000000000000004001EC007F9FF80FFFE0000000000000000000000003FF83FFBF03FF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'hF000000000000000000000000003FC27FFF9FFF80000000000000700000000000003FD8FFFFFFE000000000018600000000000000001F83FFFFF000000001F0000000000000000000007FFFFFFE000000000000000000000000000000000FCFFFC00000000000000000000000000000000000FFFC0000000000000000000000000000000000001FF00000000000000000000000000000000000007FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000000000000000000001000000000000000002000080000100000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h000000000000000017F1CF00000007F1000000000001C000000000001FF0CF08800007F1000002000001C0008300000013FFCF08800007FF0400020000000000DF00000013FFCF98C1C00FFF0000020001E00080FF00000013FFCF88E1C00FFF0000060001E07F82FF00000C1FFFCF88E1C01FFF00000E0009FFFF82FF01080C1FFFCF88C1C01FFF00000E001FFFFF82FF01FF7C1FFFEF8FC1C00FFF00000E041FFFFF80FF01FFFC1FFFFF8FC1C00FFF00000E041CFFFFC8FF01FFFC1FFFFFDFC1C01FFF00000E041FFFFFF8FF01FFFC1FFFFFFFFFC00FFF00030E041FFFFFFCFF01FFFC1FFFFFFFFFC00FFF00030E041FFFFFFCFF01FFFC1FFFFFFFFFC01FFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00031E041FFFFFFEFF1FFFFC7FFFFFFFFFC00FFF000FFF041FFFFFFFFFDFFFFC7FFFFFFFFFC00FFF040FFF041FFFFFFFFFFFFFFEFFFFFFFFFFC01FFF000FFF041FFFFFFFFFFFFFFFFFFFFFFFFFC01FFF000FFF041FFFFFFFFFFFFFFFFFFFFFFFFFC01FFF000FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF043FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF003FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF003FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF003FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF037FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF43FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF43FFFF07FFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X40_Y10_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hFFC00FFF03FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF0BFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF2FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF3FFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF8FFFFFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hFFFFFFFFFFC00FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFF8FFFFFFFFFFFFFFF7FFFFFFFFFFFC00FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N16
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14 .lut_mask = 16'hB9A8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N22
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ))))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15 .lut_mask = 16'hAFC0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y15_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'hFFFFFFFFFF003F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFF80FFFFFFFFFFFFFFFFFFFF1FFFFFFFE0007FFFF000FFFFFFFFFFFFFFFFFFFC1FFFFFF8001FFFF00000FFFFFFF0FFFFFF7FFF837FFFFF001FFFFC000000FFFFFFE1FFFFE17FF03FFFFF000FE7FC00000000FFFFFFC7FFFE83FF63FFFFC061F3FF0000280000FFFFFF8FFFF81FDFE2FFF06080FF0000000000007FFFFF1FFFE0FF787FF838007F000C0000000000FFFF3F3FFF80F003FC1C003E000F8000000000007FFF0BFFF81DC0FF87001F000000000000000005BFFE13FF806007F1F01CC77800000000000FD7FDFFFC007C0040FC3C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h0FC0FF80000000CFFFFF50001FFC03D800060F87FFF0000000FFF8E6280000000FFC02700003E1E3FE0003FFE59FE0000000000033FE07C0003CF7800FFFE0DFF00000000000000007F800000F1FE0C3F8E000000000000000000000F0FF0300F3FC0000000000003E880000000000FE07C7F003BF0000000001F854600000000000FFFF003FFE0EFFFF7FFFFFC00000200000000007FFFF00001803E00180000081CC6BB866600000FFFFFF000007FF0100C0007FFE9FFFFC0F8186FFFFFFFF44402FFF2105C6007FFFFFFFFF0FE7FFFFFDFFFFE4D42FFFFF1EFFFFFFFFFFFFEFFFFFFFFFFFFFFFCEFC7FFFFFFEFFFFFFFFFFFFFFFFFDFFFF7FFFFEDEF07FFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFE80E30FFFFFFF80EFEFC7FFFFFFE3FFFFFFFFFFFE00F30F77FFFF80ECEFC7DFFFFFE3FFF7CFFFFFFEC0030F77FFFF800EAFC7DFFFFFFFFFF21FFFFFFEC00306F3E3FF000F6FC7FFFFE1FFF7F00FFFFFFEC00307F1E3FF000FEFE79FFFE1F807D00FFFFF3E000207F1E3FE000FFFE73FFF600007D00FEF7F7E00031773E3FE000FFFC77FFE000007D00FE0083E0001070363FF000FFFC77FBE000005F00FF0047E00000703E3FF000FFFC79FBE300003700FE0003E00000203E3FE000FFFF31FBE000000700FE0007E0000000003FF000FFFCF1FBE000000200FE0007E0000000003FF000FFFCF1FBE800000200FE0007E0000000003FE000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'hFFEDE1FBE000000100C00007A0000000003FF000FFF000FBE00000000000000280000000003FF000FAF000FBE00000000000000500000000003FE000FFF000FB800000000000002400000000003FE000FFE000FBE000000000000067C0000000003FE000FFF000F8000000000001000700000000003FF000FBC000FC40000000000C000204000000003FF000FF6000F8400000000027FF63A6000000003FF000FE4000F800000000007FFFC400000000003FF000F74000F80000000001FFFFE559100000003FF000F48000F80000000007FFFFE5FF750000003FF000BC0000F8000000005FFFFFE7FFFC0000003FF000A40000F800301005FFFFFFE7FFFC0000;
// synopsys translate_on

// Location: M9K_X58_Y20_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000002018000000000000000000000000000000000000802000000000000000000000000000000000000300C0000000000000000000000000000000000006010000000000000000000000000000000000000806000000000000000000000000000000000000300800000000000000000000000000000000000040200000000000000000000000000000000000018040000000000000000000000000000000000003014000000000000000000000000000000000000C0200000000000000000000000000000000000090080000000000000000000000000000000000C2203000000000000000000000000000000000008080600000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h0000E000000033008800000000000000000000000007F80000FCE60220000000000000000000000000FFFC0FFFFFC80400000000000000000000000003FFFE3FFFFFF01399000000000000000000000007FFFE7FFFFFE079000000000000000000000000FFFFFFFFFFFF80C8048000000000000000000000FFFFFFFFFFFB03C07CC000000000000000000000FFFFFFFFFF7C07C9FCF000000000000000000007FFFFFFFFFFF81BFFFEC00000000000000000000FFFFFFFFFFFE036FFFF800000000000000000001FFFFFFFFFFFC0DFFFFF000000000000000000003FFFFFFFFFFF017FFFFE000000000000000000003FFFFFFFFFFE07FFFFFC00000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h000000FFFFFFFFFFFC0FFFFFF00000001FFF0000000000FFFFFFFFFFF03FFFFFFB800007FFFFFF80000001FFFFFFFFFFE07FFFFFFF8001FFFFFFFFF000040BFFFFFFFFFF89FFFFFFFF001FFFFFFFFFF0001F0FFFFFFFFFFF03FFFFFFFF00FFFFFFFFFFE0003F1FFFFFFFFFFC8FFFFFFFFFFFFFFFFFFFFFE0003F3FFFFFFFFFF91FFFFFFFFFFFFFFFFFFFFFF8FF3F3FFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFB3E3FFFFFFFFFCCFFFFFFFFFFFFFFFFFFFFFFFFFF7E7FFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF27FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFF93FFFFFFFFFFFFFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'hFFFFFF18FFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFFFFFE3C6FFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFE3C7FFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF27FFFFFFFFFFFFFFFFFF87FFFFFF0FFFFFFFFFFF1FFFFFFFFFFFFFFFFFF07FFFFFEF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X24_Y20_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h003FF000E00000FA80781007FFFFFFE7FFF30000003FF000F00000FB80780003FFFF3FE7FFFE0000003FF000D00000FAC0FC8007FFFFFFE7FFFC0000003FF000400001FE41FF807FFFFFFFE7FF000000003FF0004000037C6FFF00FFFFFFFFE7FFC00000003FF0004000037EFFFF00FFFFFFFFE7FFC00000003FF0004000017EFFFF80FFFFFFFFEFFF004000003FF000C0000177FFFFFFFFFFFFFFEFF800F000003FF00000000177FFFFFFFFFFFFFFEFF000F000003FF00000000177FFFFFFFFFFFFFFEFC380E000003FF00000000177FFFFFFFFFFFFFFEF83C00000003FF00000000177FFFFFFFFFFFFFFC73F000000003FF00000000176FFFFFFFFFFFFFFE7;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hFE000000003FF00000000177FFFFFFFFFFFFFF43FE000000003FF0000000017FFFFFFFFFFFFFFE8830000000003FF00000000177FFFFFFFFFFFFFCB730000000003FF000000001F7FFFFFFFFFFFFF83C00000000003FE00000004187FFFFE2FFFFFFFCE000000000003FE0000000C1FFFFFFEDFFFFFFF3A000000000003FE0000000C0FFFFFDFF7F0FFC1C0003000000003FC0000000C0FFFFF0FFFF0FF0100000000000003FC000000002FFFFF8FFFF07E0300000000000003FC000000007FFFFF1F8C00000F00000000000003FC000000003C3FFFC48000003C00000000000003FC00000000107FFF000000007000000000000003FC0000000000FFFE00000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h000F000000000000003FC0000000001FFF0000000038000000000000003FC0000000001FFC00000000F0000000000000003FC0000000083E8800000003E0000000000000003FC0000000383E000000000FE0000000000000001FC00000003071000000001F80000000000000001DC000000370E1000000003C00000000000000000F8000000601C000000000F000000000000000000F00000000018600000000C000000000000000000F000000000004000000008000000000000000000100000000000000000000E000000000000000000000000000000000000001800000000000000000000000000000000000000100000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12 .lut_mask = 16'hD9C8;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y38_N0
cycloneive_ram_block \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(!\vga_pic|comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic|rom_addr [12],\vga_pic|rom_addr [11],\vga_pic|rom_addr [10],\vga_pic|rom_addr [9],\vga_pic|rom_addr [8],\vga_pic|rom_addr [7],\vga_pic|rom_addr [6],\vga_pic|rom_addr [5],\vga_pic|rom_addr [4],\vga_pic|rom_addr [3],\vga_pic|rom_addr [2],\vga_pic|rom_addr [1],\vga_pic|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "D:/XUNIFANGZHEN/FPGA/pic160.mif";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 24;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE7DBBFBFA39DBDBDBDDDE3FFFFFFFFFFC3BDBDBDDBE7DBBDBDBDC3FFFFFF;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'hFFFFF7F7F7F7F7EFEFDFDFBD81FFFFFFFFFFC7BBBDBDBDB9C5FDFDDBE7FFFFFFFFFFE3DDBDBFBFDDE1FDFDFD81FFFFFFFFFF07DFDF01DDDBDBD7CFCFDFFFFFFFFFFFC3BDBDBFDFE7DFBFBDBDC3FFFFFFFFFF81BDFBF7EFDFBFBDBDBDC3FFFFFFFFFF83EFEFEFEFEFEFEFEFE3EFFFFFFFFFFFE7DBBDBDBDBDBDBDBDDBE7FFFFFF0000000000000000000000000000200C00000000000000000000000000000000000040100000000000000000000000000000000000010060000000000000000000000000000000000002008000000000000000000000000000000000000403000000000000000000000000000000000000100400000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
cycloneive_lcell_comb \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13 (
// Equation(s):
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12_combout  & 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~12_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13 .lut_mask = 16'hEC2C;
defparam \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[1][4]~0 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[1][4]~0_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout  & 
// !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout )))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout  $ (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & 
// !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout )))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[1][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[1][4]~0 .lut_mask = 16'h3942;
defparam \vga_pic|Mult0|mult_core|romout[1][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[0][7]~2 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[0][7]~2_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  $ 
// (((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ))))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[0][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[0][7]~2 .lut_mask = 16'hB62C;
defparam \vga_pic|Mult0|mult_core|romout[0][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N14
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[1][3] (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[1][3]~combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  $ (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout  $ 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[1][3] .lut_mask = 16'h2DD2;
defparam \vga_pic|Mult0|mult_core|romout[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[0][6]~4 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[0][6]~4_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  & !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout )))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout  $ (((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout )))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[0][6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[0][6]~4 .lut_mask = 16'h6518;
defparam \vga_pic|Mult0|mult_core|romout[0][6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[1][2]~3 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[1][2]~3_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  $ (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout )

	.dataa(gnd),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.datac(gnd),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[1][2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[1][2]~3 .lut_mask = 16'h33CC;
defparam \vga_pic|Mult0|mult_core|romout[1][2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[0][5]~5 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[0][5]~5_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  & !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout )))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  $ (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & 
// !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout )))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[0][5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[0][5]~5 .lut_mask = 16'h3492;
defparam \vga_pic|Mult0|mult_core|romout[0][5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[0][4]~6 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[0][4]~6_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout  $ 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ))))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  & !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[0][4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[0][4]~6 .lut_mask = 16'h18A6;
defparam \vga_pic|Mult0|mult_core|romout[0][4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\vga_pic|Mult0|mult_core|romout[0][4]~6_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  $ (VCC))) # 
// (!\vga_pic|Mult0|mult_core|romout[0][4]~6_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & VCC))
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\vga_pic|Mult0|mult_core|romout[0][4]~6_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ))

	.dataa(\vga_pic|Mult0|mult_core|romout[0][4]~6_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & ((\vga_pic|Mult0|mult_core|romout[0][5]~5_combout  & 
// (\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # (!\vga_pic|Mult0|mult_core|romout[0][5]~5_combout  & (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & ((\vga_pic|Mult0|mult_core|romout[0][5]~5_combout  & (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\vga_pic|Mult0|mult_core|romout[0][5]~5_combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & (!\vga_pic|Mult0|mult_core|romout[0][5]~5_combout  & 
// !\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & ((!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # 
// (!\vga_pic|Mult0|mult_core|romout[0][5]~5_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.datab(\vga_pic|Mult0|mult_core|romout[0][5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\vga_pic|Mult0|mult_core|romout[0][6]~4_combout  $ (\vga_pic|Mult0|mult_core|romout[1][2]~3_combout  $ (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # 
// (GND)
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\vga_pic|Mult0|mult_core|romout[0][6]~4_combout  & ((\vga_pic|Mult0|mult_core|romout[1][2]~3_combout ) # (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\vga_pic|Mult0|mult_core|romout[0][6]~4_combout  & (\vga_pic|Mult0|mult_core|romout[1][2]~3_combout  & !\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_pic|Mult0|mult_core|romout[0][6]~4_combout ),
	.datab(\vga_pic|Mult0|mult_core|romout[1][2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N14
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\vga_pic|Mult0|mult_core|romout[0][7]~2_combout  & ((\vga_pic|Mult0|mult_core|romout[1][3]~combout  & (\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\vga_pic|Mult0|mult_core|romout[1][3]~combout  & (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\vga_pic|Mult0|mult_core|romout[0][7]~2_combout  & ((\vga_pic|Mult0|mult_core|romout[1][3]~combout  & 
// (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_pic|Mult0|mult_core|romout[1][3]~combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\vga_pic|Mult0|mult_core|romout[0][7]~2_combout  & (!\vga_pic|Mult0|mult_core|romout[1][3]~combout  & !\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\vga_pic|Mult0|mult_core|romout[0][7]~2_combout  & ((!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\vga_pic|Mult0|mult_core|romout[1][3]~combout ))))

	.dataa(\vga_pic|Mult0|mult_core|romout[0][7]~2_combout ),
	.datab(\vga_pic|Mult0|mult_core|romout[1][3]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\vga_pic|Mult0|mult_core|romout[0][8]~1_combout  $ (\vga_pic|Mult0|mult_core|romout[1][4]~0_combout  $ (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # 
// (GND)
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\vga_pic|Mult0|mult_core|romout[0][8]~1_combout  & ((\vga_pic|Mult0|mult_core|romout[1][4]~0_combout ) # (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\vga_pic|Mult0|mult_core|romout[0][8]~1_combout  & (\vga_pic|Mult0|mult_core|romout[1][4]~0_combout  & !\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\vga_pic|Mult0|mult_core|romout[0][8]~1_combout ),
	.datab(\vga_pic|Mult0|mult_core|romout[1][4]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[0][4]~5 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[0][4]~5_combout  = \vga_pic|color_data_out[11]~20_combout  $ (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  $ (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & 
// !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ))))

	.dataa(\vga_pic|color_data_out[11]~20_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[0][4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[0][4]~5 .lut_mask = 16'h6A96;
defparam \vga_pic|Mult1|mult_core|romout[0][4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[0][3]~6 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[0][3]~6_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  $ (((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout )))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.datab(gnd),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[0][3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[0][3]~6 .lut_mask = 16'hA5AA;
defparam \vga_pic|Mult1|mult_core|romout[0][3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[0][3]~7 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[0][3]~7_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  $ (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  $ 
// (((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[0][3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[0][3]~7 .lut_mask = 16'h693C;
defparam \vga_pic|Mult0|mult_core|romout[0][3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[0][2]~8 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[0][2]~8_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  $ (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[0][2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[0][2]~8 .lut_mask = 16'h0FF0;
defparam \vga_pic|Mult0|mult_core|romout[0][2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N30
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[0][2]~7 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[0][2]~7_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  $ (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[0][2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[0][2]~7 .lut_mask = 16'h0FF0;
defparam \vga_pic|Mult1|mult_core|romout[0][2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N0
cycloneive_lcell_comb \vga_pic|Add27~0 (
// Equation(s):
// \vga_pic|Add27~0_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  $ (VCC))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & VCC))
// \vga_pic|Add27~1  = CARRY((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|Add27~0_combout ),
	.cout(\vga_pic|Add27~1 ));
// synopsys translate_off
defparam \vga_pic|Add27~0 .lut_mask = 16'h6688;
defparam \vga_pic|Add27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N2
cycloneive_lcell_comb \vga_pic|Add27~2 (
// Equation(s):
// \vga_pic|Add27~2_combout  = (\vga_pic|Mult0|mult_core|romout[0][2]~8_combout  & ((\vga_pic|Mult1|mult_core|romout[0][2]~7_combout  & (\vga_pic|Add27~1  & VCC)) # (!\vga_pic|Mult1|mult_core|romout[0][2]~7_combout  & (!\vga_pic|Add27~1 )))) # 
// (!\vga_pic|Mult0|mult_core|romout[0][2]~8_combout  & ((\vga_pic|Mult1|mult_core|romout[0][2]~7_combout  & (!\vga_pic|Add27~1 )) # (!\vga_pic|Mult1|mult_core|romout[0][2]~7_combout  & ((\vga_pic|Add27~1 ) # (GND)))))
// \vga_pic|Add27~3  = CARRY((\vga_pic|Mult0|mult_core|romout[0][2]~8_combout  & (!\vga_pic|Mult1|mult_core|romout[0][2]~7_combout  & !\vga_pic|Add27~1 )) # (!\vga_pic|Mult0|mult_core|romout[0][2]~8_combout  & ((!\vga_pic|Add27~1 ) # 
// (!\vga_pic|Mult1|mult_core|romout[0][2]~7_combout ))))

	.dataa(\vga_pic|Mult0|mult_core|romout[0][2]~8_combout ),
	.datab(\vga_pic|Mult1|mult_core|romout[0][2]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add27~1 ),
	.combout(\vga_pic|Add27~2_combout ),
	.cout(\vga_pic|Add27~3 ));
// synopsys translate_off
defparam \vga_pic|Add27~2 .lut_mask = 16'h9617;
defparam \vga_pic|Add27~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
cycloneive_lcell_comb \vga_pic|Add27~4 (
// Equation(s):
// \vga_pic|Add27~4_combout  = ((\vga_pic|Mult1|mult_core|romout[0][3]~6_combout  $ (\vga_pic|Mult0|mult_core|romout[0][3]~7_combout  $ (!\vga_pic|Add27~3 )))) # (GND)
// \vga_pic|Add27~5  = CARRY((\vga_pic|Mult1|mult_core|romout[0][3]~6_combout  & ((\vga_pic|Mult0|mult_core|romout[0][3]~7_combout ) # (!\vga_pic|Add27~3 ))) # (!\vga_pic|Mult1|mult_core|romout[0][3]~6_combout  & 
// (\vga_pic|Mult0|mult_core|romout[0][3]~7_combout  & !\vga_pic|Add27~3 )))

	.dataa(\vga_pic|Mult1|mult_core|romout[0][3]~6_combout ),
	.datab(\vga_pic|Mult0|mult_core|romout[0][3]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add27~3 ),
	.combout(\vga_pic|Add27~4_combout ),
	.cout(\vga_pic|Add27~5 ));
// synopsys translate_off
defparam \vga_pic|Add27~4 .lut_mask = 16'h698E;
defparam \vga_pic|Add27~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
cycloneive_lcell_comb \vga_pic|Add27~6 (
// Equation(s):
// \vga_pic|Add27~6_combout  = (\vga_pic|Mult1|mult_core|romout[0][4]~5_combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (\vga_pic|Add27~5  & VCC)) # 
// (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (!\vga_pic|Add27~5 )))) # (!\vga_pic|Mult1|mult_core|romout[0][4]~5_combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (!\vga_pic|Add27~5 )) # 
// (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & ((\vga_pic|Add27~5 ) # (GND)))))
// \vga_pic|Add27~7  = CARRY((\vga_pic|Mult1|mult_core|romout[0][4]~5_combout  & (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & !\vga_pic|Add27~5 )) # (!\vga_pic|Mult1|mult_core|romout[0][4]~5_combout  & ((!\vga_pic|Add27~5 ) # 
// (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ))))

	.dataa(\vga_pic|Mult1|mult_core|romout[0][4]~5_combout ),
	.datab(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add27~5 ),
	.combout(\vga_pic|Add27~6_combout ),
	.cout(\vga_pic|Add27~7 ));
// synopsys translate_off
defparam \vga_pic|Add27~6 .lut_mask = 16'h9617;
defparam \vga_pic|Add27~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
cycloneive_lcell_comb \vga_pic|Add27~8 (
// Equation(s):
// \vga_pic|Add27~8_combout  = ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  $ (!\vga_pic|Add27~7 )))) # (GND)
// \vga_pic|Add27~9  = CARRY((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ) # (!\vga_pic|Add27~7 ))) # 
// (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & !\vga_pic|Add27~7 )))

	.dataa(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add27~7 ),
	.combout(\vga_pic|Add27~8_combout ),
	.cout(\vga_pic|Add27~9 ));
// synopsys translate_off
defparam \vga_pic|Add27~8 .lut_mask = 16'h698E;
defparam \vga_pic|Add27~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
cycloneive_lcell_comb \vga_pic|Add27~10 (
// Equation(s):
// \vga_pic|Add27~10_combout  = (\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\vga_pic|Add27~9  & VCC)) # 
// (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (!\vga_pic|Add27~9 )))) # (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & 
// (!\vga_pic|Add27~9 )) # (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & ((\vga_pic|Add27~9 ) # (GND)))))
// \vga_pic|Add27~11  = CARRY((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & !\vga_pic|Add27~9 )) # 
// (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((!\vga_pic|Add27~9 ) # (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ))))

	.dataa(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add27~9 ),
	.combout(\vga_pic|Add27~10_combout ),
	.cout(\vga_pic|Add27~11 ));
// synopsys translate_off
defparam \vga_pic|Add27~10 .lut_mask = 16'h9617;
defparam \vga_pic|Add27~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
cycloneive_lcell_comb \vga_pic|Add27~12 (
// Equation(s):
// \vga_pic|Add27~12_combout  = ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  $ (!\vga_pic|Add27~11 )))) # (GND)
// \vga_pic|Add27~13  = CARRY((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ) # (!\vga_pic|Add27~11 ))) # 
// (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & !\vga_pic|Add27~11 )))

	.dataa(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add27~11 ),
	.combout(\vga_pic|Add27~12_combout ),
	.cout(\vga_pic|Add27~13 ));
// synopsys translate_off
defparam \vga_pic|Add27~12 .lut_mask = 16'h698E;
defparam \vga_pic|Add27~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
cycloneive_lcell_comb \vga_pic|Add27~14 (
// Equation(s):
// \vga_pic|Add27~14_combout  = (\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\vga_pic|Add27~13  & VCC)) # 
// (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (!\vga_pic|Add27~13 )))) # (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & 
// (!\vga_pic|Add27~13 )) # (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & ((\vga_pic|Add27~13 ) # (GND)))))
// \vga_pic|Add27~15  = CARRY((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & !\vga_pic|Add27~13 )) # 
// (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((!\vga_pic|Add27~13 ) # (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))))

	.dataa(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add27~13 ),
	.combout(\vga_pic|Add27~14_combout ),
	.cout(\vga_pic|Add27~15 ));
// synopsys translate_off
defparam \vga_pic|Add27~14 .lut_mask = 16'h9617;
defparam \vga_pic|Add27~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[0][3]~4 (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[0][3]~4_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  $ (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout  $ 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout  & !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[0][3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[0][3]~4 .lut_mask = 16'h6696;
defparam \vga_pic|Mult2|mult_core|romout[0][3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[0][2]~5 (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[0][2]~5_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout  $ (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[0][2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[0][2]~5 .lut_mask = 16'h0FF0;
defparam \vga_pic|Mult2|mult_core|romout[0][2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
cycloneive_lcell_comb \vga_pic|gray_data[0]~9 (
// Equation(s):
// \vga_pic|gray_data[0]~9_cout  = CARRY((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_pic|gray_data[0]~9_cout ));
// synopsys translate_off
defparam \vga_pic|gray_data[0]~9 .lut_mask = 16'h0088;
defparam \vga_pic|gray_data[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
cycloneive_lcell_comb \vga_pic|gray_data[0]~11 (
// Equation(s):
// \vga_pic|gray_data[0]~11_cout  = CARRY((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  & (!\vga_pic|Add27~0_combout  & !\vga_pic|gray_data[0]~9_cout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  & ((!\vga_pic|gray_data[0]~9_cout ) # (!\vga_pic|Add27~0_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.datab(\vga_pic|Add27~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[0]~9_cout ),
	.combout(),
	.cout(\vga_pic|gray_data[0]~11_cout ));
// synopsys translate_off
defparam \vga_pic|gray_data[0]~11 .lut_mask = 16'h0017;
defparam \vga_pic|gray_data[0]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
cycloneive_lcell_comb \vga_pic|gray_data[0]~13 (
// Equation(s):
// \vga_pic|gray_data[0]~13_cout  = CARRY((\vga_pic|Add27~2_combout  & ((\vga_pic|Mult2|mult_core|romout[0][2]~5_combout ) # (!\vga_pic|gray_data[0]~11_cout ))) # (!\vga_pic|Add27~2_combout  & (\vga_pic|Mult2|mult_core|romout[0][2]~5_combout  & 
// !\vga_pic|gray_data[0]~11_cout )))

	.dataa(\vga_pic|Add27~2_combout ),
	.datab(\vga_pic|Mult2|mult_core|romout[0][2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[0]~11_cout ),
	.combout(),
	.cout(\vga_pic|gray_data[0]~13_cout ));
// synopsys translate_off
defparam \vga_pic|gray_data[0]~13 .lut_mask = 16'h008E;
defparam \vga_pic|gray_data[0]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneive_lcell_comb \vga_pic|gray_data[0]~15 (
// Equation(s):
// \vga_pic|gray_data[0]~15_cout  = CARRY((\vga_pic|Mult2|mult_core|romout[0][3]~4_combout  & (!\vga_pic|Add27~4_combout  & !\vga_pic|gray_data[0]~13_cout )) # (!\vga_pic|Mult2|mult_core|romout[0][3]~4_combout  & ((!\vga_pic|gray_data[0]~13_cout ) # 
// (!\vga_pic|Add27~4_combout ))))

	.dataa(\vga_pic|Mult2|mult_core|romout[0][3]~4_combout ),
	.datab(\vga_pic|Add27~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[0]~13_cout ),
	.combout(),
	.cout(\vga_pic|gray_data[0]~15_cout ));
// synopsys translate_off
defparam \vga_pic|gray_data[0]~15 .lut_mask = 16'h0017;
defparam \vga_pic|gray_data[0]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneive_lcell_comb \vga_pic|gray_data[0]~17 (
// Equation(s):
// \vga_pic|gray_data[0]~17_cout  = CARRY((\vga_pic|Add27~6_combout  & ((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ) # (!\vga_pic|gray_data[0]~15_cout ))) # (!\vga_pic|Add27~6_combout  & 
// (\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & !\vga_pic|gray_data[0]~15_cout )))

	.dataa(\vga_pic|Add27~6_combout ),
	.datab(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[0]~15_cout ),
	.combout(),
	.cout(\vga_pic|gray_data[0]~17_cout ));
// synopsys translate_off
defparam \vga_pic|gray_data[0]~17 .lut_mask = 16'h008E;
defparam \vga_pic|gray_data[0]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cycloneive_lcell_comb \vga_pic|gray_data[0]~19 (
// Equation(s):
// \vga_pic|gray_data[0]~19_cout  = CARRY((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\vga_pic|Add27~8_combout  & !\vga_pic|gray_data[0]~17_cout )) # (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & 
// ((!\vga_pic|gray_data[0]~17_cout ) # (!\vga_pic|Add27~8_combout ))))

	.dataa(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\vga_pic|Add27~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[0]~17_cout ),
	.combout(),
	.cout(\vga_pic|gray_data[0]~19_cout ));
// synopsys translate_off
defparam \vga_pic|gray_data[0]~19 .lut_mask = 16'h0017;
defparam \vga_pic|gray_data[0]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cycloneive_lcell_comb \vga_pic|gray_data[0]~21 (
// Equation(s):
// \vga_pic|gray_data[0]~21_cout  = CARRY((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & ((\vga_pic|Add27~10_combout ) # (!\vga_pic|gray_data[0]~19_cout ))) # 
// (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\vga_pic|Add27~10_combout  & !\vga_pic|gray_data[0]~19_cout )))

	.dataa(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\vga_pic|Add27~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[0]~19_cout ),
	.combout(),
	.cout(\vga_pic|gray_data[0]~21_cout ));
// synopsys translate_off
defparam \vga_pic|gray_data[0]~21 .lut_mask = 16'h008E;
defparam \vga_pic|gray_data[0]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cycloneive_lcell_comb \vga_pic|gray_data[0]~23 (
// Equation(s):
// \vga_pic|gray_data[0]~23_cout  = CARRY((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\vga_pic|Add27~12_combout  & !\vga_pic|gray_data[0]~21_cout )) # (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  
// & ((!\vga_pic|gray_data[0]~21_cout ) # (!\vga_pic|Add27~12_combout ))))

	.dataa(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\vga_pic|Add27~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[0]~21_cout ),
	.combout(),
	.cout(\vga_pic|gray_data[0]~23_cout ));
// synopsys translate_off
defparam \vga_pic|gray_data[0]~23 .lut_mask = 16'h0017;
defparam \vga_pic|gray_data[0]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneive_lcell_comb \vga_pic|gray_data[0]~24 (
// Equation(s):
// \vga_pic|gray_data[0]~24_combout  = ((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (\vga_pic|Add27~14_combout  $ (!\vga_pic|gray_data[0]~23_cout )))) # (GND)
// \vga_pic|gray_data[0]~25  = CARRY((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & ((\vga_pic|Add27~14_combout ) # (!\vga_pic|gray_data[0]~23_cout ))) # (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & 
// (\vga_pic|Add27~14_combout  & !\vga_pic|gray_data[0]~23_cout )))

	.dataa(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\vga_pic|Add27~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[0]~23_cout ),
	.combout(\vga_pic|gray_data[0]~24_combout ),
	.cout(\vga_pic|gray_data[0]~25 ));
// synopsys translate_off
defparam \vga_pic|gray_data[0]~24 .lut_mask = 16'h698E;
defparam \vga_pic|gray_data[0]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \vga_pic|gray_data[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|gray_data[0]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|gray_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|gray_data[0] .is_wysiwyg = "true";
defparam \vga_pic|gray_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneive_lcell_comb \vga_pic|Equal4~0 (
// Equation(s):
// \vga_pic|Equal4~0_combout  = (!\keyin[2]~input_o  & (!\keyin[0]~input_o  & (\keyin[1]~input_o  & !\keyin[3]~input_o )))

	.dataa(\keyin[2]~input_o ),
	.datab(\keyin[0]~input_o ),
	.datac(\keyin[1]~input_o ),
	.datad(\keyin[3]~input_o ),
	.cin(gnd),
	.combout(\vga_pic|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Equal4~0 .lut_mask = 16'h0010;
defparam \vga_pic|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
cycloneive_lcell_comb \vga_pic|ram_addr[0]~16 (
// Equation(s):
// \vga_pic|ram_addr[0]~16_combout  = \vga_pic|ram_addr [0] $ (VCC)
// \vga_pic|ram_addr[0]~17  = CARRY(\vga_pic|ram_addr [0])

	.dataa(gnd),
	.datab(\vga_pic|ram_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|ram_addr[0]~16_combout ),
	.cout(\vga_pic|ram_addr[0]~17 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[0]~16 .lut_mask = 16'h33CC;
defparam \vga_pic|ram_addr[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
cycloneive_lcell_comb \vga_pic|u_sobel|Add0~0 (
// Equation(s):
// \vga_pic|u_sobel|Add0~0_combout  = \vga_pic|u_sobel|cnt_row [0] $ (VCC)
// \vga_pic|u_sobel|Add0~1  = CARRY(\vga_pic|u_sobel|cnt_row [0])

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|cnt_row [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Add0~0_combout ),
	.cout(\vga_pic|u_sobel|Add0~1 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_pic|u_sobel|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
cycloneive_lcell_comb \vga_pic|u_sobel|Add1~0 (
// Equation(s):
// \vga_pic|u_sobel|Add1~0_combout  = \vga_pic|u_sobel|cnt_col [0] $ (VCC)
// \vga_pic|u_sobel|Add1~1  = CARRY(\vga_pic|u_sobel|cnt_col [0])

	.dataa(\vga_pic|u_sobel|cnt_col [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Add1~0_combout ),
	.cout(\vga_pic|u_sobel|Add1~1 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add1~0 .lut_mask = 16'h55AA;
defparam \vga_pic|u_sobel|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N13
dffeas \vga_pic|u_sobel|cnt_col[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_col[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_col[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
cycloneive_lcell_comb \vga_pic|u_sobel|Add1~2 (
// Equation(s):
// \vga_pic|u_sobel|Add1~2_combout  = (\vga_pic|u_sobel|cnt_col [1] & (!\vga_pic|u_sobel|Add1~1 )) # (!\vga_pic|u_sobel|cnt_col [1] & ((\vga_pic|u_sobel|Add1~1 ) # (GND)))
// \vga_pic|u_sobel|Add1~3  = CARRY((!\vga_pic|u_sobel|Add1~1 ) # (!\vga_pic|u_sobel|cnt_col [1]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|cnt_col [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add1~1 ),
	.combout(\vga_pic|u_sobel|Add1~2_combout ),
	.cout(\vga_pic|u_sobel|Add1~3 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add1~2 .lut_mask = 16'h3C3F;
defparam \vga_pic|u_sobel|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y21_N15
dffeas \vga_pic|u_sobel|cnt_col[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_col[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_col[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneive_lcell_comb \vga_pic|u_sobel|Add1~4 (
// Equation(s):
// \vga_pic|u_sobel|Add1~4_combout  = (\vga_pic|u_sobel|cnt_col [2] & (\vga_pic|u_sobel|Add1~3  $ (GND))) # (!\vga_pic|u_sobel|cnt_col [2] & (!\vga_pic|u_sobel|Add1~3  & VCC))
// \vga_pic|u_sobel|Add1~5  = CARRY((\vga_pic|u_sobel|cnt_col [2] & !\vga_pic|u_sobel|Add1~3 ))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|cnt_col [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add1~3 ),
	.combout(\vga_pic|u_sobel|Add1~4_combout ),
	.cout(\vga_pic|u_sobel|Add1~5 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add1~4 .lut_mask = 16'hC30C;
defparam \vga_pic|u_sobel|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y21_N17
dffeas \vga_pic|u_sobel|cnt_col[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_col[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_col[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
cycloneive_lcell_comb \vga_pic|u_sobel|Add1~6 (
// Equation(s):
// \vga_pic|u_sobel|Add1~6_combout  = (\vga_pic|u_sobel|cnt_col [3] & (!\vga_pic|u_sobel|Add1~5 )) # (!\vga_pic|u_sobel|cnt_col [3] & ((\vga_pic|u_sobel|Add1~5 ) # (GND)))
// \vga_pic|u_sobel|Add1~7  = CARRY((!\vga_pic|u_sobel|Add1~5 ) # (!\vga_pic|u_sobel|cnt_col [3]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|cnt_col [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add1~5 ),
	.combout(\vga_pic|u_sobel|Add1~6_combout ),
	.cout(\vga_pic|u_sobel|Add1~7 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_pic|u_sobel|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y21_N19
dffeas \vga_pic|u_sobel|cnt_col[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_col[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_col[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
cycloneive_lcell_comb \vga_pic|u_sobel|Equal1~1 (
// Equation(s):
// \vga_pic|u_sobel|Equal1~1_combout  = (\vga_pic|u_sobel|cnt_col [0] & (\vga_pic|u_sobel|cnt_col [3] & (\vga_pic|u_sobel|cnt_col [1] & \vga_pic|u_sobel|cnt_col [2])))

	.dataa(\vga_pic|u_sobel|cnt_col [0]),
	.datab(\vga_pic|u_sobel|cnt_col [3]),
	.datac(\vga_pic|u_sobel|cnt_col [1]),
	.datad(\vga_pic|u_sobel|cnt_col [2]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Equal1~1 .lut_mask = 16'h8000;
defparam \vga_pic|u_sobel|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
cycloneive_lcell_comb \vga_pic|u_sobel|Add1~8 (
// Equation(s):
// \vga_pic|u_sobel|Add1~8_combout  = (\vga_pic|u_sobel|cnt_col [4] & (\vga_pic|u_sobel|Add1~7  $ (GND))) # (!\vga_pic|u_sobel|cnt_col [4] & (!\vga_pic|u_sobel|Add1~7  & VCC))
// \vga_pic|u_sobel|Add1~9  = CARRY((\vga_pic|u_sobel|cnt_col [4] & !\vga_pic|u_sobel|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|cnt_col [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add1~7 ),
	.combout(\vga_pic|u_sobel|Add1~8_combout ),
	.cout(\vga_pic|u_sobel|Add1~9 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_pic|u_sobel|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y21_N21
dffeas \vga_pic|u_sobel|cnt_col[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Add1~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_col [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_col[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_col[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
cycloneive_lcell_comb \vga_pic|u_sobel|Add1~10 (
// Equation(s):
// \vga_pic|u_sobel|Add1~10_combout  = (\vga_pic|u_sobel|cnt_col [5] & (!\vga_pic|u_sobel|Add1~9 )) # (!\vga_pic|u_sobel|cnt_col [5] & ((\vga_pic|u_sobel|Add1~9 ) # (GND)))
// \vga_pic|u_sobel|Add1~11  = CARRY((!\vga_pic|u_sobel|Add1~9 ) # (!\vga_pic|u_sobel|cnt_col [5]))

	.dataa(\vga_pic|u_sobel|cnt_col [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add1~9 ),
	.combout(\vga_pic|u_sobel|Add1~10_combout ),
	.cout(\vga_pic|u_sobel|Add1~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add1~10 .lut_mask = 16'h5A5F;
defparam \vga_pic|u_sobel|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
cycloneive_lcell_comb \vga_pic|u_sobel|cnt_col~0 (
// Equation(s):
// \vga_pic|u_sobel|cnt_col~0_combout  = (\vga_pic|u_sobel|Add1~10_combout  & ((!\vga_pic|u_sobel|Equal1~0_combout ) # (!\vga_pic|u_sobel|Equal1~1_combout )))

	.dataa(\vga_pic|u_sobel|Equal1~1_combout ),
	.datab(\vga_pic|u_sobel|Equal1~0_combout ),
	.datac(\vga_pic|u_sobel|Add1~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|cnt_col~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_col~0 .lut_mask = 16'h7070;
defparam \vga_pic|u_sobel|cnt_col~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N31
dffeas \vga_pic|u_sobel|cnt_col[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|cnt_col~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_col [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_col[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_col[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
cycloneive_lcell_comb \vga_pic|u_sobel|Add1~12 (
// Equation(s):
// \vga_pic|u_sobel|Add1~12_combout  = (\vga_pic|u_sobel|cnt_col [6] & (\vga_pic|u_sobel|Add1~11  $ (GND))) # (!\vga_pic|u_sobel|cnt_col [6] & (!\vga_pic|u_sobel|Add1~11  & VCC))
// \vga_pic|u_sobel|Add1~13  = CARRY((\vga_pic|u_sobel|cnt_col [6] & !\vga_pic|u_sobel|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|cnt_col [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add1~11 ),
	.combout(\vga_pic|u_sobel|Add1~12_combout ),
	.cout(\vga_pic|u_sobel|Add1~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_pic|u_sobel|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y21_N25
dffeas \vga_pic|u_sobel|cnt_col[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Add1~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_col [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_col[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_col[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
cycloneive_lcell_comb \vga_pic|u_sobel|Add1~14 (
// Equation(s):
// \vga_pic|u_sobel|Add1~14_combout  = \vga_pic|u_sobel|Add1~13  $ (\vga_pic|u_sobel|cnt_col [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|cnt_col [7]),
	.cin(\vga_pic|u_sobel|Add1~13 ),
	.combout(\vga_pic|u_sobel|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Add1~14 .lut_mask = 16'h0FF0;
defparam \vga_pic|u_sobel|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
cycloneive_lcell_comb \vga_pic|u_sobel|cnt_col~1 (
// Equation(s):
// \vga_pic|u_sobel|cnt_col~1_combout  = (\vga_pic|u_sobel|Add1~14_combout  & ((!\vga_pic|u_sobel|Equal1~0_combout ) # (!\vga_pic|u_sobel|Equal1~1_combout )))

	.dataa(\vga_pic|u_sobel|Equal1~1_combout ),
	.datab(\vga_pic|u_sobel|Equal1~0_combout ),
	.datac(\vga_pic|u_sobel|Add1~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|cnt_col~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_col~1 .lut_mask = 16'h7070;
defparam \vga_pic|u_sobel|cnt_col~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N29
dffeas \vga_pic|u_sobel|cnt_col[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|cnt_col~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_col [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_col[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_col[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
cycloneive_lcell_comb \vga_pic|u_sobel|Equal1~0 (
// Equation(s):
// \vga_pic|u_sobel|Equal1~0_combout  = (\vga_pic|u_sobel|cnt_col [4] & (\vga_pic|u_sobel|cnt_col [7] & (!\vga_pic|u_sobel|cnt_col [5] & !\vga_pic|u_sobel|cnt_col [6])))

	.dataa(\vga_pic|u_sobel|cnt_col [4]),
	.datab(\vga_pic|u_sobel|cnt_col [7]),
	.datac(\vga_pic|u_sobel|cnt_col [5]),
	.datad(\vga_pic|u_sobel|cnt_col [6]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Equal1~0 .lut_mask = 16'h0008;
defparam \vga_pic|u_sobel|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneive_lcell_comb \vga_pic|u_sobel|cnt_row[7]~0 (
// Equation(s):
// \vga_pic|u_sobel|cnt_row[7]~0_combout  = (\vga_pic|rom_en~q  & (\vga_pic|u_sobel|Equal1~1_combout  & \vga_pic|u_sobel|Equal1~0_combout ))

	.dataa(\vga_pic|rom_en~q ),
	.datab(\vga_pic|u_sobel|Equal1~1_combout ),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|cnt_row[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_row[7]~0 .lut_mask = 16'h8800;
defparam \vga_pic|u_sobel|cnt_row[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N15
dffeas \vga_pic|u_sobel|cnt_row[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|u_sobel|cnt_row[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_row[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_row[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneive_lcell_comb \vga_pic|u_sobel|Add0~2 (
// Equation(s):
// \vga_pic|u_sobel|Add0~2_combout  = (\vga_pic|u_sobel|cnt_row [1] & (!\vga_pic|u_sobel|Add0~1 )) # (!\vga_pic|u_sobel|cnt_row [1] & ((\vga_pic|u_sobel|Add0~1 ) # (GND)))
// \vga_pic|u_sobel|Add0~3  = CARRY((!\vga_pic|u_sobel|Add0~1 ) # (!\vga_pic|u_sobel|cnt_row [1]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|cnt_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add0~1 ),
	.combout(\vga_pic|u_sobel|Add0~2_combout ),
	.cout(\vga_pic|u_sobel|Add0~3 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga_pic|u_sobel|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y19_N17
dffeas \vga_pic|u_sobel|cnt_row[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|u_sobel|cnt_row[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_row[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_row[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
cycloneive_lcell_comb \vga_pic|u_sobel|Add0~4 (
// Equation(s):
// \vga_pic|u_sobel|Add0~4_combout  = (\vga_pic|u_sobel|cnt_row [2] & (\vga_pic|u_sobel|Add0~3  $ (GND))) # (!\vga_pic|u_sobel|cnt_row [2] & (!\vga_pic|u_sobel|Add0~3  & VCC))
// \vga_pic|u_sobel|Add0~5  = CARRY((\vga_pic|u_sobel|cnt_row [2] & !\vga_pic|u_sobel|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|cnt_row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add0~3 ),
	.combout(\vga_pic|u_sobel|Add0~4_combout ),
	.cout(\vga_pic|u_sobel|Add0~5 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_pic|u_sobel|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y19_N19
dffeas \vga_pic|u_sobel|cnt_row[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|u_sobel|cnt_row[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_row[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_row[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneive_lcell_comb \vga_pic|u_sobel|Add0~6 (
// Equation(s):
// \vga_pic|u_sobel|Add0~6_combout  = (\vga_pic|u_sobel|cnt_row [3] & (!\vga_pic|u_sobel|Add0~5 )) # (!\vga_pic|u_sobel|cnt_row [3] & ((\vga_pic|u_sobel|Add0~5 ) # (GND)))
// \vga_pic|u_sobel|Add0~7  = CARRY((!\vga_pic|u_sobel|Add0~5 ) # (!\vga_pic|u_sobel|cnt_row [3]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|cnt_row [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add0~5 ),
	.combout(\vga_pic|u_sobel|Add0~6_combout ),
	.cout(\vga_pic|u_sobel|Add0~7 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga_pic|u_sobel|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y19_N21
dffeas \vga_pic|u_sobel|cnt_row[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|u_sobel|cnt_row[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_row[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_row[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneive_lcell_comb \vga_pic|u_sobel|Add0~8 (
// Equation(s):
// \vga_pic|u_sobel|Add0~8_combout  = (\vga_pic|u_sobel|cnt_row [4] & (\vga_pic|u_sobel|Add0~7  $ (GND))) # (!\vga_pic|u_sobel|cnt_row [4] & (!\vga_pic|u_sobel|Add0~7  & VCC))
// \vga_pic|u_sobel|Add0~9  = CARRY((\vga_pic|u_sobel|cnt_row [4] & !\vga_pic|u_sobel|Add0~7 ))

	.dataa(\vga_pic|u_sobel|cnt_row [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add0~7 ),
	.combout(\vga_pic|u_sobel|Add0~8_combout ),
	.cout(\vga_pic|u_sobel|Add0~9 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add0~8 .lut_mask = 16'hA50A;
defparam \vga_pic|u_sobel|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y19_N23
dffeas \vga_pic|u_sobel|cnt_row[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|u_sobel|cnt_row[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_row[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_row[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneive_lcell_comb \vga_pic|u_sobel|Add0~10 (
// Equation(s):
// \vga_pic|u_sobel|Add0~10_combout  = (\vga_pic|u_sobel|cnt_row [5] & (!\vga_pic|u_sobel|Add0~9 )) # (!\vga_pic|u_sobel|cnt_row [5] & ((\vga_pic|u_sobel|Add0~9 ) # (GND)))
// \vga_pic|u_sobel|Add0~11  = CARRY((!\vga_pic|u_sobel|Add0~9 ) # (!\vga_pic|u_sobel|cnt_row [5]))

	.dataa(\vga_pic|u_sobel|cnt_row [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add0~9 ),
	.combout(\vga_pic|u_sobel|Add0~10_combout ),
	.cout(\vga_pic|u_sobel|Add0~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add0~10 .lut_mask = 16'h5A5F;
defparam \vga_pic|u_sobel|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneive_lcell_comb \vga_pic|u_sobel|Add0~12 (
// Equation(s):
// \vga_pic|u_sobel|Add0~12_combout  = (\vga_pic|u_sobel|cnt_row [6] & (\vga_pic|u_sobel|Add0~11  $ (GND))) # (!\vga_pic|u_sobel|cnt_row [6] & (!\vga_pic|u_sobel|Add0~11  & VCC))
// \vga_pic|u_sobel|Add0~13  = CARRY((\vga_pic|u_sobel|cnt_row [6] & !\vga_pic|u_sobel|Add0~11 ))

	.dataa(\vga_pic|u_sobel|cnt_row [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add0~11 ),
	.combout(\vga_pic|u_sobel|Add0~12_combout ),
	.cout(\vga_pic|u_sobel|Add0~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_pic|u_sobel|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y19_N27
dffeas \vga_pic|u_sobel|cnt_row[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|u_sobel|cnt_row[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_row[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_row[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneive_lcell_comb \vga_pic|u_sobel|Add0~14 (
// Equation(s):
// \vga_pic|u_sobel|Add0~14_combout  = \vga_pic|u_sobel|Add0~13  $ (\vga_pic|u_sobel|cnt_row [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|cnt_row [7]),
	.cin(\vga_pic|u_sobel|Add0~13 ),
	.combout(\vga_pic|u_sobel|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Add0~14 .lut_mask = 16'h0FF0;
defparam \vga_pic|u_sobel|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneive_lcell_comb \vga_pic|u_sobel|cnt_row~2 (
// Equation(s):
// \vga_pic|u_sobel|cnt_row~2_combout  = (!\vga_pic|u_sobel|always0~2_combout  & \vga_pic|u_sobel|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|u_sobel|always0~2_combout ),
	.datad(\vga_pic|u_sobel|Add0~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|cnt_row~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_row~2 .lut_mask = 16'h0F00;
defparam \vga_pic|u_sobel|cnt_row~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N11
dffeas \vga_pic|u_sobel|cnt_row[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|cnt_row~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|u_sobel|cnt_row[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_row[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_row[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneive_lcell_comb \vga_pic|u_sobel|always0~0 (
// Equation(s):
// \vga_pic|u_sobel|always0~0_combout  = (\vga_pic|u_sobel|cnt_row [4] & (!\vga_pic|u_sobel|cnt_row [5] & (!\vga_pic|u_sobel|cnt_row [6] & \vga_pic|u_sobel|cnt_row [7])))

	.dataa(\vga_pic|u_sobel|cnt_row [4]),
	.datab(\vga_pic|u_sobel|cnt_row [5]),
	.datac(\vga_pic|u_sobel|cnt_row [6]),
	.datad(\vga_pic|u_sobel|cnt_row [7]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|always0~0 .lut_mask = 16'h0200;
defparam \vga_pic|u_sobel|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneive_lcell_comb \vga_pic|u_sobel|always0~1 (
// Equation(s):
// \vga_pic|u_sobel|always0~1_combout  = (\vga_pic|u_sobel|cnt_row [2] & (\vga_pic|u_sobel|cnt_row [1] & (\vga_pic|u_sobel|cnt_row [0] & \vga_pic|u_sobel|cnt_row [3])))

	.dataa(\vga_pic|u_sobel|cnt_row [2]),
	.datab(\vga_pic|u_sobel|cnt_row [1]),
	.datac(\vga_pic|u_sobel|cnt_row [0]),
	.datad(\vga_pic|u_sobel|cnt_row [3]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|always0~1 .lut_mask = 16'h8000;
defparam \vga_pic|u_sobel|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
cycloneive_lcell_comb \vga_pic|u_sobel|always0~2 (
// Equation(s):
// \vga_pic|u_sobel|always0~2_combout  = (\vga_pic|u_sobel|always0~0_combout  & (\vga_pic|u_sobel|Equal1~1_combout  & (\vga_pic|u_sobel|always0~1_combout  & \vga_pic|u_sobel|Equal1~0_combout )))

	.dataa(\vga_pic|u_sobel|always0~0_combout ),
	.datab(\vga_pic|u_sobel|Equal1~1_combout ),
	.datac(\vga_pic|u_sobel|always0~1_combout ),
	.datad(\vga_pic|u_sobel|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|always0~2 .lut_mask = 16'h8000;
defparam \vga_pic|u_sobel|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneive_lcell_comb \vga_pic|u_sobel|cnt_row~1 (
// Equation(s):
// \vga_pic|u_sobel|cnt_row~1_combout  = (!\vga_pic|u_sobel|always0~2_combout  & \vga_pic|u_sobel|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|u_sobel|always0~2_combout ),
	.datad(\vga_pic|u_sobel|Add0~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|cnt_row~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_row~1 .lut_mask = 16'h0F00;
defparam \vga_pic|u_sobel|cnt_row~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N13
dffeas \vga_pic|u_sobel|cnt_row[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|cnt_row~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|u_sobel|cnt_row[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|cnt_row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|cnt_row[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|cnt_row[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan4~0 (
// Equation(s):
// \vga_pic|u_sobel|LessThan4~0_combout  = (!\vga_pic|u_sobel|cnt_row [4] & (!\vga_pic|u_sobel|cnt_row [5] & (!\vga_pic|u_sobel|cnt_row [6] & !\vga_pic|u_sobel|cnt_row [7])))

	.dataa(\vga_pic|u_sobel|cnt_row [4]),
	.datab(\vga_pic|u_sobel|cnt_row [5]),
	.datac(\vga_pic|u_sobel|cnt_row [6]),
	.datad(\vga_pic|u_sobel|cnt_row [7]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan4~0 .lut_mask = 16'h0001;
defparam \vga_pic|u_sobel|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan4~1 (
// Equation(s):
// \vga_pic|u_sobel|LessThan4~1_combout  = (!\vga_pic|u_sobel|cnt_row [2] & (!\vga_pic|u_sobel|cnt_row [1] & (\vga_pic|u_sobel|LessThan4~0_combout  & !\vga_pic|u_sobel|cnt_row [3])))

	.dataa(\vga_pic|u_sobel|cnt_row [2]),
	.datab(\vga_pic|u_sobel|cnt_row [1]),
	.datac(\vga_pic|u_sobel|LessThan4~0_combout ),
	.datad(\vga_pic|u_sobel|cnt_row [3]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan4~1 .lut_mask = 16'h0010;
defparam \vga_pic|u_sobel|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
cycloneive_lcell_comb \vga_pic|u_sobel|data_valid_reg~0 (
// Equation(s):
// \vga_pic|u_sobel|data_valid_reg~0_combout  = (\vga_pic|u_sobel|cnt_col [7] & ((\vga_pic|u_sobel|cnt_col [5]) # (\vga_pic|u_sobel|cnt_col [6])))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|cnt_col [7]),
	.datac(\vga_pic|u_sobel|cnt_col [5]),
	.datad(\vga_pic|u_sobel|cnt_col [6]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|data_valid_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|data_valid_reg~0 .lut_mask = 16'hCCC0;
defparam \vga_pic|u_sobel|data_valid_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneive_lcell_comb \vga_pic|u_sobel|data_valid_reg~1 (
// Equation(s):
// \vga_pic|u_sobel|data_valid_reg~1_combout  = (\vga_pic|u_sobel|cnt_row [7] & ((\vga_pic|u_sobel|cnt_row [5]) # (\vga_pic|u_sobel|cnt_row [6])))

	.dataa(\vga_pic|u_sobel|cnt_row [5]),
	.datab(gnd),
	.datac(\vga_pic|u_sobel|cnt_row [6]),
	.datad(\vga_pic|u_sobel|cnt_row [7]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|data_valid_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|data_valid_reg~1 .lut_mask = 16'hFA00;
defparam \vga_pic|u_sobel|data_valid_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan3~0 (
// Equation(s):
// \vga_pic|u_sobel|LessThan3~0_combout  = (!\vga_pic|u_sobel|cnt_col [4] & (!\vga_pic|u_sobel|cnt_col [7] & (!\vga_pic|u_sobel|cnt_col [5] & !\vga_pic|u_sobel|cnt_col [6])))

	.dataa(\vga_pic|u_sobel|cnt_col [4]),
	.datab(\vga_pic|u_sobel|cnt_col [7]),
	.datac(\vga_pic|u_sobel|cnt_col [5]),
	.datad(\vga_pic|u_sobel|cnt_col [6]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan3~0 .lut_mask = 16'h0001;
defparam \vga_pic|u_sobel|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan3~1 (
// Equation(s):
// \vga_pic|u_sobel|LessThan3~1_combout  = (\vga_pic|u_sobel|LessThan3~0_combout  & (!\vga_pic|u_sobel|cnt_col [2] & (!\vga_pic|u_sobel|cnt_col [1] & !\vga_pic|u_sobel|cnt_col [3])))

	.dataa(\vga_pic|u_sobel|LessThan3~0_combout ),
	.datab(\vga_pic|u_sobel|cnt_col [2]),
	.datac(\vga_pic|u_sobel|cnt_col [1]),
	.datad(\vga_pic|u_sobel|cnt_col [3]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan3~1 .lut_mask = 16'h0002;
defparam \vga_pic|u_sobel|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
cycloneive_lcell_comb \vga_pic|u_sobel|data_valid_reg~2 (
// Equation(s):
// \vga_pic|u_sobel|data_valid_reg~2_combout  = (!\vga_pic|u_sobel|LessThan4~1_combout  & (!\vga_pic|u_sobel|data_valid_reg~0_combout  & (!\vga_pic|u_sobel|data_valid_reg~1_combout  & !\vga_pic|u_sobel|LessThan3~1_combout )))

	.dataa(\vga_pic|u_sobel|LessThan4~1_combout ),
	.datab(\vga_pic|u_sobel|data_valid_reg~0_combout ),
	.datac(\vga_pic|u_sobel|data_valid_reg~1_combout ),
	.datad(\vga_pic|u_sobel|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|data_valid_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|data_valid_reg~2 .lut_mask = 16'h0001;
defparam \vga_pic|u_sobel|data_valid_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N9
dffeas \vga_pic|u_sobel|data_valid_reg (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|data_valid_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|data_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|data_valid_reg .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|data_valid_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
cycloneive_lcell_comb \vga_pic|ram_addr[2]~45 (
// Equation(s):
// \vga_pic|ram_addr[2]~45_combout  = (\vga_pic|ram_addr [3]) # ((\vga_pic|ram_addr [4]) # ((\vga_pic|ram_addr [5]) # (\vga_pic|ram_addr [2])))

	.dataa(\vga_pic|ram_addr [3]),
	.datab(\vga_pic|ram_addr [4]),
	.datac(\vga_pic|ram_addr [5]),
	.datad(\vga_pic|ram_addr [2]),
	.cin(gnd),
	.combout(\vga_pic|ram_addr[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_addr[2]~45 .lut_mask = 16'hFFFE;
defparam \vga_pic|ram_addr[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
cycloneive_lcell_comb \vga_pic|ram_addr[2]~46 (
// Equation(s):
// \vga_pic|ram_addr[2]~46_combout  = (((\vga_pic|ram_addr [6]) # (\vga_pic|ram_addr [9])) # (!\vga_pic|ram_addr [7])) # (!\vga_pic|ram_addr [8])

	.dataa(\vga_pic|ram_addr [8]),
	.datab(\vga_pic|ram_addr [7]),
	.datac(\vga_pic|ram_addr [6]),
	.datad(\vga_pic|ram_addr [9]),
	.cin(gnd),
	.combout(\vga_pic|ram_addr[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_addr[2]~46 .lut_mask = 16'hFFF7;
defparam \vga_pic|ram_addr[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N28
cycloneive_lcell_comb \vga_pic|ram_addr[14]~53 (
// Equation(s):
// \vga_pic|ram_addr[14]~53_combout  = (\vga_pic|ram_addr [14] & (\vga_pic|ram_addr[13]~43  $ (GND))) # (!\vga_pic|ram_addr [14] & (!\vga_pic|ram_addr[13]~43  & VCC))
// \vga_pic|ram_addr[14]~54  = CARRY((\vga_pic|ram_addr [14] & !\vga_pic|ram_addr[13]~43 ))

	.dataa(gnd),
	.datab(\vga_pic|ram_addr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[13]~43 ),
	.combout(\vga_pic|ram_addr[14]~53_combout ),
	.cout(\vga_pic|ram_addr[14]~54 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[14]~53 .lut_mask = 16'hC30C;
defparam \vga_pic|ram_addr[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N30
cycloneive_lcell_comb \vga_pic|ram_addr[15]~55 (
// Equation(s):
// \vga_pic|ram_addr[15]~55_combout  = \vga_pic|ram_addr [15] $ (\vga_pic|ram_addr[14]~54 )

	.dataa(\vga_pic|ram_addr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|ram_addr[14]~54 ),
	.combout(\vga_pic|ram_addr[15]~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_addr[15]~55 .lut_mask = 16'h5A5A;
defparam \vga_pic|ram_addr[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N10
cycloneive_lcell_comb \vga_pic|ram_addr[2]~51 (
// Equation(s):
// \vga_pic|ram_addr[2]~51_combout  = (\keyin[3]~input_o ) # (((!\vga_pic|ram_rden~q  & \keyin[2]~input_o )) # (!\vga_pic|Equal5~0_combout ))

	.dataa(\vga_pic|ram_rden~q ),
	.datab(\keyin[2]~input_o ),
	.datac(\keyin[3]~input_o ),
	.datad(\vga_pic|Equal5~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram_addr[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_addr[2]~51 .lut_mask = 16'hF4FF;
defparam \vga_pic|ram_addr[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N0
cycloneive_lcell_comb \vga_pic|ram_addr[2]~52 (
// Equation(s):
// \vga_pic|ram_addr[2]~52_combout  = (\vga_pic|always1~5_combout  & (\vga_pic|u_sobel|data_valid_reg~q )) # (!\vga_pic|always1~5_combout  & ((!\vga_pic|ram_addr[2]~51_combout )))

	.dataa(\vga_pic|always1~5_combout ),
	.datab(gnd),
	.datac(\vga_pic|u_sobel|data_valid_reg~q ),
	.datad(\vga_pic|ram_addr[2]~51_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram_addr[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_addr[2]~52 .lut_mask = 16'hA0F5;
defparam \vga_pic|ram_addr[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N31
dffeas \vga_pic|ram_addr[15] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[15]~55_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[15] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
cycloneive_lcell_comb \vga_pic|ram_addr[2]~47 (
// Equation(s):
// \vga_pic|ram_addr[2]~47_combout  = (\vga_pic|ram_addr [12]) # ((\vga_pic|ram_addr [11]) # ((\vga_pic|ram_addr [15]) # (\vga_pic|ram_addr [10])))

	.dataa(\vga_pic|ram_addr [12]),
	.datab(\vga_pic|ram_addr [11]),
	.datac(\vga_pic|ram_addr [15]),
	.datad(\vga_pic|ram_addr [10]),
	.cin(gnd),
	.combout(\vga_pic|ram_addr[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_addr[2]~47 .lut_mask = 16'hFFFE;
defparam \vga_pic|ram_addr[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
cycloneive_lcell_comb \vga_pic|ram_addr[2]~44 (
// Equation(s):
// \vga_pic|ram_addr[2]~44_combout  = (((!\vga_pic|ram_addr [1]) # (!\vga_pic|ram_addr [14])) # (!\vga_pic|ram_addr [0])) # (!\vga_pic|ram_addr [13])

	.dataa(\vga_pic|ram_addr [13]),
	.datab(\vga_pic|ram_addr [0]),
	.datac(\vga_pic|ram_addr [14]),
	.datad(\vga_pic|ram_addr [1]),
	.cin(gnd),
	.combout(\vga_pic|ram_addr[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_addr[2]~44 .lut_mask = 16'h7FFF;
defparam \vga_pic|ram_addr[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
cycloneive_lcell_comb \vga_pic|ram_addr[2]~48 (
// Equation(s):
// \vga_pic|ram_addr[2]~48_combout  = (\vga_pic|ram_addr[2]~45_combout ) # ((\vga_pic|ram_addr[2]~46_combout ) # ((\vga_pic|ram_addr[2]~47_combout ) # (\vga_pic|ram_addr[2]~44_combout )))

	.dataa(\vga_pic|ram_addr[2]~45_combout ),
	.datab(\vga_pic|ram_addr[2]~46_combout ),
	.datac(\vga_pic|ram_addr[2]~47_combout ),
	.datad(\vga_pic|ram_addr[2]~44_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram_addr[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_addr[2]~48 .lut_mask = 16'hFFFE;
defparam \vga_pic|ram_addr[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N4
cycloneive_lcell_comb \vga_pic|ram_addr[2]~49 (
// Equation(s):
// \vga_pic|ram_addr[2]~49_combout  = (\vga_pic|ram_addr[2]~48_combout ) # ((\vga_pic|always1~5_combout  & (!\vga_pic|u_sobel|data_valid_reg~q )) # (!\vga_pic|always1~5_combout  & ((!\vga_pic|ram_rden~q ))))

	.dataa(\vga_pic|u_sobel|data_valid_reg~q ),
	.datab(\vga_pic|ram_addr[2]~48_combout ),
	.datac(\vga_pic|ram_rden~q ),
	.datad(\vga_pic|always1~5_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram_addr[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_addr[2]~49 .lut_mask = 16'hDDCF;
defparam \vga_pic|ram_addr[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N18
cycloneive_lcell_comb \vga_pic|ram_addr[2]~50 (
// Equation(s):
// \vga_pic|ram_addr[2]~50_combout  = ((!\vga_pic|always1~5_combout  & !\vga_pic|Equal6~0_combout )) # (!\vga_pic|ram_addr[2]~49_combout )

	.dataa(\vga_pic|always1~5_combout ),
	.datab(gnd),
	.datac(\vga_pic|ram_addr[2]~49_combout ),
	.datad(\vga_pic|Equal6~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram_addr[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram_addr[2]~50 .lut_mask = 16'h0F5F;
defparam \vga_pic|ram_addr[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N1
dffeas \vga_pic|ram_addr[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[0] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N2
cycloneive_lcell_comb \vga_pic|ram_addr[1]~18 (
// Equation(s):
// \vga_pic|ram_addr[1]~18_combout  = (\vga_pic|ram_addr [1] & (!\vga_pic|ram_addr[0]~17 )) # (!\vga_pic|ram_addr [1] & ((\vga_pic|ram_addr[0]~17 ) # (GND)))
// \vga_pic|ram_addr[1]~19  = CARRY((!\vga_pic|ram_addr[0]~17 ) # (!\vga_pic|ram_addr [1]))

	.dataa(gnd),
	.datab(\vga_pic|ram_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[0]~17 ),
	.combout(\vga_pic|ram_addr[1]~18_combout ),
	.cout(\vga_pic|ram_addr[1]~19 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[1]~18 .lut_mask = 16'h3C3F;
defparam \vga_pic|ram_addr[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y25_N3
dffeas \vga_pic|ram_addr[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[1] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N4
cycloneive_lcell_comb \vga_pic|ram_addr[2]~20 (
// Equation(s):
// \vga_pic|ram_addr[2]~20_combout  = (\vga_pic|ram_addr [2] & (\vga_pic|ram_addr[1]~19  $ (GND))) # (!\vga_pic|ram_addr [2] & (!\vga_pic|ram_addr[1]~19  & VCC))
// \vga_pic|ram_addr[2]~21  = CARRY((\vga_pic|ram_addr [2] & !\vga_pic|ram_addr[1]~19 ))

	.dataa(gnd),
	.datab(\vga_pic|ram_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[1]~19 ),
	.combout(\vga_pic|ram_addr[2]~20_combout ),
	.cout(\vga_pic|ram_addr[2]~21 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[2]~20 .lut_mask = 16'hC30C;
defparam \vga_pic|ram_addr[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y25_N5
dffeas \vga_pic|ram_addr[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[2] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N6
cycloneive_lcell_comb \vga_pic|ram_addr[3]~22 (
// Equation(s):
// \vga_pic|ram_addr[3]~22_combout  = (\vga_pic|ram_addr [3] & (!\vga_pic|ram_addr[2]~21 )) # (!\vga_pic|ram_addr [3] & ((\vga_pic|ram_addr[2]~21 ) # (GND)))
// \vga_pic|ram_addr[3]~23  = CARRY((!\vga_pic|ram_addr[2]~21 ) # (!\vga_pic|ram_addr [3]))

	.dataa(\vga_pic|ram_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[2]~21 ),
	.combout(\vga_pic|ram_addr[3]~22_combout ),
	.cout(\vga_pic|ram_addr[3]~23 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[3]~22 .lut_mask = 16'h5A5F;
defparam \vga_pic|ram_addr[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y25_N7
dffeas \vga_pic|ram_addr[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[3] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N8
cycloneive_lcell_comb \vga_pic|ram_addr[4]~24 (
// Equation(s):
// \vga_pic|ram_addr[4]~24_combout  = (\vga_pic|ram_addr [4] & (\vga_pic|ram_addr[3]~23  $ (GND))) # (!\vga_pic|ram_addr [4] & (!\vga_pic|ram_addr[3]~23  & VCC))
// \vga_pic|ram_addr[4]~25  = CARRY((\vga_pic|ram_addr [4] & !\vga_pic|ram_addr[3]~23 ))

	.dataa(gnd),
	.datab(\vga_pic|ram_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[3]~23 ),
	.combout(\vga_pic|ram_addr[4]~24_combout ),
	.cout(\vga_pic|ram_addr[4]~25 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[4]~24 .lut_mask = 16'hC30C;
defparam \vga_pic|ram_addr[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y25_N9
dffeas \vga_pic|ram_addr[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[4] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
cycloneive_lcell_comb \vga_pic|ram_addr[5]~26 (
// Equation(s):
// \vga_pic|ram_addr[5]~26_combout  = (\vga_pic|ram_addr [5] & (!\vga_pic|ram_addr[4]~25 )) # (!\vga_pic|ram_addr [5] & ((\vga_pic|ram_addr[4]~25 ) # (GND)))
// \vga_pic|ram_addr[5]~27  = CARRY((!\vga_pic|ram_addr[4]~25 ) # (!\vga_pic|ram_addr [5]))

	.dataa(\vga_pic|ram_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[4]~25 ),
	.combout(\vga_pic|ram_addr[5]~26_combout ),
	.cout(\vga_pic|ram_addr[5]~27 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[5]~26 .lut_mask = 16'h5A5F;
defparam \vga_pic|ram_addr[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y25_N11
dffeas \vga_pic|ram_addr[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[5] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N12
cycloneive_lcell_comb \vga_pic|ram_addr[6]~28 (
// Equation(s):
// \vga_pic|ram_addr[6]~28_combout  = (\vga_pic|ram_addr [6] & (\vga_pic|ram_addr[5]~27  $ (GND))) # (!\vga_pic|ram_addr [6] & (!\vga_pic|ram_addr[5]~27  & VCC))
// \vga_pic|ram_addr[6]~29  = CARRY((\vga_pic|ram_addr [6] & !\vga_pic|ram_addr[5]~27 ))

	.dataa(\vga_pic|ram_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[5]~27 ),
	.combout(\vga_pic|ram_addr[6]~28_combout ),
	.cout(\vga_pic|ram_addr[6]~29 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[6]~28 .lut_mask = 16'hA50A;
defparam \vga_pic|ram_addr[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y25_N13
dffeas \vga_pic|ram_addr[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[6] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N14
cycloneive_lcell_comb \vga_pic|ram_addr[7]~30 (
// Equation(s):
// \vga_pic|ram_addr[7]~30_combout  = (\vga_pic|ram_addr [7] & (!\vga_pic|ram_addr[6]~29 )) # (!\vga_pic|ram_addr [7] & ((\vga_pic|ram_addr[6]~29 ) # (GND)))
// \vga_pic|ram_addr[7]~31  = CARRY((!\vga_pic|ram_addr[6]~29 ) # (!\vga_pic|ram_addr [7]))

	.dataa(gnd),
	.datab(\vga_pic|ram_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[6]~29 ),
	.combout(\vga_pic|ram_addr[7]~30_combout ),
	.cout(\vga_pic|ram_addr[7]~31 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[7]~30 .lut_mask = 16'h3C3F;
defparam \vga_pic|ram_addr[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y25_N15
dffeas \vga_pic|ram_addr[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[7] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N16
cycloneive_lcell_comb \vga_pic|ram_addr[8]~32 (
// Equation(s):
// \vga_pic|ram_addr[8]~32_combout  = (\vga_pic|ram_addr [8] & (\vga_pic|ram_addr[7]~31  $ (GND))) # (!\vga_pic|ram_addr [8] & (!\vga_pic|ram_addr[7]~31  & VCC))
// \vga_pic|ram_addr[8]~33  = CARRY((\vga_pic|ram_addr [8] & !\vga_pic|ram_addr[7]~31 ))

	.dataa(gnd),
	.datab(\vga_pic|ram_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[7]~31 ),
	.combout(\vga_pic|ram_addr[8]~32_combout ),
	.cout(\vga_pic|ram_addr[8]~33 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[8]~32 .lut_mask = 16'hC30C;
defparam \vga_pic|ram_addr[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y25_N17
dffeas \vga_pic|ram_addr[8] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[8] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N18
cycloneive_lcell_comb \vga_pic|ram_addr[9]~34 (
// Equation(s):
// \vga_pic|ram_addr[9]~34_combout  = (\vga_pic|ram_addr [9] & (!\vga_pic|ram_addr[8]~33 )) # (!\vga_pic|ram_addr [9] & ((\vga_pic|ram_addr[8]~33 ) # (GND)))
// \vga_pic|ram_addr[9]~35  = CARRY((!\vga_pic|ram_addr[8]~33 ) # (!\vga_pic|ram_addr [9]))

	.dataa(gnd),
	.datab(\vga_pic|ram_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[8]~33 ),
	.combout(\vga_pic|ram_addr[9]~34_combout ),
	.cout(\vga_pic|ram_addr[9]~35 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[9]~34 .lut_mask = 16'h3C3F;
defparam \vga_pic|ram_addr[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y25_N19
dffeas \vga_pic|ram_addr[9] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[9] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N20
cycloneive_lcell_comb \vga_pic|ram_addr[10]~36 (
// Equation(s):
// \vga_pic|ram_addr[10]~36_combout  = (\vga_pic|ram_addr [10] & (\vga_pic|ram_addr[9]~35  $ (GND))) # (!\vga_pic|ram_addr [10] & (!\vga_pic|ram_addr[9]~35  & VCC))
// \vga_pic|ram_addr[10]~37  = CARRY((\vga_pic|ram_addr [10] & !\vga_pic|ram_addr[9]~35 ))

	.dataa(gnd),
	.datab(\vga_pic|ram_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[9]~35 ),
	.combout(\vga_pic|ram_addr[10]~36_combout ),
	.cout(\vga_pic|ram_addr[10]~37 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[10]~36 .lut_mask = 16'hC30C;
defparam \vga_pic|ram_addr[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y25_N21
dffeas \vga_pic|ram_addr[10] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[10] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
cycloneive_lcell_comb \vga_pic|ram_addr[11]~38 (
// Equation(s):
// \vga_pic|ram_addr[11]~38_combout  = (\vga_pic|ram_addr [11] & (!\vga_pic|ram_addr[10]~37 )) # (!\vga_pic|ram_addr [11] & ((\vga_pic|ram_addr[10]~37 ) # (GND)))
// \vga_pic|ram_addr[11]~39  = CARRY((!\vga_pic|ram_addr[10]~37 ) # (!\vga_pic|ram_addr [11]))

	.dataa(\vga_pic|ram_addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[10]~37 ),
	.combout(\vga_pic|ram_addr[11]~38_combout ),
	.cout(\vga_pic|ram_addr[11]~39 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[11]~38 .lut_mask = 16'h5A5F;
defparam \vga_pic|ram_addr[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y25_N23
dffeas \vga_pic|ram_addr[11] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[11] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N24
cycloneive_lcell_comb \vga_pic|ram_addr[12]~40 (
// Equation(s):
// \vga_pic|ram_addr[12]~40_combout  = (\vga_pic|ram_addr [12] & (\vga_pic|ram_addr[11]~39  $ (GND))) # (!\vga_pic|ram_addr [12] & (!\vga_pic|ram_addr[11]~39  & VCC))
// \vga_pic|ram_addr[12]~41  = CARRY((\vga_pic|ram_addr [12] & !\vga_pic|ram_addr[11]~39 ))

	.dataa(gnd),
	.datab(\vga_pic|ram_addr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[11]~39 ),
	.combout(\vga_pic|ram_addr[12]~40_combout ),
	.cout(\vga_pic|ram_addr[12]~41 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[12]~40 .lut_mask = 16'hC30C;
defparam \vga_pic|ram_addr[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y25_N25
dffeas \vga_pic|ram_addr[12] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[12] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N26
cycloneive_lcell_comb \vga_pic|ram_addr[13]~42 (
// Equation(s):
// \vga_pic|ram_addr[13]~42_combout  = (\vga_pic|ram_addr [13] & (!\vga_pic|ram_addr[12]~41 )) # (!\vga_pic|ram_addr [13] & ((\vga_pic|ram_addr[12]~41 ) # (GND)))
// \vga_pic|ram_addr[13]~43  = CARRY((!\vga_pic|ram_addr[12]~41 ) # (!\vga_pic|ram_addr [13]))

	.dataa(\vga_pic|ram_addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|ram_addr[12]~41 ),
	.combout(\vga_pic|ram_addr[13]~42_combout ),
	.cout(\vga_pic|ram_addr[13]~43 ));
// synopsys translate_off
defparam \vga_pic|ram_addr[13]~42 .lut_mask = 16'h5A5F;
defparam \vga_pic|ram_addr[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y25_N27
dffeas \vga_pic|ram_addr[13] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[13] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N29
dffeas \vga_pic|ram_addr[14] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|ram_addr[14]~53_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\vga_pic|ram_addr[2]~50_combout ),
	.sload(gnd),
	.ena(\vga_pic|ram_addr[2]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram_addr[14] .is_wysiwyg = "true";
defparam \vga_pic|ram_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N4
cycloneive_lcell_comb \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode412w[2] (
// Equation(s):
// \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode412w [2] = (!\vga_pic|ram_addr [14] & (\vga_pic|u_sobel|data_valid_reg~q  & \vga_pic|ram_addr [13]))

	.dataa(gnd),
	.datab(\vga_pic|ram_addr [14]),
	.datac(\vga_pic|u_sobel|data_valid_reg~q ),
	.datad(\vga_pic|ram_addr [13]),
	.cin(gnd),
	.combout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode412w [2]),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode412w[2] .lut_mask = 16'h3000;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode412w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N1
dffeas \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_a_store (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|ram_rden~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N11
dffeas \vga_pic|ram1_inst|altsyncram_component|auto_generated|wren_a_store (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|data_valid_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram1_inst|altsyncram_component|auto_generated|wren_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|wren_a_store .is_wysiwyg = "true";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|wren_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cycloneive_lcell_comb \vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0 (
// Equation(s):
// \vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0_combout  = (\vga_pic|ram_rden~q ) # ((\vga_pic|u_sobel|data_valid_reg~q ) # ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_a_store~q ) # 
// (\vga_pic|ram1_inst|altsyncram_component|auto_generated|wren_a_store~q )))

	.dataa(\vga_pic|ram_rden~q ),
	.datab(\vga_pic|u_sobel|data_valid_reg~q ),
	.datac(\vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|wren_a_store~q ),
	.cin(gnd),
	.combout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0 .lut_mask = 16'hFFFE;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N28
cycloneive_lcell_comb \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w[2] (
// Equation(s):
// \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2] = (\vga_pic|ram_addr [13] & (!\vga_pic|ram_addr [14] & \vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0_combout ))

	.dataa(\vga_pic|ram_addr [13]),
	.datab(gnd),
	.datac(\vga_pic|ram_addr [14]),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w[2] .lut_mask = 16'h0A00;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
cycloneive_lcell_comb \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout  = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
cycloneive_lcell_comb \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout  = (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & 
// (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT )) # (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & 
// ((\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY((!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ) # 
// (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y20_N17
dffeas \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
cycloneive_lcell_comb \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout  = (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY((\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// !\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y20_N19
dffeas \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
cycloneive_lcell_comb \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout  = (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] & 
// (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT )) # (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] & 
// ((\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY((!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ) # 
// (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y20_N21
dffeas \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N0
cycloneive_lcell_comb \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 (
// Equation(s):
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  = (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] & (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0] & 
// !\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1])))

	.dataa(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datab(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.datac(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .lut_mask = 16'h0080;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
cycloneive_lcell_comb \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout  = (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & 
// (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & 
// (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY((\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & 
// !\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y20_N23
dffeas \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
cycloneive_lcell_comb \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout  = (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] & 
// (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT )) # (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] & 
// ((\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ) # (GND)))
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  = CARRY((!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ) # 
// (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y20_N25
dffeas \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
cycloneive_lcell_comb \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 (
// Equation(s):
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout  = (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & 
// (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  $ (GND))) # (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & 
// (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  & VCC))
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT  = CARRY((\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & 
// !\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ))

	.dataa(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.combout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout ),
	.cout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y20_N27
dffeas \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
cycloneive_lcell_comb \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 (
// Equation(s):
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout  = (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] & 
// (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT )) # (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] & 
// ((\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ) # (GND)))
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  = CARRY((!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ) # 
// (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.combout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout ),
	.cout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y20_N29
dffeas \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N30
cycloneive_lcell_comb \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~0 (
// Equation(s):
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~0_combout  = !\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.combout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
cycloneive_lcell_comb \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 (
// Equation(s):
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout  = (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & 
// (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] & (!\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & 
// !\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5])))

	.dataa(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.datab(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.datac(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.datad(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .lut_mask = 16'h0008;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N10
cycloneive_lcell_comb \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual (
// Equation(s):
// \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout  = (\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~0_combout ) # 
// ((\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  & \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~0_combout ),
	.datad(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .lut_mask = 16'hFCF0;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N15
dffeas \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[0][9] (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[0][9]~combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & (((!\vga_pic|color_data_out[11]~20_combout  & 
// !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout )) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & (\vga_pic|color_data_out[11]~20_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout )))

	.dataa(\vga_pic|color_data_out[11]~20_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[0][9]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[0][9] .lut_mask = 16'h18F0;
defparam \vga_pic|Mult1|mult_core|romout[0][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[1][5]~8 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[1][5]~8_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout )))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout )) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  $ (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout )))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[1][5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[1][5]~8 .lut_mask = 16'h6118;
defparam \vga_pic|Mult1|mult_core|romout[1][5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N18
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\vga_pic|Mult1|mult_core|romout[0][9]~combout  $ (\vga_pic|Mult1|mult_core|romout[1][5]~8_combout  $ (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\vga_pic|Mult1|mult_core|romout[0][9]~combout  & ((\vga_pic|Mult1|mult_core|romout[1][5]~8_combout ) # (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\vga_pic|Mult1|mult_core|romout[0][9]~combout  & (\vga_pic|Mult1|mult_core|romout[1][5]~8_combout  & !\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\vga_pic|Mult1|mult_core|romout[0][9]~combout ),
	.datab(\vga_pic|Mult1|mult_core|romout[1][5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[0][9]~10 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[0][9]~10_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout )))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[0][9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[0][9]~10 .lut_mask = 16'h7870;
defparam \vga_pic|Mult0|mult_core|romout[0][9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[1][5]~9 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[1][5]~9_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout  & !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout )))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout  $ (((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout )))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[1][5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[1][5]~9 .lut_mask = 16'h6158;
defparam \vga_pic|Mult0|mult_core|romout[1][5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\vga_pic|Mult0|mult_core|romout[0][9]~10_combout  & ((\vga_pic|Mult0|mult_core|romout[1][5]~9_combout  & (\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) # 
// (!\vga_pic|Mult0|mult_core|romout[1][5]~9_combout  & (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # (!\vga_pic|Mult0|mult_core|romout[0][9]~10_combout  & ((\vga_pic|Mult0|mult_core|romout[1][5]~9_combout  & 
// (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\vga_pic|Mult0|mult_core|romout[1][5]~9_combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\vga_pic|Mult0|mult_core|romout[0][9]~10_combout  & (!\vga_pic|Mult0|mult_core|romout[1][5]~9_combout  & !\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\vga_pic|Mult0|mult_core|romout[0][9]~10_combout  & ((!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\vga_pic|Mult0|mult_core|romout[1][5]~9_combout ))))

	.dataa(\vga_pic|Mult0|mult_core|romout[0][9]~10_combout ),
	.datab(\vga_pic|Mult0|mult_core|romout[1][5]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
cycloneive_lcell_comb \vga_pic|Add27~16 (
// Equation(s):
// \vga_pic|Add27~16_combout  = ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  $ (!\vga_pic|Add27~15 )))) # (GND)
// \vga_pic|Add27~17  = CARRY((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ) # (!\vga_pic|Add27~15 ))) # 
// (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & !\vga_pic|Add27~15 )))

	.dataa(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add27~15 ),
	.combout(\vga_pic|Add27~16_combout ),
	.cout(\vga_pic|Add27~17 ));
// synopsys translate_off
defparam \vga_pic|Add27~16 .lut_mask = 16'h698E;
defparam \vga_pic|Add27~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[1][5]~6 (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[1][5]~6_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ))))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  & (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[1][5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[1][5]~6 .lut_mask = 16'hA876;
defparam \vga_pic|Mult2|mult_core|romout[1][5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\vga_pic|Mult2|mult_core|romout[1][5]~6_combout  & (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\vga_pic|Mult2|mult_core|romout[1][5]~6_combout  & 
// ((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\vga_pic|Mult2|mult_core|romout[1][5]~6_combout ))

	.dataa(gnd),
	.datab(\vga_pic|Mult2|mult_core|romout[1][5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cycloneive_lcell_comb \vga_pic|gray_data[1]~26 (
// Equation(s):
// \vga_pic|gray_data[1]~26_combout  = (\vga_pic|Add27~16_combout  & ((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (\vga_pic|gray_data[0]~25  & VCC)) # (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  
// & (!\vga_pic|gray_data[0]~25 )))) # (!\vga_pic|Add27~16_combout  & ((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\vga_pic|gray_data[0]~25 )) # (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// ((\vga_pic|gray_data[0]~25 ) # (GND)))))
// \vga_pic|gray_data[1]~27  = CARRY((\vga_pic|Add27~16_combout  & (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & !\vga_pic|gray_data[0]~25 )) # (!\vga_pic|Add27~16_combout  & ((!\vga_pic|gray_data[0]~25 ) # 
// (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\vga_pic|Add27~16_combout ),
	.datab(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[0]~25 ),
	.combout(\vga_pic|gray_data[1]~26_combout ),
	.cout(\vga_pic|gray_data[1]~27 ));
// synopsys translate_off
defparam \vga_pic|gray_data[1]~26 .lut_mask = 16'h9617;
defparam \vga_pic|gray_data[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \vga_pic|gray_data[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|gray_data[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|gray_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|gray_data[1] .is_wysiwyg = "true";
defparam \vga_pic|gray_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N30
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[1][6] (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[1][6]~combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout  $ 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ))))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout  & 
// !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[1][6]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[1][6] .lut_mask = 16'h429C;
defparam \vga_pic|Mult0|mult_core|romout[1][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[0][10]~11 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[0][10]~11_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[0][10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[0][10]~11 .lut_mask = 16'h8080;
defparam \vga_pic|Mult0|mult_core|romout[0][10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = ((\vga_pic|Mult0|mult_core|romout[1][6]~combout  $ (\vga_pic|Mult0|mult_core|romout[0][10]~11_combout  $ (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))) # 
// (GND)
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\vga_pic|Mult0|mult_core|romout[1][6]~combout  & ((\vga_pic|Mult0|mult_core|romout[0][10]~11_combout ) # (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))) # 
// (!\vga_pic|Mult0|mult_core|romout[1][6]~combout  & (\vga_pic|Mult0|mult_core|romout[0][10]~11_combout  & !\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))

	.dataa(\vga_pic|Mult0|mult_core|romout[1][6]~combout ),
	.datab(\vga_pic|Mult0|mult_core|romout[0][10]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[0][10]~10 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[0][10]~10_combout  = (\vga_pic|color_data_out[11]~20_combout  & (((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout )))) # (!\vga_pic|color_data_out[11]~20_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout )))

	.dataa(\vga_pic|color_data_out[11]~20_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[0][10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[0][10]~10 .lut_mask = 16'h4AAA;
defparam \vga_pic|Mult1|mult_core|romout[0][10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[1][6]~9 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[1][6]~9_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ))))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[1][6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[1][6]~9 .lut_mask = 16'hB22C;
defparam \vga_pic|Mult1|mult_core|romout[1][6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\vga_pic|Mult1|mult_core|romout[0][10]~10_combout  & ((\vga_pic|Mult1|mult_core|romout[1][6]~9_combout  & (\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) 
// # (!\vga_pic|Mult1|mult_core|romout[1][6]~9_combout  & (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # (!\vga_pic|Mult1|mult_core|romout[0][10]~10_combout  & ((\vga_pic|Mult1|mult_core|romout[1][6]~9_combout  & 
// (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\vga_pic|Mult1|mult_core|romout[1][6]~9_combout  & ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\vga_pic|Mult1|mult_core|romout[0][10]~10_combout  & (!\vga_pic|Mult1|mult_core|romout[1][6]~9_combout  & !\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\vga_pic|Mult1|mult_core|romout[0][10]~10_combout  & ((!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\vga_pic|Mult1|mult_core|romout[1][6]~9_combout ))))

	.dataa(\vga_pic|Mult1|mult_core|romout[0][10]~10_combout ),
	.datab(\vga_pic|Mult1|mult_core|romout[1][6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
cycloneive_lcell_comb \vga_pic|Add27~18 (
// Equation(s):
// \vga_pic|Add27~18_combout  = (\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (\vga_pic|Add27~17  & VCC)) # 
// (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\vga_pic|Add27~17 )))) # (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  
// & (!\vga_pic|Add27~17 )) # (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vga_pic|Add27~17 ) # (GND)))))
// \vga_pic|Add27~19  = CARRY((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & !\vga_pic|Add27~17 )) # 
// (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((!\vga_pic|Add27~17 ) # (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add27~17 ),
	.combout(\vga_pic|Add27~18_combout ),
	.cout(\vga_pic|Add27~19 ));
// synopsys translate_off
defparam \vga_pic|Add27~18 .lut_mask = 16'h9617;
defparam \vga_pic|Add27~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[1][6]~7 (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[1][6]~7_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  & (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout )))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  & !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[1][6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[1][6]~7 .lut_mask = 16'h580E;
defparam \vga_pic|Mult2|mult_core|romout[1][6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\vga_pic|Mult2|mult_core|romout[1][6]~7_combout  & (\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\vga_pic|Mult2|mult_core|romout[1][6]~7_combout  
// & (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\vga_pic|Mult2|mult_core|romout[1][6]~7_combout  & !\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(\vga_pic|Mult2|mult_core|romout[1][6]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA50A;
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cycloneive_lcell_comb \vga_pic|gray_data[2]~28 (
// Equation(s):
// \vga_pic|gray_data[2]~28_combout  = ((\vga_pic|Add27~18_combout  $ (\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (!\vga_pic|gray_data[1]~27 )))) # (GND)
// \vga_pic|gray_data[2]~29  = CARRY((\vga_pic|Add27~18_combout  & ((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ) # (!\vga_pic|gray_data[1]~27 ))) # (!\vga_pic|Add27~18_combout  & 
// (\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & !\vga_pic|gray_data[1]~27 )))

	.dataa(\vga_pic|Add27~18_combout ),
	.datab(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[1]~27 ),
	.combout(\vga_pic|gray_data[2]~28_combout ),
	.cout(\vga_pic|gray_data[2]~29 ));
// synopsys translate_off
defparam \vga_pic|gray_data[2]~28 .lut_mask = 16'h698E;
defparam \vga_pic|gray_data[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \vga_pic|gray_data[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|gray_data[2]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|gray_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|gray_data[2] .is_wysiwyg = "true";
defparam \vga_pic|gray_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[1][7]~12 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[1][7]~12_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout  $ 
// (((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ))))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[1][7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[1][7]~12 .lut_mask = 16'hD64A;
defparam \vga_pic|Mult0|mult_core|romout[1][7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\vga_pic|Mult0|mult_core|romout[1][7]~12_combout  & (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\vga_pic|Mult0|mult_core|romout[1][7]~12_combout  & 
// ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\vga_pic|Mult0|mult_core|romout[1][7]~12_combout ))

	.dataa(\vga_pic|Mult0|mult_core|romout[1][7]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h5A5F;
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[0][11] (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[0][11]~combout  = (\vga_pic|color_data_out[11]~20_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ))

	.dataa(\vga_pic|color_data_out[11]~20_combout ),
	.datab(gnd),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[0][11]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[0][11] .lut_mask = 16'hA000;
defparam \vga_pic|Mult1|mult_core|romout[0][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[1][7]~11 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[1][7]~11_combout  = \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  $ (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[1][7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[1][7]~11 .lut_mask = 16'h969A;
defparam \vga_pic|Mult1|mult_core|romout[1][7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N22
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = ((\vga_pic|Mult1|mult_core|romout[0][11]~combout  $ (\vga_pic|Mult1|mult_core|romout[1][7]~11_combout  $ (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 )))) # 
// (GND)
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\vga_pic|Mult1|mult_core|romout[0][11]~combout  & ((\vga_pic|Mult1|mult_core|romout[1][7]~11_combout ) # (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ))) # 
// (!\vga_pic|Mult1|mult_core|romout[0][11]~combout  & (\vga_pic|Mult1|mult_core|romout[1][7]~11_combout  & !\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 )))

	.dataa(\vga_pic|Mult1|mult_core|romout[0][11]~combout ),
	.datab(\vga_pic|Mult1|mult_core|romout[1][7]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
cycloneive_lcell_comb \vga_pic|Add27~20 (
// Equation(s):
// \vga_pic|Add27~20_combout  = ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  $ (\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (!\vga_pic|Add27~19 )))) # (GND)
// \vga_pic|Add27~21  = CARRY((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ) # (!\vga_pic|Add27~19 ))) # 
// (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & !\vga_pic|Add27~19 )))

	.dataa(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datab(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add27~19 ),
	.combout(\vga_pic|Add27~20_combout ),
	.cout(\vga_pic|Add27~21 ));
// synopsys translate_off
defparam \vga_pic|Add27~20 .lut_mask = 16'h698E;
defparam \vga_pic|Add27~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[1][7] (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[1][7]~combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ) # 
// ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout )))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  & 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  & !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout )))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[1][7]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[1][7] .lut_mask = 16'hC4C2;
defparam \vga_pic|Mult2|mult_core|romout[1][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\vga_pic|Mult2|mult_core|romout[1][7]~combout  & (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\vga_pic|Mult2|mult_core|romout[1][7]~combout  & 
// ((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\vga_pic|Mult2|mult_core|romout[1][7]~combout ))

	.dataa(gnd),
	.datab(\vga_pic|Mult2|mult_core|romout[1][7]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cycloneive_lcell_comb \vga_pic|gray_data[3]~30 (
// Equation(s):
// \vga_pic|gray_data[3]~30_combout  = (\vga_pic|Add27~20_combout  & ((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (\vga_pic|gray_data[2]~29  & VCC)) # (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  
// & (!\vga_pic|gray_data[2]~29 )))) # (!\vga_pic|Add27~20_combout  & ((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\vga_pic|gray_data[2]~29 )) # (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// ((\vga_pic|gray_data[2]~29 ) # (GND)))))
// \vga_pic|gray_data[3]~31  = CARRY((\vga_pic|Add27~20_combout  & (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & !\vga_pic|gray_data[2]~29 )) # (!\vga_pic|Add27~20_combout  & ((!\vga_pic|gray_data[2]~29 ) # 
// (!\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\vga_pic|Add27~20_combout ),
	.datab(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[2]~29 ),
	.combout(\vga_pic|gray_data[3]~30_combout ),
	.cout(\vga_pic|gray_data[3]~31 ));
// synopsys translate_off
defparam \vga_pic|gray_data[3]~30 .lut_mask = 16'h9617;
defparam \vga_pic|gray_data[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \vga_pic|gray_data[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|gray_data[3]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|gray_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|gray_data[3] .is_wysiwyg = "true";
defparam \vga_pic|gray_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[1][8]~12 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[1][8]~12_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout  $ 
// (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ))))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout  & 
// ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[1][8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[1][8]~12 .lut_mask = 16'h17E0;
defparam \vga_pic|Mult1|mult_core|romout[1][8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\vga_pic|Mult1|mult_core|romout[1][8]~12_combout  & (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\vga_pic|Mult1|mult_core|romout[1][8]~12_combout  & 
// ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\vga_pic|Mult1|mult_core|romout[1][8]~12_combout ))

	.dataa(gnd),
	.datab(\vga_pic|Mult1|mult_core|romout[1][8]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[1][8]~13 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[1][8]~13_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout  & (((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & 
// !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout )) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & 
// \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[1][8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[1][8]~13 .lut_mask = 16'h3C4C;
defparam \vga_pic|Mult0|mult_core|romout[1][8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = (\vga_pic|Mult0|mult_core|romout[1][8]~13_combout  & (\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (GND))) # 
// (!\vga_pic|Mult0|mult_core|romout[1][8]~13_combout  & (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  & VCC))
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\vga_pic|Mult0|mult_core|romout[1][8]~13_combout  & !\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ))

	.dataa(\vga_pic|Mult0|mult_core|romout[1][8]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hA50A;
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
cycloneive_lcell_comb \vga_pic|Add27~22 (
// Equation(s):
// \vga_pic|Add27~22_combout  = (\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (\vga_pic|Add27~21  & VCC)) # 
// (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (!\vga_pic|Add27~21 )))) # (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  
// & (!\vga_pic|Add27~21 )) # (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & ((\vga_pic|Add27~21 ) # (GND)))))
// \vga_pic|Add27~23  = CARRY((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & !\vga_pic|Add27~21 )) # 
// (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((!\vga_pic|Add27~21 ) # (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ))))

	.dataa(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datab(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add27~21 ),
	.combout(\vga_pic|Add27~22_combout ),
	.cout(\vga_pic|Add27~23 ));
// synopsys translate_off
defparam \vga_pic|Add27~22 .lut_mask = 16'h9617;
defparam \vga_pic|Add27~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|romout[1][8]~8 (
// Equation(s):
// \vga_pic|Mult2|mult_core|romout[1][8]~8_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ) # 
// ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ) # (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult2|mult_core|romout[1][8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|romout[1][8]~8 .lut_mask = 16'hAAA8;
defparam \vga_pic|Mult2|mult_core|romout[1][8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneive_lcell_comb \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (!\vga_pic|Mult2|mult_core|romout[1][8]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Mult2|mult_core|romout[1][8]~8_combout ),
	.cin(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hF00F;
defparam \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneive_lcell_comb \vga_pic|gray_data[4]~32 (
// Equation(s):
// \vga_pic|gray_data[4]~32_combout  = ((\vga_pic|Add27~22_combout  $ (\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (!\vga_pic|gray_data[3]~31 )))) # (GND)
// \vga_pic|gray_data[4]~33  = CARRY((\vga_pic|Add27~22_combout  & ((\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ) # (!\vga_pic|gray_data[3]~31 ))) # (!\vga_pic|Add27~22_combout  & 
// (\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & !\vga_pic|gray_data[3]~31 )))

	.dataa(\vga_pic|Add27~22_combout ),
	.datab(\vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[3]~31 ),
	.combout(\vga_pic|gray_data[4]~32_combout ),
	.cout(\vga_pic|gray_data[4]~33 ));
// synopsys translate_off
defparam \vga_pic|gray_data[4]~32 .lut_mask = 16'h698E;
defparam \vga_pic|gray_data[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \vga_pic|gray_data[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|gray_data[4]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|gray_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|gray_data[4] .is_wysiwyg = "true";
defparam \vga_pic|gray_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N20
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|romout[1][9]~14 (
// Equation(s):
// \vga_pic|Mult0|mult_core|romout[1][9]~14_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout )) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ))))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|romout[1][9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|romout[1][9]~14 .lut_mask = 16'h3F80;
defparam \vga_pic|Mult0|mult_core|romout[1][9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = (\vga_pic|Mult0|mult_core|romout[1][9]~14_combout  & (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # (!\vga_pic|Mult0|mult_core|romout[1][9]~14_combout  & 
// ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (GND)))
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  = CARRY((!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (!\vga_pic|Mult0|mult_core|romout[1][9]~14_combout ))

	.dataa(\vga_pic|Mult0|mult_core|romout[1][9]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h5A5F;
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[1][9]~13 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[1][9]~13_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & (((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & 
// !\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout )) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout )))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[1][9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[1][9]~13 .lut_mask = 16'h24CC;
defparam \vga_pic|Mult1|mult_core|romout[1][9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N26
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = (\vga_pic|Mult1|mult_core|romout[1][9]~13_combout  & (\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (GND))) # 
// (!\vga_pic|Mult1|mult_core|romout[1][9]~13_combout  & (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  & VCC))
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\vga_pic|Mult1|mult_core|romout[1][9]~13_combout  & !\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ))

	.dataa(\vga_pic|Mult1|mult_core|romout[1][9]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hA50A;
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
cycloneive_lcell_comb \vga_pic|Add27~24 (
// Equation(s):
// \vga_pic|Add27~24_combout  = ((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  $ (\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (!\vga_pic|Add27~23 )))) # (GND)
// \vga_pic|Add27~25  = CARRY((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ) # (!\vga_pic|Add27~23 ))) # 
// (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & !\vga_pic|Add27~23 )))

	.dataa(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datab(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add27~23 ),
	.combout(\vga_pic|Add27~24_combout ),
	.cout(\vga_pic|Add27~25 ));
// synopsys translate_off
defparam \vga_pic|Add27~24 .lut_mask = 16'h698E;
defparam \vga_pic|Add27~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
cycloneive_lcell_comb \vga_pic|gray_data[5]~34 (
// Equation(s):
// \vga_pic|gray_data[5]~34_combout  = (\vga_pic|Add27~24_combout  & (!\vga_pic|gray_data[4]~33 )) # (!\vga_pic|Add27~24_combout  & ((\vga_pic|gray_data[4]~33 ) # (GND)))
// \vga_pic|gray_data[5]~35  = CARRY((!\vga_pic|gray_data[4]~33 ) # (!\vga_pic|Add27~24_combout ))

	.dataa(\vga_pic|Add27~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[4]~33 ),
	.combout(\vga_pic|gray_data[5]~34_combout ),
	.cout(\vga_pic|gray_data[5]~35 ));
// synopsys translate_off
defparam \vga_pic|gray_data[5]~34 .lut_mask = 16'h5A5F;
defparam \vga_pic|gray_data[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N27
dffeas \vga_pic|gray_data[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|gray_data[5]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|gray_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|gray_data[5] .is_wysiwyg = "true";
defparam \vga_pic|gray_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N16
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|_~1 (
// Equation(s):
// \vga_pic|Mult0|mult_core|_~1_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout )))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|_~1 .lut_mask = 16'h8000;
defparam \vga_pic|Mult0|mult_core|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N2
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|_~0 (
// Equation(s):
// \vga_pic|Mult0|mult_core|_~0_combout  = (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout )))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult0|mult_core|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|_~0 .lut_mask = 16'h4000;
defparam \vga_pic|Mult0|mult_core|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
cycloneive_lcell_comb \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  = \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  $ (((!\vga_pic|Mult0|mult_core|_~1_combout  & !\vga_pic|Mult0|mult_core|_~0_combout )))

	.dataa(gnd),
	.datab(\vga_pic|Mult0|mult_core|_~1_combout ),
	.datac(gnd),
	.datad(\vga_pic|Mult0|mult_core|_~0_combout ),
	.cin(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ),
	.combout(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .lut_mask = 16'hF0C3;
defparam \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|romout[1][10]~14 (
// Equation(s):
// \vga_pic|Mult1|mult_core|romout[1][10]~14_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & 
// ((!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ))) # (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout )))) # 
// (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & (((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ))))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|romout[1][10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|romout[1][10]~14 .lut_mask = 16'h38F0;
defparam \vga_pic|Mult1|mult_core|romout[1][10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N28
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = (\vga_pic|Mult1|mult_core|romout[1][10]~14_combout  & (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # (!\vga_pic|Mult1|mult_core|romout[1][10]~14_combout  & 
// ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (GND)))
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19  = CARRY((!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (!\vga_pic|Mult1|mult_core|romout[1][10]~14_combout ))

	.dataa(\vga_pic|Mult1|mult_core|romout[1][10]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h5A5F;
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
cycloneive_lcell_comb \vga_pic|Add27~26 (
// Equation(s):
// \vga_pic|Add27~26_combout  = (\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (\vga_pic|Add27~25  & VCC)) # 
// (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\vga_pic|Add27~25 )))) # (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & ((\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  
// & (!\vga_pic|Add27~25 )) # (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\vga_pic|Add27~25 ) # (GND)))))
// \vga_pic|Add27~27  = CARRY((\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & !\vga_pic|Add27~25 )) # 
// (!\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & ((!\vga_pic|Add27~25 ) # (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ))))

	.dataa(\vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.datab(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|Add27~25 ),
	.combout(\vga_pic|Add27~26_combout ),
	.cout(\vga_pic|Add27~27 ));
// synopsys translate_off
defparam \vga_pic|Add27~26 .lut_mask = 16'h9617;
defparam \vga_pic|Add27~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
cycloneive_lcell_comb \vga_pic|gray_data[6]~36 (
// Equation(s):
// \vga_pic|gray_data[6]~36_combout  = (\vga_pic|Add27~26_combout  & (\vga_pic|gray_data[5]~35  $ (GND))) # (!\vga_pic|Add27~26_combout  & (!\vga_pic|gray_data[5]~35  & VCC))
// \vga_pic|gray_data[6]~37  = CARRY((\vga_pic|Add27~26_combout  & !\vga_pic|gray_data[5]~35 ))

	.dataa(gnd),
	.datab(\vga_pic|Add27~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|gray_data[5]~35 ),
	.combout(\vga_pic|gray_data[6]~36_combout ),
	.cout(\vga_pic|gray_data[6]~37 ));
// synopsys translate_off
defparam \vga_pic|gray_data[6]~36 .lut_mask = 16'hC30C;
defparam \vga_pic|gray_data[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N29
dffeas \vga_pic|gray_data[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|gray_data[6]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|gray_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|gray_data[6] .is_wysiwyg = "true";
defparam \vga_pic|gray_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|_~1 (
// Equation(s):
// \vga_pic|Mult1|mult_core|_~1_combout  = (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout )))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|_~1 .lut_mask = 16'h8000;
defparam \vga_pic|Mult1|mult_core|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|_~0 (
// Equation(s):
// \vga_pic|Mult1|mult_core|_~0_combout  = (!\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  & (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout  & 
// (\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout )))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\vga_pic|Mult1|mult_core|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|_~0 .lut_mask = 16'h4000;
defparam \vga_pic|Mult1|mult_core|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N30
cycloneive_lcell_comb \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  = \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19  $ (((!\vga_pic|Mult1|mult_core|_~1_combout  & !\vga_pic|Mult1|mult_core|_~0_combout )))

	.dataa(\vga_pic|Mult1|mult_core|_~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Mult1|mult_core|_~0_combout ),
	.cin(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19 ),
	.combout(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20 .lut_mask = 16'hF0A5;
defparam \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
cycloneive_lcell_comb \vga_pic|Add27~28 (
// Equation(s):
// \vga_pic|Add27~28_combout  = \vga_pic|Add27~27  $ (!\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cin(\vga_pic|Add27~27 ),
	.combout(\vga_pic|Add27~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|Add27~28 .lut_mask = 16'hF00F;
defparam \vga_pic|Add27~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
cycloneive_lcell_comb \vga_pic|gray_data[7]~38 (
// Equation(s):
// \vga_pic|gray_data[7]~38_combout  = \vga_pic|gray_data[6]~37  $ (\vga_pic|Add27~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|Add27~28_combout ),
	.cin(\vga_pic|gray_data[6]~37 ),
	.combout(\vga_pic|gray_data[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|gray_data[7]~38 .lut_mask = 16'h0FF0;
defparam \vga_pic|gray_data[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N31
dffeas \vga_pic|gray_data[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|gray_data[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|gray_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|gray_data[7] .is_wysiwyg = "true";
defparam \vga_pic|gray_data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y20_N0
cycloneive_ram_block \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|rom_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7],\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6],
\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5],\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4],
\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3],\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2],
\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1],\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0],\vga_pic|gray_data [7],\vga_pic|gray_data [6],\vga_pic|gray_data [5],\vga_pic|gray_data [4],
\vga_pic|gray_data [3],\vga_pic|gray_data [2],\vga_pic|gray_data [1],\vga_pic|gray_data [0]}),
	.portaaddr({\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],
\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],
\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .clk0_input_clock_enable = "ena0";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .clk0_output_clock_enable = "ena0";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ALTSYNCRAM";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 8;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 36;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 255;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 158;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 8;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 36;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 255;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 158;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X39_Y20_N19
dffeas \vga_pic|u_sobel|reg13[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg13 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg13[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg13[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N21
dffeas \vga_pic|u_sobel|reg12[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg13 [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg12 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg12[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg12[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N19
dffeas \vga_pic|u_sobel|reg11[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg12 [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg11 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg11[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg11[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N17
dffeas \vga_pic|u_sobel|reg13[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg13 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg13[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg13[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \vga_pic|u_sobel|reg12[6]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg12[6]~feeder_combout  = \vga_pic|u_sobel|reg13 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|reg13 [6]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg12[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg12[6]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg12[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \vga_pic|u_sobel|reg12[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg12[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg12 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg12[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg12[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N15
dffeas \vga_pic|u_sobel|reg13[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg13 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg13[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg13[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneive_lcell_comb \vga_pic|u_sobel|reg12[5]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg12[5]~feeder_combout  = \vga_pic|u_sobel|reg13 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|reg13 [5]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg12[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg12[5]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg12[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N27
dffeas \vga_pic|u_sobel|reg12[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg12[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg12 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg12[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg12[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N17
dffeas \vga_pic|u_sobel|reg11[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg12 [6]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg11 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg11[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg11[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N13
dffeas \vga_pic|u_sobel|reg13[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg13 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg13[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg13[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneive_lcell_comb \vga_pic|u_sobel|reg12[4]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg12[4]~feeder_combout  = \vga_pic|u_sobel|reg13 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|reg13 [4]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg12[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg12[4]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg12[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N1
dffeas \vga_pic|u_sobel|reg12[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg12[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg12 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg12[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg12[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N15
dffeas \vga_pic|u_sobel|reg11[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg12 [5]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg11 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg11[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg11[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N11
dffeas \vga_pic|u_sobel|reg13[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg13 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg13[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg13[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N31
dffeas \vga_pic|u_sobel|reg12[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg13 [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg12 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg12[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg12[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N13
dffeas \vga_pic|u_sobel|reg11[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg12 [4]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg11 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg11[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg11[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N11
dffeas \vga_pic|u_sobel|reg11[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg12 [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg11 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg11[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg11[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N9
dffeas \vga_pic|u_sobel|reg13[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg13 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg13[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg13[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N31
dffeas \vga_pic|u_sobel|reg12[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg13 [2]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg12 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg12[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg12[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \vga_pic|u_sobel|reg11[2]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg11[2]~feeder_combout  = \vga_pic|u_sobel|reg12 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|reg12 [2]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg11[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg11[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg11[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \vga_pic|u_sobel|reg11[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg11[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg11 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg11[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg11[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N7
dffeas \vga_pic|u_sobel|reg13[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg13 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg13[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg13[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \vga_pic|u_sobel|reg12[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg13 [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg12 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg12[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg12[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \vga_pic|u_sobel|reg13[0]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg13[0]~feeder_combout  = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg13[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg13[0]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg13[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N27
dffeas \vga_pic|u_sobel|reg13[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg13[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg13[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg13[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N29
dffeas \vga_pic|u_sobel|reg12[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg13 [0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg12[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg12[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneive_lcell_comb \vga_pic|u_sobel|reg11[1]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg11[1]~feeder_combout  = \vga_pic|u_sobel|reg12 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|reg12 [1]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg11[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg11[1]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg11[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N29
dffeas \vga_pic|u_sobel|reg11[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg11[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg11[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg11[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneive_lcell_comb \vga_pic|u_sobel|Add6~0 (
// Equation(s):
// \vga_pic|u_sobel|Add6~0_combout  = (\vga_pic|u_sobel|reg12 [0] & (\vga_pic|u_sobel|reg11 [1] $ (VCC))) # (!\vga_pic|u_sobel|reg12 [0] & (\vga_pic|u_sobel|reg11 [1] & VCC))
// \vga_pic|u_sobel|Add6~1  = CARRY((\vga_pic|u_sobel|reg12 [0] & \vga_pic|u_sobel|reg11 [1]))

	.dataa(\vga_pic|u_sobel|reg12 [0]),
	.datab(\vga_pic|u_sobel|reg11 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Add6~0_combout ),
	.cout(\vga_pic|u_sobel|Add6~1 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add6~0 .lut_mask = 16'h6688;
defparam \vga_pic|u_sobel|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \vga_pic|u_sobel|Add6~2 (
// Equation(s):
// \vga_pic|u_sobel|Add6~2_combout  = (\vga_pic|u_sobel|reg11 [2] & ((\vga_pic|u_sobel|reg12 [1] & (\vga_pic|u_sobel|Add6~1  & VCC)) # (!\vga_pic|u_sobel|reg12 [1] & (!\vga_pic|u_sobel|Add6~1 )))) # (!\vga_pic|u_sobel|reg11 [2] & ((\vga_pic|u_sobel|reg12 [1] 
// & (!\vga_pic|u_sobel|Add6~1 )) # (!\vga_pic|u_sobel|reg12 [1] & ((\vga_pic|u_sobel|Add6~1 ) # (GND)))))
// \vga_pic|u_sobel|Add6~3  = CARRY((\vga_pic|u_sobel|reg11 [2] & (!\vga_pic|u_sobel|reg12 [1] & !\vga_pic|u_sobel|Add6~1 )) # (!\vga_pic|u_sobel|reg11 [2] & ((!\vga_pic|u_sobel|Add6~1 ) # (!\vga_pic|u_sobel|reg12 [1]))))

	.dataa(\vga_pic|u_sobel|reg11 [2]),
	.datab(\vga_pic|u_sobel|reg12 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add6~1 ),
	.combout(\vga_pic|u_sobel|Add6~2_combout ),
	.cout(\vga_pic|u_sobel|Add6~3 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add6~2 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneive_lcell_comb \vga_pic|u_sobel|Add6~4 (
// Equation(s):
// \vga_pic|u_sobel|Add6~4_combout  = ((\vga_pic|u_sobel|reg11 [3] $ (\vga_pic|u_sobel|reg12 [2] $ (!\vga_pic|u_sobel|Add6~3 )))) # (GND)
// \vga_pic|u_sobel|Add6~5  = CARRY((\vga_pic|u_sobel|reg11 [3] & ((\vga_pic|u_sobel|reg12 [2]) # (!\vga_pic|u_sobel|Add6~3 ))) # (!\vga_pic|u_sobel|reg11 [3] & (\vga_pic|u_sobel|reg12 [2] & !\vga_pic|u_sobel|Add6~3 )))

	.dataa(\vga_pic|u_sobel|reg11 [3]),
	.datab(\vga_pic|u_sobel|reg12 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add6~3 ),
	.combout(\vga_pic|u_sobel|Add6~4_combout ),
	.cout(\vga_pic|u_sobel|Add6~5 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add6~4 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneive_lcell_comb \vga_pic|u_sobel|Add6~6 (
// Equation(s):
// \vga_pic|u_sobel|Add6~6_combout  = (\vga_pic|u_sobel|reg12 [3] & ((\vga_pic|u_sobel|reg11 [4] & (\vga_pic|u_sobel|Add6~5  & VCC)) # (!\vga_pic|u_sobel|reg11 [4] & (!\vga_pic|u_sobel|Add6~5 )))) # (!\vga_pic|u_sobel|reg12 [3] & ((\vga_pic|u_sobel|reg11 [4] 
// & (!\vga_pic|u_sobel|Add6~5 )) # (!\vga_pic|u_sobel|reg11 [4] & ((\vga_pic|u_sobel|Add6~5 ) # (GND)))))
// \vga_pic|u_sobel|Add6~7  = CARRY((\vga_pic|u_sobel|reg12 [3] & (!\vga_pic|u_sobel|reg11 [4] & !\vga_pic|u_sobel|Add6~5 )) # (!\vga_pic|u_sobel|reg12 [3] & ((!\vga_pic|u_sobel|Add6~5 ) # (!\vga_pic|u_sobel|reg11 [4]))))

	.dataa(\vga_pic|u_sobel|reg12 [3]),
	.datab(\vga_pic|u_sobel|reg11 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add6~5 ),
	.combout(\vga_pic|u_sobel|Add6~6_combout ),
	.cout(\vga_pic|u_sobel|Add6~7 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add6~6 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneive_lcell_comb \vga_pic|u_sobel|Add6~8 (
// Equation(s):
// \vga_pic|u_sobel|Add6~8_combout  = ((\vga_pic|u_sobel|reg12 [4] $ (\vga_pic|u_sobel|reg11 [5] $ (!\vga_pic|u_sobel|Add6~7 )))) # (GND)
// \vga_pic|u_sobel|Add6~9  = CARRY((\vga_pic|u_sobel|reg12 [4] & ((\vga_pic|u_sobel|reg11 [5]) # (!\vga_pic|u_sobel|Add6~7 ))) # (!\vga_pic|u_sobel|reg12 [4] & (\vga_pic|u_sobel|reg11 [5] & !\vga_pic|u_sobel|Add6~7 )))

	.dataa(\vga_pic|u_sobel|reg12 [4]),
	.datab(\vga_pic|u_sobel|reg11 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add6~7 ),
	.combout(\vga_pic|u_sobel|Add6~8_combout ),
	.cout(\vga_pic|u_sobel|Add6~9 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add6~8 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \vga_pic|u_sobel|Add6~10 (
// Equation(s):
// \vga_pic|u_sobel|Add6~10_combout  = (\vga_pic|u_sobel|reg12 [5] & ((\vga_pic|u_sobel|reg11 [6] & (\vga_pic|u_sobel|Add6~9  & VCC)) # (!\vga_pic|u_sobel|reg11 [6] & (!\vga_pic|u_sobel|Add6~9 )))) # (!\vga_pic|u_sobel|reg12 [5] & ((\vga_pic|u_sobel|reg11 
// [6] & (!\vga_pic|u_sobel|Add6~9 )) # (!\vga_pic|u_sobel|reg11 [6] & ((\vga_pic|u_sobel|Add6~9 ) # (GND)))))
// \vga_pic|u_sobel|Add6~11  = CARRY((\vga_pic|u_sobel|reg12 [5] & (!\vga_pic|u_sobel|reg11 [6] & !\vga_pic|u_sobel|Add6~9 )) # (!\vga_pic|u_sobel|reg12 [5] & ((!\vga_pic|u_sobel|Add6~9 ) # (!\vga_pic|u_sobel|reg11 [6]))))

	.dataa(\vga_pic|u_sobel|reg12 [5]),
	.datab(\vga_pic|u_sobel|reg11 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add6~9 ),
	.combout(\vga_pic|u_sobel|Add6~10_combout ),
	.cout(\vga_pic|u_sobel|Add6~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add6~10 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \vga_pic|u_sobel|Add6~12 (
// Equation(s):
// \vga_pic|u_sobel|Add6~12_combout  = ((\vga_pic|u_sobel|reg11 [7] $ (\vga_pic|u_sobel|reg12 [6] $ (!\vga_pic|u_sobel|Add6~11 )))) # (GND)
// \vga_pic|u_sobel|Add6~13  = CARRY((\vga_pic|u_sobel|reg11 [7] & ((\vga_pic|u_sobel|reg12 [6]) # (!\vga_pic|u_sobel|Add6~11 ))) # (!\vga_pic|u_sobel|reg11 [7] & (\vga_pic|u_sobel|reg12 [6] & !\vga_pic|u_sobel|Add6~11 )))

	.dataa(\vga_pic|u_sobel|reg11 [7]),
	.datab(\vga_pic|u_sobel|reg12 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add6~11 ),
	.combout(\vga_pic|u_sobel|Add6~12_combout ),
	.cout(\vga_pic|u_sobel|Add6~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add6~12 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \vga_pic|u_sobel|reg11[0]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg11[0]~feeder_combout  = \vga_pic|u_sobel|reg12 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|reg12 [0]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg11[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg11[0]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg11[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N25
dffeas \vga_pic|u_sobel|reg11[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg11[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg11[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg11[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneive_lcell_comb \vga_pic|u_sobel|Gy1[0]~10 (
// Equation(s):
// \vga_pic|u_sobel|Gy1[0]~10_combout  = (\vga_pic|u_sobel|reg13 [0] & (\vga_pic|u_sobel|reg11 [0] $ (VCC))) # (!\vga_pic|u_sobel|reg13 [0] & (\vga_pic|u_sobel|reg11 [0] & VCC))
// \vga_pic|u_sobel|Gy1[0]~11  = CARRY((\vga_pic|u_sobel|reg13 [0] & \vga_pic|u_sobel|reg11 [0]))

	.dataa(\vga_pic|u_sobel|reg13 [0]),
	.datab(\vga_pic|u_sobel|reg11 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Gy1[0]~10_combout ),
	.cout(\vga_pic|u_sobel|Gy1[0]~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[0]~10 .lut_mask = 16'h6688;
defparam \vga_pic|u_sobel|Gy1[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneive_lcell_comb \vga_pic|u_sobel|Gy1[1]~12 (
// Equation(s):
// \vga_pic|u_sobel|Gy1[1]~12_combout  = (\vga_pic|u_sobel|Add6~0_combout  & ((\vga_pic|u_sobel|reg13 [1] & (\vga_pic|u_sobel|Gy1[0]~11  & VCC)) # (!\vga_pic|u_sobel|reg13 [1] & (!\vga_pic|u_sobel|Gy1[0]~11 )))) # (!\vga_pic|u_sobel|Add6~0_combout  & 
// ((\vga_pic|u_sobel|reg13 [1] & (!\vga_pic|u_sobel|Gy1[0]~11 )) # (!\vga_pic|u_sobel|reg13 [1] & ((\vga_pic|u_sobel|Gy1[0]~11 ) # (GND)))))
// \vga_pic|u_sobel|Gy1[1]~13  = CARRY((\vga_pic|u_sobel|Add6~0_combout  & (!\vga_pic|u_sobel|reg13 [1] & !\vga_pic|u_sobel|Gy1[0]~11 )) # (!\vga_pic|u_sobel|Add6~0_combout  & ((!\vga_pic|u_sobel|Gy1[0]~11 ) # (!\vga_pic|u_sobel|reg13 [1]))))

	.dataa(\vga_pic|u_sobel|Add6~0_combout ),
	.datab(\vga_pic|u_sobel|reg13 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy1[0]~11 ),
	.combout(\vga_pic|u_sobel|Gy1[1]~12_combout ),
	.cout(\vga_pic|u_sobel|Gy1[1]~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[1]~12 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gy1[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N10
cycloneive_lcell_comb \vga_pic|u_sobel|Gy1[2]~14 (
// Equation(s):
// \vga_pic|u_sobel|Gy1[2]~14_combout  = ((\vga_pic|u_sobel|reg13 [2] $ (\vga_pic|u_sobel|Add6~2_combout  $ (!\vga_pic|u_sobel|Gy1[1]~13 )))) # (GND)
// \vga_pic|u_sobel|Gy1[2]~15  = CARRY((\vga_pic|u_sobel|reg13 [2] & ((\vga_pic|u_sobel|Add6~2_combout ) # (!\vga_pic|u_sobel|Gy1[1]~13 ))) # (!\vga_pic|u_sobel|reg13 [2] & (\vga_pic|u_sobel|Add6~2_combout  & !\vga_pic|u_sobel|Gy1[1]~13 )))

	.dataa(\vga_pic|u_sobel|reg13 [2]),
	.datab(\vga_pic|u_sobel|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy1[1]~13 ),
	.combout(\vga_pic|u_sobel|Gy1[2]~14_combout ),
	.cout(\vga_pic|u_sobel|Gy1[2]~15 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[2]~14 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Gy1[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cycloneive_lcell_comb \vga_pic|u_sobel|Gy1[3]~16 (
// Equation(s):
// \vga_pic|u_sobel|Gy1[3]~16_combout  = (\vga_pic|u_sobel|reg13 [3] & ((\vga_pic|u_sobel|Add6~4_combout  & (\vga_pic|u_sobel|Gy1[2]~15  & VCC)) # (!\vga_pic|u_sobel|Add6~4_combout  & (!\vga_pic|u_sobel|Gy1[2]~15 )))) # (!\vga_pic|u_sobel|reg13 [3] & 
// ((\vga_pic|u_sobel|Add6~4_combout  & (!\vga_pic|u_sobel|Gy1[2]~15 )) # (!\vga_pic|u_sobel|Add6~4_combout  & ((\vga_pic|u_sobel|Gy1[2]~15 ) # (GND)))))
// \vga_pic|u_sobel|Gy1[3]~17  = CARRY((\vga_pic|u_sobel|reg13 [3] & (!\vga_pic|u_sobel|Add6~4_combout  & !\vga_pic|u_sobel|Gy1[2]~15 )) # (!\vga_pic|u_sobel|reg13 [3] & ((!\vga_pic|u_sobel|Gy1[2]~15 ) # (!\vga_pic|u_sobel|Add6~4_combout ))))

	.dataa(\vga_pic|u_sobel|reg13 [3]),
	.datab(\vga_pic|u_sobel|Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy1[2]~15 ),
	.combout(\vga_pic|u_sobel|Gy1[3]~16_combout ),
	.cout(\vga_pic|u_sobel|Gy1[3]~17 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[3]~16 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gy1[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N14
cycloneive_lcell_comb \vga_pic|u_sobel|Gy1[4]~18 (
// Equation(s):
// \vga_pic|u_sobel|Gy1[4]~18_combout  = ((\vga_pic|u_sobel|reg13 [4] $ (\vga_pic|u_sobel|Add6~6_combout  $ (!\vga_pic|u_sobel|Gy1[3]~17 )))) # (GND)
// \vga_pic|u_sobel|Gy1[4]~19  = CARRY((\vga_pic|u_sobel|reg13 [4] & ((\vga_pic|u_sobel|Add6~6_combout ) # (!\vga_pic|u_sobel|Gy1[3]~17 ))) # (!\vga_pic|u_sobel|reg13 [4] & (\vga_pic|u_sobel|Add6~6_combout  & !\vga_pic|u_sobel|Gy1[3]~17 )))

	.dataa(\vga_pic|u_sobel|reg13 [4]),
	.datab(\vga_pic|u_sobel|Add6~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy1[3]~17 ),
	.combout(\vga_pic|u_sobel|Gy1[4]~18_combout ),
	.cout(\vga_pic|u_sobel|Gy1[4]~19 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[4]~18 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Gy1[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneive_lcell_comb \vga_pic|u_sobel|Gy1[5]~20 (
// Equation(s):
// \vga_pic|u_sobel|Gy1[5]~20_combout  = (\vga_pic|u_sobel|reg13 [5] & ((\vga_pic|u_sobel|Add6~8_combout  & (\vga_pic|u_sobel|Gy1[4]~19  & VCC)) # (!\vga_pic|u_sobel|Add6~8_combout  & (!\vga_pic|u_sobel|Gy1[4]~19 )))) # (!\vga_pic|u_sobel|reg13 [5] & 
// ((\vga_pic|u_sobel|Add6~8_combout  & (!\vga_pic|u_sobel|Gy1[4]~19 )) # (!\vga_pic|u_sobel|Add6~8_combout  & ((\vga_pic|u_sobel|Gy1[4]~19 ) # (GND)))))
// \vga_pic|u_sobel|Gy1[5]~21  = CARRY((\vga_pic|u_sobel|reg13 [5] & (!\vga_pic|u_sobel|Add6~8_combout  & !\vga_pic|u_sobel|Gy1[4]~19 )) # (!\vga_pic|u_sobel|reg13 [5] & ((!\vga_pic|u_sobel|Gy1[4]~19 ) # (!\vga_pic|u_sobel|Add6~8_combout ))))

	.dataa(\vga_pic|u_sobel|reg13 [5]),
	.datab(\vga_pic|u_sobel|Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy1[4]~19 ),
	.combout(\vga_pic|u_sobel|Gy1[5]~20_combout ),
	.cout(\vga_pic|u_sobel|Gy1[5]~21 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[5]~20 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gy1[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneive_lcell_comb \vga_pic|u_sobel|Gy1[6]~22 (
// Equation(s):
// \vga_pic|u_sobel|Gy1[6]~22_combout  = ((\vga_pic|u_sobel|reg13 [6] $ (\vga_pic|u_sobel|Add6~10_combout  $ (!\vga_pic|u_sobel|Gy1[5]~21 )))) # (GND)
// \vga_pic|u_sobel|Gy1[6]~23  = CARRY((\vga_pic|u_sobel|reg13 [6] & ((\vga_pic|u_sobel|Add6~10_combout ) # (!\vga_pic|u_sobel|Gy1[5]~21 ))) # (!\vga_pic|u_sobel|reg13 [6] & (\vga_pic|u_sobel|Add6~10_combout  & !\vga_pic|u_sobel|Gy1[5]~21 )))

	.dataa(\vga_pic|u_sobel|reg13 [6]),
	.datab(\vga_pic|u_sobel|Add6~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy1[5]~21 ),
	.combout(\vga_pic|u_sobel|Gy1[6]~22_combout ),
	.cout(\vga_pic|u_sobel|Gy1[6]~23 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[6]~22 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Gy1[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneive_lcell_comb \vga_pic|u_sobel|Gy1[7]~24 (
// Equation(s):
// \vga_pic|u_sobel|Gy1[7]~24_combout  = (\vga_pic|u_sobel|reg13 [7] & ((\vga_pic|u_sobel|Add6~12_combout  & (\vga_pic|u_sobel|Gy1[6]~23  & VCC)) # (!\vga_pic|u_sobel|Add6~12_combout  & (!\vga_pic|u_sobel|Gy1[6]~23 )))) # (!\vga_pic|u_sobel|reg13 [7] & 
// ((\vga_pic|u_sobel|Add6~12_combout  & (!\vga_pic|u_sobel|Gy1[6]~23 )) # (!\vga_pic|u_sobel|Add6~12_combout  & ((\vga_pic|u_sobel|Gy1[6]~23 ) # (GND)))))
// \vga_pic|u_sobel|Gy1[7]~25  = CARRY((\vga_pic|u_sobel|reg13 [7] & (!\vga_pic|u_sobel|Add6~12_combout  & !\vga_pic|u_sobel|Gy1[6]~23 )) # (!\vga_pic|u_sobel|reg13 [7] & ((!\vga_pic|u_sobel|Gy1[6]~23 ) # (!\vga_pic|u_sobel|Add6~12_combout ))))

	.dataa(\vga_pic|u_sobel|reg13 [7]),
	.datab(\vga_pic|u_sobel|Add6~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy1[6]~23 ),
	.combout(\vga_pic|u_sobel|Gy1[7]~24_combout ),
	.cout(\vga_pic|u_sobel|Gy1[7]~25 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[7]~24 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gy1[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y20_N21
dffeas \vga_pic|u_sobel|Gy1[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy1[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N27
dffeas \vga_pic|u_sobel|reg33[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|gray_data [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg33 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg33[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg33[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N29
dffeas \vga_pic|u_sobel|reg33[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|gray_data [6]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg33 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg33[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg33[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N1
dffeas \vga_pic|u_sobel|reg32[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg33 [6]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg32 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg32[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg32[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N5
dffeas \vga_pic|u_sobel|reg32[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg33 [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg32 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg32[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg32[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N13
dffeas \vga_pic|u_sobel|reg31[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg32 [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg31 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg31[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg31[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N25
dffeas \vga_pic|u_sobel|reg33[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|gray_data [5]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg33 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg33[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg33[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N23
dffeas \vga_pic|u_sobel|reg32[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg33 [5]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg32 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg32[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg32[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N11
dffeas \vga_pic|u_sobel|reg31[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg32 [6]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg31 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg31[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg31[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
cycloneive_lcell_comb \vga_pic|u_sobel|reg33[4]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg33[4]~feeder_combout  = \vga_pic|gray_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|gray_data [4]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg33[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg33[4]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg33[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N31
dffeas \vga_pic|u_sobel|reg33[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg33[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg33 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg33[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg33[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N31
dffeas \vga_pic|u_sobel|reg32[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg33 [4]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg32 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg32[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg32[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N9
dffeas \vga_pic|u_sobel|reg31[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg32 [5]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg31 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg31[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg31[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N7
dffeas \vga_pic|u_sobel|reg31[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg32 [4]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg31 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg31[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg31[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \vga_pic|u_sobel|reg33[3]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg33[3]~feeder_combout  = \vga_pic|gray_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|gray_data [3]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg33[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg33[3]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg33[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N9
dffeas \vga_pic|u_sobel|reg33[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg33[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg33 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg33[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg33[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N7
dffeas \vga_pic|u_sobel|reg32[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg33 [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg32 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg32[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg32[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N5
dffeas \vga_pic|u_sobel|reg31[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg32 [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg31 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg31[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg31[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneive_lcell_comb \vga_pic|u_sobel|reg33[2]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg33[2]~feeder_combout  = \vga_pic|gray_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|gray_data [2]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg33[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg33[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg33[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N11
dffeas \vga_pic|u_sobel|reg33[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg33[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg33 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg33[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg33[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N19
dffeas \vga_pic|u_sobel|reg32[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg33 [2]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg32 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg32[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg32[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneive_lcell_comb \vga_pic|u_sobel|reg31[2]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg31[2]~feeder_combout  = \vga_pic|u_sobel|reg32 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|reg32 [2]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg31[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg31[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg31[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N29
dffeas \vga_pic|u_sobel|reg31[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg31[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg31 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg31[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg31[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneive_lcell_comb \vga_pic|u_sobel|reg33[1]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg33[1]~feeder_combout  = \vga_pic|gray_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|gray_data [1]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg33[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg33[1]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg33[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N21
dffeas \vga_pic|u_sobel|reg33[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg33[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg33 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg33[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg33[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N15
dffeas \vga_pic|u_sobel|reg32[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg33 [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg32 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg32[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg32[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
cycloneive_lcell_comb \vga_pic|u_sobel|reg33[0]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg33[0]~feeder_combout  = \vga_pic|gray_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|gray_data [0]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg33[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg33[0]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg33[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N21
dffeas \vga_pic|u_sobel|reg33[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg33[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg33 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg33[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg33[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N27
dffeas \vga_pic|u_sobel|reg32[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg33 [0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg32 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg32[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg32[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N25
dffeas \vga_pic|u_sobel|reg31[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg32 [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg31 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg31[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg31[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N0
cycloneive_lcell_comb \vga_pic|u_sobel|Add8~0 (
// Equation(s):
// \vga_pic|u_sobel|Add8~0_combout  = (\vga_pic|u_sobel|reg32 [0] & (\vga_pic|u_sobel|reg31 [1] $ (VCC))) # (!\vga_pic|u_sobel|reg32 [0] & (\vga_pic|u_sobel|reg31 [1] & VCC))
// \vga_pic|u_sobel|Add8~1  = CARRY((\vga_pic|u_sobel|reg32 [0] & \vga_pic|u_sobel|reg31 [1]))

	.dataa(\vga_pic|u_sobel|reg32 [0]),
	.datab(\vga_pic|u_sobel|reg31 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Add8~0_combout ),
	.cout(\vga_pic|u_sobel|Add8~1 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add8~0 .lut_mask = 16'h6688;
defparam \vga_pic|u_sobel|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
cycloneive_lcell_comb \vga_pic|u_sobel|Add8~2 (
// Equation(s):
// \vga_pic|u_sobel|Add8~2_combout  = (\vga_pic|u_sobel|reg31 [2] & ((\vga_pic|u_sobel|reg32 [1] & (\vga_pic|u_sobel|Add8~1  & VCC)) # (!\vga_pic|u_sobel|reg32 [1] & (!\vga_pic|u_sobel|Add8~1 )))) # (!\vga_pic|u_sobel|reg31 [2] & ((\vga_pic|u_sobel|reg32 [1] 
// & (!\vga_pic|u_sobel|Add8~1 )) # (!\vga_pic|u_sobel|reg32 [1] & ((\vga_pic|u_sobel|Add8~1 ) # (GND)))))
// \vga_pic|u_sobel|Add8~3  = CARRY((\vga_pic|u_sobel|reg31 [2] & (!\vga_pic|u_sobel|reg32 [1] & !\vga_pic|u_sobel|Add8~1 )) # (!\vga_pic|u_sobel|reg31 [2] & ((!\vga_pic|u_sobel|Add8~1 ) # (!\vga_pic|u_sobel|reg32 [1]))))

	.dataa(\vga_pic|u_sobel|reg31 [2]),
	.datab(\vga_pic|u_sobel|reg32 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add8~1 ),
	.combout(\vga_pic|u_sobel|Add8~2_combout ),
	.cout(\vga_pic|u_sobel|Add8~3 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add8~2 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
cycloneive_lcell_comb \vga_pic|u_sobel|Add8~4 (
// Equation(s):
// \vga_pic|u_sobel|Add8~4_combout  = ((\vga_pic|u_sobel|reg31 [3] $ (\vga_pic|u_sobel|reg32 [2] $ (!\vga_pic|u_sobel|Add8~3 )))) # (GND)
// \vga_pic|u_sobel|Add8~5  = CARRY((\vga_pic|u_sobel|reg31 [3] & ((\vga_pic|u_sobel|reg32 [2]) # (!\vga_pic|u_sobel|Add8~3 ))) # (!\vga_pic|u_sobel|reg31 [3] & (\vga_pic|u_sobel|reg32 [2] & !\vga_pic|u_sobel|Add8~3 )))

	.dataa(\vga_pic|u_sobel|reg31 [3]),
	.datab(\vga_pic|u_sobel|reg32 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add8~3 ),
	.combout(\vga_pic|u_sobel|Add8~4_combout ),
	.cout(\vga_pic|u_sobel|Add8~5 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add8~4 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneive_lcell_comb \vga_pic|u_sobel|Add8~6 (
// Equation(s):
// \vga_pic|u_sobel|Add8~6_combout  = (\vga_pic|u_sobel|reg31 [4] & ((\vga_pic|u_sobel|reg32 [3] & (\vga_pic|u_sobel|Add8~5  & VCC)) # (!\vga_pic|u_sobel|reg32 [3] & (!\vga_pic|u_sobel|Add8~5 )))) # (!\vga_pic|u_sobel|reg31 [4] & ((\vga_pic|u_sobel|reg32 [3] 
// & (!\vga_pic|u_sobel|Add8~5 )) # (!\vga_pic|u_sobel|reg32 [3] & ((\vga_pic|u_sobel|Add8~5 ) # (GND)))))
// \vga_pic|u_sobel|Add8~7  = CARRY((\vga_pic|u_sobel|reg31 [4] & (!\vga_pic|u_sobel|reg32 [3] & !\vga_pic|u_sobel|Add8~5 )) # (!\vga_pic|u_sobel|reg31 [4] & ((!\vga_pic|u_sobel|Add8~5 ) # (!\vga_pic|u_sobel|reg32 [3]))))

	.dataa(\vga_pic|u_sobel|reg31 [4]),
	.datab(\vga_pic|u_sobel|reg32 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add8~5 ),
	.combout(\vga_pic|u_sobel|Add8~6_combout ),
	.cout(\vga_pic|u_sobel|Add8~7 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add8~6 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
cycloneive_lcell_comb \vga_pic|u_sobel|Add8~8 (
// Equation(s):
// \vga_pic|u_sobel|Add8~8_combout  = ((\vga_pic|u_sobel|reg32 [4] $ (\vga_pic|u_sobel|reg31 [5] $ (!\vga_pic|u_sobel|Add8~7 )))) # (GND)
// \vga_pic|u_sobel|Add8~9  = CARRY((\vga_pic|u_sobel|reg32 [4] & ((\vga_pic|u_sobel|reg31 [5]) # (!\vga_pic|u_sobel|Add8~7 ))) # (!\vga_pic|u_sobel|reg32 [4] & (\vga_pic|u_sobel|reg31 [5] & !\vga_pic|u_sobel|Add8~7 )))

	.dataa(\vga_pic|u_sobel|reg32 [4]),
	.datab(\vga_pic|u_sobel|reg31 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add8~7 ),
	.combout(\vga_pic|u_sobel|Add8~8_combout ),
	.cout(\vga_pic|u_sobel|Add8~9 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add8~8 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneive_lcell_comb \vga_pic|u_sobel|Add8~10 (
// Equation(s):
// \vga_pic|u_sobel|Add8~10_combout  = (\vga_pic|u_sobel|reg32 [5] & ((\vga_pic|u_sobel|reg31 [6] & (\vga_pic|u_sobel|Add8~9  & VCC)) # (!\vga_pic|u_sobel|reg31 [6] & (!\vga_pic|u_sobel|Add8~9 )))) # (!\vga_pic|u_sobel|reg32 [5] & ((\vga_pic|u_sobel|reg31 
// [6] & (!\vga_pic|u_sobel|Add8~9 )) # (!\vga_pic|u_sobel|reg31 [6] & ((\vga_pic|u_sobel|Add8~9 ) # (GND)))))
// \vga_pic|u_sobel|Add8~11  = CARRY((\vga_pic|u_sobel|reg32 [5] & (!\vga_pic|u_sobel|reg31 [6] & !\vga_pic|u_sobel|Add8~9 )) # (!\vga_pic|u_sobel|reg32 [5] & ((!\vga_pic|u_sobel|Add8~9 ) # (!\vga_pic|u_sobel|reg31 [6]))))

	.dataa(\vga_pic|u_sobel|reg32 [5]),
	.datab(\vga_pic|u_sobel|reg31 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add8~9 ),
	.combout(\vga_pic|u_sobel|Add8~10_combout ),
	.cout(\vga_pic|u_sobel|Add8~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add8~10 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
cycloneive_lcell_comb \vga_pic|u_sobel|Add8~12 (
// Equation(s):
// \vga_pic|u_sobel|Add8~12_combout  = ((\vga_pic|u_sobel|reg32 [6] $ (\vga_pic|u_sobel|reg31 [7] $ (!\vga_pic|u_sobel|Add8~11 )))) # (GND)
// \vga_pic|u_sobel|Add8~13  = CARRY((\vga_pic|u_sobel|reg32 [6] & ((\vga_pic|u_sobel|reg31 [7]) # (!\vga_pic|u_sobel|Add8~11 ))) # (!\vga_pic|u_sobel|reg32 [6] & (\vga_pic|u_sobel|reg31 [7] & !\vga_pic|u_sobel|Add8~11 )))

	.dataa(\vga_pic|u_sobel|reg32 [6]),
	.datab(\vga_pic|u_sobel|reg31 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add8~11 ),
	.combout(\vga_pic|u_sobel|Add8~12_combout ),
	.cout(\vga_pic|u_sobel|Add8~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add8~12 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y19_N17
dffeas \vga_pic|u_sobel|reg31[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg32 [0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg31 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg31[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg31[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \vga_pic|u_sobel|Gy3[0]~10 (
// Equation(s):
// \vga_pic|u_sobel|Gy3[0]~10_combout  = (\vga_pic|u_sobel|reg31 [0] & (\vga_pic|u_sobel|reg33 [0] $ (VCC))) # (!\vga_pic|u_sobel|reg31 [0] & (\vga_pic|u_sobel|reg33 [0] & VCC))
// \vga_pic|u_sobel|Gy3[0]~11  = CARRY((\vga_pic|u_sobel|reg31 [0] & \vga_pic|u_sobel|reg33 [0]))

	.dataa(\vga_pic|u_sobel|reg31 [0]),
	.datab(\vga_pic|u_sobel|reg33 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Gy3[0]~10_combout ),
	.cout(\vga_pic|u_sobel|Gy3[0]~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[0]~10 .lut_mask = 16'h6688;
defparam \vga_pic|u_sobel|Gy3[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneive_lcell_comb \vga_pic|u_sobel|Gy3[1]~12 (
// Equation(s):
// \vga_pic|u_sobel|Gy3[1]~12_combout  = (\vga_pic|u_sobel|reg33 [1] & ((\vga_pic|u_sobel|Add8~0_combout  & (\vga_pic|u_sobel|Gy3[0]~11  & VCC)) # (!\vga_pic|u_sobel|Add8~0_combout  & (!\vga_pic|u_sobel|Gy3[0]~11 )))) # (!\vga_pic|u_sobel|reg33 [1] & 
// ((\vga_pic|u_sobel|Add8~0_combout  & (!\vga_pic|u_sobel|Gy3[0]~11 )) # (!\vga_pic|u_sobel|Add8~0_combout  & ((\vga_pic|u_sobel|Gy3[0]~11 ) # (GND)))))
// \vga_pic|u_sobel|Gy3[1]~13  = CARRY((\vga_pic|u_sobel|reg33 [1] & (!\vga_pic|u_sobel|Add8~0_combout  & !\vga_pic|u_sobel|Gy3[0]~11 )) # (!\vga_pic|u_sobel|reg33 [1] & ((!\vga_pic|u_sobel|Gy3[0]~11 ) # (!\vga_pic|u_sobel|Add8~0_combout ))))

	.dataa(\vga_pic|u_sobel|reg33 [1]),
	.datab(\vga_pic|u_sobel|Add8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy3[0]~11 ),
	.combout(\vga_pic|u_sobel|Gy3[1]~12_combout ),
	.cout(\vga_pic|u_sobel|Gy3[1]~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[1]~12 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gy3[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneive_lcell_comb \vga_pic|u_sobel|Gy3[2]~14 (
// Equation(s):
// \vga_pic|u_sobel|Gy3[2]~14_combout  = ((\vga_pic|u_sobel|Add8~2_combout  $ (\vga_pic|u_sobel|reg33 [2] $ (!\vga_pic|u_sobel|Gy3[1]~13 )))) # (GND)
// \vga_pic|u_sobel|Gy3[2]~15  = CARRY((\vga_pic|u_sobel|Add8~2_combout  & ((\vga_pic|u_sobel|reg33 [2]) # (!\vga_pic|u_sobel|Gy3[1]~13 ))) # (!\vga_pic|u_sobel|Add8~2_combout  & (\vga_pic|u_sobel|reg33 [2] & !\vga_pic|u_sobel|Gy3[1]~13 )))

	.dataa(\vga_pic|u_sobel|Add8~2_combout ),
	.datab(\vga_pic|u_sobel|reg33 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy3[1]~13 ),
	.combout(\vga_pic|u_sobel|Gy3[2]~14_combout ),
	.cout(\vga_pic|u_sobel|Gy3[2]~15 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[2]~14 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Gy3[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \vga_pic|u_sobel|Gy3[3]~16 (
// Equation(s):
// \vga_pic|u_sobel|Gy3[3]~16_combout  = (\vga_pic|u_sobel|Add8~4_combout  & ((\vga_pic|u_sobel|reg33 [3] & (\vga_pic|u_sobel|Gy3[2]~15  & VCC)) # (!\vga_pic|u_sobel|reg33 [3] & (!\vga_pic|u_sobel|Gy3[2]~15 )))) # (!\vga_pic|u_sobel|Add8~4_combout  & 
// ((\vga_pic|u_sobel|reg33 [3] & (!\vga_pic|u_sobel|Gy3[2]~15 )) # (!\vga_pic|u_sobel|reg33 [3] & ((\vga_pic|u_sobel|Gy3[2]~15 ) # (GND)))))
// \vga_pic|u_sobel|Gy3[3]~17  = CARRY((\vga_pic|u_sobel|Add8~4_combout  & (!\vga_pic|u_sobel|reg33 [3] & !\vga_pic|u_sobel|Gy3[2]~15 )) # (!\vga_pic|u_sobel|Add8~4_combout  & ((!\vga_pic|u_sobel|Gy3[2]~15 ) # (!\vga_pic|u_sobel|reg33 [3]))))

	.dataa(\vga_pic|u_sobel|Add8~4_combout ),
	.datab(\vga_pic|u_sobel|reg33 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy3[2]~15 ),
	.combout(\vga_pic|u_sobel|Gy3[3]~16_combout ),
	.cout(\vga_pic|u_sobel|Gy3[3]~17 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[3]~16 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gy3[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \vga_pic|u_sobel|Gy3[4]~18 (
// Equation(s):
// \vga_pic|u_sobel|Gy3[4]~18_combout  = ((\vga_pic|u_sobel|Add8~6_combout  $ (\vga_pic|u_sobel|reg33 [4] $ (!\vga_pic|u_sobel|Gy3[3]~17 )))) # (GND)
// \vga_pic|u_sobel|Gy3[4]~19  = CARRY((\vga_pic|u_sobel|Add8~6_combout  & ((\vga_pic|u_sobel|reg33 [4]) # (!\vga_pic|u_sobel|Gy3[3]~17 ))) # (!\vga_pic|u_sobel|Add8~6_combout  & (\vga_pic|u_sobel|reg33 [4] & !\vga_pic|u_sobel|Gy3[3]~17 )))

	.dataa(\vga_pic|u_sobel|Add8~6_combout ),
	.datab(\vga_pic|u_sobel|reg33 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy3[3]~17 ),
	.combout(\vga_pic|u_sobel|Gy3[4]~18_combout ),
	.cout(\vga_pic|u_sobel|Gy3[4]~19 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[4]~18 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Gy3[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneive_lcell_comb \vga_pic|u_sobel|Gy3[5]~20 (
// Equation(s):
// \vga_pic|u_sobel|Gy3[5]~20_combout  = (\vga_pic|u_sobel|reg33 [5] & ((\vga_pic|u_sobel|Add8~8_combout  & (\vga_pic|u_sobel|Gy3[4]~19  & VCC)) # (!\vga_pic|u_sobel|Add8~8_combout  & (!\vga_pic|u_sobel|Gy3[4]~19 )))) # (!\vga_pic|u_sobel|reg33 [5] & 
// ((\vga_pic|u_sobel|Add8~8_combout  & (!\vga_pic|u_sobel|Gy3[4]~19 )) # (!\vga_pic|u_sobel|Add8~8_combout  & ((\vga_pic|u_sobel|Gy3[4]~19 ) # (GND)))))
// \vga_pic|u_sobel|Gy3[5]~21  = CARRY((\vga_pic|u_sobel|reg33 [5] & (!\vga_pic|u_sobel|Add8~8_combout  & !\vga_pic|u_sobel|Gy3[4]~19 )) # (!\vga_pic|u_sobel|reg33 [5] & ((!\vga_pic|u_sobel|Gy3[4]~19 ) # (!\vga_pic|u_sobel|Add8~8_combout ))))

	.dataa(\vga_pic|u_sobel|reg33 [5]),
	.datab(\vga_pic|u_sobel|Add8~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy3[4]~19 ),
	.combout(\vga_pic|u_sobel|Gy3[5]~20_combout ),
	.cout(\vga_pic|u_sobel|Gy3[5]~21 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[5]~20 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gy3[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneive_lcell_comb \vga_pic|u_sobel|Gy3[6]~22 (
// Equation(s):
// \vga_pic|u_sobel|Gy3[6]~22_combout  = ((\vga_pic|u_sobel|reg33 [6] $ (\vga_pic|u_sobel|Add8~10_combout  $ (!\vga_pic|u_sobel|Gy3[5]~21 )))) # (GND)
// \vga_pic|u_sobel|Gy3[6]~23  = CARRY((\vga_pic|u_sobel|reg33 [6] & ((\vga_pic|u_sobel|Add8~10_combout ) # (!\vga_pic|u_sobel|Gy3[5]~21 ))) # (!\vga_pic|u_sobel|reg33 [6] & (\vga_pic|u_sobel|Add8~10_combout  & !\vga_pic|u_sobel|Gy3[5]~21 )))

	.dataa(\vga_pic|u_sobel|reg33 [6]),
	.datab(\vga_pic|u_sobel|Add8~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy3[5]~21 ),
	.combout(\vga_pic|u_sobel|Gy3[6]~22_combout ),
	.cout(\vga_pic|u_sobel|Gy3[6]~23 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[6]~22 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Gy3[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneive_lcell_comb \vga_pic|u_sobel|Gy3[7]~24 (
// Equation(s):
// \vga_pic|u_sobel|Gy3[7]~24_combout  = (\vga_pic|u_sobel|reg33 [7] & ((\vga_pic|u_sobel|Add8~12_combout  & (\vga_pic|u_sobel|Gy3[6]~23  & VCC)) # (!\vga_pic|u_sobel|Add8~12_combout  & (!\vga_pic|u_sobel|Gy3[6]~23 )))) # (!\vga_pic|u_sobel|reg33 [7] & 
// ((\vga_pic|u_sobel|Add8~12_combout  & (!\vga_pic|u_sobel|Gy3[6]~23 )) # (!\vga_pic|u_sobel|Add8~12_combout  & ((\vga_pic|u_sobel|Gy3[6]~23 ) # (GND)))))
// \vga_pic|u_sobel|Gy3[7]~25  = CARRY((\vga_pic|u_sobel|reg33 [7] & (!\vga_pic|u_sobel|Add8~12_combout  & !\vga_pic|u_sobel|Gy3[6]~23 )) # (!\vga_pic|u_sobel|reg33 [7] & ((!\vga_pic|u_sobel|Gy3[6]~23 ) # (!\vga_pic|u_sobel|Add8~12_combout ))))

	.dataa(\vga_pic|u_sobel|reg33 [7]),
	.datab(\vga_pic|u_sobel|Add8~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy3[6]~23 ),
	.combout(\vga_pic|u_sobel|Gy3[7]~24_combout ),
	.cout(\vga_pic|u_sobel|Gy3[7]~25 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[7]~24 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gy3[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y19_N27
dffeas \vga_pic|u_sobel|Gy3[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy3[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N19
dffeas \vga_pic|u_sobel|Gy1[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy1[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N25
dffeas \vga_pic|u_sobel|Gy3[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy3[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N23
dffeas \vga_pic|u_sobel|Gy3[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy3[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N17
dffeas \vga_pic|u_sobel|Gy1[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy1[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N15
dffeas \vga_pic|u_sobel|Gy1[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy1[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N21
dffeas \vga_pic|u_sobel|Gy3[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy3[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N13
dffeas \vga_pic|u_sobel|Gy1[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy1[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N19
dffeas \vga_pic|u_sobel|Gy3[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy3[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N11
dffeas \vga_pic|u_sobel|Gy1[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy1[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N17
dffeas \vga_pic|u_sobel|Gy3[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy3[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N9
dffeas \vga_pic|u_sobel|Gy1[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy1[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N15
dffeas \vga_pic|u_sobel|Gy3[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy3[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N7
dffeas \vga_pic|u_sobel|Gy1[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy1[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N13
dffeas \vga_pic|u_sobel|Gy3[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy3[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneive_lcell_comb \vga_pic|u_sobel|Gy[0]~8 (
// Equation(s):
// \vga_pic|u_sobel|Gy[0]~8_combout  = (\vga_pic|u_sobel|Gy1 [0] & (\vga_pic|u_sobel|Gy3 [0] $ (VCC))) # (!\vga_pic|u_sobel|Gy1 [0] & ((\vga_pic|u_sobel|Gy3 [0]) # (GND)))
// \vga_pic|u_sobel|Gy[0]~9  = CARRY((\vga_pic|u_sobel|Gy3 [0]) # (!\vga_pic|u_sobel|Gy1 [0]))

	.dataa(\vga_pic|u_sobel|Gy1 [0]),
	.datab(\vga_pic|u_sobel|Gy3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Gy[0]~8_combout ),
	.cout(\vga_pic|u_sobel|Gy[0]~9 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[0]~8 .lut_mask = 16'h66DD;
defparam \vga_pic|u_sobel|Gy[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneive_lcell_comb \vga_pic|u_sobel|Gy[1]~10 (
// Equation(s):
// \vga_pic|u_sobel|Gy[1]~10_combout  = (\vga_pic|u_sobel|Gy1 [1] & ((\vga_pic|u_sobel|Gy3 [1] & (!\vga_pic|u_sobel|Gy[0]~9 )) # (!\vga_pic|u_sobel|Gy3 [1] & ((\vga_pic|u_sobel|Gy[0]~9 ) # (GND))))) # (!\vga_pic|u_sobel|Gy1 [1] & ((\vga_pic|u_sobel|Gy3 [1] & 
// (\vga_pic|u_sobel|Gy[0]~9  & VCC)) # (!\vga_pic|u_sobel|Gy3 [1] & (!\vga_pic|u_sobel|Gy[0]~9 ))))
// \vga_pic|u_sobel|Gy[1]~11  = CARRY((\vga_pic|u_sobel|Gy1 [1] & ((!\vga_pic|u_sobel|Gy[0]~9 ) # (!\vga_pic|u_sobel|Gy3 [1]))) # (!\vga_pic|u_sobel|Gy1 [1] & (!\vga_pic|u_sobel|Gy3 [1] & !\vga_pic|u_sobel|Gy[0]~9 )))

	.dataa(\vga_pic|u_sobel|Gy1 [1]),
	.datab(\vga_pic|u_sobel|Gy3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy[0]~9 ),
	.combout(\vga_pic|u_sobel|Gy[1]~10_combout ),
	.cout(\vga_pic|u_sobel|Gy[1]~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[1]~10 .lut_mask = 16'h692B;
defparam \vga_pic|u_sobel|Gy[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneive_lcell_comb \vga_pic|u_sobel|Gy[2]~12 (
// Equation(s):
// \vga_pic|u_sobel|Gy[2]~12_combout  = ((\vga_pic|u_sobel|Gy1 [2] $ (\vga_pic|u_sobel|Gy3 [2] $ (\vga_pic|u_sobel|Gy[1]~11 )))) # (GND)
// \vga_pic|u_sobel|Gy[2]~13  = CARRY((\vga_pic|u_sobel|Gy1 [2] & (\vga_pic|u_sobel|Gy3 [2] & !\vga_pic|u_sobel|Gy[1]~11 )) # (!\vga_pic|u_sobel|Gy1 [2] & ((\vga_pic|u_sobel|Gy3 [2]) # (!\vga_pic|u_sobel|Gy[1]~11 ))))

	.dataa(\vga_pic|u_sobel|Gy1 [2]),
	.datab(\vga_pic|u_sobel|Gy3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy[1]~11 ),
	.combout(\vga_pic|u_sobel|Gy[2]~12_combout ),
	.cout(\vga_pic|u_sobel|Gy[2]~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[2]~12 .lut_mask = 16'h964D;
defparam \vga_pic|u_sobel|Gy[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneive_lcell_comb \vga_pic|u_sobel|Gy[3]~14 (
// Equation(s):
// \vga_pic|u_sobel|Gy[3]~14_combout  = (\vga_pic|u_sobel|Gy1 [3] & ((\vga_pic|u_sobel|Gy3 [3] & (!\vga_pic|u_sobel|Gy[2]~13 )) # (!\vga_pic|u_sobel|Gy3 [3] & ((\vga_pic|u_sobel|Gy[2]~13 ) # (GND))))) # (!\vga_pic|u_sobel|Gy1 [3] & ((\vga_pic|u_sobel|Gy3 [3] 
// & (\vga_pic|u_sobel|Gy[2]~13  & VCC)) # (!\vga_pic|u_sobel|Gy3 [3] & (!\vga_pic|u_sobel|Gy[2]~13 ))))
// \vga_pic|u_sobel|Gy[3]~15  = CARRY((\vga_pic|u_sobel|Gy1 [3] & ((!\vga_pic|u_sobel|Gy[2]~13 ) # (!\vga_pic|u_sobel|Gy3 [3]))) # (!\vga_pic|u_sobel|Gy1 [3] & (!\vga_pic|u_sobel|Gy3 [3] & !\vga_pic|u_sobel|Gy[2]~13 )))

	.dataa(\vga_pic|u_sobel|Gy1 [3]),
	.datab(\vga_pic|u_sobel|Gy3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy[2]~13 ),
	.combout(\vga_pic|u_sobel|Gy[3]~14_combout ),
	.cout(\vga_pic|u_sobel|Gy[3]~15 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[3]~14 .lut_mask = 16'h692B;
defparam \vga_pic|u_sobel|Gy[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneive_lcell_comb \vga_pic|u_sobel|Gy[4]~16 (
// Equation(s):
// \vga_pic|u_sobel|Gy[4]~16_combout  = ((\vga_pic|u_sobel|Gy1 [4] $ (\vga_pic|u_sobel|Gy3 [4] $ (\vga_pic|u_sobel|Gy[3]~15 )))) # (GND)
// \vga_pic|u_sobel|Gy[4]~17  = CARRY((\vga_pic|u_sobel|Gy1 [4] & (\vga_pic|u_sobel|Gy3 [4] & !\vga_pic|u_sobel|Gy[3]~15 )) # (!\vga_pic|u_sobel|Gy1 [4] & ((\vga_pic|u_sobel|Gy3 [4]) # (!\vga_pic|u_sobel|Gy[3]~15 ))))

	.dataa(\vga_pic|u_sobel|Gy1 [4]),
	.datab(\vga_pic|u_sobel|Gy3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy[3]~15 ),
	.combout(\vga_pic|u_sobel|Gy[4]~16_combout ),
	.cout(\vga_pic|u_sobel|Gy[4]~17 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[4]~16 .lut_mask = 16'h964D;
defparam \vga_pic|u_sobel|Gy[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneive_lcell_comb \vga_pic|u_sobel|Gy[5]~18 (
// Equation(s):
// \vga_pic|u_sobel|Gy[5]~18_combout  = (\vga_pic|u_sobel|Gy3 [5] & ((\vga_pic|u_sobel|Gy1 [5] & (!\vga_pic|u_sobel|Gy[4]~17 )) # (!\vga_pic|u_sobel|Gy1 [5] & (\vga_pic|u_sobel|Gy[4]~17  & VCC)))) # (!\vga_pic|u_sobel|Gy3 [5] & ((\vga_pic|u_sobel|Gy1 [5] & 
// ((\vga_pic|u_sobel|Gy[4]~17 ) # (GND))) # (!\vga_pic|u_sobel|Gy1 [5] & (!\vga_pic|u_sobel|Gy[4]~17 ))))
// \vga_pic|u_sobel|Gy[5]~19  = CARRY((\vga_pic|u_sobel|Gy3 [5] & (\vga_pic|u_sobel|Gy1 [5] & !\vga_pic|u_sobel|Gy[4]~17 )) # (!\vga_pic|u_sobel|Gy3 [5] & ((\vga_pic|u_sobel|Gy1 [5]) # (!\vga_pic|u_sobel|Gy[4]~17 ))))

	.dataa(\vga_pic|u_sobel|Gy3 [5]),
	.datab(\vga_pic|u_sobel|Gy1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy[4]~17 ),
	.combout(\vga_pic|u_sobel|Gy[5]~18_combout ),
	.cout(\vga_pic|u_sobel|Gy[5]~19 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[5]~18 .lut_mask = 16'h694D;
defparam \vga_pic|u_sobel|Gy[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneive_lcell_comb \vga_pic|u_sobel|Gy[6]~20 (
// Equation(s):
// \vga_pic|u_sobel|Gy[6]~20_combout  = ((\vga_pic|u_sobel|Gy1 [6] $ (\vga_pic|u_sobel|Gy3 [6] $ (\vga_pic|u_sobel|Gy[5]~19 )))) # (GND)
// \vga_pic|u_sobel|Gy[6]~21  = CARRY((\vga_pic|u_sobel|Gy1 [6] & (\vga_pic|u_sobel|Gy3 [6] & !\vga_pic|u_sobel|Gy[5]~19 )) # (!\vga_pic|u_sobel|Gy1 [6] & ((\vga_pic|u_sobel|Gy3 [6]) # (!\vga_pic|u_sobel|Gy[5]~19 ))))

	.dataa(\vga_pic|u_sobel|Gy1 [6]),
	.datab(\vga_pic|u_sobel|Gy3 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy[5]~19 ),
	.combout(\vga_pic|u_sobel|Gy[6]~20_combout ),
	.cout(\vga_pic|u_sobel|Gy[6]~21 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[6]~20 .lut_mask = 16'h964D;
defparam \vga_pic|u_sobel|Gy[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneive_lcell_comb \vga_pic|u_sobel|Gy[7]~22 (
// Equation(s):
// \vga_pic|u_sobel|Gy[7]~22_combout  = \vga_pic|u_sobel|Gy1 [7] $ (\vga_pic|u_sobel|Gy[6]~21  $ (!\vga_pic|u_sobel|Gy3 [7]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|Gy1 [7]),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|Gy3 [7]),
	.cin(\vga_pic|u_sobel|Gy[6]~21 ),
	.combout(\vga_pic|u_sobel|Gy[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[7]~22 .lut_mask = 16'h3CC3;
defparam \vga_pic|u_sobel|Gy[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneive_lcell_comb \vga_pic|u_sobel|Add12~0 (
// Equation(s):
// \vga_pic|u_sobel|Add12~0_combout  = (\vga_pic|u_sobel|Gy1 [0] & ((GND) # (!\vga_pic|u_sobel|Gy3 [0]))) # (!\vga_pic|u_sobel|Gy1 [0] & (\vga_pic|u_sobel|Gy3 [0] $ (GND)))
// \vga_pic|u_sobel|Add12~1  = CARRY((\vga_pic|u_sobel|Gy1 [0]) # (!\vga_pic|u_sobel|Gy3 [0]))

	.dataa(\vga_pic|u_sobel|Gy1 [0]),
	.datab(\vga_pic|u_sobel|Gy3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Add12~0_combout ),
	.cout(\vga_pic|u_sobel|Add12~1 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add12~0 .lut_mask = 16'h66BB;
defparam \vga_pic|u_sobel|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneive_lcell_comb \vga_pic|u_sobel|Add12~2 (
// Equation(s):
// \vga_pic|u_sobel|Add12~2_combout  = (\vga_pic|u_sobel|Gy1 [1] & ((\vga_pic|u_sobel|Gy3 [1] & (!\vga_pic|u_sobel|Add12~1 )) # (!\vga_pic|u_sobel|Gy3 [1] & (\vga_pic|u_sobel|Add12~1  & VCC)))) # (!\vga_pic|u_sobel|Gy1 [1] & ((\vga_pic|u_sobel|Gy3 [1] & 
// ((\vga_pic|u_sobel|Add12~1 ) # (GND))) # (!\vga_pic|u_sobel|Gy3 [1] & (!\vga_pic|u_sobel|Add12~1 ))))
// \vga_pic|u_sobel|Add12~3  = CARRY((\vga_pic|u_sobel|Gy1 [1] & (\vga_pic|u_sobel|Gy3 [1] & !\vga_pic|u_sobel|Add12~1 )) # (!\vga_pic|u_sobel|Gy1 [1] & ((\vga_pic|u_sobel|Gy3 [1]) # (!\vga_pic|u_sobel|Add12~1 ))))

	.dataa(\vga_pic|u_sobel|Gy1 [1]),
	.datab(\vga_pic|u_sobel|Gy3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add12~1 ),
	.combout(\vga_pic|u_sobel|Add12~2_combout ),
	.cout(\vga_pic|u_sobel|Add12~3 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add12~2 .lut_mask = 16'h694D;
defparam \vga_pic|u_sobel|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneive_lcell_comb \vga_pic|u_sobel|Add12~4 (
// Equation(s):
// \vga_pic|u_sobel|Add12~4_combout  = ((\vga_pic|u_sobel|Gy1 [2] $ (\vga_pic|u_sobel|Gy3 [2] $ (\vga_pic|u_sobel|Add12~3 )))) # (GND)
// \vga_pic|u_sobel|Add12~5  = CARRY((\vga_pic|u_sobel|Gy1 [2] & ((!\vga_pic|u_sobel|Add12~3 ) # (!\vga_pic|u_sobel|Gy3 [2]))) # (!\vga_pic|u_sobel|Gy1 [2] & (!\vga_pic|u_sobel|Gy3 [2] & !\vga_pic|u_sobel|Add12~3 )))

	.dataa(\vga_pic|u_sobel|Gy1 [2]),
	.datab(\vga_pic|u_sobel|Gy3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add12~3 ),
	.combout(\vga_pic|u_sobel|Add12~4_combout ),
	.cout(\vga_pic|u_sobel|Add12~5 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add12~4 .lut_mask = 16'h962B;
defparam \vga_pic|u_sobel|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneive_lcell_comb \vga_pic|u_sobel|Add12~6 (
// Equation(s):
// \vga_pic|u_sobel|Add12~6_combout  = (\vga_pic|u_sobel|Gy1 [3] & ((\vga_pic|u_sobel|Gy3 [3] & (!\vga_pic|u_sobel|Add12~5 )) # (!\vga_pic|u_sobel|Gy3 [3] & (\vga_pic|u_sobel|Add12~5  & VCC)))) # (!\vga_pic|u_sobel|Gy1 [3] & ((\vga_pic|u_sobel|Gy3 [3] & 
// ((\vga_pic|u_sobel|Add12~5 ) # (GND))) # (!\vga_pic|u_sobel|Gy3 [3] & (!\vga_pic|u_sobel|Add12~5 ))))
// \vga_pic|u_sobel|Add12~7  = CARRY((\vga_pic|u_sobel|Gy1 [3] & (\vga_pic|u_sobel|Gy3 [3] & !\vga_pic|u_sobel|Add12~5 )) # (!\vga_pic|u_sobel|Gy1 [3] & ((\vga_pic|u_sobel|Gy3 [3]) # (!\vga_pic|u_sobel|Add12~5 ))))

	.dataa(\vga_pic|u_sobel|Gy1 [3]),
	.datab(\vga_pic|u_sobel|Gy3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add12~5 ),
	.combout(\vga_pic|u_sobel|Add12~6_combout ),
	.cout(\vga_pic|u_sobel|Add12~7 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add12~6 .lut_mask = 16'h694D;
defparam \vga_pic|u_sobel|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneive_lcell_comb \vga_pic|u_sobel|Add12~8 (
// Equation(s):
// \vga_pic|u_sobel|Add12~8_combout  = ((\vga_pic|u_sobel|Gy1 [4] $ (\vga_pic|u_sobel|Gy3 [4] $ (\vga_pic|u_sobel|Add12~7 )))) # (GND)
// \vga_pic|u_sobel|Add12~9  = CARRY((\vga_pic|u_sobel|Gy1 [4] & ((!\vga_pic|u_sobel|Add12~7 ) # (!\vga_pic|u_sobel|Gy3 [4]))) # (!\vga_pic|u_sobel|Gy1 [4] & (!\vga_pic|u_sobel|Gy3 [4] & !\vga_pic|u_sobel|Add12~7 )))

	.dataa(\vga_pic|u_sobel|Gy1 [4]),
	.datab(\vga_pic|u_sobel|Gy3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add12~7 ),
	.combout(\vga_pic|u_sobel|Add12~8_combout ),
	.cout(\vga_pic|u_sobel|Add12~9 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add12~8 .lut_mask = 16'h962B;
defparam \vga_pic|u_sobel|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneive_lcell_comb \vga_pic|u_sobel|Add12~10 (
// Equation(s):
// \vga_pic|u_sobel|Add12~10_combout  = (\vga_pic|u_sobel|Gy3 [5] & ((\vga_pic|u_sobel|Gy1 [5] & (!\vga_pic|u_sobel|Add12~9 )) # (!\vga_pic|u_sobel|Gy1 [5] & ((\vga_pic|u_sobel|Add12~9 ) # (GND))))) # (!\vga_pic|u_sobel|Gy3 [5] & ((\vga_pic|u_sobel|Gy1 [5] & 
// (\vga_pic|u_sobel|Add12~9  & VCC)) # (!\vga_pic|u_sobel|Gy1 [5] & (!\vga_pic|u_sobel|Add12~9 ))))
// \vga_pic|u_sobel|Add12~11  = CARRY((\vga_pic|u_sobel|Gy3 [5] & ((!\vga_pic|u_sobel|Add12~9 ) # (!\vga_pic|u_sobel|Gy1 [5]))) # (!\vga_pic|u_sobel|Gy3 [5] & (!\vga_pic|u_sobel|Gy1 [5] & !\vga_pic|u_sobel|Add12~9 )))

	.dataa(\vga_pic|u_sobel|Gy3 [5]),
	.datab(\vga_pic|u_sobel|Gy1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add12~9 ),
	.combout(\vga_pic|u_sobel|Add12~10_combout ),
	.cout(\vga_pic|u_sobel|Add12~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add12~10 .lut_mask = 16'h692B;
defparam \vga_pic|u_sobel|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneive_lcell_comb \vga_pic|u_sobel|Add12~12 (
// Equation(s):
// \vga_pic|u_sobel|Add12~12_combout  = ((\vga_pic|u_sobel|Gy1 [6] $ (\vga_pic|u_sobel|Gy3 [6] $ (\vga_pic|u_sobel|Add12~11 )))) # (GND)
// \vga_pic|u_sobel|Add12~13  = CARRY((\vga_pic|u_sobel|Gy1 [6] & ((!\vga_pic|u_sobel|Add12~11 ) # (!\vga_pic|u_sobel|Gy3 [6]))) # (!\vga_pic|u_sobel|Gy1 [6] & (!\vga_pic|u_sobel|Gy3 [6] & !\vga_pic|u_sobel|Add12~11 )))

	.dataa(\vga_pic|u_sobel|Gy1 [6]),
	.datab(\vga_pic|u_sobel|Gy3 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add12~11 ),
	.combout(\vga_pic|u_sobel|Add12~12_combout ),
	.cout(\vga_pic|u_sobel|Add12~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add12~12 .lut_mask = 16'h962B;
defparam \vga_pic|u_sobel|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneive_lcell_comb \vga_pic|u_sobel|Add12~14 (
// Equation(s):
// \vga_pic|u_sobel|Add12~14_combout  = \vga_pic|u_sobel|Gy1 [7] $ (\vga_pic|u_sobel|Add12~13  $ (!\vga_pic|u_sobel|Gy3 [7]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|Gy1 [7]),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|Gy3 [7]),
	.cin(\vga_pic|u_sobel|Add12~13 ),
	.combout(\vga_pic|u_sobel|Add12~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Add12~14 .lut_mask = 16'h3CC3;
defparam \vga_pic|u_sobel|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneive_lcell_comb \vga_pic|u_sobel|Add6~14 (
// Equation(s):
// \vga_pic|u_sobel|Add6~14_combout  = (\vga_pic|u_sobel|reg12 [7] & (!\vga_pic|u_sobel|Add6~13 )) # (!\vga_pic|u_sobel|reg12 [7] & ((\vga_pic|u_sobel|Add6~13 ) # (GND)))
// \vga_pic|u_sobel|Add6~15  = CARRY((!\vga_pic|u_sobel|Add6~13 ) # (!\vga_pic|u_sobel|reg12 [7]))

	.dataa(\vga_pic|u_sobel|reg12 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add6~13 ),
	.combout(\vga_pic|u_sobel|Add6~14_combout ),
	.cout(\vga_pic|u_sobel|Add6~15 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add6~14 .lut_mask = 16'h5A5F;
defparam \vga_pic|u_sobel|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneive_lcell_comb \vga_pic|u_sobel|Add6~16 (
// Equation(s):
// \vga_pic|u_sobel|Add6~16_combout  = !\vga_pic|u_sobel|Add6~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|u_sobel|Add6~15 ),
	.combout(\vga_pic|u_sobel|Add6~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Add6~16 .lut_mask = 16'h0F0F;
defparam \vga_pic|u_sobel|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneive_lcell_comb \vga_pic|u_sobel|Gy1[8]~26 (
// Equation(s):
// \vga_pic|u_sobel|Gy1[8]~26_combout  = (\vga_pic|u_sobel|Add6~14_combout  & (\vga_pic|u_sobel|Gy1[7]~25  $ (GND))) # (!\vga_pic|u_sobel|Add6~14_combout  & (!\vga_pic|u_sobel|Gy1[7]~25  & VCC))
// \vga_pic|u_sobel|Gy1[8]~27  = CARRY((\vga_pic|u_sobel|Add6~14_combout  & !\vga_pic|u_sobel|Gy1[7]~25 ))

	.dataa(\vga_pic|u_sobel|Add6~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy1[7]~25 ),
	.combout(\vga_pic|u_sobel|Gy1[8]~26_combout ),
	.cout(\vga_pic|u_sobel|Gy1[8]~27 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[8]~26 .lut_mask = 16'hA50A;
defparam \vga_pic|u_sobel|Gy1[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N24
cycloneive_lcell_comb \vga_pic|u_sobel|Gy1[9]~28 (
// Equation(s):
// \vga_pic|u_sobel|Gy1[9]~28_combout  = \vga_pic|u_sobel|Gy1[8]~27  $ (\vga_pic|u_sobel|Add6~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|Add6~16_combout ),
	.cin(\vga_pic|u_sobel|Gy1[8]~27 ),
	.combout(\vga_pic|u_sobel|Gy1[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[9]~28 .lut_mask = 16'h0FF0;
defparam \vga_pic|u_sobel|Gy1[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y20_N25
dffeas \vga_pic|u_sobel|Gy1[9] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy1[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[9] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneive_lcell_comb \vga_pic|u_sobel|Add8~14 (
// Equation(s):
// \vga_pic|u_sobel|Add8~14_combout  = (\vga_pic|u_sobel|reg32 [7] & (!\vga_pic|u_sobel|Add8~13 )) # (!\vga_pic|u_sobel|reg32 [7] & ((\vga_pic|u_sobel|Add8~13 ) # (GND)))
// \vga_pic|u_sobel|Add8~15  = CARRY((!\vga_pic|u_sobel|Add8~13 ) # (!\vga_pic|u_sobel|reg32 [7]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|reg32 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add8~13 ),
	.combout(\vga_pic|u_sobel|Add8~14_combout ),
	.cout(\vga_pic|u_sobel|Add8~15 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add8~14 .lut_mask = 16'h3C3F;
defparam \vga_pic|u_sobel|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneive_lcell_comb \vga_pic|u_sobel|Add8~16 (
// Equation(s):
// \vga_pic|u_sobel|Add8~16_combout  = !\vga_pic|u_sobel|Add8~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|u_sobel|Add8~15 ),
	.combout(\vga_pic|u_sobel|Add8~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Add8~16 .lut_mask = 16'h0F0F;
defparam \vga_pic|u_sobel|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneive_lcell_comb \vga_pic|u_sobel|Gy3[8]~26 (
// Equation(s):
// \vga_pic|u_sobel|Gy3[8]~26_combout  = (\vga_pic|u_sobel|Add8~14_combout  & (\vga_pic|u_sobel|Gy3[7]~25  $ (GND))) # (!\vga_pic|u_sobel|Add8~14_combout  & (!\vga_pic|u_sobel|Gy3[7]~25  & VCC))
// \vga_pic|u_sobel|Gy3[8]~27  = CARRY((\vga_pic|u_sobel|Add8~14_combout  & !\vga_pic|u_sobel|Gy3[7]~25 ))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|Add8~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gy3[7]~25 ),
	.combout(\vga_pic|u_sobel|Gy3[8]~26_combout ),
	.cout(\vga_pic|u_sobel|Gy3[8]~27 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[8]~26 .lut_mask = 16'hC30C;
defparam \vga_pic|u_sobel|Gy3[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \vga_pic|u_sobel|Gy3[9]~28 (
// Equation(s):
// \vga_pic|u_sobel|Gy3[9]~28_combout  = \vga_pic|u_sobel|Gy3[8]~27  $ (\vga_pic|u_sobel|Add8~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|Add8~16_combout ),
	.cin(\vga_pic|u_sobel|Gy3[8]~27 ),
	.combout(\vga_pic|u_sobel|Gy3[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[9]~28 .lut_mask = 16'h0FF0;
defparam \vga_pic|u_sobel|Gy3[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y19_N31
dffeas \vga_pic|u_sobel|Gy3[9] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy3[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[9] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N29
dffeas \vga_pic|u_sobel|Gy3[8] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy3[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy3[8] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N23
dffeas \vga_pic|u_sobel|Gy1[8] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy1[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy1[8] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan1~1 (
// Equation(s):
// \vga_pic|u_sobel|LessThan1~1_cout  = CARRY((\vga_pic|u_sobel|Gy1 [0] & !\vga_pic|u_sobel|Gy3 [0]))

	.dataa(\vga_pic|u_sobel|Gy1 [0]),
	.datab(\vga_pic|u_sobel|Gy3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan1~1_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan1~1 .lut_mask = 16'h0022;
defparam \vga_pic|u_sobel|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan1~3 (
// Equation(s):
// \vga_pic|u_sobel|LessThan1~3_cout  = CARRY((\vga_pic|u_sobel|Gy3 [1] & ((!\vga_pic|u_sobel|LessThan1~1_cout ) # (!\vga_pic|u_sobel|Gy1 [1]))) # (!\vga_pic|u_sobel|Gy3 [1] & (!\vga_pic|u_sobel|Gy1 [1] & !\vga_pic|u_sobel|LessThan1~1_cout )))

	.dataa(\vga_pic|u_sobel|Gy3 [1]),
	.datab(\vga_pic|u_sobel|Gy1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan1~1_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan1~3_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan1~3 .lut_mask = 16'h002B;
defparam \vga_pic|u_sobel|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan1~5 (
// Equation(s):
// \vga_pic|u_sobel|LessThan1~5_cout  = CARRY((\vga_pic|u_sobel|Gy3 [2] & (\vga_pic|u_sobel|Gy1 [2] & !\vga_pic|u_sobel|LessThan1~3_cout )) # (!\vga_pic|u_sobel|Gy3 [2] & ((\vga_pic|u_sobel|Gy1 [2]) # (!\vga_pic|u_sobel|LessThan1~3_cout ))))

	.dataa(\vga_pic|u_sobel|Gy3 [2]),
	.datab(\vga_pic|u_sobel|Gy1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan1~3_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan1~5_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan1~5 .lut_mask = 16'h004D;
defparam \vga_pic|u_sobel|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan1~7 (
// Equation(s):
// \vga_pic|u_sobel|LessThan1~7_cout  = CARRY((\vga_pic|u_sobel|Gy1 [3] & (\vga_pic|u_sobel|Gy3 [3] & !\vga_pic|u_sobel|LessThan1~5_cout )) # (!\vga_pic|u_sobel|Gy1 [3] & ((\vga_pic|u_sobel|Gy3 [3]) # (!\vga_pic|u_sobel|LessThan1~5_cout ))))

	.dataa(\vga_pic|u_sobel|Gy1 [3]),
	.datab(\vga_pic|u_sobel|Gy3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan1~5_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan1~7_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan1~7 .lut_mask = 16'h004D;
defparam \vga_pic|u_sobel|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan1~9 (
// Equation(s):
// \vga_pic|u_sobel|LessThan1~9_cout  = CARRY((\vga_pic|u_sobel|Gy1 [4] & ((!\vga_pic|u_sobel|LessThan1~7_cout ) # (!\vga_pic|u_sobel|Gy3 [4]))) # (!\vga_pic|u_sobel|Gy1 [4] & (!\vga_pic|u_sobel|Gy3 [4] & !\vga_pic|u_sobel|LessThan1~7_cout )))

	.dataa(\vga_pic|u_sobel|Gy1 [4]),
	.datab(\vga_pic|u_sobel|Gy3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan1~7_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan1~9_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan1~9 .lut_mask = 16'h002B;
defparam \vga_pic|u_sobel|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan1~11 (
// Equation(s):
// \vga_pic|u_sobel|LessThan1~11_cout  = CARRY((\vga_pic|u_sobel|Gy1 [5] & (\vga_pic|u_sobel|Gy3 [5] & !\vga_pic|u_sobel|LessThan1~9_cout )) # (!\vga_pic|u_sobel|Gy1 [5] & ((\vga_pic|u_sobel|Gy3 [5]) # (!\vga_pic|u_sobel|LessThan1~9_cout ))))

	.dataa(\vga_pic|u_sobel|Gy1 [5]),
	.datab(\vga_pic|u_sobel|Gy3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan1~9_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan1~11_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan1~11 .lut_mask = 16'h004D;
defparam \vga_pic|u_sobel|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan1~13 (
// Equation(s):
// \vga_pic|u_sobel|LessThan1~13_cout  = CARRY((\vga_pic|u_sobel|Gy3 [6] & (\vga_pic|u_sobel|Gy1 [6] & !\vga_pic|u_sobel|LessThan1~11_cout )) # (!\vga_pic|u_sobel|Gy3 [6] & ((\vga_pic|u_sobel|Gy1 [6]) # (!\vga_pic|u_sobel|LessThan1~11_cout ))))

	.dataa(\vga_pic|u_sobel|Gy3 [6]),
	.datab(\vga_pic|u_sobel|Gy1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan1~11_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan1~13_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan1~13 .lut_mask = 16'h004D;
defparam \vga_pic|u_sobel|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan1~15 (
// Equation(s):
// \vga_pic|u_sobel|LessThan1~15_cout  = CARRY((\vga_pic|u_sobel|Gy1 [7] & (\vga_pic|u_sobel|Gy3 [7] & !\vga_pic|u_sobel|LessThan1~13_cout )) # (!\vga_pic|u_sobel|Gy1 [7] & ((\vga_pic|u_sobel|Gy3 [7]) # (!\vga_pic|u_sobel|LessThan1~13_cout ))))

	.dataa(\vga_pic|u_sobel|Gy1 [7]),
	.datab(\vga_pic|u_sobel|Gy3 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan1~13_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan1~15_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan1~15 .lut_mask = 16'h004D;
defparam \vga_pic|u_sobel|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan1~17 (
// Equation(s):
// \vga_pic|u_sobel|LessThan1~17_cout  = CARRY((\vga_pic|u_sobel|Gy3 [8] & (\vga_pic|u_sobel|Gy1 [8] & !\vga_pic|u_sobel|LessThan1~15_cout )) # (!\vga_pic|u_sobel|Gy3 [8] & ((\vga_pic|u_sobel|Gy1 [8]) # (!\vga_pic|u_sobel|LessThan1~15_cout ))))

	.dataa(\vga_pic|u_sobel|Gy3 [8]),
	.datab(\vga_pic|u_sobel|Gy1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan1~15_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan1~17_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan1~17 .lut_mask = 16'h004D;
defparam \vga_pic|u_sobel|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan1~18 (
// Equation(s):
// \vga_pic|u_sobel|LessThan1~18_combout  = (\vga_pic|u_sobel|Gy1 [9] & ((\vga_pic|u_sobel|LessThan1~17_cout ) # (!\vga_pic|u_sobel|Gy3 [9]))) # (!\vga_pic|u_sobel|Gy1 [9] & (\vga_pic|u_sobel|LessThan1~17_cout  & !\vga_pic|u_sobel|Gy3 [9]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|Gy1 [9]),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|Gy3 [9]),
	.cin(\vga_pic|u_sobel|LessThan1~17_cout ),
	.combout(\vga_pic|u_sobel|LessThan1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan1~18 .lut_mask = 16'hC0FC;
defparam \vga_pic|u_sobel|LessThan1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y19_N15
dffeas \vga_pic|u_sobel|Gy[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy[7]~22_combout ),
	.asdata(\vga_pic|u_sobel|Add12~14_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N23
dffeas \vga_pic|u_sobel|reg23[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg23 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg23[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg23[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cycloneive_lcell_comb \vga_pic|u_sobel|reg23[5]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg23[5]~feeder_combout  = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg23[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg23[5]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg23[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N29
dffeas \vga_pic|u_sobel|reg23[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg23[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg23 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg23[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg23[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N3
dffeas \vga_pic|u_sobel|reg23[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg23 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg23[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg23[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneive_lcell_comb \vga_pic|u_sobel|reg23[3]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg23[3]~feeder_combout  = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg23[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg23[3]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg23[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N27
dffeas \vga_pic|u_sobel|reg23[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg23[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg23 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg23[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg23[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
cycloneive_lcell_comb \vga_pic|u_sobel|reg23[2]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg23[2]~feeder_combout  = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg23[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg23[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg23[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N5
dffeas \vga_pic|u_sobel|reg23[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg23[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg23 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg23[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg23[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
cycloneive_lcell_comb \vga_pic|u_sobel|reg23[1]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg23[1]~feeder_combout  = \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg23[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg23[1]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg23[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N1
dffeas \vga_pic|u_sobel|reg23[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg23[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg23 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg23[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg23[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N23
dffeas \vga_pic|u_sobel|reg23[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg23 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg23[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg23[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneive_lcell_comb \vga_pic|u_sobel|Add4~0 (
// Equation(s):
// \vga_pic|u_sobel|Add4~0_combout  = (\vga_pic|u_sobel|reg13 [1] & (\vga_pic|u_sobel|reg23 [0] $ (VCC))) # (!\vga_pic|u_sobel|reg13 [1] & (\vga_pic|u_sobel|reg23 [0] & VCC))
// \vga_pic|u_sobel|Add4~1  = CARRY((\vga_pic|u_sobel|reg13 [1] & \vga_pic|u_sobel|reg23 [0]))

	.dataa(\vga_pic|u_sobel|reg13 [1]),
	.datab(\vga_pic|u_sobel|reg23 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Add4~0_combout ),
	.cout(\vga_pic|u_sobel|Add4~1 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add4~0 .lut_mask = 16'h6688;
defparam \vga_pic|u_sobel|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
cycloneive_lcell_comb \vga_pic|u_sobel|Add4~2 (
// Equation(s):
// \vga_pic|u_sobel|Add4~2_combout  = (\vga_pic|u_sobel|reg13 [2] & ((\vga_pic|u_sobel|reg23 [1] & (\vga_pic|u_sobel|Add4~1  & VCC)) # (!\vga_pic|u_sobel|reg23 [1] & (!\vga_pic|u_sobel|Add4~1 )))) # (!\vga_pic|u_sobel|reg13 [2] & ((\vga_pic|u_sobel|reg23 [1] 
// & (!\vga_pic|u_sobel|Add4~1 )) # (!\vga_pic|u_sobel|reg23 [1] & ((\vga_pic|u_sobel|Add4~1 ) # (GND)))))
// \vga_pic|u_sobel|Add4~3  = CARRY((\vga_pic|u_sobel|reg13 [2] & (!\vga_pic|u_sobel|reg23 [1] & !\vga_pic|u_sobel|Add4~1 )) # (!\vga_pic|u_sobel|reg13 [2] & ((!\vga_pic|u_sobel|Add4~1 ) # (!\vga_pic|u_sobel|reg23 [1]))))

	.dataa(\vga_pic|u_sobel|reg13 [2]),
	.datab(\vga_pic|u_sobel|reg23 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add4~1 ),
	.combout(\vga_pic|u_sobel|Add4~2_combout ),
	.cout(\vga_pic|u_sobel|Add4~3 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add4~2 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
cycloneive_lcell_comb \vga_pic|u_sobel|Add4~4 (
// Equation(s):
// \vga_pic|u_sobel|Add4~4_combout  = ((\vga_pic|u_sobel|reg13 [3] $ (\vga_pic|u_sobel|reg23 [2] $ (!\vga_pic|u_sobel|Add4~3 )))) # (GND)
// \vga_pic|u_sobel|Add4~5  = CARRY((\vga_pic|u_sobel|reg13 [3] & ((\vga_pic|u_sobel|reg23 [2]) # (!\vga_pic|u_sobel|Add4~3 ))) # (!\vga_pic|u_sobel|reg13 [3] & (\vga_pic|u_sobel|reg23 [2] & !\vga_pic|u_sobel|Add4~3 )))

	.dataa(\vga_pic|u_sobel|reg13 [3]),
	.datab(\vga_pic|u_sobel|reg23 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add4~3 ),
	.combout(\vga_pic|u_sobel|Add4~4_combout ),
	.cout(\vga_pic|u_sobel|Add4~5 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add4~4 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
cycloneive_lcell_comb \vga_pic|u_sobel|Add4~6 (
// Equation(s):
// \vga_pic|u_sobel|Add4~6_combout  = (\vga_pic|u_sobel|reg23 [3] & ((\vga_pic|u_sobel|reg13 [4] & (\vga_pic|u_sobel|Add4~5  & VCC)) # (!\vga_pic|u_sobel|reg13 [4] & (!\vga_pic|u_sobel|Add4~5 )))) # (!\vga_pic|u_sobel|reg23 [3] & ((\vga_pic|u_sobel|reg13 [4] 
// & (!\vga_pic|u_sobel|Add4~5 )) # (!\vga_pic|u_sobel|reg13 [4] & ((\vga_pic|u_sobel|Add4~5 ) # (GND)))))
// \vga_pic|u_sobel|Add4~7  = CARRY((\vga_pic|u_sobel|reg23 [3] & (!\vga_pic|u_sobel|reg13 [4] & !\vga_pic|u_sobel|Add4~5 )) # (!\vga_pic|u_sobel|reg23 [3] & ((!\vga_pic|u_sobel|Add4~5 ) # (!\vga_pic|u_sobel|reg13 [4]))))

	.dataa(\vga_pic|u_sobel|reg23 [3]),
	.datab(\vga_pic|u_sobel|reg13 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add4~5 ),
	.combout(\vga_pic|u_sobel|Add4~6_combout ),
	.cout(\vga_pic|u_sobel|Add4~7 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add4~6 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
cycloneive_lcell_comb \vga_pic|u_sobel|Add4~8 (
// Equation(s):
// \vga_pic|u_sobel|Add4~8_combout  = ((\vga_pic|u_sobel|reg23 [4] $ (\vga_pic|u_sobel|reg13 [5] $ (!\vga_pic|u_sobel|Add4~7 )))) # (GND)
// \vga_pic|u_sobel|Add4~9  = CARRY((\vga_pic|u_sobel|reg23 [4] & ((\vga_pic|u_sobel|reg13 [5]) # (!\vga_pic|u_sobel|Add4~7 ))) # (!\vga_pic|u_sobel|reg23 [4] & (\vga_pic|u_sobel|reg13 [5] & !\vga_pic|u_sobel|Add4~7 )))

	.dataa(\vga_pic|u_sobel|reg23 [4]),
	.datab(\vga_pic|u_sobel|reg13 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add4~7 ),
	.combout(\vga_pic|u_sobel|Add4~8_combout ),
	.cout(\vga_pic|u_sobel|Add4~9 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add4~8 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
cycloneive_lcell_comb \vga_pic|u_sobel|Add4~10 (
// Equation(s):
// \vga_pic|u_sobel|Add4~10_combout  = (\vga_pic|u_sobel|reg23 [5] & ((\vga_pic|u_sobel|reg13 [6] & (\vga_pic|u_sobel|Add4~9  & VCC)) # (!\vga_pic|u_sobel|reg13 [6] & (!\vga_pic|u_sobel|Add4~9 )))) # (!\vga_pic|u_sobel|reg23 [5] & ((\vga_pic|u_sobel|reg13 
// [6] & (!\vga_pic|u_sobel|Add4~9 )) # (!\vga_pic|u_sobel|reg13 [6] & ((\vga_pic|u_sobel|Add4~9 ) # (GND)))))
// \vga_pic|u_sobel|Add4~11  = CARRY((\vga_pic|u_sobel|reg23 [5] & (!\vga_pic|u_sobel|reg13 [6] & !\vga_pic|u_sobel|Add4~9 )) # (!\vga_pic|u_sobel|reg23 [5] & ((!\vga_pic|u_sobel|Add4~9 ) # (!\vga_pic|u_sobel|reg13 [6]))))

	.dataa(\vga_pic|u_sobel|reg23 [5]),
	.datab(\vga_pic|u_sobel|reg13 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add4~9 ),
	.combout(\vga_pic|u_sobel|Add4~10_combout ),
	.cout(\vga_pic|u_sobel|Add4~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add4~10 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
cycloneive_lcell_comb \vga_pic|u_sobel|Add4~12 (
// Equation(s):
// \vga_pic|u_sobel|Add4~12_combout  = ((\vga_pic|u_sobel|reg23 [6] $ (\vga_pic|u_sobel|reg13 [7] $ (!\vga_pic|u_sobel|Add4~11 )))) # (GND)
// \vga_pic|u_sobel|Add4~13  = CARRY((\vga_pic|u_sobel|reg23 [6] & ((\vga_pic|u_sobel|reg13 [7]) # (!\vga_pic|u_sobel|Add4~11 ))) # (!\vga_pic|u_sobel|reg23 [6] & (\vga_pic|u_sobel|reg13 [7] & !\vga_pic|u_sobel|Add4~11 )))

	.dataa(\vga_pic|u_sobel|reg23 [6]),
	.datab(\vga_pic|u_sobel|reg13 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add4~11 ),
	.combout(\vga_pic|u_sobel|Add4~12_combout ),
	.cout(\vga_pic|u_sobel|Add4~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add4~12 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cycloneive_lcell_comb \vga_pic|u_sobel|Gx3[0]~10 (
// Equation(s):
// \vga_pic|u_sobel|Gx3[0]~10_combout  = (\vga_pic|u_sobel|reg13 [0] & (\vga_pic|u_sobel|reg33 [0] $ (VCC))) # (!\vga_pic|u_sobel|reg13 [0] & (\vga_pic|u_sobel|reg33 [0] & VCC))
// \vga_pic|u_sobel|Gx3[0]~11  = CARRY((\vga_pic|u_sobel|reg13 [0] & \vga_pic|u_sobel|reg33 [0]))

	.dataa(\vga_pic|u_sobel|reg13 [0]),
	.datab(\vga_pic|u_sobel|reg33 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Gx3[0]~10_combout ),
	.cout(\vga_pic|u_sobel|Gx3[0]~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[0]~10 .lut_mask = 16'h6688;
defparam \vga_pic|u_sobel|Gx3[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneive_lcell_comb \vga_pic|u_sobel|Gx3[1]~12 (
// Equation(s):
// \vga_pic|u_sobel|Gx3[1]~12_combout  = (\vga_pic|u_sobel|Add4~0_combout  & ((\vga_pic|u_sobel|reg33 [1] & (\vga_pic|u_sobel|Gx3[0]~11  & VCC)) # (!\vga_pic|u_sobel|reg33 [1] & (!\vga_pic|u_sobel|Gx3[0]~11 )))) # (!\vga_pic|u_sobel|Add4~0_combout  & 
// ((\vga_pic|u_sobel|reg33 [1] & (!\vga_pic|u_sobel|Gx3[0]~11 )) # (!\vga_pic|u_sobel|reg33 [1] & ((\vga_pic|u_sobel|Gx3[0]~11 ) # (GND)))))
// \vga_pic|u_sobel|Gx3[1]~13  = CARRY((\vga_pic|u_sobel|Add4~0_combout  & (!\vga_pic|u_sobel|reg33 [1] & !\vga_pic|u_sobel|Gx3[0]~11 )) # (!\vga_pic|u_sobel|Add4~0_combout  & ((!\vga_pic|u_sobel|Gx3[0]~11 ) # (!\vga_pic|u_sobel|reg33 [1]))))

	.dataa(\vga_pic|u_sobel|Add4~0_combout ),
	.datab(\vga_pic|u_sobel|reg33 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx3[0]~11 ),
	.combout(\vga_pic|u_sobel|Gx3[1]~12_combout ),
	.cout(\vga_pic|u_sobel|Gx3[1]~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[1]~12 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gx3[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
cycloneive_lcell_comb \vga_pic|u_sobel|Gx3[2]~14 (
// Equation(s):
// \vga_pic|u_sobel|Gx3[2]~14_combout  = ((\vga_pic|u_sobel|reg33 [2] $ (\vga_pic|u_sobel|Add4~2_combout  $ (!\vga_pic|u_sobel|Gx3[1]~13 )))) # (GND)
// \vga_pic|u_sobel|Gx3[2]~15  = CARRY((\vga_pic|u_sobel|reg33 [2] & ((\vga_pic|u_sobel|Add4~2_combout ) # (!\vga_pic|u_sobel|Gx3[1]~13 ))) # (!\vga_pic|u_sobel|reg33 [2] & (\vga_pic|u_sobel|Add4~2_combout  & !\vga_pic|u_sobel|Gx3[1]~13 )))

	.dataa(\vga_pic|u_sobel|reg33 [2]),
	.datab(\vga_pic|u_sobel|Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx3[1]~13 ),
	.combout(\vga_pic|u_sobel|Gx3[2]~14_combout ),
	.cout(\vga_pic|u_sobel|Gx3[2]~15 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[2]~14 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Gx3[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneive_lcell_comb \vga_pic|u_sobel|Gx3[3]~16 (
// Equation(s):
// \vga_pic|u_sobel|Gx3[3]~16_combout  = (\vga_pic|u_sobel|Add4~4_combout  & ((\vga_pic|u_sobel|reg33 [3] & (\vga_pic|u_sobel|Gx3[2]~15  & VCC)) # (!\vga_pic|u_sobel|reg33 [3] & (!\vga_pic|u_sobel|Gx3[2]~15 )))) # (!\vga_pic|u_sobel|Add4~4_combout  & 
// ((\vga_pic|u_sobel|reg33 [3] & (!\vga_pic|u_sobel|Gx3[2]~15 )) # (!\vga_pic|u_sobel|reg33 [3] & ((\vga_pic|u_sobel|Gx3[2]~15 ) # (GND)))))
// \vga_pic|u_sobel|Gx3[3]~17  = CARRY((\vga_pic|u_sobel|Add4~4_combout  & (!\vga_pic|u_sobel|reg33 [3] & !\vga_pic|u_sobel|Gx3[2]~15 )) # (!\vga_pic|u_sobel|Add4~4_combout  & ((!\vga_pic|u_sobel|Gx3[2]~15 ) # (!\vga_pic|u_sobel|reg33 [3]))))

	.dataa(\vga_pic|u_sobel|Add4~4_combout ),
	.datab(\vga_pic|u_sobel|reg33 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx3[2]~15 ),
	.combout(\vga_pic|u_sobel|Gx3[3]~16_combout ),
	.cout(\vga_pic|u_sobel|Gx3[3]~17 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[3]~16 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gx3[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
cycloneive_lcell_comb \vga_pic|u_sobel|Gx3[4]~18 (
// Equation(s):
// \vga_pic|u_sobel|Gx3[4]~18_combout  = ((\vga_pic|u_sobel|reg33 [4] $ (\vga_pic|u_sobel|Add4~6_combout  $ (!\vga_pic|u_sobel|Gx3[3]~17 )))) # (GND)
// \vga_pic|u_sobel|Gx3[4]~19  = CARRY((\vga_pic|u_sobel|reg33 [4] & ((\vga_pic|u_sobel|Add4~6_combout ) # (!\vga_pic|u_sobel|Gx3[3]~17 ))) # (!\vga_pic|u_sobel|reg33 [4] & (\vga_pic|u_sobel|Add4~6_combout  & !\vga_pic|u_sobel|Gx3[3]~17 )))

	.dataa(\vga_pic|u_sobel|reg33 [4]),
	.datab(\vga_pic|u_sobel|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx3[3]~17 ),
	.combout(\vga_pic|u_sobel|Gx3[4]~18_combout ),
	.cout(\vga_pic|u_sobel|Gx3[4]~19 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[4]~18 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Gx3[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneive_lcell_comb \vga_pic|u_sobel|Gx3[5]~20 (
// Equation(s):
// \vga_pic|u_sobel|Gx3[5]~20_combout  = (\vga_pic|u_sobel|Add4~8_combout  & ((\vga_pic|u_sobel|reg33 [5] & (\vga_pic|u_sobel|Gx3[4]~19  & VCC)) # (!\vga_pic|u_sobel|reg33 [5] & (!\vga_pic|u_sobel|Gx3[4]~19 )))) # (!\vga_pic|u_sobel|Add4~8_combout  & 
// ((\vga_pic|u_sobel|reg33 [5] & (!\vga_pic|u_sobel|Gx3[4]~19 )) # (!\vga_pic|u_sobel|reg33 [5] & ((\vga_pic|u_sobel|Gx3[4]~19 ) # (GND)))))
// \vga_pic|u_sobel|Gx3[5]~21  = CARRY((\vga_pic|u_sobel|Add4~8_combout  & (!\vga_pic|u_sobel|reg33 [5] & !\vga_pic|u_sobel|Gx3[4]~19 )) # (!\vga_pic|u_sobel|Add4~8_combout  & ((!\vga_pic|u_sobel|Gx3[4]~19 ) # (!\vga_pic|u_sobel|reg33 [5]))))

	.dataa(\vga_pic|u_sobel|Add4~8_combout ),
	.datab(\vga_pic|u_sobel|reg33 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx3[4]~19 ),
	.combout(\vga_pic|u_sobel|Gx3[5]~20_combout ),
	.cout(\vga_pic|u_sobel|Gx3[5]~21 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[5]~20 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gx3[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cycloneive_lcell_comb \vga_pic|u_sobel|Gx3[6]~22 (
// Equation(s):
// \vga_pic|u_sobel|Gx3[6]~22_combout  = ((\vga_pic|u_sobel|Add4~10_combout  $ (\vga_pic|u_sobel|reg33 [6] $ (!\vga_pic|u_sobel|Gx3[5]~21 )))) # (GND)
// \vga_pic|u_sobel|Gx3[6]~23  = CARRY((\vga_pic|u_sobel|Add4~10_combout  & ((\vga_pic|u_sobel|reg33 [6]) # (!\vga_pic|u_sobel|Gx3[5]~21 ))) # (!\vga_pic|u_sobel|Add4~10_combout  & (\vga_pic|u_sobel|reg33 [6] & !\vga_pic|u_sobel|Gx3[5]~21 )))

	.dataa(\vga_pic|u_sobel|Add4~10_combout ),
	.datab(\vga_pic|u_sobel|reg33 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx3[5]~21 ),
	.combout(\vga_pic|u_sobel|Gx3[6]~22_combout ),
	.cout(\vga_pic|u_sobel|Gx3[6]~23 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[6]~22 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Gx3[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
cycloneive_lcell_comb \vga_pic|u_sobel|Gx3[7]~24 (
// Equation(s):
// \vga_pic|u_sobel|Gx3[7]~24_combout  = (\vga_pic|u_sobel|reg33 [7] & ((\vga_pic|u_sobel|Add4~12_combout  & (\vga_pic|u_sobel|Gx3[6]~23  & VCC)) # (!\vga_pic|u_sobel|Add4~12_combout  & (!\vga_pic|u_sobel|Gx3[6]~23 )))) # (!\vga_pic|u_sobel|reg33 [7] & 
// ((\vga_pic|u_sobel|Add4~12_combout  & (!\vga_pic|u_sobel|Gx3[6]~23 )) # (!\vga_pic|u_sobel|Add4~12_combout  & ((\vga_pic|u_sobel|Gx3[6]~23 ) # (GND)))))
// \vga_pic|u_sobel|Gx3[7]~25  = CARRY((\vga_pic|u_sobel|reg33 [7] & (!\vga_pic|u_sobel|Add4~12_combout  & !\vga_pic|u_sobel|Gx3[6]~23 )) # (!\vga_pic|u_sobel|reg33 [7] & ((!\vga_pic|u_sobel|Gx3[6]~23 ) # (!\vga_pic|u_sobel|Add4~12_combout ))))

	.dataa(\vga_pic|u_sobel|reg33 [7]),
	.datab(\vga_pic|u_sobel|Add4~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx3[6]~23 ),
	.combout(\vga_pic|u_sobel|Gx3[7]~24_combout ),
	.cout(\vga_pic|u_sobel|Gx3[7]~25 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[7]~24 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gx3[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y20_N15
dffeas \vga_pic|u_sobel|Gx3[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx3[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N3
dffeas \vga_pic|u_sobel|reg22[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg23 [6]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg22 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg22[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg22[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \vga_pic|u_sobel|reg21[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg22 [6]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg21 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg21[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg21[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N27
dffeas \vga_pic|u_sobel|reg22[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg23 [5]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg22 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg22[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg22[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N21
dffeas \vga_pic|u_sobel|reg21[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg22 [5]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg21 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg21[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg21[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneive_lcell_comb \vga_pic|u_sobel|reg22[4]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg22[4]~feeder_combout  = \vga_pic|u_sobel|reg23 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|reg23 [4]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg22[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg22[4]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg22[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N31
dffeas \vga_pic|u_sobel|reg22[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg22[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg22 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg22[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg22[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N19
dffeas \vga_pic|u_sobel|reg21[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg22 [4]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg21 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg21[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg21[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N5
dffeas \vga_pic|u_sobel|reg22[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg23 [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg22 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg22[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg22[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N17
dffeas \vga_pic|u_sobel|reg21[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg22 [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg21 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg21[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg21[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \vga_pic|u_sobel|reg22[2]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg22[2]~feeder_combout  = \vga_pic|u_sobel|reg23 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|reg23 [2]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg22[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg22[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg22[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N9
dffeas \vga_pic|u_sobel|reg22[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg22[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg22 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg22[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg22[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N15
dffeas \vga_pic|u_sobel|reg21[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg22 [2]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg21 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg21[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg21[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
cycloneive_lcell_comb \vga_pic|u_sobel|reg22[1]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg22[1]~feeder_combout  = \vga_pic|u_sobel|reg23 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|reg23 [1]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg22[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg22[1]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg22[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N25
dffeas \vga_pic|u_sobel|reg22[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg22[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg22 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg22[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg22[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N13
dffeas \vga_pic|u_sobel|reg21[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg22 [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg21 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg21[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg21[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
cycloneive_lcell_comb \vga_pic|u_sobel|reg22[0]~feeder (
// Equation(s):
// \vga_pic|u_sobel|reg22[0]~feeder_combout  = \vga_pic|u_sobel|reg23 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|reg23 [0]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|reg22[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|reg22[0]~feeder .lut_mask = 16'hFF00;
defparam \vga_pic|u_sobel|reg22[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N31
dffeas \vga_pic|u_sobel|reg22[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|reg22[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg22 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg22[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg22[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N11
dffeas \vga_pic|u_sobel|reg21[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg22 [0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg21 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg21[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg21[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \vga_pic|u_sobel|Add2~0 (
// Equation(s):
// \vga_pic|u_sobel|Add2~0_combout  = (\vga_pic|u_sobel|reg21 [0] & (\vga_pic|u_sobel|reg11 [1] $ (VCC))) # (!\vga_pic|u_sobel|reg21 [0] & (\vga_pic|u_sobel|reg11 [1] & VCC))
// \vga_pic|u_sobel|Add2~1  = CARRY((\vga_pic|u_sobel|reg21 [0] & \vga_pic|u_sobel|reg11 [1]))

	.dataa(\vga_pic|u_sobel|reg21 [0]),
	.datab(\vga_pic|u_sobel|reg11 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Add2~0_combout ),
	.cout(\vga_pic|u_sobel|Add2~1 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add2~0 .lut_mask = 16'h6688;
defparam \vga_pic|u_sobel|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \vga_pic|u_sobel|Add2~2 (
// Equation(s):
// \vga_pic|u_sobel|Add2~2_combout  = (\vga_pic|u_sobel|reg21 [1] & ((\vga_pic|u_sobel|reg11 [2] & (\vga_pic|u_sobel|Add2~1  & VCC)) # (!\vga_pic|u_sobel|reg11 [2] & (!\vga_pic|u_sobel|Add2~1 )))) # (!\vga_pic|u_sobel|reg21 [1] & ((\vga_pic|u_sobel|reg11 [2] 
// & (!\vga_pic|u_sobel|Add2~1 )) # (!\vga_pic|u_sobel|reg11 [2] & ((\vga_pic|u_sobel|Add2~1 ) # (GND)))))
// \vga_pic|u_sobel|Add2~3  = CARRY((\vga_pic|u_sobel|reg21 [1] & (!\vga_pic|u_sobel|reg11 [2] & !\vga_pic|u_sobel|Add2~1 )) # (!\vga_pic|u_sobel|reg21 [1] & ((!\vga_pic|u_sobel|Add2~1 ) # (!\vga_pic|u_sobel|reg11 [2]))))

	.dataa(\vga_pic|u_sobel|reg21 [1]),
	.datab(\vga_pic|u_sobel|reg11 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add2~1 ),
	.combout(\vga_pic|u_sobel|Add2~2_combout ),
	.cout(\vga_pic|u_sobel|Add2~3 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add2~2 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneive_lcell_comb \vga_pic|u_sobel|Add2~4 (
// Equation(s):
// \vga_pic|u_sobel|Add2~4_combout  = ((\vga_pic|u_sobel|reg11 [3] $ (\vga_pic|u_sobel|reg21 [2] $ (!\vga_pic|u_sobel|Add2~3 )))) # (GND)
// \vga_pic|u_sobel|Add2~5  = CARRY((\vga_pic|u_sobel|reg11 [3] & ((\vga_pic|u_sobel|reg21 [2]) # (!\vga_pic|u_sobel|Add2~3 ))) # (!\vga_pic|u_sobel|reg11 [3] & (\vga_pic|u_sobel|reg21 [2] & !\vga_pic|u_sobel|Add2~3 )))

	.dataa(\vga_pic|u_sobel|reg11 [3]),
	.datab(\vga_pic|u_sobel|reg21 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add2~3 ),
	.combout(\vga_pic|u_sobel|Add2~4_combout ),
	.cout(\vga_pic|u_sobel|Add2~5 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add2~4 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \vga_pic|u_sobel|Add2~6 (
// Equation(s):
// \vga_pic|u_sobel|Add2~6_combout  = (\vga_pic|u_sobel|reg11 [4] & ((\vga_pic|u_sobel|reg21 [3] & (\vga_pic|u_sobel|Add2~5  & VCC)) # (!\vga_pic|u_sobel|reg21 [3] & (!\vga_pic|u_sobel|Add2~5 )))) # (!\vga_pic|u_sobel|reg11 [4] & ((\vga_pic|u_sobel|reg21 [3] 
// & (!\vga_pic|u_sobel|Add2~5 )) # (!\vga_pic|u_sobel|reg21 [3] & ((\vga_pic|u_sobel|Add2~5 ) # (GND)))))
// \vga_pic|u_sobel|Add2~7  = CARRY((\vga_pic|u_sobel|reg11 [4] & (!\vga_pic|u_sobel|reg21 [3] & !\vga_pic|u_sobel|Add2~5 )) # (!\vga_pic|u_sobel|reg11 [4] & ((!\vga_pic|u_sobel|Add2~5 ) # (!\vga_pic|u_sobel|reg21 [3]))))

	.dataa(\vga_pic|u_sobel|reg11 [4]),
	.datab(\vga_pic|u_sobel|reg21 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add2~5 ),
	.combout(\vga_pic|u_sobel|Add2~6_combout ),
	.cout(\vga_pic|u_sobel|Add2~7 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add2~6 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \vga_pic|u_sobel|Add2~8 (
// Equation(s):
// \vga_pic|u_sobel|Add2~8_combout  = ((\vga_pic|u_sobel|reg11 [5] $ (\vga_pic|u_sobel|reg21 [4] $ (!\vga_pic|u_sobel|Add2~7 )))) # (GND)
// \vga_pic|u_sobel|Add2~9  = CARRY((\vga_pic|u_sobel|reg11 [5] & ((\vga_pic|u_sobel|reg21 [4]) # (!\vga_pic|u_sobel|Add2~7 ))) # (!\vga_pic|u_sobel|reg11 [5] & (\vga_pic|u_sobel|reg21 [4] & !\vga_pic|u_sobel|Add2~7 )))

	.dataa(\vga_pic|u_sobel|reg11 [5]),
	.datab(\vga_pic|u_sobel|reg21 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add2~7 ),
	.combout(\vga_pic|u_sobel|Add2~8_combout ),
	.cout(\vga_pic|u_sobel|Add2~9 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add2~8 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \vga_pic|u_sobel|Add2~10 (
// Equation(s):
// \vga_pic|u_sobel|Add2~10_combout  = (\vga_pic|u_sobel|reg11 [6] & ((\vga_pic|u_sobel|reg21 [5] & (\vga_pic|u_sobel|Add2~9  & VCC)) # (!\vga_pic|u_sobel|reg21 [5] & (!\vga_pic|u_sobel|Add2~9 )))) # (!\vga_pic|u_sobel|reg11 [6] & ((\vga_pic|u_sobel|reg21 
// [5] & (!\vga_pic|u_sobel|Add2~9 )) # (!\vga_pic|u_sobel|reg21 [5] & ((\vga_pic|u_sobel|Add2~9 ) # (GND)))))
// \vga_pic|u_sobel|Add2~11  = CARRY((\vga_pic|u_sobel|reg11 [6] & (!\vga_pic|u_sobel|reg21 [5] & !\vga_pic|u_sobel|Add2~9 )) # (!\vga_pic|u_sobel|reg11 [6] & ((!\vga_pic|u_sobel|Add2~9 ) # (!\vga_pic|u_sobel|reg21 [5]))))

	.dataa(\vga_pic|u_sobel|reg11 [6]),
	.datab(\vga_pic|u_sobel|reg21 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add2~9 ),
	.combout(\vga_pic|u_sobel|Add2~10_combout ),
	.cout(\vga_pic|u_sobel|Add2~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add2~10 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \vga_pic|u_sobel|Add2~12 (
// Equation(s):
// \vga_pic|u_sobel|Add2~12_combout  = ((\vga_pic|u_sobel|reg21 [6] $ (\vga_pic|u_sobel|reg11 [7] $ (!\vga_pic|u_sobel|Add2~11 )))) # (GND)
// \vga_pic|u_sobel|Add2~13  = CARRY((\vga_pic|u_sobel|reg21 [6] & ((\vga_pic|u_sobel|reg11 [7]) # (!\vga_pic|u_sobel|Add2~11 ))) # (!\vga_pic|u_sobel|reg21 [6] & (\vga_pic|u_sobel|reg11 [7] & !\vga_pic|u_sobel|Add2~11 )))

	.dataa(\vga_pic|u_sobel|reg21 [6]),
	.datab(\vga_pic|u_sobel|reg11 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add2~11 ),
	.combout(\vga_pic|u_sobel|Add2~12_combout ),
	.cout(\vga_pic|u_sobel|Add2~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add2~12 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \vga_pic|u_sobel|Gx1[0]~10 (
// Equation(s):
// \vga_pic|u_sobel|Gx1[0]~10_combout  = (\vga_pic|u_sobel|reg11 [0] & (\vga_pic|u_sobel|reg31 [0] $ (VCC))) # (!\vga_pic|u_sobel|reg11 [0] & (\vga_pic|u_sobel|reg31 [0] & VCC))
// \vga_pic|u_sobel|Gx1[0]~11  = CARRY((\vga_pic|u_sobel|reg11 [0] & \vga_pic|u_sobel|reg31 [0]))

	.dataa(\vga_pic|u_sobel|reg11 [0]),
	.datab(\vga_pic|u_sobel|reg31 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Gx1[0]~10_combout ),
	.cout(\vga_pic|u_sobel|Gx1[0]~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[0]~10 .lut_mask = 16'h6688;
defparam \vga_pic|u_sobel|Gx1[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \vga_pic|u_sobel|Gx1[1]~12 (
// Equation(s):
// \vga_pic|u_sobel|Gx1[1]~12_combout  = (\vga_pic|u_sobel|Add2~0_combout  & ((\vga_pic|u_sobel|reg31 [1] & (\vga_pic|u_sobel|Gx1[0]~11  & VCC)) # (!\vga_pic|u_sobel|reg31 [1] & (!\vga_pic|u_sobel|Gx1[0]~11 )))) # (!\vga_pic|u_sobel|Add2~0_combout  & 
// ((\vga_pic|u_sobel|reg31 [1] & (!\vga_pic|u_sobel|Gx1[0]~11 )) # (!\vga_pic|u_sobel|reg31 [1] & ((\vga_pic|u_sobel|Gx1[0]~11 ) # (GND)))))
// \vga_pic|u_sobel|Gx1[1]~13  = CARRY((\vga_pic|u_sobel|Add2~0_combout  & (!\vga_pic|u_sobel|reg31 [1] & !\vga_pic|u_sobel|Gx1[0]~11 )) # (!\vga_pic|u_sobel|Add2~0_combout  & ((!\vga_pic|u_sobel|Gx1[0]~11 ) # (!\vga_pic|u_sobel|reg31 [1]))))

	.dataa(\vga_pic|u_sobel|Add2~0_combout ),
	.datab(\vga_pic|u_sobel|reg31 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx1[0]~11 ),
	.combout(\vga_pic|u_sobel|Gx1[1]~12_combout ),
	.cout(\vga_pic|u_sobel|Gx1[1]~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[1]~12 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gx1[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \vga_pic|u_sobel|Gx1[2]~14 (
// Equation(s):
// \vga_pic|u_sobel|Gx1[2]~14_combout  = ((\vga_pic|u_sobel|Add2~2_combout  $ (\vga_pic|u_sobel|reg31 [2] $ (!\vga_pic|u_sobel|Gx1[1]~13 )))) # (GND)
// \vga_pic|u_sobel|Gx1[2]~15  = CARRY((\vga_pic|u_sobel|Add2~2_combout  & ((\vga_pic|u_sobel|reg31 [2]) # (!\vga_pic|u_sobel|Gx1[1]~13 ))) # (!\vga_pic|u_sobel|Add2~2_combout  & (\vga_pic|u_sobel|reg31 [2] & !\vga_pic|u_sobel|Gx1[1]~13 )))

	.dataa(\vga_pic|u_sobel|Add2~2_combout ),
	.datab(\vga_pic|u_sobel|reg31 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx1[1]~13 ),
	.combout(\vga_pic|u_sobel|Gx1[2]~14_combout ),
	.cout(\vga_pic|u_sobel|Gx1[2]~15 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[2]~14 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Gx1[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \vga_pic|u_sobel|Gx1[3]~16 (
// Equation(s):
// \vga_pic|u_sobel|Gx1[3]~16_combout  = (\vga_pic|u_sobel|Add2~4_combout  & ((\vga_pic|u_sobel|reg31 [3] & (\vga_pic|u_sobel|Gx1[2]~15  & VCC)) # (!\vga_pic|u_sobel|reg31 [3] & (!\vga_pic|u_sobel|Gx1[2]~15 )))) # (!\vga_pic|u_sobel|Add2~4_combout  & 
// ((\vga_pic|u_sobel|reg31 [3] & (!\vga_pic|u_sobel|Gx1[2]~15 )) # (!\vga_pic|u_sobel|reg31 [3] & ((\vga_pic|u_sobel|Gx1[2]~15 ) # (GND)))))
// \vga_pic|u_sobel|Gx1[3]~17  = CARRY((\vga_pic|u_sobel|Add2~4_combout  & (!\vga_pic|u_sobel|reg31 [3] & !\vga_pic|u_sobel|Gx1[2]~15 )) # (!\vga_pic|u_sobel|Add2~4_combout  & ((!\vga_pic|u_sobel|Gx1[2]~15 ) # (!\vga_pic|u_sobel|reg31 [3]))))

	.dataa(\vga_pic|u_sobel|Add2~4_combout ),
	.datab(\vga_pic|u_sobel|reg31 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx1[2]~15 ),
	.combout(\vga_pic|u_sobel|Gx1[3]~16_combout ),
	.cout(\vga_pic|u_sobel|Gx1[3]~17 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[3]~16 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gx1[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \vga_pic|u_sobel|Gx1[4]~18 (
// Equation(s):
// \vga_pic|u_sobel|Gx1[4]~18_combout  = ((\vga_pic|u_sobel|Add2~6_combout  $ (\vga_pic|u_sobel|reg31 [4] $ (!\vga_pic|u_sobel|Gx1[3]~17 )))) # (GND)
// \vga_pic|u_sobel|Gx1[4]~19  = CARRY((\vga_pic|u_sobel|Add2~6_combout  & ((\vga_pic|u_sobel|reg31 [4]) # (!\vga_pic|u_sobel|Gx1[3]~17 ))) # (!\vga_pic|u_sobel|Add2~6_combout  & (\vga_pic|u_sobel|reg31 [4] & !\vga_pic|u_sobel|Gx1[3]~17 )))

	.dataa(\vga_pic|u_sobel|Add2~6_combout ),
	.datab(\vga_pic|u_sobel|reg31 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx1[3]~17 ),
	.combout(\vga_pic|u_sobel|Gx1[4]~18_combout ),
	.cout(\vga_pic|u_sobel|Gx1[4]~19 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[4]~18 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Gx1[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \vga_pic|u_sobel|Gx1[5]~20 (
// Equation(s):
// \vga_pic|u_sobel|Gx1[5]~20_combout  = (\vga_pic|u_sobel|Add2~8_combout  & ((\vga_pic|u_sobel|reg31 [5] & (\vga_pic|u_sobel|Gx1[4]~19  & VCC)) # (!\vga_pic|u_sobel|reg31 [5] & (!\vga_pic|u_sobel|Gx1[4]~19 )))) # (!\vga_pic|u_sobel|Add2~8_combout  & 
// ((\vga_pic|u_sobel|reg31 [5] & (!\vga_pic|u_sobel|Gx1[4]~19 )) # (!\vga_pic|u_sobel|reg31 [5] & ((\vga_pic|u_sobel|Gx1[4]~19 ) # (GND)))))
// \vga_pic|u_sobel|Gx1[5]~21  = CARRY((\vga_pic|u_sobel|Add2~8_combout  & (!\vga_pic|u_sobel|reg31 [5] & !\vga_pic|u_sobel|Gx1[4]~19 )) # (!\vga_pic|u_sobel|Add2~8_combout  & ((!\vga_pic|u_sobel|Gx1[4]~19 ) # (!\vga_pic|u_sobel|reg31 [5]))))

	.dataa(\vga_pic|u_sobel|Add2~8_combout ),
	.datab(\vga_pic|u_sobel|reg31 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx1[4]~19 ),
	.combout(\vga_pic|u_sobel|Gx1[5]~20_combout ),
	.cout(\vga_pic|u_sobel|Gx1[5]~21 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[5]~20 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gx1[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \vga_pic|u_sobel|Gx1[6]~22 (
// Equation(s):
// \vga_pic|u_sobel|Gx1[6]~22_combout  = ((\vga_pic|u_sobel|reg31 [6] $ (\vga_pic|u_sobel|Add2~10_combout  $ (!\vga_pic|u_sobel|Gx1[5]~21 )))) # (GND)
// \vga_pic|u_sobel|Gx1[6]~23  = CARRY((\vga_pic|u_sobel|reg31 [6] & ((\vga_pic|u_sobel|Add2~10_combout ) # (!\vga_pic|u_sobel|Gx1[5]~21 ))) # (!\vga_pic|u_sobel|reg31 [6] & (\vga_pic|u_sobel|Add2~10_combout  & !\vga_pic|u_sobel|Gx1[5]~21 )))

	.dataa(\vga_pic|u_sobel|reg31 [6]),
	.datab(\vga_pic|u_sobel|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx1[5]~21 ),
	.combout(\vga_pic|u_sobel|Gx1[6]~22_combout ),
	.cout(\vga_pic|u_sobel|Gx1[6]~23 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[6]~22 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|Gx1[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \vga_pic|u_sobel|Gx1[7]~24 (
// Equation(s):
// \vga_pic|u_sobel|Gx1[7]~24_combout  = (\vga_pic|u_sobel|reg31 [7] & ((\vga_pic|u_sobel|Add2~12_combout  & (\vga_pic|u_sobel|Gx1[6]~23  & VCC)) # (!\vga_pic|u_sobel|Add2~12_combout  & (!\vga_pic|u_sobel|Gx1[6]~23 )))) # (!\vga_pic|u_sobel|reg31 [7] & 
// ((\vga_pic|u_sobel|Add2~12_combout  & (!\vga_pic|u_sobel|Gx1[6]~23 )) # (!\vga_pic|u_sobel|Add2~12_combout  & ((\vga_pic|u_sobel|Gx1[6]~23 ) # (GND)))))
// \vga_pic|u_sobel|Gx1[7]~25  = CARRY((\vga_pic|u_sobel|reg31 [7] & (!\vga_pic|u_sobel|Add2~12_combout  & !\vga_pic|u_sobel|Gx1[6]~23 )) # (!\vga_pic|u_sobel|reg31 [7] & ((!\vga_pic|u_sobel|Gx1[6]~23 ) # (!\vga_pic|u_sobel|Add2~12_combout ))))

	.dataa(\vga_pic|u_sobel|reg31 [7]),
	.datab(\vga_pic|u_sobel|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx1[6]~23 ),
	.combout(\vga_pic|u_sobel|Gx1[7]~24_combout ),
	.cout(\vga_pic|u_sobel|Gx1[7]~25 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[7]~24 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|Gx1[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N19
dffeas \vga_pic|u_sobel|Gx1[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx1[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N13
dffeas \vga_pic|u_sobel|Gx3[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx3[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N17
dffeas \vga_pic|u_sobel|Gx1[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx1[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N15
dffeas \vga_pic|u_sobel|Gx1[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx1[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N11
dffeas \vga_pic|u_sobel|Gx3[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx3[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N13
dffeas \vga_pic|u_sobel|Gx1[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx1[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N9
dffeas \vga_pic|u_sobel|Gx3[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx3[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N7
dffeas \vga_pic|u_sobel|Gx3[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx3[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N11
dffeas \vga_pic|u_sobel|Gx1[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx1[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N5
dffeas \vga_pic|u_sobel|Gx3[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx3[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N9
dffeas \vga_pic|u_sobel|Gx1[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx1[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N7
dffeas \vga_pic|u_sobel|Gx1[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx1[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N3
dffeas \vga_pic|u_sobel|Gx3[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx3[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N5
dffeas \vga_pic|u_sobel|Gx1[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx1[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N1
dffeas \vga_pic|u_sobel|Gx3[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx3[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneive_lcell_comb \vga_pic|u_sobel|Gx[0]~8 (
// Equation(s):
// \vga_pic|u_sobel|Gx[0]~8_combout  = (\vga_pic|u_sobel|Gx1 [0] & (\vga_pic|u_sobel|Gx3 [0] $ (VCC))) # (!\vga_pic|u_sobel|Gx1 [0] & ((\vga_pic|u_sobel|Gx3 [0]) # (GND)))
// \vga_pic|u_sobel|Gx[0]~9  = CARRY((\vga_pic|u_sobel|Gx3 [0]) # (!\vga_pic|u_sobel|Gx1 [0]))

	.dataa(\vga_pic|u_sobel|Gx1 [0]),
	.datab(\vga_pic|u_sobel|Gx3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Gx[0]~8_combout ),
	.cout(\vga_pic|u_sobel|Gx[0]~9 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[0]~8 .lut_mask = 16'h66DD;
defparam \vga_pic|u_sobel|Gx[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneive_lcell_comb \vga_pic|u_sobel|Gx[1]~10 (
// Equation(s):
// \vga_pic|u_sobel|Gx[1]~10_combout  = (\vga_pic|u_sobel|Gx1 [1] & ((\vga_pic|u_sobel|Gx3 [1] & (!\vga_pic|u_sobel|Gx[0]~9 )) # (!\vga_pic|u_sobel|Gx3 [1] & ((\vga_pic|u_sobel|Gx[0]~9 ) # (GND))))) # (!\vga_pic|u_sobel|Gx1 [1] & ((\vga_pic|u_sobel|Gx3 [1] & 
// (\vga_pic|u_sobel|Gx[0]~9  & VCC)) # (!\vga_pic|u_sobel|Gx3 [1] & (!\vga_pic|u_sobel|Gx[0]~9 ))))
// \vga_pic|u_sobel|Gx[1]~11  = CARRY((\vga_pic|u_sobel|Gx1 [1] & ((!\vga_pic|u_sobel|Gx[0]~9 ) # (!\vga_pic|u_sobel|Gx3 [1]))) # (!\vga_pic|u_sobel|Gx1 [1] & (!\vga_pic|u_sobel|Gx3 [1] & !\vga_pic|u_sobel|Gx[0]~9 )))

	.dataa(\vga_pic|u_sobel|Gx1 [1]),
	.datab(\vga_pic|u_sobel|Gx3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx[0]~9 ),
	.combout(\vga_pic|u_sobel|Gx[1]~10_combout ),
	.cout(\vga_pic|u_sobel|Gx[1]~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[1]~10 .lut_mask = 16'h692B;
defparam \vga_pic|u_sobel|Gx[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneive_lcell_comb \vga_pic|u_sobel|Gx[2]~12 (
// Equation(s):
// \vga_pic|u_sobel|Gx[2]~12_combout  = ((\vga_pic|u_sobel|Gx3 [2] $ (\vga_pic|u_sobel|Gx1 [2] $ (\vga_pic|u_sobel|Gx[1]~11 )))) # (GND)
// \vga_pic|u_sobel|Gx[2]~13  = CARRY((\vga_pic|u_sobel|Gx3 [2] & ((!\vga_pic|u_sobel|Gx[1]~11 ) # (!\vga_pic|u_sobel|Gx1 [2]))) # (!\vga_pic|u_sobel|Gx3 [2] & (!\vga_pic|u_sobel|Gx1 [2] & !\vga_pic|u_sobel|Gx[1]~11 )))

	.dataa(\vga_pic|u_sobel|Gx3 [2]),
	.datab(\vga_pic|u_sobel|Gx1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx[1]~11 ),
	.combout(\vga_pic|u_sobel|Gx[2]~12_combout ),
	.cout(\vga_pic|u_sobel|Gx[2]~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[2]~12 .lut_mask = 16'h962B;
defparam \vga_pic|u_sobel|Gx[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneive_lcell_comb \vga_pic|u_sobel|Gx[3]~14 (
// Equation(s):
// \vga_pic|u_sobel|Gx[3]~14_combout  = (\vga_pic|u_sobel|Gx3 [3] & ((\vga_pic|u_sobel|Gx1 [3] & (!\vga_pic|u_sobel|Gx[2]~13 )) # (!\vga_pic|u_sobel|Gx1 [3] & (\vga_pic|u_sobel|Gx[2]~13  & VCC)))) # (!\vga_pic|u_sobel|Gx3 [3] & ((\vga_pic|u_sobel|Gx1 [3] & 
// ((\vga_pic|u_sobel|Gx[2]~13 ) # (GND))) # (!\vga_pic|u_sobel|Gx1 [3] & (!\vga_pic|u_sobel|Gx[2]~13 ))))
// \vga_pic|u_sobel|Gx[3]~15  = CARRY((\vga_pic|u_sobel|Gx3 [3] & (\vga_pic|u_sobel|Gx1 [3] & !\vga_pic|u_sobel|Gx[2]~13 )) # (!\vga_pic|u_sobel|Gx3 [3] & ((\vga_pic|u_sobel|Gx1 [3]) # (!\vga_pic|u_sobel|Gx[2]~13 ))))

	.dataa(\vga_pic|u_sobel|Gx3 [3]),
	.datab(\vga_pic|u_sobel|Gx1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx[2]~13 ),
	.combout(\vga_pic|u_sobel|Gx[3]~14_combout ),
	.cout(\vga_pic|u_sobel|Gx[3]~15 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[3]~14 .lut_mask = 16'h694D;
defparam \vga_pic|u_sobel|Gx[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneive_lcell_comb \vga_pic|u_sobel|Gx[4]~16 (
// Equation(s):
// \vga_pic|u_sobel|Gx[4]~16_combout  = ((\vga_pic|u_sobel|Gx1 [4] $ (\vga_pic|u_sobel|Gx3 [4] $ (\vga_pic|u_sobel|Gx[3]~15 )))) # (GND)
// \vga_pic|u_sobel|Gx[4]~17  = CARRY((\vga_pic|u_sobel|Gx1 [4] & (\vga_pic|u_sobel|Gx3 [4] & !\vga_pic|u_sobel|Gx[3]~15 )) # (!\vga_pic|u_sobel|Gx1 [4] & ((\vga_pic|u_sobel|Gx3 [4]) # (!\vga_pic|u_sobel|Gx[3]~15 ))))

	.dataa(\vga_pic|u_sobel|Gx1 [4]),
	.datab(\vga_pic|u_sobel|Gx3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx[3]~15 ),
	.combout(\vga_pic|u_sobel|Gx[4]~16_combout ),
	.cout(\vga_pic|u_sobel|Gx[4]~17 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[4]~16 .lut_mask = 16'h964D;
defparam \vga_pic|u_sobel|Gx[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneive_lcell_comb \vga_pic|u_sobel|Gx[5]~18 (
// Equation(s):
// \vga_pic|u_sobel|Gx[5]~18_combout  = (\vga_pic|u_sobel|Gx1 [5] & ((\vga_pic|u_sobel|Gx3 [5] & (!\vga_pic|u_sobel|Gx[4]~17 )) # (!\vga_pic|u_sobel|Gx3 [5] & ((\vga_pic|u_sobel|Gx[4]~17 ) # (GND))))) # (!\vga_pic|u_sobel|Gx1 [5] & ((\vga_pic|u_sobel|Gx3 [5] 
// & (\vga_pic|u_sobel|Gx[4]~17  & VCC)) # (!\vga_pic|u_sobel|Gx3 [5] & (!\vga_pic|u_sobel|Gx[4]~17 ))))
// \vga_pic|u_sobel|Gx[5]~19  = CARRY((\vga_pic|u_sobel|Gx1 [5] & ((!\vga_pic|u_sobel|Gx[4]~17 ) # (!\vga_pic|u_sobel|Gx3 [5]))) # (!\vga_pic|u_sobel|Gx1 [5] & (!\vga_pic|u_sobel|Gx3 [5] & !\vga_pic|u_sobel|Gx[4]~17 )))

	.dataa(\vga_pic|u_sobel|Gx1 [5]),
	.datab(\vga_pic|u_sobel|Gx3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx[4]~17 ),
	.combout(\vga_pic|u_sobel|Gx[5]~18_combout ),
	.cout(\vga_pic|u_sobel|Gx[5]~19 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[5]~18 .lut_mask = 16'h692B;
defparam \vga_pic|u_sobel|Gx[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneive_lcell_comb \vga_pic|u_sobel|Gx[6]~20 (
// Equation(s):
// \vga_pic|u_sobel|Gx[6]~20_combout  = ((\vga_pic|u_sobel|Gx3 [6] $ (\vga_pic|u_sobel|Gx1 [6] $ (\vga_pic|u_sobel|Gx[5]~19 )))) # (GND)
// \vga_pic|u_sobel|Gx[6]~21  = CARRY((\vga_pic|u_sobel|Gx3 [6] & ((!\vga_pic|u_sobel|Gx[5]~19 ) # (!\vga_pic|u_sobel|Gx1 [6]))) # (!\vga_pic|u_sobel|Gx3 [6] & (!\vga_pic|u_sobel|Gx1 [6] & !\vga_pic|u_sobel|Gx[5]~19 )))

	.dataa(\vga_pic|u_sobel|Gx3 [6]),
	.datab(\vga_pic|u_sobel|Gx1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx[5]~19 ),
	.combout(\vga_pic|u_sobel|Gx[6]~20_combout ),
	.cout(\vga_pic|u_sobel|Gx[6]~21 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[6]~20 .lut_mask = 16'h962B;
defparam \vga_pic|u_sobel|Gx[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneive_lcell_comb \vga_pic|u_sobel|Gx[7]~22 (
// Equation(s):
// \vga_pic|u_sobel|Gx[7]~22_combout  = \vga_pic|u_sobel|Gx3 [7] $ (\vga_pic|u_sobel|Gx[6]~21  $ (!\vga_pic|u_sobel|Gx1 [7]))

	.dataa(\vga_pic|u_sobel|Gx3 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|Gx1 [7]),
	.cin(\vga_pic|u_sobel|Gx[6]~21 ),
	.combout(\vga_pic|u_sobel|Gx[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[7]~22 .lut_mask = 16'h5AA5;
defparam \vga_pic|u_sobel|Gx[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneive_lcell_comb \vga_pic|u_sobel|Add10~0 (
// Equation(s):
// \vga_pic|u_sobel|Add10~0_combout  = (\vga_pic|u_sobel|Gx1 [0] & ((GND) # (!\vga_pic|u_sobel|Gx3 [0]))) # (!\vga_pic|u_sobel|Gx1 [0] & (\vga_pic|u_sobel|Gx3 [0] $ (GND)))
// \vga_pic|u_sobel|Add10~1  = CARRY((\vga_pic|u_sobel|Gx1 [0]) # (!\vga_pic|u_sobel|Gx3 [0]))

	.dataa(\vga_pic|u_sobel|Gx1 [0]),
	.datab(\vga_pic|u_sobel|Gx3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|Add10~0_combout ),
	.cout(\vga_pic|u_sobel|Add10~1 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add10~0 .lut_mask = 16'h66BB;
defparam \vga_pic|u_sobel|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneive_lcell_comb \vga_pic|u_sobel|Add10~2 (
// Equation(s):
// \vga_pic|u_sobel|Add10~2_combout  = (\vga_pic|u_sobel|Gx1 [1] & ((\vga_pic|u_sobel|Gx3 [1] & (!\vga_pic|u_sobel|Add10~1 )) # (!\vga_pic|u_sobel|Gx3 [1] & (\vga_pic|u_sobel|Add10~1  & VCC)))) # (!\vga_pic|u_sobel|Gx1 [1] & ((\vga_pic|u_sobel|Gx3 [1] & 
// ((\vga_pic|u_sobel|Add10~1 ) # (GND))) # (!\vga_pic|u_sobel|Gx3 [1] & (!\vga_pic|u_sobel|Add10~1 ))))
// \vga_pic|u_sobel|Add10~3  = CARRY((\vga_pic|u_sobel|Gx1 [1] & (\vga_pic|u_sobel|Gx3 [1] & !\vga_pic|u_sobel|Add10~1 )) # (!\vga_pic|u_sobel|Gx1 [1] & ((\vga_pic|u_sobel|Gx3 [1]) # (!\vga_pic|u_sobel|Add10~1 ))))

	.dataa(\vga_pic|u_sobel|Gx1 [1]),
	.datab(\vga_pic|u_sobel|Gx3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add10~1 ),
	.combout(\vga_pic|u_sobel|Add10~2_combout ),
	.cout(\vga_pic|u_sobel|Add10~3 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add10~2 .lut_mask = 16'h694D;
defparam \vga_pic|u_sobel|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneive_lcell_comb \vga_pic|u_sobel|Add10~4 (
// Equation(s):
// \vga_pic|u_sobel|Add10~4_combout  = ((\vga_pic|u_sobel|Gx3 [2] $ (\vga_pic|u_sobel|Gx1 [2] $ (\vga_pic|u_sobel|Add10~3 )))) # (GND)
// \vga_pic|u_sobel|Add10~5  = CARRY((\vga_pic|u_sobel|Gx3 [2] & (\vga_pic|u_sobel|Gx1 [2] & !\vga_pic|u_sobel|Add10~3 )) # (!\vga_pic|u_sobel|Gx3 [2] & ((\vga_pic|u_sobel|Gx1 [2]) # (!\vga_pic|u_sobel|Add10~3 ))))

	.dataa(\vga_pic|u_sobel|Gx3 [2]),
	.datab(\vga_pic|u_sobel|Gx1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add10~3 ),
	.combout(\vga_pic|u_sobel|Add10~4_combout ),
	.cout(\vga_pic|u_sobel|Add10~5 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add10~4 .lut_mask = 16'h964D;
defparam \vga_pic|u_sobel|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneive_lcell_comb \vga_pic|u_sobel|Add10~6 (
// Equation(s):
// \vga_pic|u_sobel|Add10~6_combout  = (\vga_pic|u_sobel|Gx3 [3] & ((\vga_pic|u_sobel|Gx1 [3] & (!\vga_pic|u_sobel|Add10~5 )) # (!\vga_pic|u_sobel|Gx1 [3] & ((\vga_pic|u_sobel|Add10~5 ) # (GND))))) # (!\vga_pic|u_sobel|Gx3 [3] & ((\vga_pic|u_sobel|Gx1 [3] & 
// (\vga_pic|u_sobel|Add10~5  & VCC)) # (!\vga_pic|u_sobel|Gx1 [3] & (!\vga_pic|u_sobel|Add10~5 ))))
// \vga_pic|u_sobel|Add10~7  = CARRY((\vga_pic|u_sobel|Gx3 [3] & ((!\vga_pic|u_sobel|Add10~5 ) # (!\vga_pic|u_sobel|Gx1 [3]))) # (!\vga_pic|u_sobel|Gx3 [3] & (!\vga_pic|u_sobel|Gx1 [3] & !\vga_pic|u_sobel|Add10~5 )))

	.dataa(\vga_pic|u_sobel|Gx3 [3]),
	.datab(\vga_pic|u_sobel|Gx1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add10~5 ),
	.combout(\vga_pic|u_sobel|Add10~6_combout ),
	.cout(\vga_pic|u_sobel|Add10~7 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add10~6 .lut_mask = 16'h692B;
defparam \vga_pic|u_sobel|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneive_lcell_comb \vga_pic|u_sobel|Add10~8 (
// Equation(s):
// \vga_pic|u_sobel|Add10~8_combout  = ((\vga_pic|u_sobel|Gx1 [4] $ (\vga_pic|u_sobel|Gx3 [4] $ (\vga_pic|u_sobel|Add10~7 )))) # (GND)
// \vga_pic|u_sobel|Add10~9  = CARRY((\vga_pic|u_sobel|Gx1 [4] & ((!\vga_pic|u_sobel|Add10~7 ) # (!\vga_pic|u_sobel|Gx3 [4]))) # (!\vga_pic|u_sobel|Gx1 [4] & (!\vga_pic|u_sobel|Gx3 [4] & !\vga_pic|u_sobel|Add10~7 )))

	.dataa(\vga_pic|u_sobel|Gx1 [4]),
	.datab(\vga_pic|u_sobel|Gx3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add10~7 ),
	.combout(\vga_pic|u_sobel|Add10~8_combout ),
	.cout(\vga_pic|u_sobel|Add10~9 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add10~8 .lut_mask = 16'h962B;
defparam \vga_pic|u_sobel|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneive_lcell_comb \vga_pic|u_sobel|Add10~10 (
// Equation(s):
// \vga_pic|u_sobel|Add10~10_combout  = (\vga_pic|u_sobel|Gx1 [5] & ((\vga_pic|u_sobel|Gx3 [5] & (!\vga_pic|u_sobel|Add10~9 )) # (!\vga_pic|u_sobel|Gx3 [5] & (\vga_pic|u_sobel|Add10~9  & VCC)))) # (!\vga_pic|u_sobel|Gx1 [5] & ((\vga_pic|u_sobel|Gx3 [5] & 
// ((\vga_pic|u_sobel|Add10~9 ) # (GND))) # (!\vga_pic|u_sobel|Gx3 [5] & (!\vga_pic|u_sobel|Add10~9 ))))
// \vga_pic|u_sobel|Add10~11  = CARRY((\vga_pic|u_sobel|Gx1 [5] & (\vga_pic|u_sobel|Gx3 [5] & !\vga_pic|u_sobel|Add10~9 )) # (!\vga_pic|u_sobel|Gx1 [5] & ((\vga_pic|u_sobel|Gx3 [5]) # (!\vga_pic|u_sobel|Add10~9 ))))

	.dataa(\vga_pic|u_sobel|Gx1 [5]),
	.datab(\vga_pic|u_sobel|Gx3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add10~9 ),
	.combout(\vga_pic|u_sobel|Add10~10_combout ),
	.cout(\vga_pic|u_sobel|Add10~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add10~10 .lut_mask = 16'h694D;
defparam \vga_pic|u_sobel|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneive_lcell_comb \vga_pic|u_sobel|Add10~12 (
// Equation(s):
// \vga_pic|u_sobel|Add10~12_combout  = ((\vga_pic|u_sobel|Gx3 [6] $ (\vga_pic|u_sobel|Gx1 [6] $ (\vga_pic|u_sobel|Add10~11 )))) # (GND)
// \vga_pic|u_sobel|Add10~13  = CARRY((\vga_pic|u_sobel|Gx3 [6] & (\vga_pic|u_sobel|Gx1 [6] & !\vga_pic|u_sobel|Add10~11 )) # (!\vga_pic|u_sobel|Gx3 [6] & ((\vga_pic|u_sobel|Gx1 [6]) # (!\vga_pic|u_sobel|Add10~11 ))))

	.dataa(\vga_pic|u_sobel|Gx3 [6]),
	.datab(\vga_pic|u_sobel|Gx1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add10~11 ),
	.combout(\vga_pic|u_sobel|Add10~12_combout ),
	.cout(\vga_pic|u_sobel|Add10~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add10~12 .lut_mask = 16'h964D;
defparam \vga_pic|u_sobel|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneive_lcell_comb \vga_pic|u_sobel|Add10~14 (
// Equation(s):
// \vga_pic|u_sobel|Add10~14_combout  = \vga_pic|u_sobel|Gx3 [7] $ (\vga_pic|u_sobel|Add10~13  $ (!\vga_pic|u_sobel|Gx1 [7]))

	.dataa(\vga_pic|u_sobel|Gx3 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|Gx1 [7]),
	.cin(\vga_pic|u_sobel|Add10~13 ),
	.combout(\vga_pic|u_sobel|Add10~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Add10~14 .lut_mask = 16'h5AA5;
defparam \vga_pic|u_sobel|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y20_N21
dffeas \vga_pic|u_sobel|reg23[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg23 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg23[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg23[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
cycloneive_lcell_comb \vga_pic|u_sobel|Add4~14 (
// Equation(s):
// \vga_pic|u_sobel|Add4~14_combout  = (\vga_pic|u_sobel|reg23 [7] & (!\vga_pic|u_sobel|Add4~13 )) # (!\vga_pic|u_sobel|reg23 [7] & ((\vga_pic|u_sobel|Add4~13 ) # (GND)))
// \vga_pic|u_sobel|Add4~15  = CARRY((!\vga_pic|u_sobel|Add4~13 ) # (!\vga_pic|u_sobel|reg23 [7]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|reg23 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add4~13 ),
	.combout(\vga_pic|u_sobel|Add4~14_combout ),
	.cout(\vga_pic|u_sobel|Add4~15 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add4~14 .lut_mask = 16'h3C3F;
defparam \vga_pic|u_sobel|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cycloneive_lcell_comb \vga_pic|u_sobel|Add4~16 (
// Equation(s):
// \vga_pic|u_sobel|Add4~16_combout  = !\vga_pic|u_sobel|Add4~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|u_sobel|Add4~15 ),
	.combout(\vga_pic|u_sobel|Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Add4~16 .lut_mask = 16'h0F0F;
defparam \vga_pic|u_sobel|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneive_lcell_comb \vga_pic|u_sobel|Gx3[8]~26 (
// Equation(s):
// \vga_pic|u_sobel|Gx3[8]~26_combout  = (\vga_pic|u_sobel|Add4~14_combout  & (\vga_pic|u_sobel|Gx3[7]~25  $ (GND))) # (!\vga_pic|u_sobel|Add4~14_combout  & (!\vga_pic|u_sobel|Gx3[7]~25  & VCC))
// \vga_pic|u_sobel|Gx3[8]~27  = CARRY((\vga_pic|u_sobel|Add4~14_combout  & !\vga_pic|u_sobel|Gx3[7]~25 ))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|Add4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx3[7]~25 ),
	.combout(\vga_pic|u_sobel|Gx3[8]~26_combout ),
	.cout(\vga_pic|u_sobel|Gx3[8]~27 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[8]~26 .lut_mask = 16'hC30C;
defparam \vga_pic|u_sobel|Gx3[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneive_lcell_comb \vga_pic|u_sobel|Gx3[9]~28 (
// Equation(s):
// \vga_pic|u_sobel|Gx3[9]~28_combout  = \vga_pic|u_sobel|Gx3[8]~27  $ (\vga_pic|u_sobel|Add4~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|Add4~16_combout ),
	.cin(\vga_pic|u_sobel|Gx3[8]~27 ),
	.combout(\vga_pic|u_sobel|Gx3[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[9]~28 .lut_mask = 16'h0FF0;
defparam \vga_pic|u_sobel|Gx3[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y20_N19
dffeas \vga_pic|u_sobel|Gx3[9] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx3[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[9] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N7
dffeas \vga_pic|u_sobel|reg22[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg23 [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg22 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg22[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg22[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \vga_pic|u_sobel|reg21[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|u_sobel|reg22 [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|rom_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|reg21 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|reg21[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|reg21[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \vga_pic|u_sobel|Add2~14 (
// Equation(s):
// \vga_pic|u_sobel|Add2~14_combout  = (\vga_pic|u_sobel|reg21 [7] & (!\vga_pic|u_sobel|Add2~13 )) # (!\vga_pic|u_sobel|reg21 [7] & ((\vga_pic|u_sobel|Add2~13 ) # (GND)))
// \vga_pic|u_sobel|Add2~15  = CARRY((!\vga_pic|u_sobel|Add2~13 ) # (!\vga_pic|u_sobel|reg21 [7]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|reg21 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Add2~13 ),
	.combout(\vga_pic|u_sobel|Add2~14_combout ),
	.cout(\vga_pic|u_sobel|Add2~15 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Add2~14 .lut_mask = 16'h3C3F;
defparam \vga_pic|u_sobel|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \vga_pic|u_sobel|Add2~16 (
// Equation(s):
// \vga_pic|u_sobel|Add2~16_combout  = !\vga_pic|u_sobel|Add2~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|u_sobel|Add2~15 ),
	.combout(\vga_pic|u_sobel|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Add2~16 .lut_mask = 16'h0F0F;
defparam \vga_pic|u_sobel|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \vga_pic|u_sobel|Gx1[8]~26 (
// Equation(s):
// \vga_pic|u_sobel|Gx1[8]~26_combout  = (\vga_pic|u_sobel|Add2~14_combout  & (\vga_pic|u_sobel|Gx1[7]~25  $ (GND))) # (!\vga_pic|u_sobel|Add2~14_combout  & (!\vga_pic|u_sobel|Gx1[7]~25  & VCC))
// \vga_pic|u_sobel|Gx1[8]~27  = CARRY((\vga_pic|u_sobel|Add2~14_combout  & !\vga_pic|u_sobel|Gx1[7]~25 ))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|Gx1[7]~25 ),
	.combout(\vga_pic|u_sobel|Gx1[8]~26_combout ),
	.cout(\vga_pic|u_sobel|Gx1[8]~27 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[8]~26 .lut_mask = 16'hC30C;
defparam \vga_pic|u_sobel|Gx1[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \vga_pic|u_sobel|Gx1[9]~28 (
// Equation(s):
// \vga_pic|u_sobel|Gx1[9]~28_combout  = \vga_pic|u_sobel|Add2~16_combout  $ (\vga_pic|u_sobel|Gx1[8]~27 )

	.dataa(\vga_pic|u_sobel|Add2~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|u_sobel|Gx1[8]~27 ),
	.combout(\vga_pic|u_sobel|Gx1[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[9]~28 .lut_mask = 16'h5A5A;
defparam \vga_pic|u_sobel|Gx1[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N23
dffeas \vga_pic|u_sobel|Gx1[9] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx1[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[9] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N17
dffeas \vga_pic|u_sobel|Gx3[8] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx3[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx3[8] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N21
dffeas \vga_pic|u_sobel|Gx1[8] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx1[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx1[8] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan0~1 (
// Equation(s):
// \vga_pic|u_sobel|LessThan0~1_cout  = CARRY((\vga_pic|u_sobel|Gx1 [0] & !\vga_pic|u_sobel|Gx3 [0]))

	.dataa(\vga_pic|u_sobel|Gx1 [0]),
	.datab(\vga_pic|u_sobel|Gx3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan0~1_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan0~1 .lut_mask = 16'h0022;
defparam \vga_pic|u_sobel|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan0~3 (
// Equation(s):
// \vga_pic|u_sobel|LessThan0~3_cout  = CARRY((\vga_pic|u_sobel|Gx3 [1] & ((!\vga_pic|u_sobel|LessThan0~1_cout ) # (!\vga_pic|u_sobel|Gx1 [1]))) # (!\vga_pic|u_sobel|Gx3 [1] & (!\vga_pic|u_sobel|Gx1 [1] & !\vga_pic|u_sobel|LessThan0~1_cout )))

	.dataa(\vga_pic|u_sobel|Gx3 [1]),
	.datab(\vga_pic|u_sobel|Gx1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan0~1_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan0~3_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan0~3 .lut_mask = 16'h002B;
defparam \vga_pic|u_sobel|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan0~5 (
// Equation(s):
// \vga_pic|u_sobel|LessThan0~5_cout  = CARRY((\vga_pic|u_sobel|Gx1 [2] & ((!\vga_pic|u_sobel|LessThan0~3_cout ) # (!\vga_pic|u_sobel|Gx3 [2]))) # (!\vga_pic|u_sobel|Gx1 [2] & (!\vga_pic|u_sobel|Gx3 [2] & !\vga_pic|u_sobel|LessThan0~3_cout )))

	.dataa(\vga_pic|u_sobel|Gx1 [2]),
	.datab(\vga_pic|u_sobel|Gx3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan0~3_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan0~5_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan0~5 .lut_mask = 16'h002B;
defparam \vga_pic|u_sobel|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan0~7 (
// Equation(s):
// \vga_pic|u_sobel|LessThan0~7_cout  = CARRY((\vga_pic|u_sobel|Gx1 [3] & (\vga_pic|u_sobel|Gx3 [3] & !\vga_pic|u_sobel|LessThan0~5_cout )) # (!\vga_pic|u_sobel|Gx1 [3] & ((\vga_pic|u_sobel|Gx3 [3]) # (!\vga_pic|u_sobel|LessThan0~5_cout ))))

	.dataa(\vga_pic|u_sobel|Gx1 [3]),
	.datab(\vga_pic|u_sobel|Gx3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan0~5_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan0~7_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan0~7 .lut_mask = 16'h004D;
defparam \vga_pic|u_sobel|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan0~9 (
// Equation(s):
// \vga_pic|u_sobel|LessThan0~9_cout  = CARRY((\vga_pic|u_sobel|Gx3 [4] & (\vga_pic|u_sobel|Gx1 [4] & !\vga_pic|u_sobel|LessThan0~7_cout )) # (!\vga_pic|u_sobel|Gx3 [4] & ((\vga_pic|u_sobel|Gx1 [4]) # (!\vga_pic|u_sobel|LessThan0~7_cout ))))

	.dataa(\vga_pic|u_sobel|Gx3 [4]),
	.datab(\vga_pic|u_sobel|Gx1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan0~7_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan0~9_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan0~9 .lut_mask = 16'h004D;
defparam \vga_pic|u_sobel|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan0~11 (
// Equation(s):
// \vga_pic|u_sobel|LessThan0~11_cout  = CARRY((\vga_pic|u_sobel|Gx3 [5] & ((!\vga_pic|u_sobel|LessThan0~9_cout ) # (!\vga_pic|u_sobel|Gx1 [5]))) # (!\vga_pic|u_sobel|Gx3 [5] & (!\vga_pic|u_sobel|Gx1 [5] & !\vga_pic|u_sobel|LessThan0~9_cout )))

	.dataa(\vga_pic|u_sobel|Gx3 [5]),
	.datab(\vga_pic|u_sobel|Gx1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan0~9_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan0~11_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan0~11 .lut_mask = 16'h002B;
defparam \vga_pic|u_sobel|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan0~13 (
// Equation(s):
// \vga_pic|u_sobel|LessThan0~13_cout  = CARRY((\vga_pic|u_sobel|Gx3 [6] & (\vga_pic|u_sobel|Gx1 [6] & !\vga_pic|u_sobel|LessThan0~11_cout )) # (!\vga_pic|u_sobel|Gx3 [6] & ((\vga_pic|u_sobel|Gx1 [6]) # (!\vga_pic|u_sobel|LessThan0~11_cout ))))

	.dataa(\vga_pic|u_sobel|Gx3 [6]),
	.datab(\vga_pic|u_sobel|Gx1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan0~11_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan0~13_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan0~13 .lut_mask = 16'h004D;
defparam \vga_pic|u_sobel|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan0~15 (
// Equation(s):
// \vga_pic|u_sobel|LessThan0~15_cout  = CARRY((\vga_pic|u_sobel|Gx3 [7] & ((!\vga_pic|u_sobel|LessThan0~13_cout ) # (!\vga_pic|u_sobel|Gx1 [7]))) # (!\vga_pic|u_sobel|Gx3 [7] & (!\vga_pic|u_sobel|Gx1 [7] & !\vga_pic|u_sobel|LessThan0~13_cout )))

	.dataa(\vga_pic|u_sobel|Gx3 [7]),
	.datab(\vga_pic|u_sobel|Gx1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan0~13_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan0~15_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan0~15 .lut_mask = 16'h002B;
defparam \vga_pic|u_sobel|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan0~17 (
// Equation(s):
// \vga_pic|u_sobel|LessThan0~17_cout  = CARRY((\vga_pic|u_sobel|Gx3 [8] & (\vga_pic|u_sobel|Gx1 [8] & !\vga_pic|u_sobel|LessThan0~15_cout )) # (!\vga_pic|u_sobel|Gx3 [8] & ((\vga_pic|u_sobel|Gx1 [8]) # (!\vga_pic|u_sobel|LessThan0~15_cout ))))

	.dataa(\vga_pic|u_sobel|Gx3 [8]),
	.datab(\vga_pic|u_sobel|Gx1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|LessThan0~15_cout ),
	.combout(),
	.cout(\vga_pic|u_sobel|LessThan0~17_cout ));
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan0~17 .lut_mask = 16'h004D;
defparam \vga_pic|u_sobel|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan0~18 (
// Equation(s):
// \vga_pic|u_sobel|LessThan0~18_combout  = (\vga_pic|u_sobel|Gx3 [9] & (\vga_pic|u_sobel|Gx1 [9] & \vga_pic|u_sobel|LessThan0~17_cout )) # (!\vga_pic|u_sobel|Gx3 [9] & ((\vga_pic|u_sobel|Gx1 [9]) # (\vga_pic|u_sobel|LessThan0~17_cout )))

	.dataa(\vga_pic|u_sobel|Gx3 [9]),
	.datab(\vga_pic|u_sobel|Gx1 [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic|u_sobel|LessThan0~17_cout ),
	.combout(\vga_pic|u_sobel|LessThan0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan0~18 .lut_mask = 16'hD4D4;
defparam \vga_pic|u_sobel|LessThan0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y20_N31
dffeas \vga_pic|u_sobel|Gx[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx[7]~22_combout ),
	.asdata(\vga_pic|u_sobel|Add10~14_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N29
dffeas \vga_pic|u_sobel|Gx[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx[6]~20_combout ),
	.asdata(\vga_pic|u_sobel|Add10~12_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N13
dffeas \vga_pic|u_sobel|Gy[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy[6]~20_combout ),
	.asdata(\vga_pic|u_sobel|Add12~12_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N27
dffeas \vga_pic|u_sobel|Gx[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx[5]~18_combout ),
	.asdata(\vga_pic|u_sobel|Add10~10_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N11
dffeas \vga_pic|u_sobel|Gy[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy[5]~18_combout ),
	.asdata(\vga_pic|u_sobel|Add12~10_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N9
dffeas \vga_pic|u_sobel|Gy[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy[4]~16_combout ),
	.asdata(\vga_pic|u_sobel|Add12~8_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N25
dffeas \vga_pic|u_sobel|Gx[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx[4]~16_combout ),
	.asdata(\vga_pic|u_sobel|Add10~8_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N7
dffeas \vga_pic|u_sobel|Gy[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy[3]~14_combout ),
	.asdata(\vga_pic|u_sobel|Add12~6_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N23
dffeas \vga_pic|u_sobel|Gx[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx[3]~14_combout ),
	.asdata(\vga_pic|u_sobel|Add10~6_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N21
dffeas \vga_pic|u_sobel|Gx[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx[2]~12_combout ),
	.asdata(\vga_pic|u_sobel|Add10~4_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N5
dffeas \vga_pic|u_sobel|Gy[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy[2]~12_combout ),
	.asdata(\vga_pic|u_sobel|Add12~4_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N3
dffeas \vga_pic|u_sobel|Gy[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy[1]~10_combout ),
	.asdata(\vga_pic|u_sobel|Add12~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N19
dffeas \vga_pic|u_sobel|Gx[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx[1]~10_combout ),
	.asdata(\vga_pic|u_sobel|Add10~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N17
dffeas \vga_pic|u_sobel|Gx[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gx[0]~8_combout ),
	.asdata(\vga_pic|u_sobel|Add10~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gx[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gx[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N1
dffeas \vga_pic|u_sobel|Gy[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|Gy[0]~8_combout ),
	.asdata(\vga_pic|u_sobel|Add12~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_pic|u_sobel|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|Gy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|Gy[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|Gy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneive_lcell_comb \vga_pic|u_sobel|G[0]~8 (
// Equation(s):
// \vga_pic|u_sobel|G[0]~8_combout  = (\vga_pic|u_sobel|Gx [0] & (\vga_pic|u_sobel|Gy [0] $ (VCC))) # (!\vga_pic|u_sobel|Gx [0] & (\vga_pic|u_sobel|Gy [0] & VCC))
// \vga_pic|u_sobel|G[0]~9  = CARRY((\vga_pic|u_sobel|Gx [0] & \vga_pic|u_sobel|Gy [0]))

	.dataa(\vga_pic|u_sobel|Gx [0]),
	.datab(\vga_pic|u_sobel|Gy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|G[0]~8_combout ),
	.cout(\vga_pic|u_sobel|G[0]~9 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[0]~8 .lut_mask = 16'h6688;
defparam \vga_pic|u_sobel|G[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_lcell_comb \vga_pic|u_sobel|G[1]~10 (
// Equation(s):
// \vga_pic|u_sobel|G[1]~10_combout  = (\vga_pic|u_sobel|Gy [1] & ((\vga_pic|u_sobel|Gx [1] & (\vga_pic|u_sobel|G[0]~9  & VCC)) # (!\vga_pic|u_sobel|Gx [1] & (!\vga_pic|u_sobel|G[0]~9 )))) # (!\vga_pic|u_sobel|Gy [1] & ((\vga_pic|u_sobel|Gx [1] & 
// (!\vga_pic|u_sobel|G[0]~9 )) # (!\vga_pic|u_sobel|Gx [1] & ((\vga_pic|u_sobel|G[0]~9 ) # (GND)))))
// \vga_pic|u_sobel|G[1]~11  = CARRY((\vga_pic|u_sobel|Gy [1] & (!\vga_pic|u_sobel|Gx [1] & !\vga_pic|u_sobel|G[0]~9 )) # (!\vga_pic|u_sobel|Gy [1] & ((!\vga_pic|u_sobel|G[0]~9 ) # (!\vga_pic|u_sobel|Gx [1]))))

	.dataa(\vga_pic|u_sobel|Gy [1]),
	.datab(\vga_pic|u_sobel|Gx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|G[0]~9 ),
	.combout(\vga_pic|u_sobel|G[1]~10_combout ),
	.cout(\vga_pic|u_sobel|G[1]~11 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[1]~10 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|G[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneive_lcell_comb \vga_pic|u_sobel|G[2]~12 (
// Equation(s):
// \vga_pic|u_sobel|G[2]~12_combout  = ((\vga_pic|u_sobel|Gx [2] $ (\vga_pic|u_sobel|Gy [2] $ (!\vga_pic|u_sobel|G[1]~11 )))) # (GND)
// \vga_pic|u_sobel|G[2]~13  = CARRY((\vga_pic|u_sobel|Gx [2] & ((\vga_pic|u_sobel|Gy [2]) # (!\vga_pic|u_sobel|G[1]~11 ))) # (!\vga_pic|u_sobel|Gx [2] & (\vga_pic|u_sobel|Gy [2] & !\vga_pic|u_sobel|G[1]~11 )))

	.dataa(\vga_pic|u_sobel|Gx [2]),
	.datab(\vga_pic|u_sobel|Gy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|G[1]~11 ),
	.combout(\vga_pic|u_sobel|G[2]~12_combout ),
	.cout(\vga_pic|u_sobel|G[2]~13 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[2]~12 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|G[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneive_lcell_comb \vga_pic|u_sobel|G[3]~14 (
// Equation(s):
// \vga_pic|u_sobel|G[3]~14_combout  = (\vga_pic|u_sobel|Gy [3] & ((\vga_pic|u_sobel|Gx [3] & (\vga_pic|u_sobel|G[2]~13  & VCC)) # (!\vga_pic|u_sobel|Gx [3] & (!\vga_pic|u_sobel|G[2]~13 )))) # (!\vga_pic|u_sobel|Gy [3] & ((\vga_pic|u_sobel|Gx [3] & 
// (!\vga_pic|u_sobel|G[2]~13 )) # (!\vga_pic|u_sobel|Gx [3] & ((\vga_pic|u_sobel|G[2]~13 ) # (GND)))))
// \vga_pic|u_sobel|G[3]~15  = CARRY((\vga_pic|u_sobel|Gy [3] & (!\vga_pic|u_sobel|Gx [3] & !\vga_pic|u_sobel|G[2]~13 )) # (!\vga_pic|u_sobel|Gy [3] & ((!\vga_pic|u_sobel|G[2]~13 ) # (!\vga_pic|u_sobel|Gx [3]))))

	.dataa(\vga_pic|u_sobel|Gy [3]),
	.datab(\vga_pic|u_sobel|Gx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|G[2]~13 ),
	.combout(\vga_pic|u_sobel|G[3]~14_combout ),
	.cout(\vga_pic|u_sobel|G[3]~15 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[3]~14 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|G[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \vga_pic|u_sobel|G[4]~16 (
// Equation(s):
// \vga_pic|u_sobel|G[4]~16_combout  = ((\vga_pic|u_sobel|Gy [4] $ (\vga_pic|u_sobel|Gx [4] $ (!\vga_pic|u_sobel|G[3]~15 )))) # (GND)
// \vga_pic|u_sobel|G[4]~17  = CARRY((\vga_pic|u_sobel|Gy [4] & ((\vga_pic|u_sobel|Gx [4]) # (!\vga_pic|u_sobel|G[3]~15 ))) # (!\vga_pic|u_sobel|Gy [4] & (\vga_pic|u_sobel|Gx [4] & !\vga_pic|u_sobel|G[3]~15 )))

	.dataa(\vga_pic|u_sobel|Gy [4]),
	.datab(\vga_pic|u_sobel|Gx [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|G[3]~15 ),
	.combout(\vga_pic|u_sobel|G[4]~16_combout ),
	.cout(\vga_pic|u_sobel|G[4]~17 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[4]~16 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|G[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneive_lcell_comb \vga_pic|u_sobel|G[5]~18 (
// Equation(s):
// \vga_pic|u_sobel|G[5]~18_combout  = (\vga_pic|u_sobel|Gx [5] & ((\vga_pic|u_sobel|Gy [5] & (\vga_pic|u_sobel|G[4]~17  & VCC)) # (!\vga_pic|u_sobel|Gy [5] & (!\vga_pic|u_sobel|G[4]~17 )))) # (!\vga_pic|u_sobel|Gx [5] & ((\vga_pic|u_sobel|Gy [5] & 
// (!\vga_pic|u_sobel|G[4]~17 )) # (!\vga_pic|u_sobel|Gy [5] & ((\vga_pic|u_sobel|G[4]~17 ) # (GND)))))
// \vga_pic|u_sobel|G[5]~19  = CARRY((\vga_pic|u_sobel|Gx [5] & (!\vga_pic|u_sobel|Gy [5] & !\vga_pic|u_sobel|G[4]~17 )) # (!\vga_pic|u_sobel|Gx [5] & ((!\vga_pic|u_sobel|G[4]~17 ) # (!\vga_pic|u_sobel|Gy [5]))))

	.dataa(\vga_pic|u_sobel|Gx [5]),
	.datab(\vga_pic|u_sobel|Gy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|G[4]~17 ),
	.combout(\vga_pic|u_sobel|G[5]~18_combout ),
	.cout(\vga_pic|u_sobel|G[5]~19 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[5]~18 .lut_mask = 16'h9617;
defparam \vga_pic|u_sobel|G[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneive_lcell_comb \vga_pic|u_sobel|G[6]~20 (
// Equation(s):
// \vga_pic|u_sobel|G[6]~20_combout  = ((\vga_pic|u_sobel|Gx [6] $ (\vga_pic|u_sobel|Gy [6] $ (!\vga_pic|u_sobel|G[5]~19 )))) # (GND)
// \vga_pic|u_sobel|G[6]~21  = CARRY((\vga_pic|u_sobel|Gx [6] & ((\vga_pic|u_sobel|Gy [6]) # (!\vga_pic|u_sobel|G[5]~19 ))) # (!\vga_pic|u_sobel|Gx [6] & (\vga_pic|u_sobel|Gy [6] & !\vga_pic|u_sobel|G[5]~19 )))

	.dataa(\vga_pic|u_sobel|Gx [6]),
	.datab(\vga_pic|u_sobel|Gy [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic|u_sobel|G[5]~19 ),
	.combout(\vga_pic|u_sobel|G[6]~20_combout ),
	.cout(\vga_pic|u_sobel|G[6]~21 ));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[6]~20 .lut_mask = 16'h698E;
defparam \vga_pic|u_sobel|G[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneive_lcell_comb \vga_pic|u_sobel|G[7]~22 (
// Equation(s):
// \vga_pic|u_sobel|G[7]~22_combout  = \vga_pic|u_sobel|Gy [7] $ (\vga_pic|u_sobel|G[6]~21  $ (\vga_pic|u_sobel|Gx [7]))

	.dataa(gnd),
	.datab(\vga_pic|u_sobel|Gy [7]),
	.datac(gnd),
	.datad(\vga_pic|u_sobel|Gx [7]),
	.cin(\vga_pic|u_sobel|G[6]~21 ),
	.combout(\vga_pic|u_sobel|G[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|G[7]~22 .lut_mask = 16'hC33C;
defparam \vga_pic|u_sobel|G[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y18_N23
dffeas \vga_pic|u_sobel|G[7] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|G[7]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[7] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|G[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N19
dffeas \vga_pic|u_sobel|G[5] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|G[5]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[5] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|G[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N17
dffeas \vga_pic|u_sobel|G[4] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|G[4]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[4] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|G[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N11
dffeas \vga_pic|u_sobel|G[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|G[1]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[1] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|G[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N9
dffeas \vga_pic|u_sobel|G[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|G[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[0] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|G[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N15
dffeas \vga_pic|u_sobel|G[3] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|G[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[3] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|G[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N13
dffeas \vga_pic|u_sobel|G[2] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|G[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[2] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|G[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan2~0 (
// Equation(s):
// \vga_pic|u_sobel|LessThan2~0_combout  = (\vga_pic|u_sobel|G [3] & ((\vga_pic|u_sobel|G [2]) # ((\vga_pic|u_sobel|G [1] & \vga_pic|u_sobel|G [0]))))

	.dataa(\vga_pic|u_sobel|G [1]),
	.datab(\vga_pic|u_sobel|G [0]),
	.datac(\vga_pic|u_sobel|G [3]),
	.datad(\vga_pic|u_sobel|G [2]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan2~0 .lut_mask = 16'hF080;
defparam \vga_pic|u_sobel|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N21
dffeas \vga_pic|u_sobel|G[6] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic|u_sobel|G[6]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|u_sobel|G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|u_sobel|G[6] .is_wysiwyg = "true";
defparam \vga_pic|u_sobel|G[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan2~1 (
// Equation(s):
// \vga_pic|u_sobel|LessThan2~1_combout  = (\vga_pic|u_sobel|G [6]) # ((\vga_pic|u_sobel|G [5] & ((\vga_pic|u_sobel|G [4]) # (\vga_pic|u_sobel|LessThan2~0_combout ))))

	.dataa(\vga_pic|u_sobel|G [5]),
	.datab(\vga_pic|u_sobel|G [4]),
	.datac(\vga_pic|u_sobel|LessThan2~0_combout ),
	.datad(\vga_pic|u_sobel|G [6]),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan2~1 .lut_mask = 16'hFFA8;
defparam \vga_pic|u_sobel|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneive_lcell_comb \vga_pic|u_sobel|LessThan2~2 (
// Equation(s):
// \vga_pic|u_sobel|LessThan2~2_combout  = (\vga_pic|u_sobel|G [7] & \vga_pic|u_sobel|LessThan2~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|u_sobel|G [7]),
	.datad(\vga_pic|u_sobel|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|u_sobel|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|u_sobel|LessThan2~2 .lut_mask = 16'hF000;
defparam \vga_pic|u_sobel|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y25_N0
cycloneive_ram_block \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode412w [2]),
	.portare(\vga_pic|ram_rden~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_pic|u_sobel|LessThan2~2_combout }),
	.portaaddr({\vga_pic|ram_addr [12],\vga_pic|ram_addr [11],\vga_pic|ram_addr [10],\vga_pic|ram_addr [9],\vga_pic|ram_addr [8],\vga_pic|ram_addr [7],\vga_pic|ram_addr [6],\vga_pic|ram_addr [5],\vga_pic|ram_addr [4],\vga_pic|ram_addr [3],\vga_pic|ram_addr [2],\vga_pic|ram_addr [1],\vga_pic|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cycloneive_lcell_comb \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode428w[2] (
// Equation(s):
// \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode428w [2] = (\vga_pic|ram_addr [13] & (\vga_pic|ram_addr [14] & \vga_pic|u_sobel|data_valid_reg~q ))

	.dataa(\vga_pic|ram_addr [13]),
	.datab(\vga_pic|ram_addr [14]),
	.datac(\vga_pic|u_sobel|data_valid_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode428w [2]),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode428w[2] .lut_mask = 16'h8080;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode428w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
cycloneive_lcell_comb \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w[2] (
// Equation(s):
// \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2] = (\vga_pic|ram_addr [13] & (\vga_pic|ram_addr [14] & \vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0_combout ))

	.dataa(\vga_pic|ram_addr [13]),
	.datab(gnd),
	.datac(\vga_pic|ram_addr [14]),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w[2] .lut_mask = 16'hA000;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y23_N0
cycloneive_ram_block \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode428w [2]),
	.portare(\vga_pic|ram_rden~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_pic|u_sobel|LessThan2~2_combout }),
	.portaaddr({\vga_pic|ram_addr [12],\vga_pic|ram_addr [11],\vga_pic|ram_addr [10],\vga_pic|ram_addr [9],\vga_pic|ram_addr [8],\vga_pic|ram_addr [7],\vga_pic|ram_addr [6],\vga_pic|ram_addr [5],\vga_pic|ram_addr [4],\vga_pic|ram_addr [3],\vga_pic|ram_addr [2],\vga_pic|ram_addr [1],\vga_pic|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X41_Y24_N25
dffeas \vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|ram_addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|ram_rden~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
cycloneive_lcell_comb \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode399w[2] (
// Equation(s):
// \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode399w [2] = (!\vga_pic|ram_addr [14] & (\vga_pic|u_sobel|data_valid_reg~q  & !\vga_pic|ram_addr [13]))

	.dataa(gnd),
	.datab(\vga_pic|ram_addr [14]),
	.datac(\vga_pic|u_sobel|data_valid_reg~q ),
	.datad(\vga_pic|ram_addr [13]),
	.cin(gnd),
	.combout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode399w [2]),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode399w[2] .lut_mask = 16'h0030;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode399w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
cycloneive_lcell_comb \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w[2] (
// Equation(s):
// \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2] = (!\vga_pic|ram_addr [13] & (!\vga_pic|ram_addr [14] & \vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0_combout ))

	.dataa(\vga_pic|ram_addr [13]),
	.datab(gnd),
	.datac(\vga_pic|ram_addr [14]),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w[2] .lut_mask = 16'h0500;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y24_N0
cycloneive_ram_block \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode399w [2]),
	.portare(\vga_pic|ram_rden~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_pic|u_sobel|LessThan2~2_combout }),
	.portaaddr({\vga_pic|ram_addr [12],\vga_pic|ram_addr [11],\vga_pic|ram_addr [10],\vga_pic|ram_addr [9],\vga_pic|ram_addr [8],\vga_pic|ram_addr [7],\vga_pic|ram_addr [6],\vga_pic|ram_addr [5],\vga_pic|ram_addr [4],\vga_pic|ram_addr [3],\vga_pic|ram_addr [2],\vga_pic|ram_addr [1],\vga_pic|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X41_Y24_N3
dffeas \vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic|ram_addr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic|ram_rden~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cycloneive_lcell_comb \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode420w[2] (
// Equation(s):
// \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode420w [2] = (!\vga_pic|ram_addr [13] & (\vga_pic|ram_addr [14] & \vga_pic|u_sobel|data_valid_reg~q ))

	.dataa(\vga_pic|ram_addr [13]),
	.datab(\vga_pic|ram_addr [14]),
	.datac(\vga_pic|u_sobel|data_valid_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode420w [2]),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode420w[2] .lut_mask = 16'h4040;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode420w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneive_lcell_comb \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w[2] (
// Equation(s):
// \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2] = (!\vga_pic|ram_addr [13] & (\vga_pic|ram_addr [14] & \vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0_combout ))

	.dataa(\vga_pic|ram_addr [13]),
	.datab(gnd),
	.datac(\vga_pic|ram_addr [14]),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w[2] .lut_mask = 16'h5000;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y26_N0
cycloneive_ram_block \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode420w [2]),
	.portare(\vga_pic|ram_rden~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_pic|u_sobel|LessThan2~2_combout }),
	.portaaddr({\vga_pic|ram_addr [12],\vga_pic|ram_addr [11],\vga_pic|ram_addr [10],\vga_pic|ram_addr [9],\vga_pic|ram_addr [8],\vga_pic|ram_addr [7],\vga_pic|ram_addr [6],\vga_pic|ram_addr [5],\vga_pic|ram_addr [4],\vga_pic|ram_addr [3],\vga_pic|ram_addr [2],\vga_pic|ram_addr [1],\vga_pic|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ALTSYNCRAM";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneive_lcell_comb \vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # 
// (!\vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hF2C2;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneive_lcell_comb \vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (!\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// (\vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # (!\vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout 
// ))))

	.dataa(\vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hCFA0;
defparam \vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneive_lcell_comb \vga_pic|color_data_out[16]~0 (
// Equation(s):
// \vga_pic|color_data_out[16]~0_combout  = (!\vga_pic|always4~0_combout  & ((\vga_pic|Equal4~0_combout  & (\vga_pic|gray_data [0])) # (!\vga_pic|Equal4~0_combout  & ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )))))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(\vga_pic|gray_data [0]),
	.datac(\vga_pic|Equal4~0_combout ),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[16]~0 .lut_mask = 16'h4540;
defparam \vga_pic|color_data_out[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneive_lcell_comb \vga_pic|color_data_out[16]~1 (
// Equation(s):
// \vga_pic|color_data_out[16]~1_combout  = (\vga_pic|color_data_out[16]~0_combout ) # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout  & \vga_pic|always4~0_combout ))

	.dataa(gnd),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1_combout ),
	.datac(\vga_pic|always4~0_combout ),
	.datad(\vga_pic|color_data_out[16]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[16]~1 .lut_mask = 16'hFFC0;
defparam \vga_pic|color_data_out[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneive_lcell_comb \vga_pic|color_data_out[16] (
// Equation(s):
// \vga_pic|color_data_out [16] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[16]~1_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [16]))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|always4~1_combout ),
	.datab(\vga_pic|color_data_out [16]),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[16]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [16]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[16] .lut_mask = 16'hFD5D;
defparam \vga_pic|color_data_out[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cycloneive_lcell_comb \vga_ctrl|rgb[16]~0 (
// Equation(s):
// \vga_ctrl|rgb[16]~0_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|rgb_valid~q ),
	.datad(\vga_pic|color_data_out [16]),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[16]~0 .lut_mask = 16'hF000;
defparam \vga_ctrl|rgb[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneive_lcell_comb \vga_pic|color_data_out[17]~3 (
// Equation(s):
// \vga_pic|color_data_out[17]~3_combout  = (!\vga_pic|always4~0_combout  & ((\vga_pic|Equal4~0_combout  & (\vga_pic|gray_data [1])) # (!\vga_pic|Equal4~0_combout  & ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )))))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(\vga_pic|gray_data [1]),
	.datac(\vga_pic|Equal4~0_combout ),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[17]~3 .lut_mask = 16'h4540;
defparam \vga_pic|color_data_out[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneive_lcell_comb \vga_pic|color_data_out[17]~4 (
// Equation(s):
// \vga_pic|color_data_out[17]~4_combout  = (\vga_pic|color_data_out[17]~3_combout ) # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout  & \vga_pic|always4~0_combout ))

	.dataa(gnd),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3_combout ),
	.datac(\vga_pic|always4~0_combout ),
	.datad(\vga_pic|color_data_out[17]~3_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[17]~4 .lut_mask = 16'hFFC0;
defparam \vga_pic|color_data_out[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneive_lcell_comb \vga_pic|color_data_out[17] (
// Equation(s):
// \vga_pic|color_data_out [17] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[17]~4_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [17]))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|always4~1_combout ),
	.datab(\vga_pic|color_data_out [17]),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[17]~4_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [17]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[17] .lut_mask = 16'hFD5D;
defparam \vga_pic|color_data_out[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneive_lcell_comb \vga_ctrl|rgb[17]~1 (
// Equation(s):
// \vga_ctrl|rgb[17]~1_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [17])

	.dataa(gnd),
	.datab(\vga_ctrl|rgb_valid~q ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out [17]),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[17]~1 .lut_mask = 16'hCC00;
defparam \vga_ctrl|rgb[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneive_lcell_comb \vga_pic|color_data_out[18]~5 (
// Equation(s):
// \vga_pic|color_data_out[18]~5_combout  = (!\vga_pic|always4~0_combout  & ((\vga_pic|Equal4~0_combout  & (\vga_pic|gray_data [2])) # (!\vga_pic|Equal4~0_combout  & ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )))))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(\vga_pic|Equal4~0_combout ),
	.datac(\vga_pic|gray_data [2]),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[18]~5 .lut_mask = 16'h5140;
defparam \vga_pic|color_data_out[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
cycloneive_lcell_comb \vga_pic|color_data_out[18]~6 (
// Equation(s):
// \vga_pic|color_data_out[18]~6_combout  = (\vga_pic|color_data_out[18]~5_combout ) # ((\vga_pic|always4~0_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~5_combout ),
	.datac(\vga_pic|color_data_out[18]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[18]~6 .lut_mask = 16'hF8F8;
defparam \vga_pic|color_data_out[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
cycloneive_lcell_comb \vga_pic|color_data_out[18] (
// Equation(s):
// \vga_pic|color_data_out [18] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out[18]~6_combout )) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out [18])))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|color_data_out[18]~6_combout ),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out [18]),
	.datad(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [18]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[18] .lut_mask = 16'hBBF3;
defparam \vga_pic|color_data_out[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cycloneive_lcell_comb \vga_ctrl|rgb[18]~2 (
// Equation(s):
// \vga_ctrl|rgb[18]~2_combout  = (\vga_pic|color_data_out [18] & \vga_ctrl|rgb_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|color_data_out [18]),
	.datad(\vga_ctrl|rgb_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[18]~2 .lut_mask = 16'hF000;
defparam \vga_ctrl|rgb[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneive_lcell_comb \vga_pic|color_data_out[19]~7 (
// Equation(s):
// \vga_pic|color_data_out[19]~7_combout  = (!\vga_pic|always4~0_combout  & ((\vga_pic|Equal4~0_combout  & (\vga_pic|gray_data [3])) # (!\vga_pic|Equal4~0_combout  & ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )))))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(\vga_pic|gray_data [3]),
	.datac(\vga_pic|Equal4~0_combout ),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[19]~7 .lut_mask = 16'h4540;
defparam \vga_pic|color_data_out[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
cycloneive_lcell_comb \vga_pic|color_data_out[19]~8 (
// Equation(s):
// \vga_pic|color_data_out[19]~8_combout  = (\vga_pic|color_data_out[19]~7_combout ) # ((\vga_pic|always4~0_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ))

	.dataa(gnd),
	.datab(\vga_pic|always4~0_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~7_combout ),
	.datad(\vga_pic|color_data_out[19]~7_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[19]~8 .lut_mask = 16'hFFC0;
defparam \vga_pic|color_data_out[19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
cycloneive_lcell_comb \vga_pic|color_data_out[19] (
// Equation(s):
// \vga_pic|color_data_out [19] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[19]~8_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [19]))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|color_data_out [19]),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[19]~8_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [19]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[19] .lut_mask = 16'hFB3B;
defparam \vga_pic|color_data_out[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cycloneive_lcell_comb \vga_ctrl|rgb[19]~3 (
// Equation(s):
// \vga_ctrl|rgb[19]~3_combout  = (\vga_pic|color_data_out [19] & \vga_ctrl|rgb_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|color_data_out [19]),
	.datad(\vga_ctrl|rgb_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[19]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[19]~3 .lut_mask = 16'hF000;
defparam \vga_ctrl|rgb[19]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneive_lcell_comb \vga_pic|color_data_out[20]~9 (
// Equation(s):
// \vga_pic|color_data_out[20]~9_combout  = (!\vga_pic|always4~0_combout  & ((\vga_pic|Equal4~0_combout  & (\vga_pic|gray_data [4])) # (!\vga_pic|Equal4~0_combout  & ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )))))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(\vga_pic|gray_data [4]),
	.datac(\vga_pic|Equal4~0_combout ),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[20]~9 .lut_mask = 16'h4540;
defparam \vga_pic|color_data_out[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
cycloneive_lcell_comb \vga_pic|color_data_out[20]~10 (
// Equation(s):
// \vga_pic|color_data_out[20]~10_combout  = (\vga_pic|color_data_out[20]~9_combout ) # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout  & \vga_pic|always4~0_combout ))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~9_combout ),
	.datab(\vga_pic|always4~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out[20]~9_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[20]~10 .lut_mask = 16'hFF88;
defparam \vga_pic|color_data_out[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N18
cycloneive_lcell_comb \vga_pic|color_data_out[20] (
// Equation(s):
// \vga_pic|color_data_out [20] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[20]~10_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [20]))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|always4~1_combout ),
	.datab(\vga_pic|color_data_out [20]),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[20]~10_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [20]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[20] .lut_mask = 16'hFD5D;
defparam \vga_pic|color_data_out[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
cycloneive_lcell_comb \vga_ctrl|rgb[20]~4 (
// Equation(s):
// \vga_ctrl|rgb[20]~4_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [20])

	.dataa(gnd),
	.datab(\vga_ctrl|rgb_valid~q ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out [20]),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[20]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[20]~4 .lut_mask = 16'hCC00;
defparam \vga_ctrl|rgb[20]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
cycloneive_lcell_comb \vga_pic|color_data_out[21]~11 (
// Equation(s):
// \vga_pic|color_data_out[21]~11_combout  = (!\vga_pic|always4~0_combout  & ((\vga_pic|Equal4~0_combout  & (\vga_pic|gray_data [5])) # (!\vga_pic|Equal4~0_combout  & ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout 
// )))))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(\vga_pic|Equal4~0_combout ),
	.datac(\vga_pic|gray_data [5]),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[21]~11 .lut_mask = 16'h5140;
defparam \vga_pic|color_data_out[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
cycloneive_lcell_comb \vga_pic|color_data_out[21]~12 (
// Equation(s):
// \vga_pic|color_data_out[21]~12_combout  = (\vga_pic|color_data_out[21]~11_combout ) # ((\vga_pic|always4~0_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ))

	.dataa(gnd),
	.datab(\vga_pic|always4~0_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~11_combout ),
	.datad(\vga_pic|color_data_out[21]~11_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[21]~12 .lut_mask = 16'hFFC0;
defparam \vga_pic|color_data_out[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
cycloneive_lcell_comb \vga_pic|color_data_out[21] (
// Equation(s):
// \vga_pic|color_data_out [21] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[21]~12_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [21]))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|color_data_out [21]),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[21]~12_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [21]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[21] .lut_mask = 16'hFB3B;
defparam \vga_pic|color_data_out[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
cycloneive_lcell_comb \vga_ctrl|rgb[21]~5 (
// Equation(s):
// \vga_ctrl|rgb[21]~5_combout  = (\vga_pic|color_data_out [21] & \vga_ctrl|rgb_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|color_data_out [21]),
	.datad(\vga_ctrl|rgb_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[21]~5 .lut_mask = 16'hF000;
defparam \vga_ctrl|rgb[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneive_lcell_comb \vga_pic|color_data_out[22]~13 (
// Equation(s):
// \vga_pic|color_data_out[22]~13_combout  = (!\vga_pic|always4~0_combout  & ((\vga_pic|Equal4~0_combout  & (\vga_pic|gray_data [6])) # (!\vga_pic|Equal4~0_combout  & ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout 
// )))))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(\vga_pic|gray_data [6]),
	.datac(\vga_pic|Equal4~0_combout ),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[22]~13 .lut_mask = 16'h4540;
defparam \vga_pic|color_data_out[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
cycloneive_lcell_comb \vga_pic|color_data_out[22]~14 (
// Equation(s):
// \vga_pic|color_data_out[22]~14_combout  = (\vga_pic|color_data_out[22]~13_combout ) # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout  & \vga_pic|always4~0_combout ))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~13_combout ),
	.datab(\vga_pic|always4~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out[22]~13_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[22]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[22]~14 .lut_mask = 16'hFF88;
defparam \vga_pic|color_data_out[22]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneive_lcell_comb \vga_pic|color_data_out[22] (
// Equation(s):
// \vga_pic|color_data_out [22] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[22]~14_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [22]))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|always4~1_combout ),
	.datab(\vga_pic|color_data_out [22]),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[22]~14_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [22]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[22] .lut_mask = 16'hFD5D;
defparam \vga_pic|color_data_out[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
cycloneive_lcell_comb \vga_ctrl|rgb[22]~6 (
// Equation(s):
// \vga_ctrl|rgb[22]~6_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [22])

	.dataa(gnd),
	.datab(\vga_ctrl|rgb_valid~q ),
	.datac(\vga_pic|color_data_out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[22]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[22]~6 .lut_mask = 16'hC0C0;
defparam \vga_ctrl|rgb[22]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cycloneive_lcell_comb \vga_pic|color_data_out[23]~15 (
// Equation(s):
// \vga_pic|color_data_out[23]~15_combout  = (!\vga_pic|always4~0_combout  & ((\vga_pic|Equal4~0_combout  & (\vga_pic|gray_data [7])) # (!\vga_pic|Equal4~0_combout  & ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout 
// )))))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(\vga_pic|gray_data [7]),
	.datac(\vga_pic|Equal4~0_combout ),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[23]~15 .lut_mask = 16'h4540;
defparam \vga_pic|color_data_out[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
cycloneive_lcell_comb \vga_pic|color_data_out[23]~16 (
// Equation(s):
// \vga_pic|color_data_out[23]~16_combout  = (\vga_pic|color_data_out[23]~15_combout ) # ((\vga_pic|always4~0_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~15_combout ),
	.datac(\vga_pic|color_data_out[23]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[23]~16 .lut_mask = 16'hF8F8;
defparam \vga_pic|color_data_out[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N0
cycloneive_lcell_comb \vga_pic|color_data_out[23] (
// Equation(s):
// \vga_pic|color_data_out [23] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[23]~16_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [23]))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|always4~1_combout ),
	.datab(\vga_pic|color_data_out [23]),
	.datac(\vga_pic|color_data_out[23]~16_combout ),
	.datad(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [23]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[23] .lut_mask = 16'hF5DD;
defparam \vga_pic|color_data_out[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneive_lcell_comb \vga_ctrl|rgb[23]~7 (
// Equation(s):
// \vga_ctrl|rgb[23]~7_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [23])

	.dataa(gnd),
	.datab(\vga_ctrl|rgb_valid~q ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out [23]),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[23]~7 .lut_mask = 16'hCC00;
defparam \vga_ctrl|rgb[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneive_lcell_comb \vga_pic|color_data_out[8]~17 (
// Equation(s):
// \vga_pic|color_data_out[8]~17_combout  = (\vga_pic|color_data_out[16]~0_combout ) # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & \vga_pic|always4~0_combout ))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datab(gnd),
	.datac(\vga_pic|always4~0_combout ),
	.datad(\vga_pic|color_data_out[16]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[8]~17 .lut_mask = 16'hFFA0;
defparam \vga_pic|color_data_out[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneive_lcell_comb \vga_pic|color_data_out[8] (
// Equation(s):
// \vga_pic|color_data_out [8] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[8]~17_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [8]))) # (!\vga_pic|always4~1_combout )

	.dataa(\vga_pic|always4~1_combout ),
	.datab(\vga_pic|color_data_out [8]),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[8]~17_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [8]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[8] .lut_mask = 16'hFD5D;
defparam \vga_pic|color_data_out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneive_lcell_comb \vga_ctrl|rgb[8]~8 (
// Equation(s):
// \vga_ctrl|rgb[8]~8_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [8])

	.dataa(gnd),
	.datab(\vga_ctrl|rgb_valid~q ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out [8]),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[8]~8 .lut_mask = 16'hCC00;
defparam \vga_ctrl|rgb[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneive_lcell_comb \vga_pic|color_data_out[9]~18 (
// Equation(s):
// \vga_pic|color_data_out[9]~18_combout  = (\vga_pic|color_data_out[17]~3_combout ) # ((\vga_pic|always4~0_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ))

	.dataa(\vga_pic|color_data_out[17]~3_combout ),
	.datab(\vga_pic|always4~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[9]~18 .lut_mask = 16'hEEAA;
defparam \vga_pic|color_data_out[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneive_lcell_comb \vga_pic|color_data_out[9] (
// Equation(s):
// \vga_pic|color_data_out [9] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out[9]~18_combout )) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out [9])))) # (!\vga_pic|always4~1_combout )

	.dataa(\vga_pic|color_data_out[9]~18_combout ),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out [9]),
	.datad(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [9]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[9] .lut_mask = 16'hBBF3;
defparam \vga_pic|color_data_out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cycloneive_lcell_comb \vga_ctrl|rgb[9]~9 (
// Equation(s):
// \vga_ctrl|rgb[9]~9_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|rgb_valid~q ),
	.datad(\vga_pic|color_data_out [9]),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[9]~9 .lut_mask = 16'hF000;
defparam \vga_ctrl|rgb[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
cycloneive_lcell_comb \vga_pic|color_data_out[10]~19 (
// Equation(s):
// \vga_pic|color_data_out[10]~19_combout  = (\vga_pic|color_data_out[18]~5_combout ) # ((\vga_pic|always4~0_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(gnd),
	.datac(\vga_pic|color_data_out[18]~5_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[10]~19 .lut_mask = 16'hFAF0;
defparam \vga_pic|color_data_out[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
cycloneive_lcell_comb \vga_pic|color_data_out[10] (
// Equation(s):
// \vga_pic|color_data_out [10] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[10]~19_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [10]))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|color_data_out [10]),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out[10]~19_combout ),
	.datad(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [10]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[10] .lut_mask = 16'hF3BB;
defparam \vga_pic|color_data_out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
cycloneive_lcell_comb \vga_ctrl|rgb[10]~10 (
// Equation(s):
// \vga_ctrl|rgb[10]~10_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [10])

	.dataa(gnd),
	.datab(\vga_ctrl|rgb_valid~q ),
	.datac(\vga_pic|color_data_out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[10]~10 .lut_mask = 16'hC0C0;
defparam \vga_ctrl|rgb[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneive_lcell_comb \vga_pic|color_data_out[11]~21 (
// Equation(s):
// \vga_pic|color_data_out[11]~21_combout  = (\vga_pic|Equal4~0_combout  & (\vga_pic|gray_data [3])) # (!\vga_pic|Equal4~0_combout  & ((\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )))

	.dataa(\vga_pic|gray_data [3]),
	.datab(\vga_pic|Equal4~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[11]~21 .lut_mask = 16'hBB88;
defparam \vga_pic|color_data_out[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N22
cycloneive_lcell_comb \vga_pic|color_data_out[11]~22 (
// Equation(s):
// \vga_pic|color_data_out[11]~22_combout  = (\vga_pic|always4~0_combout  & (\vga_pic|color_data_out[11]~20_combout )) # (!\vga_pic|always4~0_combout  & ((\vga_pic|color_data_out[11]~21_combout )))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(\vga_pic|color_data_out[11]~20_combout ),
	.datac(\vga_pic|color_data_out[11]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[11]~22 .lut_mask = 16'hD8D8;
defparam \vga_pic|color_data_out[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
cycloneive_lcell_comb \vga_pic|color_data_out[11] (
// Equation(s):
// \vga_pic|color_data_out [11] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[11]~22_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [11]))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|always4~1_combout ),
	.datab(\vga_pic|color_data_out [11]),
	.datac(\vga_pic|color_data_out[11]~22_combout ),
	.datad(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [11]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[11] .lut_mask = 16'hF5DD;
defparam \vga_pic|color_data_out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneive_lcell_comb \vga_ctrl|rgb[11]~11 (
// Equation(s):
// \vga_ctrl|rgb[11]~11_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [11])

	.dataa(gnd),
	.datab(\vga_ctrl|rgb_valid~q ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out [11]),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[11]~11 .lut_mask = 16'hCC00;
defparam \vga_ctrl|rgb[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
cycloneive_lcell_comb \vga_pic|color_data_out[12]~23 (
// Equation(s):
// \vga_pic|color_data_out[12]~23_combout  = (\vga_pic|color_data_out[20]~9_combout ) # ((\vga_pic|always4~0_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ))

	.dataa(gnd),
	.datab(\vga_pic|always4~0_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.datad(\vga_pic|color_data_out[20]~9_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[12]~23 .lut_mask = 16'hFFC0;
defparam \vga_pic|color_data_out[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneive_lcell_comb \vga_pic|color_data_out[12] (
// Equation(s):
// \vga_pic|color_data_out [12] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[12]~23_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [12]))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|color_data_out [12]),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[12]~23_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [12]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[12] .lut_mask = 16'hFB3B;
defparam \vga_pic|color_data_out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
cycloneive_lcell_comb \vga_ctrl|rgb[12]~12 (
// Equation(s):
// \vga_ctrl|rgb[12]~12_combout  = (\vga_pic|color_data_out [12] & \vga_ctrl|rgb_valid~q )

	.dataa(\vga_pic|color_data_out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl|rgb_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[12]~12 .lut_mask = 16'hAA00;
defparam \vga_ctrl|rgb[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
cycloneive_lcell_comb \vga_pic|color_data_out[13]~24 (
// Equation(s):
// \vga_pic|color_data_out[13]~24_combout  = (\vga_pic|color_data_out[21]~11_combout ) # ((\vga_pic|always4~0_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ))

	.dataa(gnd),
	.datab(\vga_pic|always4~0_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout ),
	.datad(\vga_pic|color_data_out[21]~11_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[13]~24 .lut_mask = 16'hFFC0;
defparam \vga_pic|color_data_out[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneive_lcell_comb \vga_pic|color_data_out[13] (
// Equation(s):
// \vga_pic|color_data_out [13] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[13]~24_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [13]))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|always4~1_combout ),
	.datab(\vga_pic|color_data_out [13]),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[13]~24_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [13]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[13] .lut_mask = 16'hFD5D;
defparam \vga_pic|color_data_out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneive_lcell_comb \vga_ctrl|rgb[13]~13 (
// Equation(s):
// \vga_ctrl|rgb[13]~13_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [13])

	.dataa(gnd),
	.datab(\vga_ctrl|rgb_valid~q ),
	.datac(\vga_pic|color_data_out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[13]~13 .lut_mask = 16'hC0C0;
defparam \vga_ctrl|rgb[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
cycloneive_lcell_comb \vga_pic|color_data_out[14]~25 (
// Equation(s):
// \vga_pic|color_data_out[14]~25_combout  = (\vga_pic|color_data_out[22]~13_combout ) # ((\vga_pic|always4~0_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ))

	.dataa(gnd),
	.datab(\vga_pic|always4~0_combout ),
	.datac(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout ),
	.datad(\vga_pic|color_data_out[22]~13_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[14]~25 .lut_mask = 16'hFFC0;
defparam \vga_pic|color_data_out[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
cycloneive_lcell_comb \vga_pic|color_data_out[14] (
// Equation(s):
// \vga_pic|color_data_out [14] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[14]~25_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [14]))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|color_data_out [14]),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[14]~25_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [14]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[14] .lut_mask = 16'hFB3B;
defparam \vga_pic|color_data_out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneive_lcell_comb \vga_ctrl|rgb[14]~14 (
// Equation(s):
// \vga_ctrl|rgb[14]~14_combout  = (\vga_pic|color_data_out [14] & \vga_ctrl|rgb_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic|color_data_out [14]),
	.datad(\vga_ctrl|rgb_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[14]~14 .lut_mask = 16'hF000;
defparam \vga_ctrl|rgb[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
cycloneive_lcell_comb \vga_pic|color_data_out[15]~26 (
// Equation(s):
// \vga_pic|color_data_out[15]~26_combout  = (\vga_pic|color_data_out[23]~15_combout ) # ((\vga_pic|always4~0_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(gnd),
	.datac(\vga_pic|color_data_out[23]~15_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[15]~26 .lut_mask = 16'hFAF0;
defparam \vga_pic|color_data_out[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
cycloneive_lcell_comb \vga_pic|color_data_out[15] (
// Equation(s):
// \vga_pic|color_data_out [15] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[15]~26_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [15]))) # (!\vga_pic|always4~1_combout 
// )

	.dataa(\vga_pic|color_data_out [15]),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out[15]~26_combout ),
	.datad(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [15]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[15] .lut_mask = 16'hF3BB;
defparam \vga_pic|color_data_out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneive_lcell_comb \vga_ctrl|rgb[15]~15 (
// Equation(s):
// \vga_ctrl|rgb[15]~15_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [15])

	.dataa(gnd),
	.datab(\vga_ctrl|rgb_valid~q ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out [15]),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[15]~15 .lut_mask = 16'hCC00;
defparam \vga_ctrl|rgb[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N14
cycloneive_lcell_comb \vga_pic|color_data_out[0]~27 (
// Equation(s):
// \vga_pic|color_data_out[0]~27_combout  = (\vga_pic|color_data_out[16]~0_combout ) # ((\vga_pic|always4~0_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~32_combout ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out[16]~0_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[0]~27 .lut_mask = 16'hFF88;
defparam \vga_pic|color_data_out[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
cycloneive_lcell_comb \vga_pic|color_data_out[0] (
// Equation(s):
// \vga_pic|color_data_out [0] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[0]~27_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [0]))) # (!\vga_pic|always4~1_combout )

	.dataa(\vga_pic|color_data_out [0]),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out[0]~27_combout ),
	.datad(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [0]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[0] .lut_mask = 16'hF3BB;
defparam \vga_pic|color_data_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneive_lcell_comb \vga_ctrl|rgb[0]~16 (
// Equation(s):
// \vga_ctrl|rgb[0]~16_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [0])

	.dataa(gnd),
	.datab(\vga_ctrl|rgb_valid~q ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out [0]),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[0]~16 .lut_mask = 16'hCC00;
defparam \vga_ctrl|rgb[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cycloneive_lcell_comb \vga_pic|color_data_out[1]~28 (
// Equation(s):
// \vga_pic|color_data_out[1]~28_combout  = (\vga_pic|color_data_out[17]~3_combout ) # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  & \vga_pic|always4~0_combout ))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.datab(\vga_pic|always4~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out[17]~3_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[1]~28 .lut_mask = 16'hFF88;
defparam \vga_pic|color_data_out[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
cycloneive_lcell_comb \vga_pic|color_data_out[1] (
// Equation(s):
// \vga_pic|color_data_out [1] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[1]~28_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [1]))) # (!\vga_pic|always4~1_combout )

	.dataa(\vga_pic|color_data_out [1]),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[1]~28_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [1]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[1] .lut_mask = 16'hFB3B;
defparam \vga_pic|color_data_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
cycloneive_lcell_comb \vga_ctrl|rgb[1]~17 (
// Equation(s):
// \vga_ctrl|rgb[1]~17_combout  = (\vga_pic|color_data_out [1] & \vga_ctrl|rgb_valid~q )

	.dataa(\vga_pic|color_data_out [1]),
	.datab(gnd),
	.datac(\vga_ctrl|rgb_valid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[1]~17 .lut_mask = 16'hA0A0;
defparam \vga_ctrl|rgb[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N28
cycloneive_lcell_comb \vga_pic|color_data_out[2]~29 (
// Equation(s):
// \vga_pic|color_data_out[2]~29_combout  = (\vga_pic|color_data_out[18]~5_combout ) # ((\vga_pic|always4~0_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ))

	.dataa(\vga_pic|always4~0_combout ),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.datac(\vga_pic|color_data_out[18]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[2]~29 .lut_mask = 16'hF8F8;
defparam \vga_pic|color_data_out[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
cycloneive_lcell_comb \vga_pic|color_data_out[2] (
// Equation(s):
// \vga_pic|color_data_out [2] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[2]~29_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [2]))) # (!\vga_pic|always4~1_combout )

	.dataa(\vga_pic|color_data_out [2]),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[2]~29_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [2]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[2] .lut_mask = 16'hFB3B;
defparam \vga_pic|color_data_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N14
cycloneive_lcell_comb \vga_ctrl|rgb[2]~18 (
// Equation(s):
// \vga_ctrl|rgb[2]~18_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl|rgb_valid~q ),
	.datad(\vga_pic|color_data_out [2]),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[2]~18 .lut_mask = 16'hF000;
defparam \vga_ctrl|rgb[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneive_lcell_comb \vga_pic|color_data_out[3]~30 (
// Equation(s):
// \vga_pic|color_data_out[3]~30_combout  = (\vga_pic|color_data_out[19]~7_combout ) # ((\vga_pic|always4~0_combout  & \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ))

	.dataa(\vga_pic|color_data_out[19]~7_combout ),
	.datab(gnd),
	.datac(\vga_pic|always4~0_combout ),
	.datad(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~38_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[3]~30 .lut_mask = 16'hFAAA;
defparam \vga_pic|color_data_out[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneive_lcell_comb \vga_pic|color_data_out[3] (
// Equation(s):
// \vga_pic|color_data_out [3] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out[3]~30_combout )) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out [3])))) # (!\vga_pic|always4~1_combout )

	.dataa(\vga_pic|color_data_out[3]~30_combout ),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out [3]),
	.datad(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [3]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[3] .lut_mask = 16'hBBF3;
defparam \vga_pic|color_data_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneive_lcell_comb \vga_ctrl|rgb[3]~19 (
// Equation(s):
// \vga_ctrl|rgb[3]~19_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [3])

	.dataa(gnd),
	.datab(\vga_ctrl|rgb_valid~q ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out [3]),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[3]~19 .lut_mask = 16'hCC00;
defparam \vga_ctrl|rgb[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cycloneive_lcell_comb \vga_pic|color_data_out[4]~31 (
// Equation(s):
// \vga_pic|color_data_out[4]~31_combout  = (\vga_pic|color_data_out[20]~9_combout ) # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout  & \vga_pic|always4~0_combout ))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~40_combout ),
	.datab(\vga_pic|always4~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out[20]~9_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[4]~31 .lut_mask = 16'hFF88;
defparam \vga_pic|color_data_out[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
cycloneive_lcell_comb \vga_pic|color_data_out[4] (
// Equation(s):
// \vga_pic|color_data_out [4] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[4]~31_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [4]))) # (!\vga_pic|always4~1_combout )

	.dataa(\vga_pic|color_data_out [4]),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[4]~31_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [4]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[4] .lut_mask = 16'hFB3B;
defparam \vga_pic|color_data_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
cycloneive_lcell_comb \vga_ctrl|rgb[4]~20 (
// Equation(s):
// \vga_ctrl|rgb[4]~20_combout  = (\vga_pic|color_data_out [4] & \vga_ctrl|rgb_valid~q )

	.dataa(gnd),
	.datab(\vga_pic|color_data_out [4]),
	.datac(gnd),
	.datad(\vga_ctrl|rgb_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[4]~20 .lut_mask = 16'hCC00;
defparam \vga_ctrl|rgb[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneive_lcell_comb \vga_pic|color_data_out[5]~32 (
// Equation(s):
// \vga_pic|color_data_out[5]~32_combout  = (\vga_pic|color_data_out[21]~11_combout ) # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  & \vga_pic|always4~0_combout ))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ),
	.datab(\vga_pic|always4~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out[21]~11_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[5]~32 .lut_mask = 16'hFF88;
defparam \vga_pic|color_data_out[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
cycloneive_lcell_comb \vga_pic|color_data_out[5] (
// Equation(s):
// \vga_pic|color_data_out [5] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[5]~32_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [5]))) # (!\vga_pic|always4~1_combout )

	.dataa(\vga_pic|color_data_out [5]),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[5]~32_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [5]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[5] .lut_mask = 16'hFB3B;
defparam \vga_pic|color_data_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneive_lcell_comb \vga_ctrl|rgb[5]~21 (
// Equation(s):
// \vga_ctrl|rgb[5]~21_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [5])

	.dataa(gnd),
	.datab(\vga_ctrl|rgb_valid~q ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out [5]),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[5]~21 .lut_mask = 16'hCC00;
defparam \vga_ctrl|rgb[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
cycloneive_lcell_comb \vga_pic|color_data_out[6]~33 (
// Equation(s):
// \vga_pic|color_data_out[6]~33_combout  = (\vga_pic|color_data_out[22]~13_combout ) # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  & \vga_pic|always4~0_combout ))

	.dataa(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ),
	.datab(\vga_pic|always4~0_combout ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out[22]~13_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[6]~33 .lut_mask = 16'hFF88;
defparam \vga_pic|color_data_out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cycloneive_lcell_comb \vga_pic|color_data_out[6] (
// Equation(s):
// \vga_pic|color_data_out [6] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[6]~33_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [6]))) # (!\vga_pic|always4~1_combout )

	.dataa(\vga_pic|color_data_out [6]),
	.datab(\vga_pic|always4~1_combout ),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[6]~33_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [6]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[6] .lut_mask = 16'hFB3B;
defparam \vga_pic|color_data_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cycloneive_lcell_comb \vga_ctrl|rgb[6]~22 (
// Equation(s):
// \vga_ctrl|rgb[6]~22_combout  = (\vga_pic|color_data_out [6] & \vga_ctrl|rgb_valid~q )

	.dataa(\vga_pic|color_data_out [6]),
	.datab(gnd),
	.datac(\vga_ctrl|rgb_valid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[6]~22 .lut_mask = 16'hA0A0;
defparam \vga_ctrl|rgb[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneive_lcell_comb \vga_pic|color_data_out[7]~34 (
// Equation(s):
// \vga_pic|color_data_out[7]~34_combout  = (\vga_pic|color_data_out[23]~15_combout ) # ((\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  & \vga_pic|always4~0_combout ))

	.dataa(gnd),
	.datab(\vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ),
	.datac(\vga_pic|always4~0_combout ),
	.datad(\vga_pic|color_data_out[23]~15_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[7]~34 .lut_mask = 16'hFFC0;
defparam \vga_pic|color_data_out[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneive_lcell_comb \vga_pic|color_data_out[7] (
// Equation(s):
// \vga_pic|color_data_out [7] = ((GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & ((\vga_pic|color_data_out[7]~34_combout ))) # (!GLOBAL(\vga_pic|color_data_out[23]~2clkctrl_outclk ) & (\vga_pic|color_data_out [7]))) # (!\vga_pic|always4~1_combout )

	.dataa(\vga_pic|always4~1_combout ),
	.datab(\vga_pic|color_data_out [7]),
	.datac(\vga_pic|color_data_out[23]~2clkctrl_outclk ),
	.datad(\vga_pic|color_data_out[7]~34_combout ),
	.cin(gnd),
	.combout(\vga_pic|color_data_out [7]),
	.cout());
// synopsys translate_off
defparam \vga_pic|color_data_out[7] .lut_mask = 16'hFD5D;
defparam \vga_pic|color_data_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneive_lcell_comb \vga_ctrl|rgb[7]~23 (
// Equation(s):
// \vga_ctrl|rgb[7]~23_combout  = (\vga_ctrl|rgb_valid~q  & \vga_pic|color_data_out [7])

	.dataa(gnd),
	.datab(\vga_ctrl|rgb_valid~q ),
	.datac(gnd),
	.datad(\vga_pic|color_data_out [7]),
	.cin(gnd),
	.combout(\vga_ctrl|rgb[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl|rgb[7]~23 .lut_mask = 16'hCC00;
defparam \vga_ctrl|rgb[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
