[16:18:33.513] <TB2>     INFO: *** Welcome to pxar ***
[16:18:33.513] <TB2>     INFO: *** Today: 2016/09/21
[16:18:33.520] <TB2>     INFO: *** Version: 47bc-dirty
[16:18:33.520] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C15.dat
[16:18:33.521] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:18:33.521] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//defaultMaskFile.dat
[16:18:33.521] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters_C15.dat
[16:18:33.602] <TB2>     INFO:         clk: 4
[16:18:33.602] <TB2>     INFO:         ctr: 4
[16:18:33.602] <TB2>     INFO:         sda: 19
[16:18:33.602] <TB2>     INFO:         tin: 9
[16:18:33.602] <TB2>     INFO:         level: 15
[16:18:33.602] <TB2>     INFO:         triggerdelay: 0
[16:18:33.602] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:18:33.602] <TB2>     INFO: Log level: DEBUG
[16:18:33.613] <TB2>     INFO: Found DTB DTB_WWXLHF
[16:18:33.620] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[16:18:33.623] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[16:18:33.626] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[16:18:35.184] <TB2>     INFO: DUT info: 
[16:18:35.185] <TB2>     INFO: The DUT currently contains the following objects:
[16:18:35.185] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:18:35.185] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[16:18:35.185] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[16:18:35.185] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:18:35.185] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.185] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:18:35.186] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:18:35.187] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:18:35.188] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:18:35.190] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29954048
[16:18:35.190] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x11c16f0
[16:18:35.190] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1135770
[16:18:35.190] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fa9cdd94010
[16:18:35.190] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fa9d3fff510
[16:18:35.190] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30019584 fPxarMemory = 0x7fa9cdd94010
[16:18:35.191] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 371.4mA
[16:18:35.192] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[16:18:35.192] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[16:18:35.192] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:18:35.593] <TB2>     INFO: enter 'restricted' command line mode
[16:18:35.593] <TB2>     INFO: enter test to run
[16:18:35.593] <TB2>     INFO:   test: FPIXTest no parameter change
[16:18:35.593] <TB2>     INFO:   running: fpixtest
[16:18:35.593] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:18:35.596] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:18:35.596] <TB2>     INFO: ######################################################################
[16:18:35.596] <TB2>     INFO: PixTestFPIXTest::doTest()
[16:18:35.596] <TB2>     INFO: ######################################################################
[16:18:35.599] <TB2>     INFO: ######################################################################
[16:18:35.599] <TB2>     INFO: PixTestPretest::doTest()
[16:18:35.599] <TB2>     INFO: ######################################################################
[16:18:35.602] <TB2>     INFO:    ----------------------------------------------------------------------
[16:18:35.602] <TB2>     INFO:    PixTestPretest::programROC() 
[16:18:35.602] <TB2>     INFO:    ----------------------------------------------------------------------
[16:18:53.618] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:18:53.618] <TB2>     INFO: IA differences per ROC:  16.9 17.7 16.9 18.5 17.7 16.9 17.7 18.5 19.3 18.5 18.5 18.5 19.3 18.5 20.1 17.7
[16:18:53.684] <TB2>     INFO:    ----------------------------------------------------------------------
[16:18:53.684] <TB2>     INFO:    PixTestPretest::checkIdig() 
[16:18:53.684] <TB2>     INFO:    ----------------------------------------------------------------------
[16:18:54.937] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 0.8 mA
[16:18:55.439] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[16:18:55.940] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[16:18:56.442] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[16:18:56.943] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[16:18:57.445] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[16:18:57.947] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[16:18:58.448] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[16:18:58.950] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[16:18:59.452] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[16:18:59.953] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[16:19:00.455] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[16:19:00.956] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[16:19:01.458] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[16:19:01.959] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[16:19:02.461] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[16:19:02.715] <TB2>     INFO: Idig [mA/ROC]: 0.8 2.4 1.6 1.6 2.4 1.6 1.6 1.6 1.6 2.4 1.6 1.6 1.6 2.4 2.4 1.6 
[16:19:02.715] <TB2>     INFO: Test took 9034 ms.
[16:19:02.715] <TB2>     INFO: PixTestPretest::checkIdig() done.
[16:19:02.745] <TB2>     INFO:    ----------------------------------------------------------------------
[16:19:02.745] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:19:02.745] <TB2>     INFO:    ----------------------------------------------------------------------
[16:19:02.847] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[16:19:02.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[16:19:03.049] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 23.8687 mA
[16:19:03.151] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8687 mA
[16:19:03.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.2688 mA
[16:19:03.354] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  88 Ia 24.6688 mA
[16:19:03.455] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  85 Ia 24.6688 mA
[16:19:03.555] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 23.8687 mA
[16:19:03.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.8687 mA
[16:19:03.759] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[16:19:03.859] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 24.6688 mA
[16:19:03.960] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  81 Ia 23.8687 mA
[16:19:04.062] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.2688 mA
[16:19:04.163] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 25.4688 mA
[16:19:04.264] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 23.0687 mA
[16:19:04.364] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  86 Ia 24.6688 mA
[16:19:04.465] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  83 Ia 23.8687 mA
[16:19:04.567] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[16:19:04.667] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[16:19:04.768] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 23.8687 mA
[16:19:04.869] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[16:19:04.971] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[16:19:05.072] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[16:19:05.173] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.8687 mA
[16:19:05.275] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.6688 mA
[16:19:05.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  75 Ia 23.8687 mA
[16:19:05.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.6688 mA
[16:19:05.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  75 Ia 23.8687 mA
[16:19:05.680] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.8687 mA
[16:19:05.781] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.6688 mA
[16:19:05.882] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  75 Ia 24.6688 mA
[16:19:05.982] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  72 Ia 23.8687 mA
[16:19:06.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[16:19:06.185] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[16:19:06.285] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 23.8687 mA
[16:19:06.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  84
[16:19:06.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[16:19:06.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[16:19:06.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[16:19:06.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  81
[16:19:06.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  83
[16:19:06.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[16:19:06.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[16:19:06.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[16:19:06.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[16:19:06.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[16:19:06.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  75
[16:19:06.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  75
[16:19:06.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[16:19:06.315] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  72
[16:19:06.315] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  81
[16:19:08.141] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 379.4 mA = 23.7125 mA/ROC
[16:19:08.141] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  19.3  20.1  20.1  20.1  20.1  20.1  19.3  19.3  19.3  20.1  19.3  19.3  19.3
[16:19:08.172] <TB2>     INFO:    ----------------------------------------------------------------------
[16:19:08.172] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[16:19:08.172] <TB2>     INFO:    ----------------------------------------------------------------------
[16:19:08.308] <TB2>     INFO: Expecting 231680 events.
[16:19:16.394] <TB2>     INFO: 231680 events read in total (7369ms).
[16:19:16.549] <TB2>     INFO: Test took 8374ms.
[16:19:16.750] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 98 and Delta(CalDel) = 62
[16:19:16.754] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 84 and Delta(CalDel) = 59
[16:19:16.757] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 86 and Delta(CalDel) = 65
[16:19:16.761] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 70 and Delta(CalDel) = 61
[16:19:16.764] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 86 and Delta(CalDel) = 61
[16:19:16.768] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 93 and Delta(CalDel) = 58
[16:19:16.771] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 105 and Delta(CalDel) = 61
[16:19:16.775] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 59
[16:19:16.779] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 90 and Delta(CalDel) = 63
[16:19:16.782] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 76 and Delta(CalDel) = 64
[16:19:16.786] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 68
[16:19:16.790] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 77 and Delta(CalDel) = 58
[16:19:16.794] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 96 and Delta(CalDel) = 63
[16:19:16.798] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 93 and Delta(CalDel) = 63
[16:19:16.802] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 90 and Delta(CalDel) = 58
[16:19:16.805] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 75 and Delta(CalDel) = 63
[16:19:16.846] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:19:16.880] <TB2>     INFO:    ----------------------------------------------------------------------
[16:19:16.880] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:19:16.880] <TB2>     INFO:    ----------------------------------------------------------------------
[16:19:17.016] <TB2>     INFO: Expecting 231680 events.
[16:19:25.078] <TB2>     INFO: 231680 events read in total (7347ms).
[16:19:25.083] <TB2>     INFO: Test took 8200ms.
[16:19:25.105] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[16:19:25.420] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[16:19:25.424] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 32
[16:19:25.427] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[16:19:25.431] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[16:19:25.434] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 29
[16:19:25.438] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 30.5
[16:19:25.441] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[16:19:25.445] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 32
[16:19:25.448] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 32
[16:19:25.452] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 172 +/- 34
[16:19:25.455] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 29
[16:19:25.459] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31.5
[16:19:25.462] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[16:19:25.466] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[16:19:25.470] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[16:19:25.504] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:19:25.504] <TB2>     INFO: CalDel:      139   129   144   128   128   116   122   123   139   156   172   131   137   138   126   146
[16:19:25.504] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[16:19:25.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C0.dat
[16:19:25.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C1.dat
[16:19:25.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C2.dat
[16:19:25.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C3.dat
[16:19:25.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C4.dat
[16:19:25.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C5.dat
[16:19:25.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C6.dat
[16:19:25.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C7.dat
[16:19:25.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C8.dat
[16:19:25.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C9.dat
[16:19:25.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C10.dat
[16:19:25.509] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C11.dat
[16:19:25.509] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C12.dat
[16:19:25.509] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C13.dat
[16:19:25.509] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C14.dat
[16:19:25.509] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C15.dat
[16:19:25.509] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:19:25.509] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:19:25.509] <TB2>     INFO: PixTestPretest::doTest() done, duration: 49 seconds
[16:19:25.509] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:19:25.593] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:19:25.593] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:19:25.593] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:19:25.594] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:19:25.596] <TB2>     INFO: ######################################################################
[16:19:25.596] <TB2>     INFO: PixTestTiming::doTest()
[16:19:25.596] <TB2>     INFO: ######################################################################
[16:19:25.596] <TB2>     INFO:    ----------------------------------------------------------------------
[16:19:25.596] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[16:19:25.596] <TB2>     INFO:    ----------------------------------------------------------------------
[16:19:25.596] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:19:27.492] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:19:29.764] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:19:32.037] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:19:34.310] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:19:36.583] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:19:38.856] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:19:41.129] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:19:43.403] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:19:45.677] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:19:47.950] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:19:50.223] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:19:52.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:19:54.769] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:19:57.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:19:59.316] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:20:01.588] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:20:03.109] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:20:04.629] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:20:06.148] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:20:07.667] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:20:09.187] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:20:10.706] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:20:12.226] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:20:13.746] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:20:17.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:20:18.668] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:20:20.377] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:20:22.088] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:20:23.799] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:20:25.509] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:20:27.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:20:28.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:20:30.264] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:20:31.787] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:20:33.308] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:20:34.828] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:20:36.348] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:20:37.869] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:20:39.388] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:20:40.909] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:20:43.182] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:20:45.456] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:20:47.729] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:20:49.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:20:52.275] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:20:54.548] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:20:56.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:20:59.094] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:21:01.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:21:03.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:21:05.914] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:21:08.187] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:21:10.460] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:21:12.733] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:21:15.007] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:21:17.280] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:21:19.554] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:21:21.828] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:21:24.105] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:21:26.379] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:21:28.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:21:30.925] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:21:33.198] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:21:35.471] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:21:37.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:21:40.017] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:21:42.291] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:21:44.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:21:46.837] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:21:49.111] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:21:51.384] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:21:53.658] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:21:55.176] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:21:57.450] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:21:59.723] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:22:01.996] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:22:04.269] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:22:06.542] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:22:08.816] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:22:11.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:22:12.612] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:22:14.132] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:22:15.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:22:17.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:22:18.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:22:20.211] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:22:21.731] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:22:23.251] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:22:24.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:22:26.293] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:22:27.815] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:22:29.338] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:22:30.861] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:22:32.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:22:33.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:22:35.427] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:22:36.947] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:22:38.468] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:22:39.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:22:41.510] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:22:43.030] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:22:44.552] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:22:46.072] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:22:47.595] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:22:49.867] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:22:52.140] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:22:54.413] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:22:56.686] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:22:58.960] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:23:01.232] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:23:03.505] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:23:05.779] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:23:08.052] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:23:10.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:23:12.598] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:23:14.871] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:23:16.391] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:23:18.664] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:23:20.937] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:23:23.210] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:23:25.484] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:23:27.757] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:23:30.030] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:23:32.303] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:23:34.576] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:23:36.849] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:23:39.123] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:23:41.781] <TB2>     INFO: TBM Phase Settings: 192
[16:23:41.781] <TB2>     INFO: 400MHz Phase: 0
[16:23:41.781] <TB2>     INFO: 160MHz Phase: 6
[16:23:41.781] <TB2>     INFO: Functional Phase Area: 4
[16:23:41.784] <TB2>     INFO: Test took 256188 ms.
[16:23:41.784] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:23:41.784] <TB2>     INFO:    ----------------------------------------------------------------------
[16:23:41.784] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[16:23:41.784] <TB2>     INFO:    ----------------------------------------------------------------------
[16:23:41.784] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:23:44.805] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:23:46.326] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:23:47.847] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:23:49.368] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:23:50.887] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:23:52.409] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:23:53.928] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:23:55.448] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:23:58.848] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:24:00.368] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:24:01.887] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:24:03.407] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:24:04.927] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:24:06.446] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:24:07.966] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:24:09.486] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:24:12.510] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:24:14.784] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:24:17.058] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:24:19.331] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:24:21.604] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:24:23.878] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:24:25.397] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:24:26.918] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:24:30.318] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:24:32.591] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:24:34.864] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:24:37.137] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:24:39.412] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:24:41.684] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:24:43.204] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:24:44.724] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:24:47.936] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:24:50.210] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:24:52.483] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:24:54.756] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:24:57.030] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:24:59.303] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:25:00.823] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:25:02.343] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:25:05.742] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:25:08.017] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:25:10.289] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:25:12.562] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:25:14.837] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:25:17.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:25:18.631] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:25:20.150] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:25:23.363] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:25:25.635] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:25:27.155] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:25:28.674] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:25:30.194] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:25:32.467] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:25:33.987] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:25:35.508] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:25:38.908] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:25:40.429] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:25:41.950] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:25:43.493] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:25:45.013] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:25:46.534] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:25:48.054] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:25:49.957] <TB2>     INFO: ROC Delay Settings: 219
[16:25:49.957] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[16:25:49.957] <TB2>     INFO: ROC Port 0 Delay: 3
[16:25:49.957] <TB2>     INFO: ROC Port 1 Delay: 3
[16:25:49.957] <TB2>     INFO: Functional ROC Area: 4
[16:25:49.960] <TB2>     INFO: Test took 128176 ms.
[16:25:49.960] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[16:25:49.960] <TB2>     INFO:    ----------------------------------------------------------------------
[16:25:49.960] <TB2>     INFO:    PixTestTiming::TimingTest()
[16:25:49.960] <TB2>     INFO:    ----------------------------------------------------------------------
[16:25:51.099] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4308 4308 4308 4308 4308 4308 4308 4308 e062 c000 a101 80c0 4308 4308 4308 4308 4308 4308 4308 4309 e062 c000 
[16:25:51.099] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4308 4308 4308 4308 4308 4309 4308 4308 e022 c000 a102 8000 4309 4309 4308 4309 4309 4309 4309 430b e022 c000 
[16:25:51.099] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4308 4309 4308 4308 4308 4308 4308 4308 e022 c000 a103 8040 430b 430b 4309 430b 430b 430b 430b 4309 e022 c000 
[16:25:51.099] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:26:05.282] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:05.282] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:26:19.437] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:19.437] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:26:33.611] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:33.611] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:26:47.740] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:47.740] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:27:01.959] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:27:01.959] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:27:16.150] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:27:16.150] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:27:30.338] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:27:30.339] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:27:44.578] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:27:44.578] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:27:58.808] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:27:58.808] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:28:13.025] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:13.411] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:13.424] <TB2>     INFO: Decoding statistics:
[16:28:13.424] <TB2>     INFO:   General information:
[16:28:13.424] <TB2>     INFO: 	 16bit words read:         240000000
[16:28:13.424] <TB2>     INFO: 	 valid events total:       20000000
[16:28:13.424] <TB2>     INFO: 	 empty events:             20000000
[16:28:13.424] <TB2>     INFO: 	 valid events with pixels: 0
[16:28:13.424] <TB2>     INFO: 	 valid pixel hits:         0
[16:28:13.424] <TB2>     INFO:   Event errors: 	           0
[16:28:13.424] <TB2>     INFO: 	 start marker:             0
[16:28:13.424] <TB2>     INFO: 	 stop marker:              0
[16:28:13.424] <TB2>     INFO: 	 overflow:                 0
[16:28:13.424] <TB2>     INFO: 	 invalid 5bit words:       0
[16:28:13.424] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[16:28:13.424] <TB2>     INFO:   TBM errors: 		           0
[16:28:13.424] <TB2>     INFO: 	 flawed TBM headers:       0
[16:28:13.424] <TB2>     INFO: 	 flawed TBM trailers:      0
[16:28:13.424] <TB2>     INFO: 	 event ID mismatches:      0
[16:28:13.424] <TB2>     INFO:   ROC errors: 		           0
[16:28:13.424] <TB2>     INFO: 	 missing ROC header(s):    0
[16:28:13.424] <TB2>     INFO: 	 misplaced readback start: 0
[16:28:13.424] <TB2>     INFO:   Pixel decoding errors:	   0
[16:28:13.424] <TB2>     INFO: 	 pixel data incomplete:    0
[16:28:13.424] <TB2>     INFO: 	 pixel address:            0
[16:28:13.424] <TB2>     INFO: 	 pulse height fill bit:    0
[16:28:13.424] <TB2>     INFO: 	 buffer corruption:        0
[16:28:13.424] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:13.424] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:28:13.424] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:13.424] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:13.424] <TB2>     INFO:    Read back bit status: 1
[16:28:13.424] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:13.424] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:13.424] <TB2>     INFO:    Timings are good!
[16:28:13.424] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:13.424] <TB2>     INFO: Test took 143464 ms.
[16:28:13.424] <TB2>     INFO: PixTestTiming::TimingTest() done.
[16:28:13.425] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:28:13.425] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:28:13.425] <TB2>     INFO: PixTestTiming::doTest took 527831 ms.
[16:28:13.425] <TB2>     INFO: PixTestTiming::doTest() done
[16:28:13.425] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:28:13.425] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[16:28:13.425] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[16:28:13.425] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[16:28:13.425] <TB2>     INFO: Write out ROCDelayScan3_V0
[16:28:13.426] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[16:28:13.426] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:28:13.777] <TB2>     INFO: ######################################################################
[16:28:13.777] <TB2>     INFO: PixTestAlive::doTest()
[16:28:13.777] <TB2>     INFO: ######################################################################
[16:28:13.780] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:13.780] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:28:13.780] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:13.781] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:28:14.129] <TB2>     INFO: Expecting 41600 events.
[16:28:18.227] <TB2>     INFO: 41600 events read in total (3383ms).
[16:28:18.227] <TB2>     INFO: Test took 4446ms.
[16:28:18.235] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:18.235] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[16:28:18.235] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:28:18.611] <TB2>     INFO: PixTestAlive::aliveTest() done
[16:28:18.611] <TB2>     INFO: number of dead pixels (per ROC):     0    0    1    0    0    0    0    0    0    0    0    0    1    0    1    0
[16:28:18.611] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    1    0    0    0    0    0    0    0    0    0    1    0    1    0
[16:28:18.614] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:18.614] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:28:18.614] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:18.617] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:28:18.963] <TB2>     INFO: Expecting 41600 events.
[16:28:21.937] <TB2>     INFO: 41600 events read in total (2259ms).
[16:28:21.937] <TB2>     INFO: Test took 3320ms.
[16:28:21.937] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:21.938] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:28:21.938] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:28:21.938] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:28:22.346] <TB2>     INFO: PixTestAlive::maskTest() done
[16:28:22.346] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:28:22.349] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:22.349] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:28:22.349] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:22.351] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:28:22.696] <TB2>     INFO: Expecting 41600 events.
[16:28:26.771] <TB2>     INFO: 41600 events read in total (3361ms).
[16:28:26.771] <TB2>     INFO: Test took 4420ms.
[16:28:26.780] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:26.780] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[16:28:26.780] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:28:27.156] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[16:28:27.156] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:28:27.157] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:28:27.157] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[16:28:27.165] <TB2>     INFO: ######################################################################
[16:28:27.165] <TB2>     INFO: PixTestTrim::doTest()
[16:28:27.165] <TB2>     INFO: ######################################################################
[16:28:27.168] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:27.168] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:28:27.168] <TB2>     INFO:    ----------------------------------------------------------------------
[16:28:27.247] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:28:27.247] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:28:27.260] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:28:27.260] <TB2>     INFO:     run 1 of 1
[16:28:27.260] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:28:27.604] <TB2>     INFO: Expecting 5025280 events.
[16:29:13.182] <TB2>     INFO: 1417488 events read in total (44864ms).
[16:29:57.430] <TB2>     INFO: 2819720 events read in total (89112ms).
[16:30:41.790] <TB2>     INFO: 4233560 events read in total (133473ms).
[16:31:06.783] <TB2>     INFO: 5025280 events read in total (158465ms).
[16:31:06.821] <TB2>     INFO: Test took 159561ms.
[16:31:06.877] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:06.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:31:08.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:31:09.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:31:11.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:31:12.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:31:13.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:31:14.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:31:16.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:31:17.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:31:19.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:31:20.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:31:21.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:31:22.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:31:24.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:31:25.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:31:26.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:31:28.292] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 200380416
[16:31:28.295] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.186 minThrLimit = 102.126 minThrNLimit = 126.652 -> result = 102.186 -> 102
[16:31:28.296] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.0897 minThrLimit = 83.0865 minThrNLimit = 103.06 -> result = 83.0897 -> 83
[16:31:28.296] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9784 minThrLimit = 87.9225 minThrNLimit = 107.828 -> result = 87.9784 -> 87
[16:31:28.297] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.6508 minThrLimit = 80.6443 minThrNLimit = 103.748 -> result = 80.6508 -> 80
[16:31:28.297] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8378 minThrLimit = 96.8049 minThrNLimit = 117.225 -> result = 96.8378 -> 96
[16:31:28.297] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2746 minThrLimit = 87.2665 minThrNLimit = 108.739 -> result = 87.2746 -> 87
[16:31:28.298] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.647 minThrLimit = 96.6379 minThrNLimit = 118.417 -> result = 96.647 -> 96
[16:31:28.298] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4379 minThrLimit = 98.4006 minThrNLimit = 121.285 -> result = 98.4379 -> 98
[16:31:28.299] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2421 minThrLimit = 94.2293 minThrNLimit = 116.548 -> result = 94.2421 -> 94
[16:31:28.299] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.2479 minThrLimit = 78.2465 minThrNLimit = 99.6852 -> result = 78.2479 -> 78
[16:31:28.299] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3566 minThrLimit = 91.3203 minThrNLimit = 112.701 -> result = 91.3566 -> 91
[16:31:28.300] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.9898 minThrLimit = 79.9689 minThrNLimit = 103.061 -> result = 79.9898 -> 79
[16:31:28.300] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.612 minThrLimit = 94.6085 minThrNLimit = 115.863 -> result = 94.612 -> 94
[16:31:28.301] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9313 minThrLimit = 99.9274 minThrNLimit = 119.431 -> result = 99.9313 -> 99
[16:31:28.301] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7838 minThrLimit = 90.7471 minThrNLimit = 113.337 -> result = 90.7838 -> 90
[16:31:28.301] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8004 minThrLimit = 83.7826 minThrNLimit = 103.046 -> result = 83.8004 -> 83
[16:31:28.301] <TB2>     INFO: ROC 0 VthrComp = 102
[16:31:28.301] <TB2>     INFO: ROC 1 VthrComp = 83
[16:31:28.302] <TB2>     INFO: ROC 2 VthrComp = 87
[16:31:28.302] <TB2>     INFO: ROC 3 VthrComp = 80
[16:31:28.302] <TB2>     INFO: ROC 4 VthrComp = 96
[16:31:28.302] <TB2>     INFO: ROC 5 VthrComp = 87
[16:31:28.302] <TB2>     INFO: ROC 6 VthrComp = 96
[16:31:28.302] <TB2>     INFO: ROC 7 VthrComp = 98
[16:31:28.302] <TB2>     INFO: ROC 8 VthrComp = 94
[16:31:28.302] <TB2>     INFO: ROC 9 VthrComp = 78
[16:31:28.302] <TB2>     INFO: ROC 10 VthrComp = 91
[16:31:28.302] <TB2>     INFO: ROC 11 VthrComp = 79
[16:31:28.303] <TB2>     INFO: ROC 12 VthrComp = 94
[16:31:28.303] <TB2>     INFO: ROC 13 VthrComp = 99
[16:31:28.303] <TB2>     INFO: ROC 14 VthrComp = 90
[16:31:28.303] <TB2>     INFO: ROC 15 VthrComp = 83
[16:31:28.303] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:31:28.303] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:31:28.315] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:31:28.315] <TB2>     INFO:     run 1 of 1
[16:31:28.316] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:31:28.667] <TB2>     INFO: Expecting 5025280 events.
[16:32:04.616] <TB2>     INFO: 886944 events read in total (35234ms).
[16:32:39.861] <TB2>     INFO: 1772736 events read in total (70479ms).
[16:33:15.269] <TB2>     INFO: 2657696 events read in total (105887ms).
[16:33:49.209] <TB2>     INFO: 3534400 events read in total (139827ms).
[16:34:24.343] <TB2>     INFO: 4406448 events read in total (174961ms).
[16:34:48.260] <TB2>     INFO: 5025280 events read in total (198878ms).
[16:34:48.329] <TB2>     INFO: Test took 200013ms.
[16:34:48.504] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:48.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:34:50.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:34:52.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:34:53.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:34:55.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:34:56.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:34:58.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:34:59.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:35:01.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:35:03.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:35:04.646] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:35:06.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:35:07.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:35:09.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:35:10.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:35:12.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:35:14.071] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255262720
[16:35:14.075] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.0068 for pixel 9/8 mean/min/max = 45.1566/32.1252/58.188
[16:35:14.075] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.0206 for pixel 3/3 mean/min/max = 45.9111/31.5683/60.2539
[16:35:14.075] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.1143 for pixel 16/0 mean/min/max = 46.6465/32.1272/61.1658
[16:35:14.076] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.6721 for pixel 2/79 mean/min/max = 44.2173/33.2782/55.1564
[16:35:14.076] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 65.437 for pixel 12/1 mean/min/max = 48.0305/30.4531/65.608
[16:35:14.076] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 60.0223 for pixel 27/0 mean/min/max = 45.6097/31.1476/60.0718
[16:35:14.077] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.1596 for pixel 20/25 mean/min/max = 45.1267/32.9721/57.2812
[16:35:14.077] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.9121 for pixel 17/14 mean/min/max = 44.4055/31.8911/56.9199
[16:35:14.077] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.6824 for pixel 2/9 mean/min/max = 44.6536/32.5997/56.7076
[16:35:14.078] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.6044 for pixel 20/79 mean/min/max = 45.6408/35.5542/55.7275
[16:35:14.078] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.148 for pixel 0/5 mean/min/max = 46.5689/32.8097/60.3281
[16:35:14.078] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.3334 for pixel 0/77 mean/min/max = 46.6446/34.9456/58.3437
[16:35:14.078] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.8724 for pixel 4/71 mean/min/max = 44.6079/33.0952/56.1207
[16:35:14.079] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.1248 for pixel 51/79 mean/min/max = 44.3908/32.3183/56.4632
[16:35:14.079] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.3334 for pixel 4/25 mean/min/max = 46.6003/33.7252/59.4754
[16:35:14.079] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.5956 for pixel 51/1 mean/min/max = 44.9365/33.1771/56.6959
[16:35:14.080] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:35:14.211] <TB2>     INFO: Expecting 411648 events.
[16:35:21.811] <TB2>     INFO: 411648 events read in total (6885ms).
[16:35:21.817] <TB2>     INFO: Expecting 411648 events.
[16:35:29.372] <TB2>     INFO: 411648 events read in total (6889ms).
[16:35:29.380] <TB2>     INFO: Expecting 411648 events.
[16:35:36.931] <TB2>     INFO: 411648 events read in total (6887ms).
[16:35:36.942] <TB2>     INFO: Expecting 411648 events.
[16:35:44.517] <TB2>     INFO: 411648 events read in total (6917ms).
[16:35:44.531] <TB2>     INFO: Expecting 411648 events.
[16:35:52.076] <TB2>     INFO: 411648 events read in total (6887ms).
[16:35:52.092] <TB2>     INFO: Expecting 411648 events.
[16:35:59.587] <TB2>     INFO: 411648 events read in total (6836ms).
[16:35:59.605] <TB2>     INFO: Expecting 411648 events.
[16:36:07.173] <TB2>     INFO: 411648 events read in total (6909ms).
[16:36:07.195] <TB2>     INFO: Expecting 411648 events.
[16:36:14.651] <TB2>     INFO: 411648 events read in total (6812ms).
[16:36:14.674] <TB2>     INFO: Expecting 411648 events.
[16:36:22.045] <TB2>     INFO: 411648 events read in total (6723ms).
[16:36:22.074] <TB2>     INFO: Expecting 411648 events.
[16:36:29.441] <TB2>     INFO: 411648 events read in total (6723ms).
[16:36:29.471] <TB2>     INFO: Expecting 411648 events.
[16:36:37.007] <TB2>     INFO: 411648 events read in total (6889ms).
[16:36:37.036] <TB2>     INFO: Expecting 411648 events.
[16:36:44.608] <TB2>     INFO: 411648 events read in total (6927ms).
[16:36:44.641] <TB2>     INFO: Expecting 411648 events.
[16:36:52.208] <TB2>     INFO: 411648 events read in total (6927ms).
[16:36:52.244] <TB2>     INFO: Expecting 411648 events.
[16:36:59.707] <TB2>     INFO: 411648 events read in total (6822ms).
[16:36:59.742] <TB2>     INFO: Expecting 411648 events.
[16:37:07.379] <TB2>     INFO: 411648 events read in total (6992ms).
[16:37:07.421] <TB2>     INFO: Expecting 411648 events.
[16:37:14.920] <TB2>     INFO: 411648 events read in total (6872ms).
[16:37:14.962] <TB2>     INFO: Test took 120882ms.
[16:37:15.459] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3381 < 35 for itrim+1 = 104; old thr = 34.4166 ... break
[16:37:15.492] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1413 < 35 for itrim = 110; old thr = 34.21 ... break
[16:37:15.530] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0265 < 35 for itrim+1 = 113; old thr = 34.8103 ... break
[16:37:15.567] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5008 < 35 for itrim+1 = 98; old thr = 34.5278 ... break
[16:37:15.590] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6056 < 35 for itrim = 114; old thr = 34.1542 ... break
[16:37:15.619] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2358 < 35 for itrim+1 = 98; old thr = 34.8947 ... break
[16:37:15.662] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3352 < 35 for itrim = 116; old thr = 33.0505 ... break
[16:37:15.700] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1711 < 35 for itrim = 109; old thr = 32.6142 ... break
[16:37:15.738] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0671 < 35 for itrim = 106; old thr = 34.0057 ... break
[16:37:15.771] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2539 < 35 for itrim = 96; old thr = 34.7076 ... break
[16:37:15.797] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1229 < 35 for itrim = 97; old thr = 34.6719 ... break
[16:37:15.831] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0337 < 35 for itrim+1 = 101; old thr = 34.8536 ... break
[16:37:15.860] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3289 < 35 for itrim = 90; old thr = 34.6002 ... break
[16:37:15.881] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2351 < 35 for itrim = 86; old thr = 33.5675 ... break
[16:37:15.916] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6572 < 35 for itrim+1 = 117; old thr = 34.5132 ... break
[16:37:15.945] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4926 < 35 for itrim = 88; old thr = 34.4865 ... break
[16:37:16.020] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:37:16.031] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:37:16.031] <TB2>     INFO:     run 1 of 1
[16:37:16.031] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:37:16.377] <TB2>     INFO: Expecting 5025280 events.
[16:37:52.299] <TB2>     INFO: 871856 events read in total (35208ms).
[16:38:26.253] <TB2>     INFO: 1741696 events read in total (69162ms).
[16:39:00.941] <TB2>     INFO: 2610896 events read in total (103850ms).
[16:39:35.434] <TB2>     INFO: 3469872 events read in total (138343ms).
[16:40:09.390] <TB2>     INFO: 4324368 events read in total (172299ms).
[16:40:37.863] <TB2>     INFO: 5025280 events read in total (200772ms).
[16:40:37.942] <TB2>     INFO: Test took 201911ms.
[16:40:38.122] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:38.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:40:40.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:40:41.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:40:43.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:40:44.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:40:46.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:40:47.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:40:49.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:40:50.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:40:52.404] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:40:53.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:40:55.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:40:56.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:40:58.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:41:00.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:41:01.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:41:03.153] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259567616
[16:41:03.155] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.494440 .. 65.143696
[16:41:03.234] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 75 (-1/-1) hits flags = 528 (plus default)
[16:41:03.244] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:41:03.244] <TB2>     INFO:     run 1 of 1
[16:41:03.244] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:41:03.593] <TB2>     INFO: Expecting 2296320 events.
[16:41:41.533] <TB2>     INFO: 1009240 events read in total (37225ms).
[16:42:18.777] <TB2>     INFO: 2010264 events read in total (74470ms).
[16:42:29.739] <TB2>     INFO: 2296320 events read in total (85431ms).
[16:42:29.765] <TB2>     INFO: Test took 86522ms.
[16:42:29.829] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:42:29.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:42:31.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:42:32.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:42:33.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:42:34.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:42:35.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:42:36.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:42:37.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:42:38.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:42:40.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:42:41.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:42:42.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:42:43.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:42:44.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:42:45.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:42:46.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:42:47.985] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 373760000
[16:42:48.066] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.058696 .. 55.893825
[16:42:48.140] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 65 (-1/-1) hits flags = 528 (plus default)
[16:42:48.150] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:42:48.150] <TB2>     INFO:     run 1 of 1
[16:42:48.150] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:42:48.494] <TB2>     INFO: Expecting 1996800 events.
[16:43:27.597] <TB2>     INFO: 1065864 events read in total (38386ms).
[16:44:01.569] <TB2>     INFO: 1996800 events read in total (72358ms).
[16:44:01.593] <TB2>     INFO: Test took 73443ms.
[16:44:01.650] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:01.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:44:02.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:44:03.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:44:04.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:44:06.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:44:07.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:44:08.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:44:09.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:44:10.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:44:11.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:44:12.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:44:13.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:44:14.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:44:15.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:44:17.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:44:18.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:44:19.166] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285425664
[16:44:19.247] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.834162 .. 51.476919
[16:44:19.323] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 61 (-1/-1) hits flags = 528 (plus default)
[16:44:19.333] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:44:19.333] <TB2>     INFO:     run 1 of 1
[16:44:19.333] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:44:19.679] <TB2>     INFO: Expecting 1730560 events.
[16:44:58.434] <TB2>     INFO: 1064760 events read in total (38040ms).
[16:45:22.637] <TB2>     INFO: 1730560 events read in total (62243ms).
[16:45:22.655] <TB2>     INFO: Test took 63322ms.
[16:45:22.702] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:22.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:45:23.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:45:24.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:45:25.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:45:26.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:45:27.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:45:28.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:45:29.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:45:30.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:45:32.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:45:33.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:45:34.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:45:35.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:45:36.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:45:37.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:45:38.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:45:39.213] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234397696
[16:45:39.295] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.326524 .. 51.476919
[16:45:39.371] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 61 (-1/-1) hits flags = 528 (plus default)
[16:45:39.381] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:45:39.381] <TB2>     INFO:     run 1 of 1
[16:45:39.381] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:45:39.724] <TB2>     INFO: Expecting 1597440 events.
[16:46:19.291] <TB2>     INFO: 1031824 events read in total (38852ms).
[16:46:40.374] <TB2>     INFO: 1597440 events read in total (59936ms).
[16:46:40.393] <TB2>     INFO: Test took 61013ms.
[16:46:40.436] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:40.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:46:41.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:46:42.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:46:43.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:46:44.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:46:45.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:46:46.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:46:47.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:46:48.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:46:50.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:46:51.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:46:52.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:46:53.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:46:54.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:46:55.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:46:56.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:46:57.164] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 330551296
[16:46:57.247] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:46:57.248] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:46:57.258] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:46:57.258] <TB2>     INFO:     run 1 of 1
[16:46:57.258] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:46:57.601] <TB2>     INFO: Expecting 1364480 events.
[16:47:37.184] <TB2>     INFO: 1076008 events read in total (38868ms).
[16:47:48.056] <TB2>     INFO: 1364480 events read in total (49740ms).
[16:47:48.070] <TB2>     INFO: Test took 50812ms.
[16:47:48.103] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:48.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:47:49.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:47:50.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:47:51.099] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:47:52.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:47:53.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:47:54.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:47:54.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:47:55.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:47:56.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:47:57.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:47:58.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:47:59.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:48:00.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:48:01.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:48:02.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:48:03.732] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356630528
[16:48:03.764] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C0.dat
[16:48:03.764] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C1.dat
[16:48:03.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C2.dat
[16:48:03.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C3.dat
[16:48:03.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C4.dat
[16:48:03.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C5.dat
[16:48:03.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C6.dat
[16:48:03.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C7.dat
[16:48:03.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C8.dat
[16:48:03.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C9.dat
[16:48:03.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C10.dat
[16:48:03.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C11.dat
[16:48:03.765] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C12.dat
[16:48:03.766] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C13.dat
[16:48:03.766] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C14.dat
[16:48:03.766] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C15.dat
[16:48:03.766] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C0.dat
[16:48:03.773] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C1.dat
[16:48:03.781] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C2.dat
[16:48:03.788] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C3.dat
[16:48:03.795] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C4.dat
[16:48:03.801] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C5.dat
[16:48:03.808] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C6.dat
[16:48:03.815] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C7.dat
[16:48:03.822] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C8.dat
[16:48:03.829] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C9.dat
[16:48:03.836] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C10.dat
[16:48:03.843] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C11.dat
[16:48:03.850] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C12.dat
[16:48:03.857] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C13.dat
[16:48:03.864] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C14.dat
[16:48:03.870] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C15.dat
[16:48:03.877] <TB2>     INFO: PixTestTrim::trimTest() done
[16:48:03.877] <TB2>     INFO: vtrim:     104 110 113  98 114  98 116 109 106  96  97 101  90  86 117  88 
[16:48:03.877] <TB2>     INFO: vthrcomp:  102  83  87  80  96  87  96  98  94  78  91  79  94  99  90  83 
[16:48:03.877] <TB2>     INFO: vcal mean:  34.98  34.99  35.00  35.01  35.06  35.04  34.98  34.98  34.99  35.00  35.02  35.01  34.97  35.00  34.95  35.01 
[16:48:03.877] <TB2>     INFO: vcal RMS:    0.86   0.90   1.04   0.76   1.00   0.91   0.85   0.82   0.83   0.74   0.80   0.77   0.96   0.82   0.98   0.78 
[16:48:03.877] <TB2>     INFO: bits mean:   9.53   9.84   9.17   9.81   9.03   8.69   9.84  10.01   9.93   8.89   8.85   8.55   9.51   9.59   9.24   9.25 
[16:48:03.877] <TB2>     INFO: bits RMS:    2.74   2.60   2.74   2.45   2.69   3.10   2.49   2.55   2.53   2.46   2.79   2.65   2.60   2.71   2.51   2.74 
[16:48:03.895] <TB2>     INFO:    ----------------------------------------------------------------------
[16:48:03.895] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:48:03.895] <TB2>     INFO:    ----------------------------------------------------------------------
[16:48:03.897] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:48:03.897] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:48:03.908] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:48:03.908] <TB2>     INFO:     run 1 of 1
[16:48:03.908] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:48:04.253] <TB2>     INFO: Expecting 4160000 events.
[16:48:50.537] <TB2>     INFO: 1124390 events read in total (45569ms).
[16:49:36.137] <TB2>     INFO: 2238915 events read in total (91169ms).
[16:50:20.746] <TB2>     INFO: 3341675 events read in total (135778ms).
[16:50:53.266] <TB2>     INFO: 4160000 events read in total (168298ms).
[16:50:53.323] <TB2>     INFO: Test took 169415ms.
[16:50:53.453] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:53.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:50:55.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:50:57.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:50:59.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:51:01.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:51:03.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:51:05.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:51:06.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:51:08.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:51:10.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:51:12.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:51:14.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:51:16.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:51:18.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:51:20.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:51:22.099] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:51:24.022] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341049344
[16:51:24.023] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:51:24.096] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:51:24.096] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 206 (-1/-1) hits flags = 528 (plus default)
[16:51:24.107] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:51:24.107] <TB2>     INFO:     run 1 of 1
[16:51:24.107] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:51:24.454] <TB2>     INFO: Expecting 4305600 events.
[16:52:09.038] <TB2>     INFO: 1068445 events read in total (43869ms).
[16:52:52.459] <TB2>     INFO: 2129950 events read in total (87290ms).
[16:53:36.565] <TB2>     INFO: 3180235 events read in total (131396ms).
[16:54:19.978] <TB2>     INFO: 4230760 events read in total (174809ms).
[16:54:23.475] <TB2>     INFO: 4305600 events read in total (178306ms).
[16:54:23.535] <TB2>     INFO: Test took 179429ms.
[16:54:23.689] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:54:23.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:54:25.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:54:27.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:54:29.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:54:31.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:54:34.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:54:36.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:54:38.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:54:39.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:54:41.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:54:44.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:54:46.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:54:48.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:54:50.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:54:52.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:54:54.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:54:56.112] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 349859840
[16:54:56.113] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:54:56.189] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:54:56.189] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 200 (-1/-1) hits flags = 528 (plus default)
[16:54:56.199] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:54:56.199] <TB2>     INFO:     run 1 of 1
[16:54:56.199] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:54:56.542] <TB2>     INFO: Expecting 4180800 events.
[16:55:40.835] <TB2>     INFO: 1081260 events read in total (43578ms).
[16:56:24.886] <TB2>     INFO: 2155205 events read in total (87629ms).
[16:57:08.526] <TB2>     INFO: 3217465 events read in total (131269ms).
[16:57:48.010] <TB2>     INFO: 4180800 events read in total (170753ms).
[16:57:48.075] <TB2>     INFO: Test took 171876ms.
[16:57:48.218] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:57:48.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:57:50.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:57:52.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:57:54.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:57:56.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:57:58.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:58:00.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:58:02.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:58:04.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:58:06.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:58:08.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:58:10.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:58:12.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:58:14.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:58:15.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:58:17.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:58:19.799] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 347500544
[16:58:19.800] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:58:19.873] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:58:19.873] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 202 (-1/-1) hits flags = 528 (plus default)
[16:58:19.884] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:58:19.884] <TB2>     INFO:     run 1 of 1
[16:58:19.884] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:58:20.226] <TB2>     INFO: Expecting 4222400 events.
[16:59:05.299] <TB2>     INFO: 1076890 events read in total (44358ms).
[16:59:49.431] <TB2>     INFO: 2146490 events read in total (88490ms).
[17:00:34.471] <TB2>     INFO: 3204125 events read in total (133530ms).
[17:01:17.096] <TB2>     INFO: 4222400 events read in total (176155ms).
[17:01:17.162] <TB2>     INFO: Test took 177278ms.
[17:01:17.307] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:01:17.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:01:19.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:01:21.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:01:23.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:01:25.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:01:27.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:01:29.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:01:31.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:01:32.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:01:34.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:01:36.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:01:38.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:01:40.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:01:42.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:01:44.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:01:46.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:01:48.263] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378724352
[17:01:48.264] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:01:48.339] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:01:48.339] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 201 (-1/-1) hits flags = 528 (plus default)
[17:01:48.349] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:01:48.349] <TB2>     INFO:     run 1 of 1
[17:01:48.349] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:01:48.691] <TB2>     INFO: Expecting 4201600 events.
[17:02:33.864] <TB2>     INFO: 1078610 events read in total (44458ms).
[17:03:19.802] <TB2>     INFO: 2149975 events read in total (90396ms).
[17:04:04.121] <TB2>     INFO: 3209485 events read in total (134716ms).
[17:04:45.114] <TB2>     INFO: 4201600 events read in total (175708ms).
[17:04:45.178] <TB2>     INFO: Test took 176829ms.
[17:04:45.324] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:04:45.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:04:47.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:04:49.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:04:51.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:04:53.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:04:55.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:04:57.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:04:58.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:05:00.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:05:02.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:05:04.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:05:06.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:05:08.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:05:10.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:05:12.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:05:14.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:05:16.080] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 391950336
[17:05:16.081] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.78239, thr difference RMS: 1.57174
[17:05:16.081] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.47596, thr difference RMS: 1.39445
[17:05:16.081] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.1773, thr difference RMS: 1.56183
[17:05:16.081] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.94785, thr difference RMS: 1.20118
[17:05:16.081] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.96605, thr difference RMS: 1.55425
[17:05:16.082] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.49795, thr difference RMS: 1.46741
[17:05:16.082] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.42816, thr difference RMS: 1.75256
[17:05:16.082] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.57084, thr difference RMS: 1.54159
[17:05:16.082] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.14899, thr difference RMS: 1.60485
[17:05:16.082] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.81749, thr difference RMS: 1.20712
[17:05:16.083] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.35096, thr difference RMS: 1.51537
[17:05:16.083] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.8436, thr difference RMS: 1.1922
[17:05:16.083] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.43052, thr difference RMS: 1.52229
[17:05:16.083] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.4198, thr difference RMS: 1.48957
[17:05:16.083] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.39433, thr difference RMS: 1.51895
[17:05:16.083] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.22899, thr difference RMS: 1.28331
[17:05:16.084] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.77986, thr difference RMS: 1.59131
[17:05:16.084] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.46516, thr difference RMS: 1.35771
[17:05:16.084] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.0748, thr difference RMS: 1.57733
[17:05:16.084] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.93097, thr difference RMS: 1.21977
[17:05:16.084] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.97402, thr difference RMS: 1.5543
[17:05:16.085] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.29972, thr difference RMS: 1.45189
[17:05:16.085] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.36948, thr difference RMS: 1.75663
[17:05:16.085] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.48839, thr difference RMS: 1.53831
[17:05:16.085] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.14724, thr difference RMS: 1.60309
[17:05:16.085] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.75758, thr difference RMS: 1.20394
[17:05:16.085] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.28, thr difference RMS: 1.48425
[17:05:16.086] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.80498, thr difference RMS: 1.20107
[17:05:16.086] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.4456, thr difference RMS: 1.52314
[17:05:16.086] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.3928, thr difference RMS: 1.48949
[17:05:16.086] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.33935, thr difference RMS: 1.49105
[17:05:16.086] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.24785, thr difference RMS: 1.26168
[17:05:16.087] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.86698, thr difference RMS: 1.55052
[17:05:16.087] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.49611, thr difference RMS: 1.37796
[17:05:16.087] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.01983, thr difference RMS: 1.57266
[17:05:16.087] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.92621, thr difference RMS: 1.20932
[17:05:16.087] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.0277, thr difference RMS: 1.54607
[17:05:16.088] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.1788, thr difference RMS: 1.46395
[17:05:16.088] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.31892, thr difference RMS: 1.76454
[17:05:16.088] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.57923, thr difference RMS: 1.53683
[17:05:16.088] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.11755, thr difference RMS: 1.59759
[17:05:16.088] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.7128, thr difference RMS: 1.2117
[17:05:16.088] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.35742, thr difference RMS: 1.4845
[17:05:16.089] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.76221, thr difference RMS: 1.17719
[17:05:16.089] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.59064, thr difference RMS: 1.53924
[17:05:16.089] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.4719, thr difference RMS: 1.47842
[17:05:16.089] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.39395, thr difference RMS: 1.50009
[17:05:16.089] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.35692, thr difference RMS: 1.2645
[17:05:16.090] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.94397, thr difference RMS: 1.57031
[17:05:16.090] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.65559, thr difference RMS: 1.3556
[17:05:16.090] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.94082, thr difference RMS: 1.56142
[17:05:16.090] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.96199, thr difference RMS: 1.22309
[17:05:16.090] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.0575, thr difference RMS: 1.57267
[17:05:16.090] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.04615, thr difference RMS: 1.45817
[17:05:16.091] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.29127, thr difference RMS: 1.74566
[17:05:16.091] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.59823, thr difference RMS: 1.54535
[17:05:16.091] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.10371, thr difference RMS: 1.59458
[17:05:16.091] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.69677, thr difference RMS: 1.20587
[17:05:16.091] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.4735, thr difference RMS: 1.47269
[17:05:16.092] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.80392, thr difference RMS: 1.17716
[17:05:16.092] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.76845, thr difference RMS: 1.51493
[17:05:16.092] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.5994, thr difference RMS: 1.47632
[17:05:16.092] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.3537, thr difference RMS: 1.48551
[17:05:16.092] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.56497, thr difference RMS: 1.25616
[17:05:16.196] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[17:05:16.199] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2209 seconds
[17:05:16.199] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:05:16.902] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:05:16.902] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:05:16.905] <TB2>     INFO: ######################################################################
[17:05:16.905] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[17:05:16.905] <TB2>     INFO: ######################################################################
[17:05:16.906] <TB2>     INFO:    ----------------------------------------------------------------------
[17:05:16.906] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:05:16.906] <TB2>     INFO:    ----------------------------------------------------------------------
[17:05:16.906] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:05:16.916] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:05:16.916] <TB2>     INFO:     run 1 of 1
[17:05:16.916] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:05:17.257] <TB2>     INFO: Expecting 59072000 events.
[17:05:46.109] <TB2>     INFO: 1073200 events read in total (28136ms).
[17:06:13.981] <TB2>     INFO: 2142200 events read in total (56008ms).
[17:06:42.197] <TB2>     INFO: 3214400 events read in total (84225ms).
[17:07:09.048] <TB2>     INFO: 4284400 events read in total (111075ms).
[17:07:37.070] <TB2>     INFO: 5352800 events read in total (139097ms).
[17:08:05.066] <TB2>     INFO: 6426000 events read in total (167093ms).
[17:08:32.434] <TB2>     INFO: 7494800 events read in total (194461ms).
[17:09:00.709] <TB2>     INFO: 8564600 events read in total (222736ms).
[17:09:29.236] <TB2>     INFO: 9636200 events read in total (251263ms).
[17:09:56.079] <TB2>     INFO: 10704600 events read in total (278106ms).
[17:10:24.373] <TB2>     INFO: 11774200 events read in total (306400ms).
[17:10:52.848] <TB2>     INFO: 12846000 events read in total (334875ms).
[17:11:21.006] <TB2>     INFO: 13914600 events read in total (363033ms).
[17:11:49.514] <TB2>     INFO: 14985000 events read in total (391541ms).
[17:12:17.799] <TB2>     INFO: 16055600 events read in total (419826ms).
[17:12:46.144] <TB2>     INFO: 17124200 events read in total (448171ms).
[17:13:14.660] <TB2>     INFO: 18196800 events read in total (476687ms).
[17:13:43.137] <TB2>     INFO: 19266000 events read in total (505164ms).
[17:14:11.696] <TB2>     INFO: 20334400 events read in total (533723ms).
[17:14:40.186] <TB2>     INFO: 21406600 events read in total (562213ms).
[17:15:08.540] <TB2>     INFO: 22475600 events read in total (590567ms).
[17:15:36.893] <TB2>     INFO: 23545400 events read in total (618920ms).
[17:16:05.331] <TB2>     INFO: 24617000 events read in total (647358ms).
[17:16:33.703] <TB2>     INFO: 25685400 events read in total (675730ms).
[17:17:02.107] <TB2>     INFO: 26755600 events read in total (704134ms).
[17:17:30.586] <TB2>     INFO: 27826600 events read in total (732613ms).
[17:17:59.070] <TB2>     INFO: 28896000 events read in total (761097ms).
[17:18:27.547] <TB2>     INFO: 29968600 events read in total (789574ms).
[17:18:56.073] <TB2>     INFO: 31037600 events read in total (818100ms).
[17:19:24.450] <TB2>     INFO: 32106200 events read in total (846477ms).
[17:19:52.972] <TB2>     INFO: 33178800 events read in total (874999ms).
[17:20:21.239] <TB2>     INFO: 34247400 events read in total (903266ms).
[17:20:49.741] <TB2>     INFO: 35316600 events read in total (931768ms).
[17:21:18.263] <TB2>     INFO: 36387800 events read in total (960290ms).
[17:21:46.747] <TB2>     INFO: 37456200 events read in total (988774ms).
[17:22:15.229] <TB2>     INFO: 38524200 events read in total (1017256ms).
[17:22:43.813] <TB2>     INFO: 39597000 events read in total (1045840ms).
[17:23:12.337] <TB2>     INFO: 40665600 events read in total (1074364ms).
[17:23:40.812] <TB2>     INFO: 41734600 events read in total (1102839ms).
[17:24:09.325] <TB2>     INFO: 42806400 events read in total (1131352ms).
[17:24:37.769] <TB2>     INFO: 43874600 events read in total (1159796ms).
[17:25:06.273] <TB2>     INFO: 44943000 events read in total (1188300ms).
[17:25:34.545] <TB2>     INFO: 46015400 events read in total (1216572ms).
[17:26:02.005] <TB2>     INFO: 47083800 events read in total (1245032ms).
[17:26:31.433] <TB2>     INFO: 48152000 events read in total (1273460ms).
[17:26:59.934] <TB2>     INFO: 49224200 events read in total (1301961ms).
[17:27:28.384] <TB2>     INFO: 50291800 events read in total (1330411ms).
[17:27:56.928] <TB2>     INFO: 51360000 events read in total (1358955ms).
[17:28:25.509] <TB2>     INFO: 52430600 events read in total (1387536ms).
[17:28:54.016] <TB2>     INFO: 53500600 events read in total (1416043ms).
[17:29:22.388] <TB2>     INFO: 54568000 events read in total (1444415ms).
[17:29:50.846] <TB2>     INFO: 55637200 events read in total (1472873ms).
[17:30:18.791] <TB2>     INFO: 56708200 events read in total (1500818ms).
[17:30:46.883] <TB2>     INFO: 57776600 events read in total (1528910ms).
[17:31:14.886] <TB2>     INFO: 58845000 events read in total (1556913ms).
[17:31:21.118] <TB2>     INFO: 59072000 events read in total (1563145ms).
[17:31:21.137] <TB2>     INFO: Test took 1564221ms.
[17:31:21.197] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:31:21.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:31:21.322] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:22.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:31:22.487] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:23.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:31:23.644] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:24.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:31:24.805] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:25.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:31:25.958] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:27.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:31:27.123] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:28.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:31:28.283] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:29.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:31:29.440] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:30.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:31:30.661] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:31.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:31:31.870] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:33.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:31:33.068] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:34.259] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:31:34.259] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:35.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:31:35.437] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:36.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:31:36.608] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:37.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:31:37.768] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:38.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:31:38.916] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:31:40.086] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498683904
[17:31:40.118] <TB2>     INFO: PixTestScurves::scurves() done 
[17:31:40.119] <TB2>     INFO: Vcal mean:  35.07  35.03  35.11  35.08  35.17  35.12  35.15  35.06  35.07  35.08  35.09  35.13  35.10  35.13  35.09  35.14 
[17:31:40.119] <TB2>     INFO: Vcal RMS:    0.75   0.78   0.93   0.62   0.85   0.85   0.71   0.72   0.71   0.59   0.66   0.65   0.86   0.68   0.88   0.64 
[17:31:40.119] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:31:40.194] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:31:40.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:31:40.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:31:40.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:31:40.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:31:40.194] <TB2>     INFO: ######################################################################
[17:31:40.194] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:31:40.194] <TB2>     INFO: ######################################################################
[17:31:40.198] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:31:40.541] <TB2>     INFO: Expecting 41600 events.
[17:31:44.602] <TB2>     INFO: 41600 events read in total (3337ms).
[17:31:44.603] <TB2>     INFO: Test took 4405ms.
[17:31:44.610] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:31:44.610] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[17:31:44.611] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:31:44.615] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 26, 29] has eff 0/10
[17:31:44.615] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 26, 29]
[17:31:44.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 9, 38] has eff 0/10
[17:31:44.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 9, 38]
[17:31:44.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 2, 65] has eff 0/10
[17:31:44.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 2, 65]
[17:31:44.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[17:31:44.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:31:44.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:31:44.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:31:44.962] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:31:45.305] <TB2>     INFO: Expecting 41600 events.
[17:31:49.472] <TB2>     INFO: 41600 events read in total (3452ms).
[17:31:49.472] <TB2>     INFO: Test took 4510ms.
[17:31:49.480] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:31:49.480] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[17:31:49.480] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:31:49.485] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.929
[17:31:49.485] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 169
[17:31:49.485] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.279
[17:31:49.485] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 183
[17:31:49.485] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.191
[17:31:49.485] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 173
[17:31:49.485] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.166
[17:31:49.486] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 197
[17:31:49.486] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.29
[17:31:49.486] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,53] phvalue 175
[17:31:49.486] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.45
[17:31:49.486] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[17:31:49.486] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.157
[17:31:49.486] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[17:31:49.486] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.083
[17:31:49.486] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[17:31:49.486] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.914
[17:31:49.486] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 191
[17:31:49.486] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.218
[17:31:49.486] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 177
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.019
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 170
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.535
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.359
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.276
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 181
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.159
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 187
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.99
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:31:49.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:31:49.488] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:31:49.568] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:31:49.913] <TB2>     INFO: Expecting 41600 events.
[17:31:54.051] <TB2>     INFO: 41600 events read in total (3423ms).
[17:31:54.051] <TB2>     INFO: Test took 4483ms.
[17:31:54.059] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:31:54.059] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[17:31:54.059] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:31:54.063] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:31:54.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 0
[17:31:54.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.1449
[17:31:54.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[17:31:54.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0173
[17:31:54.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 75
[17:31:54.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.9669
[17:31:54.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 67
[17:31:54.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.7908
[17:31:54.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,61] phvalue 94
[17:31:54.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.443
[17:31:54.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,7] phvalue 66
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.5817
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,60] phvalue 82
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4225
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 74
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.8441
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 89
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.9002
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 87
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2364
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 73
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.6823
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,24] phvalue 63
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.7855
[17:31:54.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 88
[17:31:54.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.5821
[17:31:54.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 74
[17:31:54.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.2218
[17:31:54.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 70
[17:31:54.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.7545
[17:31:54.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,60] phvalue 80
[17:31:54.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.5211
[17:31:54.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 92
[17:31:54.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[17:31:54.471] <TB2>     INFO: Expecting 2560 events.
[17:31:55.429] <TB2>     INFO: 2560 events read in total (243ms).
[17:31:55.429] <TB2>     INFO: Test took 1360ms.
[17:31:55.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:31:55.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 1 1
[17:31:55.936] <TB2>     INFO: Expecting 2560 events.
[17:31:56.894] <TB2>     INFO: 2560 events read in total (243ms).
[17:31:56.894] <TB2>     INFO: Test took 1463ms.
[17:31:56.895] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:31:56.895] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 2 2
[17:31:57.402] <TB2>     INFO: Expecting 2560 events.
[17:31:58.359] <TB2>     INFO: 2560 events read in total (242ms).
[17:31:58.359] <TB2>     INFO: Test took 1464ms.
[17:31:58.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:31:58.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 61, 3 3
[17:31:58.867] <TB2>     INFO: Expecting 2560 events.
[17:31:59.824] <TB2>     INFO: 2560 events read in total (242ms).
[17:31:59.824] <TB2>     INFO: Test took 1464ms.
[17:31:59.824] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:31:59.824] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 7, 4 4
[17:32:00.332] <TB2>     INFO: Expecting 2560 events.
[17:32:01.289] <TB2>     INFO: 2560 events read in total (242ms).
[17:32:01.289] <TB2>     INFO: Test took 1465ms.
[17:32:01.290] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:32:01.290] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 60, 5 5
[17:32:01.798] <TB2>     INFO: Expecting 2560 events.
[17:32:02.754] <TB2>     INFO: 2560 events read in total (241ms).
[17:32:02.755] <TB2>     INFO: Test took 1465ms.
[17:32:02.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:32:02.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 6 6
[17:32:03.262] <TB2>     INFO: Expecting 2560 events.
[17:32:04.218] <TB2>     INFO: 2560 events read in total (241ms).
[17:32:04.218] <TB2>     INFO: Test took 1464ms.
[17:32:04.219] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:32:04.219] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 7 7
[17:32:04.726] <TB2>     INFO: Expecting 2560 events.
[17:32:05.684] <TB2>     INFO: 2560 events read in total (243ms).
[17:32:05.684] <TB2>     INFO: Test took 1465ms.
[17:32:05.684] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:32:05.684] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 8 8
[17:32:06.191] <TB2>     INFO: Expecting 2560 events.
[17:32:07.147] <TB2>     INFO: 2560 events read in total (241ms).
[17:32:07.147] <TB2>     INFO: Test took 1463ms.
[17:32:07.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:32:07.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 9 9
[17:32:07.655] <TB2>     INFO: Expecting 2560 events.
[17:32:08.612] <TB2>     INFO: 2560 events read in total (242ms).
[17:32:08.613] <TB2>     INFO: Test took 1465ms.
[17:32:08.613] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:32:08.613] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 24, 10 10
[17:32:09.120] <TB2>     INFO: Expecting 2560 events.
[17:32:10.080] <TB2>     INFO: 2560 events read in total (244ms).
[17:32:10.080] <TB2>     INFO: Test took 1467ms.
[17:32:10.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:32:10.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[17:32:10.589] <TB2>     INFO: Expecting 2560 events.
[17:32:11.546] <TB2>     INFO: 2560 events read in total (242ms).
[17:32:11.547] <TB2>     INFO: Test took 1466ms.
[17:32:11.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:32:11.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 12 12
[17:32:12.054] <TB2>     INFO: Expecting 2560 events.
[17:32:13.012] <TB2>     INFO: 2560 events read in total (243ms).
[17:32:13.013] <TB2>     INFO: Test took 1466ms.
[17:32:13.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:32:13.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 13 13
[17:32:13.520] <TB2>     INFO: Expecting 2560 events.
[17:32:14.478] <TB2>     INFO: 2560 events read in total (243ms).
[17:32:14.479] <TB2>     INFO: Test took 1466ms.
[17:32:14.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:32:14.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 60, 14 14
[17:32:14.986] <TB2>     INFO: Expecting 2560 events.
[17:32:15.946] <TB2>     INFO: 2560 events read in total (245ms).
[17:32:15.946] <TB2>     INFO: Test took 1467ms.
[17:32:15.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:32:15.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[17:32:16.453] <TB2>     INFO: Expecting 2560 events.
[17:32:17.412] <TB2>     INFO: 2560 events read in total (244ms).
[17:32:17.413] <TB2>     INFO: Test took 1466ms.
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[17:32:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[17:32:17.416] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:32:17.921] <TB2>     INFO: Expecting 655360 events.
[17:32:29.683] <TB2>     INFO: 655360 events read in total (11046ms).
[17:32:29.696] <TB2>     INFO: Expecting 655360 events.
[17:32:41.218] <TB2>     INFO: 655360 events read in total (10973ms).
[17:32:41.233] <TB2>     INFO: Expecting 655360 events.
[17:32:52.762] <TB2>     INFO: 655360 events read in total (10973ms).
[17:32:52.781] <TB2>     INFO: Expecting 655360 events.
[17:33:04.313] <TB2>     INFO: 655360 events read in total (10974ms).
[17:33:04.336] <TB2>     INFO: Expecting 655360 events.
[17:33:15.876] <TB2>     INFO: 655360 events read in total (10987ms).
[17:33:15.903] <TB2>     INFO: Expecting 655360 events.
[17:33:27.437] <TB2>     INFO: 655360 events read in total (10988ms).
[17:33:27.469] <TB2>     INFO: Expecting 655360 events.
[17:33:39.023] <TB2>     INFO: 655360 events read in total (11013ms).
[17:33:39.059] <TB2>     INFO: Expecting 655360 events.
[17:33:50.622] <TB2>     INFO: 655360 events read in total (11027ms).
[17:33:50.667] <TB2>     INFO: Expecting 655360 events.
[17:34:02.270] <TB2>     INFO: 655360 events read in total (11072ms).
[17:34:02.321] <TB2>     INFO: Expecting 655360 events.
[17:34:13.847] <TB2>     INFO: 655360 events read in total (10999ms).
[17:34:13.898] <TB2>     INFO: Expecting 655360 events.
[17:34:25.493] <TB2>     INFO: 655360 events read in total (11068ms).
[17:34:25.551] <TB2>     INFO: Expecting 655360 events.
[17:34:37.139] <TB2>     INFO: 655360 events read in total (11061ms).
[17:34:37.198] <TB2>     INFO: Expecting 655360 events.
[17:34:48.817] <TB2>     INFO: 655360 events read in total (11092ms).
[17:34:48.878] <TB2>     INFO: Expecting 655360 events.
[17:35:00.493] <TB2>     INFO: 655360 events read in total (11089ms).
[17:35:00.570] <TB2>     INFO: Expecting 655360 events.
[17:35:12.137] <TB2>     INFO: 655360 events read in total (11041ms).
[17:35:12.205] <TB2>     INFO: Expecting 655360 events.
[17:35:23.796] <TB2>     INFO: 655360 events read in total (11064ms).
[17:35:23.870] <TB2>     INFO: Test took 186454ms.
[17:35:23.964] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:35:24.269] <TB2>     INFO: Expecting 655360 events.
[17:35:35.000] <TB2>     INFO: 655360 events read in total (11016ms).
[17:35:36.010] <TB2>     INFO: Expecting 655360 events.
[17:35:47.588] <TB2>     INFO: 655360 events read in total (11011ms).
[17:35:47.603] <TB2>     INFO: Expecting 655360 events.
[17:35:59.119] <TB2>     INFO: 655360 events read in total (10963ms).
[17:35:59.138] <TB2>     INFO: Expecting 655360 events.
[17:36:10.578] <TB2>     INFO: 655360 events read in total (10883ms).
[17:36:10.601] <TB2>     INFO: Expecting 655360 events.
[17:36:22.043] <TB2>     INFO: 655360 events read in total (10890ms).
[17:36:22.071] <TB2>     INFO: Expecting 655360 events.
[17:36:33.630] <TB2>     INFO: 655360 events read in total (11010ms).
[17:36:33.662] <TB2>     INFO: Expecting 655360 events.
[17:36:45.150] <TB2>     INFO: 655360 events read in total (10949ms).
[17:36:45.190] <TB2>     INFO: Expecting 655360 events.
[17:36:56.666] <TB2>     INFO: 655360 events read in total (10940ms).
[17:36:56.710] <TB2>     INFO: Expecting 655360 events.
[17:37:08.241] <TB2>     INFO: 655360 events read in total (10999ms).
[17:37:08.292] <TB2>     INFO: Expecting 655360 events.
[17:37:19.841] <TB2>     INFO: 655360 events read in total (11023ms).
[17:37:19.890] <TB2>     INFO: Expecting 655360 events.
[17:37:31.384] <TB2>     INFO: 655360 events read in total (10967ms).
[17:37:31.443] <TB2>     INFO: Expecting 655360 events.
[17:37:43.107] <TB2>     INFO: 655360 events read in total (11137ms).
[17:37:43.164] <TB2>     INFO: Expecting 655360 events.
[17:37:54.768] <TB2>     INFO: 655360 events read in total (11077ms).
[17:37:54.829] <TB2>     INFO: Expecting 655360 events.
[17:38:06.438] <TB2>     INFO: 655360 events read in total (11082ms).
[17:38:06.511] <TB2>     INFO: Expecting 655360 events.
[17:38:18.079] <TB2>     INFO: 655360 events read in total (11042ms).
[17:38:18.148] <TB2>     INFO: Expecting 655360 events.
[17:38:29.718] <TB2>     INFO: 655360 events read in total (11043ms).
[17:38:29.792] <TB2>     INFO: Test took 185828ms.
[17:38:29.960] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.961] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:38:29.961] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.961] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:38:29.961] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.961] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:38:29.961] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.962] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:38:29.962] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.962] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:38:29.962] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.963] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:38:29.963] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.963] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:38:29.963] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.963] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:38:29.963] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.964] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:38:29.964] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.964] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:38:29.964] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.965] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:38:29.965] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.965] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:38:29.965] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.965] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:38:29.965] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.966] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:38:29.966] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.966] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:38:29.966] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:38:29.967] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:38:29.967] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:29.973] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:29.980] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:29.987] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:29.993] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:29.000] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:30.007] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:38:30.014] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:30.020] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:30.027] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:30.033] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:30.040] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:30.047] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:30.053] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:30.060] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:30.067] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:30.073] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:38:30.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:38:30.110] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C0.dat
[17:38:30.110] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C1.dat
[17:38:30.110] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C2.dat
[17:38:30.110] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C3.dat
[17:38:30.110] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C4.dat
[17:38:30.110] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C5.dat
[17:38:30.110] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C6.dat
[17:38:30.111] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C7.dat
[17:38:30.111] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C8.dat
[17:38:30.111] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C9.dat
[17:38:30.111] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C10.dat
[17:38:30.111] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C11.dat
[17:38:30.111] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C12.dat
[17:38:30.111] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C13.dat
[17:38:30.111] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C14.dat
[17:38:30.112] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C15.dat
[17:38:30.461] <TB2>     INFO: Expecting 41600 events.
[17:38:34.306] <TB2>     INFO: 41600 events read in total (3131ms).
[17:38:34.306] <TB2>     INFO: Test took 4192ms.
[17:38:34.947] <TB2>     INFO: Expecting 41600 events.
[17:38:38.785] <TB2>     INFO: 41600 events read in total (3123ms).
[17:38:38.786] <TB2>     INFO: Test took 4183ms.
[17:38:39.432] <TB2>     INFO: Expecting 41600 events.
[17:38:43.275] <TB2>     INFO: 41600 events read in total (3128ms).
[17:38:43.275] <TB2>     INFO: Test took 4189ms.
[17:38:43.579] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:38:43.711] <TB2>     INFO: Expecting 2560 events.
[17:38:44.669] <TB2>     INFO: 2560 events read in total (243ms).
[17:38:44.669] <TB2>     INFO: Test took 1090ms.
[17:38:44.671] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:38:45.177] <TB2>     INFO: Expecting 2560 events.
[17:38:46.135] <TB2>     INFO: 2560 events read in total (243ms).
[17:38:46.135] <TB2>     INFO: Test took 1464ms.
[17:38:46.138] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:38:46.644] <TB2>     INFO: Expecting 2560 events.
[17:38:47.602] <TB2>     INFO: 2560 events read in total (243ms).
[17:38:47.602] <TB2>     INFO: Test took 1464ms.
[17:38:47.604] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:38:48.110] <TB2>     INFO: Expecting 2560 events.
[17:38:49.070] <TB2>     INFO: 2560 events read in total (245ms).
[17:38:49.070] <TB2>     INFO: Test took 1466ms.
[17:38:49.072] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:38:49.578] <TB2>     INFO: Expecting 2560 events.
[17:38:50.536] <TB2>     INFO: 2560 events read in total (243ms).
[17:38:50.536] <TB2>     INFO: Test took 1464ms.
[17:38:50.539] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:38:51.044] <TB2>     INFO: Expecting 2560 events.
[17:38:51.003] <TB2>     INFO: 2560 events read in total (244ms).
[17:38:51.004] <TB2>     INFO: Test took 1465ms.
[17:38:52.006] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:38:52.512] <TB2>     INFO: Expecting 2560 events.
[17:38:53.472] <TB2>     INFO: 2560 events read in total (245ms).
[17:38:53.472] <TB2>     INFO: Test took 1466ms.
[17:38:53.474] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:38:53.981] <TB2>     INFO: Expecting 2560 events.
[17:38:54.939] <TB2>     INFO: 2560 events read in total (243ms).
[17:38:54.940] <TB2>     INFO: Test took 1466ms.
[17:38:54.941] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:38:55.449] <TB2>     INFO: Expecting 2560 events.
[17:38:56.407] <TB2>     INFO: 2560 events read in total (243ms).
[17:38:56.407] <TB2>     INFO: Test took 1466ms.
[17:38:56.409] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:38:56.916] <TB2>     INFO: Expecting 2560 events.
[17:38:57.875] <TB2>     INFO: 2560 events read in total (244ms).
[17:38:57.875] <TB2>     INFO: Test took 1466ms.
[17:38:57.877] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:38:58.383] <TB2>     INFO: Expecting 2560 events.
[17:38:59.342] <TB2>     INFO: 2560 events read in total (244ms).
[17:38:59.342] <TB2>     INFO: Test took 1465ms.
[17:38:59.344] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:38:59.850] <TB2>     INFO: Expecting 2560 events.
[17:39:00.809] <TB2>     INFO: 2560 events read in total (244ms).
[17:39:00.809] <TB2>     INFO: Test took 1466ms.
[17:39:00.812] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:01.318] <TB2>     INFO: Expecting 2560 events.
[17:39:02.277] <TB2>     INFO: 2560 events read in total (244ms).
[17:39:02.277] <TB2>     INFO: Test took 1465ms.
[17:39:02.279] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:02.786] <TB2>     INFO: Expecting 2560 events.
[17:39:03.744] <TB2>     INFO: 2560 events read in total (243ms).
[17:39:03.744] <TB2>     INFO: Test took 1465ms.
[17:39:03.747] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:04.253] <TB2>     INFO: Expecting 2560 events.
[17:39:05.210] <TB2>     INFO: 2560 events read in total (242ms).
[17:39:05.210] <TB2>     INFO: Test took 1463ms.
[17:39:05.212] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:05.719] <TB2>     INFO: Expecting 2560 events.
[17:39:06.678] <TB2>     INFO: 2560 events read in total (244ms).
[17:39:06.678] <TB2>     INFO: Test took 1466ms.
[17:39:06.681] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:07.187] <TB2>     INFO: Expecting 2560 events.
[17:39:08.146] <TB2>     INFO: 2560 events read in total (244ms).
[17:39:08.146] <TB2>     INFO: Test took 1465ms.
[17:39:08.149] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:08.654] <TB2>     INFO: Expecting 2560 events.
[17:39:09.611] <TB2>     INFO: 2560 events read in total (242ms).
[17:39:09.612] <TB2>     INFO: Test took 1463ms.
[17:39:09.613] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:10.120] <TB2>     INFO: Expecting 2560 events.
[17:39:11.078] <TB2>     INFO: 2560 events read in total (243ms).
[17:39:11.079] <TB2>     INFO: Test took 1466ms.
[17:39:11.081] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:11.588] <TB2>     INFO: Expecting 2560 events.
[17:39:12.547] <TB2>     INFO: 2560 events read in total (244ms).
[17:39:12.548] <TB2>     INFO: Test took 1467ms.
[17:39:12.550] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:13.057] <TB2>     INFO: Expecting 2560 events.
[17:39:14.015] <TB2>     INFO: 2560 events read in total (243ms).
[17:39:14.015] <TB2>     INFO: Test took 1466ms.
[17:39:14.017] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:14.523] <TB2>     INFO: Expecting 2560 events.
[17:39:15.482] <TB2>     INFO: 2560 events read in total (244ms).
[17:39:15.482] <TB2>     INFO: Test took 1465ms.
[17:39:15.484] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:15.990] <TB2>     INFO: Expecting 2560 events.
[17:39:16.951] <TB2>     INFO: 2560 events read in total (246ms).
[17:39:16.951] <TB2>     INFO: Test took 1467ms.
[17:39:16.953] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:17.460] <TB2>     INFO: Expecting 2560 events.
[17:39:18.418] <TB2>     INFO: 2560 events read in total (244ms).
[17:39:18.418] <TB2>     INFO: Test took 1465ms.
[17:39:18.420] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:18.927] <TB2>     INFO: Expecting 2560 events.
[17:39:19.886] <TB2>     INFO: 2560 events read in total (244ms).
[17:39:19.886] <TB2>     INFO: Test took 1466ms.
[17:39:19.888] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:20.395] <TB2>     INFO: Expecting 2560 events.
[17:39:21.354] <TB2>     INFO: 2560 events read in total (244ms).
[17:39:21.354] <TB2>     INFO: Test took 1466ms.
[17:39:21.356] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:21.863] <TB2>     INFO: Expecting 2560 events.
[17:39:22.821] <TB2>     INFO: 2560 events read in total (244ms).
[17:39:22.822] <TB2>     INFO: Test took 1466ms.
[17:39:22.824] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:23.330] <TB2>     INFO: Expecting 2560 events.
[17:39:24.289] <TB2>     INFO: 2560 events read in total (244ms).
[17:39:24.289] <TB2>     INFO: Test took 1465ms.
[17:39:24.291] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:24.797] <TB2>     INFO: Expecting 2560 events.
[17:39:25.756] <TB2>     INFO: 2560 events read in total (244ms).
[17:39:25.756] <TB2>     INFO: Test took 1465ms.
[17:39:25.758] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:26.265] <TB2>     INFO: Expecting 2560 events.
[17:39:27.225] <TB2>     INFO: 2560 events read in total (245ms).
[17:39:27.225] <TB2>     INFO: Test took 1467ms.
[17:39:27.227] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:27.733] <TB2>     INFO: Expecting 2560 events.
[17:39:28.691] <TB2>     INFO: 2560 events read in total (243ms).
[17:39:28.692] <TB2>     INFO: Test took 1465ms.
[17:39:28.694] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:39:29.200] <TB2>     INFO: Expecting 2560 events.
[17:39:30.159] <TB2>     INFO: 2560 events read in total (244ms).
[17:39:30.159] <TB2>     INFO: Test took 1465ms.
[17:39:31.175] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[17:39:31.175] <TB2>     INFO: PH scale (per ROC):    76  79  71  85  73  80  79  76  78  80  74  82  79  75  80  79
[17:39:31.175] <TB2>     INFO: PH offset (per ROC):  188 174 186 155 186 166 175 161 165 174 187 161 175 177 171 159
[17:39:31.352] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:39:31.355] <TB2>     INFO: ######################################################################
[17:39:31.355] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:39:31.355] <TB2>     INFO: ######################################################################
[17:39:31.355] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:39:31.366] <TB2>     INFO: scanning low vcal = 10
[17:39:31.713] <TB2>     INFO: Expecting 41600 events.
[17:39:35.431] <TB2>     INFO: 41600 events read in total (3003ms).
[17:39:35.431] <TB2>     INFO: Test took 4064ms.
[17:39:35.433] <TB2>     INFO: scanning low vcal = 20
[17:39:35.940] <TB2>     INFO: Expecting 41600 events.
[17:39:39.660] <TB2>     INFO: 41600 events read in total (3006ms).
[17:39:39.660] <TB2>     INFO: Test took 4227ms.
[17:39:39.662] <TB2>     INFO: scanning low vcal = 30
[17:39:40.169] <TB2>     INFO: Expecting 41600 events.
[17:39:43.899] <TB2>     INFO: 41600 events read in total (3015ms).
[17:39:43.900] <TB2>     INFO: Test took 4238ms.
[17:39:43.902] <TB2>     INFO: scanning low vcal = 40
[17:39:44.403] <TB2>     INFO: Expecting 41600 events.
[17:39:48.657] <TB2>     INFO: 41600 events read in total (3539ms).
[17:39:48.658] <TB2>     INFO: Test took 4756ms.
[17:39:48.661] <TB2>     INFO: scanning low vcal = 50
[17:39:49.076] <TB2>     INFO: Expecting 41600 events.
[17:39:53.313] <TB2>     INFO: 41600 events read in total (3522ms).
[17:39:53.314] <TB2>     INFO: Test took 4653ms.
[17:39:53.317] <TB2>     INFO: scanning low vcal = 60
[17:39:53.737] <TB2>     INFO: Expecting 41600 events.
[17:39:57.984] <TB2>     INFO: 41600 events read in total (3532ms).
[17:39:57.985] <TB2>     INFO: Test took 4668ms.
[17:39:57.989] <TB2>     INFO: scanning low vcal = 70
[17:39:58.404] <TB2>     INFO: Expecting 41600 events.
[17:40:02.639] <TB2>     INFO: 41600 events read in total (3520ms).
[17:40:02.640] <TB2>     INFO: Test took 4651ms.
[17:40:02.647] <TB2>     INFO: scanning low vcal = 80
[17:40:03.064] <TB2>     INFO: Expecting 41600 events.
[17:40:07.307] <TB2>     INFO: 41600 events read in total (3527ms).
[17:40:07.307] <TB2>     INFO: Test took 4660ms.
[17:40:07.310] <TB2>     INFO: scanning low vcal = 90
[17:40:07.730] <TB2>     INFO: Expecting 41600 events.
[17:40:11.956] <TB2>     INFO: 41600 events read in total (3511ms).
[17:40:11.957] <TB2>     INFO: Test took 4647ms.
[17:40:11.961] <TB2>     INFO: scanning low vcal = 100
[17:40:12.380] <TB2>     INFO: Expecting 41600 events.
[17:40:16.740] <TB2>     INFO: 41600 events read in total (3645ms).
[17:40:16.741] <TB2>     INFO: Test took 4780ms.
[17:40:16.744] <TB2>     INFO: scanning low vcal = 110
[17:40:17.164] <TB2>     INFO: Expecting 41600 events.
[17:40:21.413] <TB2>     INFO: 41600 events read in total (3534ms).
[17:40:21.414] <TB2>     INFO: Test took 4670ms.
[17:40:21.417] <TB2>     INFO: scanning low vcal = 120
[17:40:21.833] <TB2>     INFO: Expecting 41600 events.
[17:40:26.070] <TB2>     INFO: 41600 events read in total (3522ms).
[17:40:26.070] <TB2>     INFO: Test took 4653ms.
[17:40:26.073] <TB2>     INFO: scanning low vcal = 130
[17:40:26.494] <TB2>     INFO: Expecting 41600 events.
[17:40:30.735] <TB2>     INFO: 41600 events read in total (3526ms).
[17:40:30.736] <TB2>     INFO: Test took 4663ms.
[17:40:30.739] <TB2>     INFO: scanning low vcal = 140
[17:40:31.157] <TB2>     INFO: Expecting 41600 events.
[17:40:35.426] <TB2>     INFO: 41600 events read in total (3554ms).
[17:40:35.427] <TB2>     INFO: Test took 4688ms.
[17:40:35.430] <TB2>     INFO: scanning low vcal = 150
[17:40:35.845] <TB2>     INFO: Expecting 41600 events.
[17:40:40.111] <TB2>     INFO: 41600 events read in total (3551ms).
[17:40:40.112] <TB2>     INFO: Test took 4682ms.
[17:40:40.115] <TB2>     INFO: scanning low vcal = 160
[17:40:40.530] <TB2>     INFO: Expecting 41600 events.
[17:40:44.792] <TB2>     INFO: 41600 events read in total (3547ms).
[17:40:44.792] <TB2>     INFO: Test took 4677ms.
[17:40:44.795] <TB2>     INFO: scanning low vcal = 170
[17:40:45.213] <TB2>     INFO: Expecting 41600 events.
[17:40:49.477] <TB2>     INFO: 41600 events read in total (3549ms).
[17:40:49.477] <TB2>     INFO: Test took 4683ms.
[17:40:49.482] <TB2>     INFO: scanning low vcal = 180
[17:40:49.898] <TB2>     INFO: Expecting 41600 events.
[17:40:54.163] <TB2>     INFO: 41600 events read in total (3550ms).
[17:40:54.164] <TB2>     INFO: Test took 4682ms.
[17:40:54.168] <TB2>     INFO: scanning low vcal = 190
[17:40:54.585] <TB2>     INFO: Expecting 41600 events.
[17:40:58.845] <TB2>     INFO: 41600 events read in total (3545ms).
[17:40:58.846] <TB2>     INFO: Test took 4678ms.
[17:40:58.849] <TB2>     INFO: scanning low vcal = 200
[17:40:59.267] <TB2>     INFO: Expecting 41600 events.
[17:41:03.520] <TB2>     INFO: 41600 events read in total (3538ms).
[17:41:03.521] <TB2>     INFO: Test took 4672ms.
[17:41:03.524] <TB2>     INFO: scanning low vcal = 210
[17:41:03.941] <TB2>     INFO: Expecting 41600 events.
[17:41:08.188] <TB2>     INFO: 41600 events read in total (3532ms).
[17:41:08.189] <TB2>     INFO: Test took 4665ms.
[17:41:08.192] <TB2>     INFO: scanning low vcal = 220
[17:41:08.608] <TB2>     INFO: Expecting 41600 events.
[17:41:12.851] <TB2>     INFO: 41600 events read in total (3528ms).
[17:41:12.852] <TB2>     INFO: Test took 4660ms.
[17:41:12.855] <TB2>     INFO: scanning low vcal = 230
[17:41:13.271] <TB2>     INFO: Expecting 41600 events.
[17:41:17.506] <TB2>     INFO: 41600 events read in total (3521ms).
[17:41:17.507] <TB2>     INFO: Test took 4652ms.
[17:41:17.510] <TB2>     INFO: scanning low vcal = 240
[17:41:17.928] <TB2>     INFO: Expecting 41600 events.
[17:41:22.178] <TB2>     INFO: 41600 events read in total (3535ms).
[17:41:22.179] <TB2>     INFO: Test took 4669ms.
[17:41:22.182] <TB2>     INFO: scanning low vcal = 250
[17:41:22.599] <TB2>     INFO: Expecting 41600 events.
[17:41:26.865] <TB2>     INFO: 41600 events read in total (3552ms).
[17:41:26.866] <TB2>     INFO: Test took 4684ms.
[17:41:26.870] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:41:27.287] <TB2>     INFO: Expecting 41600 events.
[17:41:31.531] <TB2>     INFO: 41600 events read in total (3529ms).
[17:41:31.531] <TB2>     INFO: Test took 4661ms.
[17:41:31.534] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:41:31.954] <TB2>     INFO: Expecting 41600 events.
[17:41:36.215] <TB2>     INFO: 41600 events read in total (3546ms).
[17:41:36.216] <TB2>     INFO: Test took 4682ms.
[17:41:36.219] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:41:36.636] <TB2>     INFO: Expecting 41600 events.
[17:41:40.898] <TB2>     INFO: 41600 events read in total (3547ms).
[17:41:40.899] <TB2>     INFO: Test took 4680ms.
[17:41:40.902] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:41:41.315] <TB2>     INFO: Expecting 41600 events.
[17:41:45.586] <TB2>     INFO: 41600 events read in total (3556ms).
[17:41:45.586] <TB2>     INFO: Test took 4684ms.
[17:41:45.589] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:41:46.006] <TB2>     INFO: Expecting 41600 events.
[17:41:50.256] <TB2>     INFO: 41600 events read in total (3535ms).
[17:41:50.257] <TB2>     INFO: Test took 4668ms.
[17:41:50.789] <TB2>     INFO: PixTestGainPedestal::measure() done 
[17:41:50.792] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:41:50.792] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:41:50.793] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:41:50.793] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:41:50.793] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:41:50.793] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:41:50.793] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:41:50.793] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:41:50.794] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:41:50.794] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:41:50.794] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:41:50.794] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:41:50.794] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:41:50.794] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:41:50.795] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:41:50.795] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:42:28.971] <TB2>     INFO: PixTestGainPedestal::fit() done
[17:42:28.971] <TB2>     INFO: non-linearity mean:  0.951 0.949 0.956 0.960 0.965 0.960 0.956 0.960 0.956 0.959 0.959 0.954 0.953 0.956 0.960 0.966
[17:42:28.971] <TB2>     INFO: non-linearity RMS:   0.007 0.006 0.007 0.006 0.006 0.005 0.006 0.005 0.006 0.005 0.006 0.006 0.006 0.007 0.005 0.004
[17:42:28.971] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:42:28.994] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:42:29.016] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:42:29.039] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:42:29.061] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:42:29.084] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:42:29.106] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:42:29.129] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:42:29.152] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:42:29.174] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:42:29.197] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:42:29.219] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:42:29.242] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:42:29.264] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:42:29.286] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:42:29.309] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-14_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:42:29.331] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[17:42:29.331] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:42:29.339] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:42:29.339] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:42:29.341] <TB2>     INFO: ######################################################################
[17:42:29.342] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:42:29.342] <TB2>     INFO: ######################################################################
[17:42:29.345] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:42:29.355] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:42:29.355] <TB2>     INFO:     run 1 of 1
[17:42:29.355] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:42:29.705] <TB2>     INFO: Expecting 3120000 events.
[17:43:20.573] <TB2>     INFO: 1306510 events read in total (50154ms).
[17:44:11.020] <TB2>     INFO: 2611410 events read in total (100602ms).
[17:44:30.767] <TB2>     INFO: 3120000 events read in total (120349ms).
[17:44:30.811] <TB2>     INFO: Test took 121457ms.
[17:44:30.885] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:44:31.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:44:32.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:44:33.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:44:35.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:44:36.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:44:38.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:44:39.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:44:40.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:44:42.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:44:43.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:44:45.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:44:46.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:44:47.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:44:49.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:44:50.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:44:52.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:44:53.571] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 322912256
[17:44:53.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:44:53.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.9031, RMS = 2.19535
[17:44:53.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[17:44:53.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:44:53.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.4073, RMS = 2.74182
[17:44:53.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[17:44:53.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:44:53.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.2126, RMS = 1.6976
[17:44:53.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:44:53.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:44:53.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.0583, RMS = 2.12637
[17:44:53.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[17:44:53.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:44:53.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7264, RMS = 1.0524
[17:44:53.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:44:53.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:44:53.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7765, RMS = 1.57996
[17:44:53.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:44:53.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:44:53.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.6291, RMS = 2.02691
[17:44:53.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:44:53.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:44:53.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.3404, RMS = 1.83106
[17:44:53.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[17:44:53.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:44:53.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6642, RMS = 1.138
[17:44:53.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:44:53.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:44:53.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1232, RMS = 1.31525
[17:44:53.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:44:53.605] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:44:53.605] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2419, RMS = 2.11586
[17:44:53.605] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:44:53.605] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:44:53.605] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.7156, RMS = 2.72893
[17:44:53.605] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:44:53.606] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:44:53.606] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0705, RMS = 1.66974
[17:44:53.606] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:44:53.606] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:44:53.606] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1484, RMS = 1.81242
[17:44:53.607] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[17:44:53.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:44:53.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5582, RMS = 2.1358
[17:44:53.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[17:44:53.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:44:53.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7149, RMS = 2.34861
[17:44:53.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[17:44:53.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:44:53.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8188, RMS = 1.23673
[17:44:53.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:44:53.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:44:53.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2729, RMS = 1.29228
[17:44:53.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:44:53.610] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:44:53.610] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.7851, RMS = 1.26825
[17:44:53.610] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[17:44:53.610] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:44:53.610] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.6283, RMS = 1.3324
[17:44:53.610] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[17:44:53.611] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:44:53.611] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9115, RMS = 1.09875
[17:44:53.611] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:44:53.611] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:44:53.611] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9731, RMS = 1.48798
[17:44:53.611] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:44:53.612] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:44:53.612] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.418, RMS = 1.68297
[17:44:53.612] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[17:44:53.612] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:44:53.612] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.503, RMS = 1.59551
[17:44:53.612] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[17:44:53.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:44:53.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8352, RMS = 1.35149
[17:44:53.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[17:44:53.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:44:53.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3294, RMS = 1.2748
[17:44:53.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:44:53.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:44:53.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.837, RMS = 1.64548
[17:44:53.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[17:44:53.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:44:53.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4158, RMS = 1.75958
[17:44:53.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:44:53.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:44:53.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1151, RMS = 1.12608
[17:44:53.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:44:53.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:44:53.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9441, RMS = 1.70378
[17:44:53.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:44:53.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:44:53.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2754, RMS = 1.31198
[17:44:53.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:44:53.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:44:53.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.3687, RMS = 2.00787
[17:44:53.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:44:53.619] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[17:44:53.619] <TB2>     INFO: number of dead bumps (per ROC):     0    1    0    0    6    4    0    0    0    0    0    0    7    0    0    0
[17:44:53.620] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:44:53.713] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:44:53.713] <TB2>     INFO: enter test to run
[17:44:53.713] <TB2>     INFO:   test:  no parameter change
[17:44:53.714] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 380.2mA
[17:44:53.714] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[17:44:53.714] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[17:44:53.714] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:44:54.203] <TB2>    QUIET: Connection to board 141 closed.
[17:44:54.203] <TB2>     INFO: pXar: this is the end, my friend
[17:44:54.203] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
