Timing Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Sun Apr 25 15:45:45 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               DQS[0]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DQS[1]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV
Required Period (ns):       12.500
Required Frequency (MHz):   80.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
Required Period (ns):       5.000
Required Frequency (MHz):   200.000
Worst Slack (ns):           0.607
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_0
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           12.454
Operating Conditions:       slow_lv_ht

Clock Domain:               REF_CLK_PAD_P
Required Period (ns):       10.000
Required Frequency (MHz):   100.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain DQS[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

----------------------------------------------------

Clock Domain DQS[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              4.384
  Slack (ns):              0.607
  Arrival (ns):           12.224
  Required (ns):          12.831
  Setup (ns):              0.000
  Minimum Period (ns):     4.393
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              4.350
  Slack (ns):              0.641
  Arrival (ns):           12.190
  Required (ns):          12.831
  Setup (ns):              0.000
  Minimum Period (ns):     4.359
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              4.323
  Slack (ns):              0.668
  Arrival (ns):           12.163
  Required (ns):          12.831
  Setup (ns):              0.000
  Minimum Period (ns):     4.332
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              4.316
  Slack (ns):              0.684
  Arrival (ns):           12.156
  Required (ns):          12.840
  Setup (ns):              0.000
  Minimum Period (ns):     4.316
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              4.263
  Slack (ns):              0.695
  Arrival (ns):           12.102
  Required (ns):          12.797
  Setup (ns):              0.000
  Minimum Period (ns):     4.305
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  data required time                                 12.831
  data arrival time                          -       12.224
  slack                                               0.607
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     5.927          Clock generation
  5.927                        
               +     0.175          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  6.102                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  6.243                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.497          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  6.740                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.176          cell: ADLIB:GB
  6.916                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.333          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  7.249                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15:A (r)
               +     0.058          cell: ADLIB:RGB
  7.307                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15:Y (f)
               +     0.533          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15_rgb_net_1
  7.840                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK (r)
               +     0.209          cell: ADLIB:SLE
  8.049                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:Q (r)
               +     0.611          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_Z[7]
  8.660                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIIDN[6]:D (r)
               +     0.053          cell: ADLIB:CFG4
  8.713                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIIDN[6]:Y (r)
               +     0.403          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un7_m1_0_a2_0
  9.116                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_9:D (r)
               +     0.139          cell: ADLIB:ARI1_CC
  9.255                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_9:Y3A (r)
               +     0.010          net: NET_CC_CONFIG14543
  9.265                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_0:Y3A[9] (r)
               +     0.213          cell: ADLIB:CC_CONFIG
  9.478                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_0:CO (r)
               +     0.000          net: CI_TO_CO14503
  9.478                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:CI (r)
               +     0.104          cell: ADLIB:CC_CONFIG
  9.582                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:CO (r)
               +     0.017          net: CI_TO_CO14504
  9.599                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CI (r)
               +     0.055          cell: ADLIB:CC_CONFIG
  9.654                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CC[0] (r)
               +     0.000          net: NET_CC_CONFIG14604
  9.654                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  9.716                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CO (r)
               +     0.238          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_Z
  9.954                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_1:D (r)
               +     0.053          cell: ADLIB:CFG4
  10.007                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_1:Y (r)
               +     0.550          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_1_Z
  10.557                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1:A (r)
               +     0.090          cell: ADLIB:CFG2
  10.647                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1:Y (r)
               +     0.121          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1_Z
  10.768                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1[0]:C (r)
               +     0.090          cell: ADLIB:CFG3
  10.858                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1[0]:Y (r)
               +     0.319          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_Z[0]
  11.177                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]:B (r)
               +     0.094          cell: ADLIB:ARI1_CC
  11.271                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]:P (f)
               +     0.016          net: NET_CC_CONFIG6214
  11.287                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_0:P[10] (f)
               +     0.225          cell: ADLIB:CC_CONFIG
  11.512                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_0:CO (f)
               +     0.000          net: CI_TO_CO6213
  11.512                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_1:CI (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  11.708                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG6257
  11.708                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un7_CAXI4DMAllOl_1_ac0_11_RNI5FOQ9:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  11.770                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un7_CAXI4DMAllOl_1_ac0_11_RNI5FOQ9:S (r)
               +     0.343          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/N_1493
  12.113                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[10]:A (r)
               +     0.078          cell: ADLIB:CFG2
  12.191                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[10]:Y (r)
               +     0.033          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl_Z[10]
  12.224                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D (r)
                                    
  12.224                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.976          Clock generation
  9.976                        
               +     0.159          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  10.135                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  10.257                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.453          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  10.710                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.160          cell: ADLIB:GB
  10.870                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.301          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  11.171                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15:A (r)
               +     0.049          cell: ADLIB:RGB
  11.220                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15:Y (f)
               +     0.470          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15_rgb_net_1
  11.690                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK (r)
               +     1.141          
  12.831                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.831                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
                                    
  12.831                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: dip_switch_o[3]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[3]:D
  Delay (ns):              2.510
  Arrival (ns):            2.510
  Setup (ns):              0.000
  External Setup (ns):    -1.788
  Operating Conditions: fast_hv_lt

Path 2
  From: dip_switch_o[0]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[0]:D
  Delay (ns):              2.379
  Arrival (ns):            2.379
  Setup (ns):              0.000
  External Setup (ns):    -1.918
  Operating Conditions: fast_hv_lt

Path 3
  From: RX
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[2]:D
  Delay (ns):              2.394
  Arrival (ns):            2.394
  Setup (ns):              0.000
  External Setup (ns):    -1.919
  Operating Conditions: fast_hv_lt

Path 4
  From: dip_switch_o[2]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[2]:D
  Delay (ns):              2.291
  Arrival (ns):            2.291
  Setup (ns):              0.000
  External Setup (ns):    -2.018
  Operating Conditions: fast_hv_lt

Path 5
  From: dip_switch_o[1]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[1]:D
  Delay (ns):              2.275
  Arrival (ns):            2.275
  Setup (ns):              0.000
  External Setup (ns):    -2.035
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: dip_switch_o[3]
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[3]:D
  data required time                                    N/C
  data arrival time                          -        2.510
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        dip_switch_o[3] (f)
               +     0.000          net: dip_switch_o[3]
  0.000                        dip_switch_o_ibuf[3]/U_IOPAD:PAD (f)
               +     0.504          cell: ADLIB:IOPAD_IN
  0.504                        dip_switch_o_ibuf[3]/U_IOPAD:Y (f)
               +     0.000          net: dip_switch_o_ibuf[3]/YIN
  0.504                        dip_switch_o_ibuf[3]/U_IOIN:YIN (f)
               +     0.131          cell: ADLIB:IOIN_IB_E
  0.635                        dip_switch_o_ibuf[3]/U_IOIN:Y (f)
               +     1.522          net: dip_switch_o_c[3]
  2.157                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0_2[3]:C (f)
               +     0.122          cell: ADLIB:CFG4
  2.279                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0_2[3]:Y (f)
               +     0.095          net: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0_2_Z[3]
  2.374                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0[3]:C (f)
               +     0.122          cell: ADLIB:CFG4
  2.496                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0[3]:Y (f)
               +     0.014          net: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7[3]
  2.510                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[3]:D (f)
                                    
  2.510                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     3.126          Clock generation
  N/C                          
               +     0.100          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.083          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.318          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.120          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.229          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9:A (r)
               +     0.036          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9:Y (f)
               +     0.286          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9_rgb_net_1
  N/C                          CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[3]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[3]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx:CLK
  To:   TX
  Delay (ns):              5.177
  Arrival (ns):           13.053
  Clock to Out (ns):      13.053
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx:CLK
  To: TX
  data required time                                    N/C
  data arrival time                          -       13.053
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     5.927          Clock generation
  5.927                        
               +     0.175          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  6.102                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  6.243                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.497          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  6.740                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.176          cell: ADLIB:GB
  6.916                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.360          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  7.276                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9:A (r)
               +     0.058          cell: ADLIB:RGB
  7.334                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9:Y (f)
               +     0.542          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9_rgb_net_1
  7.876                        CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx:CLK (r)
               +     0.190          cell: ADLIB:SLE
  8.066                        CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx:Q (f)
               +     2.464          net: TX_c
  10.530                       TX_obuf/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  11.448                       TX_obuf/U_IOTRI:DOUT (f)
               +     0.000          net: TX_obuf/DOUT
  11.448                       TX_obuf/U_IOPAD:D (f)
               +     1.605          cell: ADLIB:IOPAD_TRI
  13.053                       TX_obuf/U_IOPAD:PAD (f)
               +     0.000          net: TX
  13.053                       TX (f)
                                    
  13.053                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.976          Clock generation
  N/C                          
                                    
  N/C                          TX (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0Ill:ALn
  Delay (ns):              2.707
  Slack (ns):              1.970
  Arrival (ns):           10.588
  Required (ns):          12.558
  Recovery (ns):           0.209
  Minimum Period (ns):     3.030
  Skew (ns):               0.114
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAIO1[1]:ALn
  Delay (ns):              2.705
  Slack (ns):              1.971
  Arrival (ns):           10.586
  Required (ns):          12.557
  Recovery (ns):           0.209
  Minimum Period (ns):     3.029
  Skew (ns):               0.115
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAO1IOI_1[124]:ALn
  Delay (ns):              2.705
  Slack (ns):              1.971
  Arrival (ns):           10.586
  Required (ns):          12.557
  Recovery (ns):           0.209
  Minimum Period (ns):     3.029
  Skew (ns):               0.115
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAIO1[0]:ALn
  Delay (ns):              2.705
  Slack (ns):              1.972
  Arrival (ns):           10.586
  Required (ns):          12.558
  Recovery (ns):           0.209
  Minimum Period (ns):     3.028
  Skew (ns):               0.114
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAI110[1]:ALn
  Delay (ns):              2.705
  Slack (ns):              1.972
  Arrival (ns):           10.586
  Required (ns):          12.558
  Recovery (ns):           0.209
  Minimum Period (ns):     3.028
  Skew (ns):               0.114
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0Ill:ALn
  data required time                                 12.558
  data arrival time                          -       10.588
  slack                                               1.970
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     5.927          Clock generation
  5.927                        
               +     0.175          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  6.102                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  6.243                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.497          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  6.740                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.176          cell: ADLIB:GB
  6.916                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.351          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  7.267                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB12:A (r)
               +     0.058          cell: ADLIB:RGB
  7.325                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB12:Y (f)
               +     0.556          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB12_rgb_net_1
  7.881                        PF_RESET_0/PF_RESET_0/dff_15_rep:CLK (r)
               +     0.201          cell: ADLIB:SLE
  8.082                        PF_RESET_0/PF_RESET_0/dff_15_rep:Q (r)
               +     1.398          net: PF_RESET_0/PF_RESET_0/dff_15_rep_Z
  9.480                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_GB0:A (r)
               +     0.128          cell: ADLIB:GB
  9.608                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_GB0:Y (r)
               +     0.341          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_gbs_1
  9.949                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB9:A (r)
               +     0.058          cell: ADLIB:RGB
  10.007                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB9:Y (f)
               +     0.581          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB9_rgb_net_1
  10.588                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0Ill:ALn (r)
                                    
  10.588                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.976          Clock generation
  9.976                        
               +     0.159          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  10.135                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  10.257                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.453          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  10.710                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.160          cell: ADLIB:GB
  10.870                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.304          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  11.174                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB14:A (r)
               +     0.049          cell: ADLIB:RGB
  11.223                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB14:Y (f)
               +     0.498          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB14_rgb_net_1
  11.721                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0Ill:CLK (r)
               +     1.046          
  12.767                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  12.558                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0Ill:ALn
                                    
  12.558                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[11]:ALn
  Delay (ns):              9.735
  Arrival (ns):            9.735
  Recovery (ns):           0.209
  External Recovery (ns):   3.228
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P2_OUT[12]:ALn
  Delay (ns):              9.735
  Arrival (ns):            9.735
  Recovery (ns):           0.209
  External Recovery (ns):   3.228
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P1_OUT[11]:ALn
  Delay (ns):              9.735
  Arrival (ns):            9.735
  Recovery (ns):           0.209
  External Recovery (ns):   3.228
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[12]:ALn
  Delay (ns):              9.735
  Arrival (ns):            9.735
  Recovery (ns):           0.209
  External Recovery (ns):   3.228
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[11]:ALn
  Delay (ns):              9.734
  Arrival (ns):            9.734
  Recovery (ns):           0.209
  External Recovery (ns):   3.227
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[11]:ALn
  data required time                                    N/C
  data arrival time                          -        9.735
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     4.583          net: USER_RESETN_c
  6.251                        AND3_0:C (r)
               +     0.078          cell: ADLIB:CFG3
  6.329                        AND3_0:Y (r)
               +     3.406          net: AND3_0_Y
  9.735                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[11]:ALn (r)
                                    
  9.735                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.976          Clock generation
  N/C                          
               +     0.159          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.453          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.160          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.326          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1:Y (f)
               +     0.471          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[11]:CLK (r)
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[11]:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin PF_DDR4_SS_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK

SET Register to Register

Path 1
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[3]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[49]:D
  Delay (ns):              7.441
  Slack (ns):             12.454
  Arrival (ns):           10.095
  Required (ns):          22.549
  Setup (ns):              0.000
  Minimum Period (ns):     7.546
  Operating Conditions: slow_lv_ht

Path 2
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[11]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[49]:D
  Delay (ns):              7.376
  Slack (ns):             12.520
  Arrival (ns):           10.029
  Required (ns):          22.549
  Setup (ns):              0.000
  Minimum Period (ns):     7.480
  Operating Conditions: slow_lv_ht

Path 3
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[4]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[49]:D
  Delay (ns):              7.283
  Slack (ns):             12.613
  Arrival (ns):            9.936
  Required (ns):          22.549
  Setup (ns):              0.000
  Minimum Period (ns):     7.387
  Operating Conditions: slow_lv_ht

Path 4
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[7]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[49]:D
  Delay (ns):              7.240
  Slack (ns):             12.655
  Arrival (ns):            9.894
  Required (ns):          22.549
  Setup (ns):              0.000
  Minimum Period (ns):     7.345
  Operating Conditions: slow_lv_ht

Path 5
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[3]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[36]:D
  Delay (ns):              7.116
  Slack (ns):             12.780
  Arrival (ns):            9.770
  Required (ns):          22.550
  Setup (ns):              0.000
  Minimum Period (ns):     7.220
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[3]:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[49]:D
  data required time                                 22.549
  data arrival time                          -       10.095
  slack                                              12.454
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.466          cell: ADLIB:IOPAD_IN
  0.466                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.394          net: REF_CLK_0_ibuf/YIN
  0.860                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.001                        CLKINT_0/U0_IOBA:Y (r)
               +     0.518          net: CLKINT_0/U0_IOBA_net
  1.519                        CLKINT_0/U0_GB0:A (r)
               +     0.178          cell: ADLIB:GB
  1.697                        CLKINT_0/U0_GB0:Y (r)
               +     0.358          net: CLKINT_0/U0_gbs_1
  2.055                        CLKINT_0/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  2.113                        CLKINT_0/U0_RGB1:Y (f)
               +     0.541          net: CLKINT_0_Y
  2.654                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[3]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.855                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[3]:Q (r)
               +     0.210          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt_Z[3]
  3.065                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_o3_10:D (r)
               +     0.200          cell: ADLIB:CFG4
  3.265                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_o3_10:Y (r)
               +     0.372          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_o3_10_Z
  3.637                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_o3:D (r)
               +     0.200          cell: ADLIB:CFG4
  3.837                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_o3:Y (r)
               +     0.312          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/N_203
  4.149                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_0_a2:A (r)
               +     0.051          cell: ADLIB:CFG2
  4.200                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_0_a2:Y (f)
               +     0.113          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_i
  4.313                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18:A (f)
               +     0.052          cell: ADLIB:CFG2
  4.365                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18:Y (f)
               +     0.147          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18_i
  4.512                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_a2:A (f)
               +     0.136          cell: ADLIB:CFG3
  4.648                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_a2:Y (r)
               +     0.138          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/N_241
  4.786                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_a2_RNI0AI21:B (r)
               +     0.142          cell: ADLIB:CFG4
  4.928                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_a2_RNI0AI21:Y (f)
               +     0.842          net: AXItoAPB_0/N_207_i
  5.770                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_0_sqmuxa_2_i_0_o2:A (f)
               +     0.123          cell: ADLIB:CFG2
  5.893                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_0_sqmuxa_2_i_0_o2:Y (r)
               +     0.510          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_992_1
  6.403                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_1_i_4[48]:A (r)
               +     0.120          cell: ADLIB:CFG3
  6.523                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_1_i_4[48]:Y (r)
               +     0.368          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_992_4
  6.891                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_1_i[48]:C (r)
               +     0.171          cell: ADLIB:CFG3
  7.062                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_1_i[48]:Y (r)
               +     0.995          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_1032
  8.057                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[49]:A (r)
               +     0.247          cell: ADLIB:CFG4
  8.304                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[49]:Y (f)
               +     0.401          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2_Z[49]
  8.705                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[49]:A (f)
               +     0.193          cell: ADLIB:CFG4
  8.898                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[49]:Y (f)
               +     0.663          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4_Z[49]
  9.561                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[49]:B (f)
               +     0.085          cell: ADLIB:CFG4
  9.646                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[49]:Y (f)
               +     0.449          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/rdFIFOWrData[49]
  10.095                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[49]:D (f)
                                    
  10.095                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.403          cell: ADLIB:IOPAD_IN
  20.403                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.358          net: REF_CLK_0_ibuf/YIN
  20.761                       CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  20.883                       CLKINT_0/U0_IOBA:Y (r)
               +     0.472          net: CLKINT_0/U0_IOBA_net
  21.355                       CLKINT_0/U0_GB0:A (r)
               +     0.162          cell: ADLIB:GB
  21.517                       CLKINT_0/U0_GB0:Y (r)
               +     0.323          net: CLKINT_0/U0_gbs_1
  21.840                       CLKINT_0/U0_RGB1_RGB4:A (r)
               +     0.049          cell: ADLIB:RGB
  21.889                       CLKINT_0/U0_RGB1_RGB4:Y (f)
               +     0.477          net: CLKINT_0/U0_RGB1_RGB4_rgb_net_1
  22.366                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[49]:CLK (r)
               +     0.183          
  22.549                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  22.549                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[49]:D
                                    
  22.549                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[22]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.505
  Arrival (ns):            5.505
  Setup (ns):              0.000
  External Setup (ns):     3.132
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[22]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.460
  Arrival (ns):            5.460
  Setup (ns):              0.000
  External Setup (ns):     3.086
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[1]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.439
  Arrival (ns):            5.439
  Setup (ns):              0.000
  External Setup (ns):     3.066
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[1]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.394
  Arrival (ns):            5.394
  Setup (ns):              0.000
  External Setup (ns):     3.020
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[23]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.363
  Arrival (ns):            5.363
  Setup (ns):              0.000
  External Setup (ns):     2.990
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[22]
  To: system_top_0/led[0]:D
  data required time                                    N/C
  data arrival time                          -        5.505
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[22] (f)
               +     0.000          net: fmc_in[22]
  0.000                        fmc_in_ibuf[22]/U_IOPAD:PAD (f)
               +     1.213          cell: ADLIB:IOPAD_IN
  1.213                        fmc_in_ibuf[22]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[22]/YIN
  1.213                        fmc_in_ibuf[22]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.551                        fmc_in_ibuf[22]/U_IOIN:Y (f)
               +     2.886          net: fmc_in_c[22]
  4.437                        system_top_0/fmc_in_1_0_I_69:B (f)
               +     0.151          cell: ADLIB:ARI1_CC
  4.588                        system_top_0/fmc_in_1_0_I_69:P (f)
               +     0.017          net: NET_CC_CONFIG816
  4.605                        system_top_0/fmc_in_1_0_I_1_CC_1:P[2] (f)
               +     0.386          cell: ADLIB:CC_CONFIG
  4.991                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG843
  4.991                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  5.053                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.335          net: system_top_0/fmc_in_1_0_data_tmp[16]
  5.388                        system_top_0/led_4[0]:A (r)
               +     0.094          cell: ADLIB:CFG2
  5.482                        system_top_0/led_4[0]:Y (f)
               +     0.023          net: system_top_0/led_4_Z[0]
  5.505                        system_top_0/led[0]:D (f)
                                    
  5.505                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          REF_CLK_0
               +     0.000          Clock source
  N/C                          REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  N/C                          REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.403          cell: ADLIB:IOPAD_IN
  N/C                          REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.358          net: REF_CLK_0_ibuf/YIN
  N/C                          CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          CLKINT_0/U0_IOBA:Y (r)
               +     0.472          net: CLKINT_0/U0_IOBA_net
  N/C                          CLKINT_0/U0_GB0:A (r)
               +     0.162          cell: ADLIB:GB
  N/C                          CLKINT_0/U0_GB0:Y (r)
               +     0.305          net: CLKINT_0/U0_gbs_1
  N/C                          CLKINT_0/U0_RGB1_RGB6:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          CLKINT_0/U0_RGB1_RGB6:Y (f)
               +     0.502          net: CLKINT_0/U0_RGB1_RGB6_rgb_net_1
  N/C                          system_top_0/led[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[0]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/test[2]:CLK
  To:   counter_out[2]
  Delay (ns):             10.185
  Arrival (ns):           12.846
  Clock to Out (ns):      12.846
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/test[2]:CLK
  To:   counter_out[42]
  Delay (ns):             10.056
  Arrival (ns):           12.717
  Clock to Out (ns):      12.717
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/test[2]:CLK
  To:   counter_out[54]
  Delay (ns):             10.045
  Arrival (ns):           12.706
  Clock to Out (ns):      12.706
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/test[1]:CLK
  To:   counter_out[9]
  Delay (ns):             10.009
  Arrival (ns):           12.670
  Clock to Out (ns):      12.670
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/test[3]:CLK
  To:   counter_out[43]
  Delay (ns):             10.007
  Arrival (ns):           12.669
  Clock to Out (ns):      12.669
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/test[2]:CLK
  To: counter_out[2]
  data required time                                    N/C
  data arrival time                          -       12.846
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.466          cell: ADLIB:IOPAD_IN
  0.466                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.394          net: REF_CLK_0_ibuf/YIN
  0.860                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.001                        CLKINT_0/U0_IOBA:Y (r)
               +     0.518          net: CLKINT_0/U0_IOBA_net
  1.519                        CLKINT_0/U0_GB0:A (r)
               +     0.178          cell: ADLIB:GB
  1.697                        CLKINT_0/U0_GB0:Y (r)
               +     0.337          net: CLKINT_0/U0_gbs_1
  2.034                        CLKINT_0/U0_RGB1_RGB6:A (r)
               +     0.058          cell: ADLIB:RGB
  2.092                        CLKINT_0/U0_RGB1_RGB6:Y (f)
               +     0.569          net: CLKINT_0/U0_RGB1_RGB6_rgb_net_1
  2.661                        system_top_0/test[2]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  2.851                        system_top_0/test[2]:Q (f)
               +     5.908          net: counter_out_c[2]
  8.759                        counter_out_obuf[2]/U_IOTRI:D (f)
               +     0.969          cell: ADLIB:IOTRI_OB_EB
  9.728                        counter_out_obuf[2]/U_IOTRI:DOUT (f)
               +     0.000          net: counter_out_obuf[2]/DOUT
  9.728                        counter_out_obuf[2]/U_IOPAD:D (f)
               +     3.118          cell: ADLIB:IOPAD_TRI
  12.846                       counter_out_obuf[2]/U_IOPAD:PAD (f)
               +     0.000          net: counter_out[2]
  12.846                       counter_out[2] (f)
                                    
  12.846                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          REF_CLK_0
               +     0.000          Clock source
  N/C                          REF_CLK_0 (r)
                                    
  N/C                          counter_out[2] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary[1]:ALn
  Delay (ns):              2.053
  Slack (ns):             17.657
  Arrival (ns):            4.687
  Required (ns):          22.344
  Recovery (ns):           0.196
  Minimum Period (ns):     2.343
  Skew (ns):               0.094
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[2]:ALn
  Delay (ns):              2.052
  Slack (ns):             17.658
  Arrival (ns):            4.686
  Required (ns):          22.344
  Recovery (ns):           0.196
  Minimum Period (ns):     2.342
  Skew (ns):               0.094
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntGray[0]:ALn
  Delay (ns):              2.053
  Slack (ns):             17.658
  Arrival (ns):            4.687
  Required (ns):          22.345
  Recovery (ns):           0.196
  Minimum Period (ns):     2.342
  Skew (ns):               0.093
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary[2]:ALn
  Delay (ns):              2.053
  Slack (ns):             17.658
  Arrival (ns):            4.687
  Required (ns):          22.345
  Recovery (ns):           0.196
  Minimum Period (ns):     2.342
  Skew (ns):               0.093
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary[0]:ALn
  Delay (ns):              2.052
  Slack (ns):             17.658
  Arrival (ns):            4.686
  Required (ns):          22.344
  Recovery (ns):           0.196
  Minimum Period (ns):     2.342
  Skew (ns):               0.094
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary[1]:ALn
  data required time                                 22.344
  data arrival time                          -        4.687
  slack                                              17.657
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.466          cell: ADLIB:IOPAD_IN
  0.466                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.394          net: REF_CLK_0_ibuf/YIN
  0.860                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.001                        CLKINT_0/U0_IOBA:Y (r)
               +     0.518          net: CLKINT_0/U0_IOBA_net
  1.519                        CLKINT_0/U0_GB0:A (r)
               +     0.178          cell: ADLIB:GB
  1.697                        CLKINT_0/U0_GB0:Y (r)
               +     0.355          net: CLKINT_0/U0_gbs_1
  2.052                        CLKINT_0/U0_RGB1_RGB4:A (r)
               +     0.058          cell: ADLIB:RGB
  2.110                        CLKINT_0/U0_RGB1_RGB4:Y (f)
               +     0.524          net: CLKINT_0/U0_RGB1_RGB4_rgb_net_1
  2.634                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.209          cell: ADLIB:SLE
  2.843                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     1.844          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  4.687                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary[1]:ALn (r)
                                    
  4.687                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.403          cell: ADLIB:IOPAD_IN
  20.403                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.358          net: REF_CLK_0_ibuf/YIN
  20.761                       CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  20.883                       CLKINT_0/U0_IOBA:Y (r)
               +     0.472          net: CLKINT_0/U0_IOBA_net
  21.355                       CLKINT_0/U0_GB0:A (r)
               +     0.162          cell: ADLIB:GB
  21.517                       CLKINT_0/U0_GB0:Y (r)
               +     0.326          net: CLKINT_0/U0_gbs_1
  21.843                       CLKINT_0/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  21.892                       CLKINT_0/U0_RGB1_RGB0:Y (f)
               +     0.465          net: CLKINT_0/U0_RGB1_RGB0_rgb_net_1
  22.357                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary[1]:CLK (r)
               +     0.183          
  22.540                       clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  22.344                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary[1]:ALn
                                    
  22.344                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

----------------------------------------------------

Clock Domain REF_CLK_PAD_P

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

