// Seed: 2853519283
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input supply1 id_2
);
  localparam id_4 = -1, id_5 = id_4;
  assign module_1._id_2 = 0;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_2 = 32'd83,
    parameter id_5 = 32'd72
) (
    input tri id_0,
    output tri1 id_1,
    input tri _id_2,
    output wor id_3,
    input tri1 id_4
    , id_8,
    output supply0 _id_5,
    input tri0 id_6
);
  always disable id_9;
  assign id_1 = -1'b0;
  wire id_10;
  assign id_5 = id_6;
  logic [id_5 : 1] id_11 = id_4, id_12;
  timeprecision 1ps;
  wire  id_13;
  wire  id_14;
  logic id_15;
  nor primCall (id_5, id_4, id_10, id_14, id_12, id_16, id_8, id_11, id_9, id_6, id_15, id_0);
  reg [id_2 : 1] id_16;
  logic id_17;
  final begin : LABEL_0
    id_17 <= 1;
    id_16 = -1;
  end
  localparam id_18 = 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4
  );
  assign id_8 = id_2;
endmodule
