Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,23
design__inferred_latch__count,0
design__instance__count,4976
design__instance__area,74185.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0019259238615632057
power__switching__total,0.00042321602813899517
power__leakage__total,0.000004045972218591487
power__total,0.002353185787796974
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.35198256416894974
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.44003546496530166
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09288592380383735
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.546890326282345
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.092886
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.49798566679830214
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.705041267546104
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5796138177917464
timing__setup__ws__corner:nom_slow_1p08V_125C,12.853873884656041
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.579614
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.721900
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.40818791169152585
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.5400998690047816
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2669568530683068
timing__setup__ws__corner:nom_typ_1p20V_25C,13.951365790852407
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.266957
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.35198256416894974
clock__skew__worst_setup,0.44003546496530166
timing__hold__ws,0.09288592380383735
timing__setup__ws,12.853873884656041
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.092886
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.721900
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,4976
design__instance__area__stdcell,74185.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.585589
design__instance__utilization__stdcell,0.585589
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,4
design__instance__area__class:buffer,32.6592
design__instance__count__class:inverter,255
design__instance__area__class:inverter,1404.35
design__instance__count__class:sequential_cell,596
design__instance__area__class:sequential_cell,28115.9
design__instance__count__class:multi_input_combinational_cell,2809
design__instance__area__class:multi_input_combinational_cell,25800.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1180
design__instance__area__class:timing_repair_buffer,17657.7
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,101950
design__violations,0
design__instance__count__class:clock_buffer,111
design__instance__area__class:clock_buffer,1003.36
design__instance__count__class:clock_inverter,21
design__instance__area__class:clock_inverter,170.554
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,938
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,5556
route__net__special,2
route__drc_errors__iter:0,2644
route__wirelength__iter:0,110666
route__drc_errors__iter:1,1248
route__wirelength__iter:1,109320
route__drc_errors__iter:2,1220
route__wirelength__iter:2,109214
route__drc_errors__iter:3,239
route__wirelength__iter:3,108538
route__drc_errors__iter:4,27
route__wirelength__iter:4,108474
route__drc_errors__iter:5,3
route__wirelength__iter:5,108464
route__drc_errors__iter:6,0
route__wirelength__iter:6,108458
route__drc_errors,0
route__wirelength,108458
route__vias,28673
route__vias__singlecut,28673
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,782.025
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,514
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,514
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,514
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,514
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000179429
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000180721
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000514309
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000180721
design_powergrid__voltage__worst,0.0000180721
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000180721
design_powergrid__drop__worst__net:VPWR,0.0000179429
design_powergrid__voltage__worst__net:VGND,0.0000180721
design_powergrid__drop__worst__net:VGND,0.0000180721
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000059800000000000003434925954781675727645051665604114532470703125
ir__drop__worst,0.0000179000000000000014134526882259024205268360674381256103515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
