// DO NOT EDIT THIS FILE. GENERATED BY svdxgen.

//go:build imxrt1060

// Package iomuxc provides access to the registers of the IOMUXC peripheral.
//
// Instances:
//  IOMUXC  IOMUXC_BASE  -  -
// Registers:
//  0x014 32  SW_MUX_CTL_PAD_GPIO_EMC_00                SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register
//  0x018 32  SW_MUX_CTL_PAD_GPIO_EMC_01                SW_MUX_CTL_PAD_GPIO_EMC_01 SW MUX Control Register
//  0x01C 32  SW_MUX_CTL_PAD_GPIO_EMC_02                SW_MUX_CTL_PAD_GPIO_EMC_02 SW MUX Control Register
//  0x020 32  SW_MUX_CTL_PAD_GPIO_EMC_03                SW_MUX_CTL_PAD_GPIO_EMC_03 SW MUX Control Register
//  0x024 32  SW_MUX_CTL_PAD_GPIO_EMC_04                SW_MUX_CTL_PAD_GPIO_EMC_04 SW MUX Control Register
//  0x028 32  SW_MUX_CTL_PAD_GPIO_EMC_05                SW_MUX_CTL_PAD_GPIO_EMC_05 SW MUX Control Register
//  0x02C 32  SW_MUX_CTL_PAD_GPIO_EMC_06                SW_MUX_CTL_PAD_GPIO_EMC_06 SW MUX Control Register
//  0x030 32  SW_MUX_CTL_PAD_GPIO_EMC_07                SW_MUX_CTL_PAD_GPIO_EMC_07 SW MUX Control Register
//  0x034 32  SW_MUX_CTL_PAD_GPIO_EMC_08                SW_MUX_CTL_PAD_GPIO_EMC_08 SW MUX Control Register
//  0x038 32  SW_MUX_CTL_PAD_GPIO_EMC_09                SW_MUX_CTL_PAD_GPIO_EMC_09 SW MUX Control Register
//  0x03C 32  SW_MUX_CTL_PAD_GPIO_EMC_10                SW_MUX_CTL_PAD_GPIO_EMC_10 SW MUX Control Register
//  0x040 32  SW_MUX_CTL_PAD_GPIO_EMC_11                SW_MUX_CTL_PAD_GPIO_EMC_11 SW MUX Control Register
//  0x044 32  SW_MUX_CTL_PAD_GPIO_EMC_12                SW_MUX_CTL_PAD_GPIO_EMC_12 SW MUX Control Register
//  0x048 32  SW_MUX_CTL_PAD_GPIO_EMC_13                SW_MUX_CTL_PAD_GPIO_EMC_13 SW MUX Control Register
//  0x04C 32  SW_MUX_CTL_PAD_GPIO_EMC_14                SW_MUX_CTL_PAD_GPIO_EMC_14 SW MUX Control Register
//  0x050 32  SW_MUX_CTL_PAD_GPIO_EMC_15                SW_MUX_CTL_PAD_GPIO_EMC_15 SW MUX Control Register
//  0x054 32  SW_MUX_CTL_PAD_GPIO_EMC_16                SW_MUX_CTL_PAD_GPIO_EMC_16 SW MUX Control Register
//  0x058 32  SW_MUX_CTL_PAD_GPIO_EMC_17                SW_MUX_CTL_PAD_GPIO_EMC_17 SW MUX Control Register
//  0x05C 32  SW_MUX_CTL_PAD_GPIO_EMC_18                SW_MUX_CTL_PAD_GPIO_EMC_18 SW MUX Control Register
//  0x060 32  SW_MUX_CTL_PAD_GPIO_EMC_19                SW_MUX_CTL_PAD_GPIO_EMC_19 SW MUX Control Register
//  0x064 32  SW_MUX_CTL_PAD_GPIO_EMC_20                SW_MUX_CTL_PAD_GPIO_EMC_20 SW MUX Control Register
//  0x068 32  SW_MUX_CTL_PAD_GPIO_EMC_21                SW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register
//  0x06C 32  SW_MUX_CTL_PAD_GPIO_EMC_22                SW_MUX_CTL_PAD_GPIO_EMC_22 SW MUX Control Register
//  0x070 32  SW_MUX_CTL_PAD_GPIO_EMC_23                SW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register
//  0x074 32  SW_MUX_CTL_PAD_GPIO_EMC_24                SW_MUX_CTL_PAD_GPIO_EMC_24 SW MUX Control Register
//  0x078 32  SW_MUX_CTL_PAD_GPIO_EMC_25                SW_MUX_CTL_PAD_GPIO_EMC_25 SW MUX Control Register
//  0x07C 32  SW_MUX_CTL_PAD_GPIO_EMC_26                SW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register
//  0x080 32  SW_MUX_CTL_PAD_GPIO_EMC_27                SW_MUX_CTL_PAD_GPIO_EMC_27 SW MUX Control Register
//  0x084 32  SW_MUX_CTL_PAD_GPIO_EMC_28                SW_MUX_CTL_PAD_GPIO_EMC_28 SW MUX Control Register
//  0x088 32  SW_MUX_CTL_PAD_GPIO_EMC_29                SW_MUX_CTL_PAD_GPIO_EMC_29 SW MUX Control Register
//  0x08C 32  SW_MUX_CTL_PAD_GPIO_EMC_30                SW_MUX_CTL_PAD_GPIO_EMC_30 SW MUX Control Register
//  0x090 32  SW_MUX_CTL_PAD_GPIO_EMC_31                SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register
//  0x094 32  SW_MUX_CTL_PAD_GPIO_EMC_32                SW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register
//  0x098 32  SW_MUX_CTL_PAD_GPIO_EMC_33                SW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register
//  0x09C 32  SW_MUX_CTL_PAD_GPIO_EMC_34                SW_MUX_CTL_PAD_GPIO_EMC_34 SW MUX Control Register
//  0x0A0 32  SW_MUX_CTL_PAD_GPIO_EMC_35                SW_MUX_CTL_PAD_GPIO_EMC_35 SW MUX Control Register
//  0x0A4 32  SW_MUX_CTL_PAD_GPIO_EMC_36                SW_MUX_CTL_PAD_GPIO_EMC_36 SW MUX Control Register
//  0x0A8 32  SW_MUX_CTL_PAD_GPIO_EMC_37                SW_MUX_CTL_PAD_GPIO_EMC_37 SW MUX Control Register
//  0x0AC 32  SW_MUX_CTL_PAD_GPIO_EMC_38                SW_MUX_CTL_PAD_GPIO_EMC_38 SW MUX Control Register
//  0x0B0 32  SW_MUX_CTL_PAD_GPIO_EMC_39                SW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register
//  0x0B4 32  SW_MUX_CTL_PAD_GPIO_EMC_40                SW_MUX_CTL_PAD_GPIO_EMC_40 SW MUX Control Register
//  0x0B8 32  SW_MUX_CTL_PAD_GPIO_EMC_41                SW_MUX_CTL_PAD_GPIO_EMC_41 SW MUX Control Register
//  0x0BC 32  SW_MUX_CTL_PAD_GPIO_AD_B0_00              SW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register
//  0x0C0 32  SW_MUX_CTL_PAD_GPIO_AD_B0_01              SW_MUX_CTL_PAD_GPIO_AD_B0_01 SW MUX Control Register
//  0x0C4 32  SW_MUX_CTL_PAD_GPIO_AD_B0_02              SW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register
//  0x0C8 32  SW_MUX_CTL_PAD_GPIO_AD_B0_03              SW_MUX_CTL_PAD_GPIO_AD_B0_03 SW MUX Control Register
//  0x0CC 32  SW_MUX_CTL_PAD_GPIO_AD_B0_04              SW_MUX_CTL_PAD_GPIO_AD_B0_04 SW MUX Control Register
//  0x0D0 32  SW_MUX_CTL_PAD_GPIO_AD_B0_05              SW_MUX_CTL_PAD_GPIO_AD_B0_05 SW MUX Control Register
//  0x0D4 32  SW_MUX_CTL_PAD_GPIO_AD_B0_06              SW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register
//  0x0D8 32  SW_MUX_CTL_PAD_GPIO_AD_B0_07              SW_MUX_CTL_PAD_GPIO_AD_B0_07 SW MUX Control Register
//  0x0DC 32  SW_MUX_CTL_PAD_GPIO_AD_B0_08              SW_MUX_CTL_PAD_GPIO_AD_B0_08 SW MUX Control Register
//  0x0E0 32  SW_MUX_CTL_PAD_GPIO_AD_B0_09              SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register
//  0x0E4 32  SW_MUX_CTL_PAD_GPIO_AD_B0_10              SW_MUX_CTL_PAD_GPIO_AD_B0_10 SW MUX Control Register
//  0x0E8 32  SW_MUX_CTL_PAD_GPIO_AD_B0_11              SW_MUX_CTL_PAD_GPIO_AD_B0_11 SW MUX Control Register
//  0x0EC 32  SW_MUX_CTL_PAD_GPIO_AD_B0_12              SW_MUX_CTL_PAD_GPIO_AD_B0_12 SW MUX Control Register
//  0x0F0 32  SW_MUX_CTL_PAD_GPIO_AD_B0_13              SW_MUX_CTL_PAD_GPIO_AD_B0_13 SW MUX Control Register
//  0x0F4 32  SW_MUX_CTL_PAD_GPIO_AD_B0_14              SW_MUX_CTL_PAD_GPIO_AD_B0_14 SW MUX Control Register
//  0x0F8 32  SW_MUX_CTL_PAD_GPIO_AD_B0_15              SW_MUX_CTL_PAD_GPIO_AD_B0_15 SW MUX Control Register
//  0x0FC 32  SW_MUX_CTL_PAD_GPIO_AD_B1_00              SW_MUX_CTL_PAD_GPIO_AD_B1_00 SW MUX Control Register
//  0x100 32  SW_MUX_CTL_PAD_GPIO_AD_B1_01              SW_MUX_CTL_PAD_GPIO_AD_B1_01 SW MUX Control Register
//  0x104 32  SW_MUX_CTL_PAD_GPIO_AD_B1_02              SW_MUX_CTL_PAD_GPIO_AD_B1_02 SW MUX Control Register
//  0x108 32  SW_MUX_CTL_PAD_GPIO_AD_B1_03              SW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register
//  0x10C 32  SW_MUX_CTL_PAD_GPIO_AD_B1_04              SW_MUX_CTL_PAD_GPIO_AD_B1_04 SW MUX Control Register
//  0x110 32  SW_MUX_CTL_PAD_GPIO_AD_B1_05              SW_MUX_CTL_PAD_GPIO_AD_B1_05 SW MUX Control Register
//  0x114 32  SW_MUX_CTL_PAD_GPIO_AD_B1_06              SW_MUX_CTL_PAD_GPIO_AD_B1_06 SW MUX Control Register
//  0x118 32  SW_MUX_CTL_PAD_GPIO_AD_B1_07              SW_MUX_CTL_PAD_GPIO_AD_B1_07 SW MUX Control Register
//  0x11C 32  SW_MUX_CTL_PAD_GPIO_AD_B1_08              SW_MUX_CTL_PAD_GPIO_AD_B1_08 SW MUX Control Register
//  0x120 32  SW_MUX_CTL_PAD_GPIO_AD_B1_09              SW_MUX_CTL_PAD_GPIO_AD_B1_09 SW MUX Control Register
//  0x124 32  SW_MUX_CTL_PAD_GPIO_AD_B1_10              SW_MUX_CTL_PAD_GPIO_AD_B1_10 SW MUX Control Register
//  0x128 32  SW_MUX_CTL_PAD_GPIO_AD_B1_11              SW_MUX_CTL_PAD_GPIO_AD_B1_11 SW MUX Control Register
//  0x12C 32  SW_MUX_CTL_PAD_GPIO_AD_B1_12              SW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register
//  0x130 32  SW_MUX_CTL_PAD_GPIO_AD_B1_13              SW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register
//  0x134 32  SW_MUX_CTL_PAD_GPIO_AD_B1_14              SW_MUX_CTL_PAD_GPIO_AD_B1_14 SW MUX Control Register
//  0x138 32  SW_MUX_CTL_PAD_GPIO_AD_B1_15              SW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register
//  0x13C 32  SW_MUX_CTL_PAD_GPIO_B0_00                 SW_MUX_CTL_PAD_GPIO_B0_00 SW MUX Control Register
//  0x140 32  SW_MUX_CTL_PAD_GPIO_B0_01                 SW_MUX_CTL_PAD_GPIO_B0_01 SW MUX Control Register
//  0x144 32  SW_MUX_CTL_PAD_GPIO_B0_02                 SW_MUX_CTL_PAD_GPIO_B0_02 SW MUX Control Register
//  0x148 32  SW_MUX_CTL_PAD_GPIO_B0_03                 SW_MUX_CTL_PAD_GPIO_B0_03 SW MUX Control Register
//  0x14C 32  SW_MUX_CTL_PAD_GPIO_B0_04                 SW_MUX_CTL_PAD_GPIO_B0_04 SW MUX Control Register
//  0x150 32  SW_MUX_CTL_PAD_GPIO_B0_05                 SW_MUX_CTL_PAD_GPIO_B0_05 SW MUX Control Register
//  0x154 32  SW_MUX_CTL_PAD_GPIO_B0_06                 SW_MUX_CTL_PAD_GPIO_B0_06 SW MUX Control Register
//  0x158 32  SW_MUX_CTL_PAD_GPIO_B0_07                 SW_MUX_CTL_PAD_GPIO_B0_07 SW MUX Control Register
//  0x15C 32  SW_MUX_CTL_PAD_GPIO_B0_08                 SW_MUX_CTL_PAD_GPIO_B0_08 SW MUX Control Register
//  0x160 32  SW_MUX_CTL_PAD_GPIO_B0_09                 SW_MUX_CTL_PAD_GPIO_B0_09 SW MUX Control Register
//  0x164 32  SW_MUX_CTL_PAD_GPIO_B0_10                 SW_MUX_CTL_PAD_GPIO_B0_10 SW MUX Control Register
//  0x168 32  SW_MUX_CTL_PAD_GPIO_B0_11                 SW_MUX_CTL_PAD_GPIO_B0_11 SW MUX Control Register
//  0x16C 32  SW_MUX_CTL_PAD_GPIO_B0_12                 SW_MUX_CTL_PAD_GPIO_B0_12 SW MUX Control Register
//  0x170 32  SW_MUX_CTL_PAD_GPIO_B0_13                 SW_MUX_CTL_PAD_GPIO_B0_13 SW MUX Control Register
//  0x174 32  SW_MUX_CTL_PAD_GPIO_B0_14                 SW_MUX_CTL_PAD_GPIO_B0_14 SW MUX Control Register
//  0x178 32  SW_MUX_CTL_PAD_GPIO_B0_15                 SW_MUX_CTL_PAD_GPIO_B0_15 SW MUX Control Register
//  0x17C 32  SW_MUX_CTL_PAD_GPIO_B1_00                 SW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register
//  0x180 32  SW_MUX_CTL_PAD_GPIO_B1_01                 SW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register
//  0x184 32  SW_MUX_CTL_PAD_GPIO_B1_02                 SW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register
//  0x188 32  SW_MUX_CTL_PAD_GPIO_B1_03                 SW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register
//  0x18C 32  SW_MUX_CTL_PAD_GPIO_B1_04                 SW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register
//  0x190 32  SW_MUX_CTL_PAD_GPIO_B1_05                 SW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register
//  0x194 32  SW_MUX_CTL_PAD_GPIO_B1_06                 SW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register
//  0x198 32  SW_MUX_CTL_PAD_GPIO_B1_07                 SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register
//  0x19C 32  SW_MUX_CTL_PAD_GPIO_B1_08                 SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register
//  0x1A0 32  SW_MUX_CTL_PAD_GPIO_B1_09                 SW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register
//  0x1A4 32  SW_MUX_CTL_PAD_GPIO_B1_10                 SW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register
//  0x1A8 32  SW_MUX_CTL_PAD_GPIO_B1_11                 SW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register
//  0x1AC 32  SW_MUX_CTL_PAD_GPIO_B1_12                 SW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register
//  0x1B0 32  SW_MUX_CTL_PAD_GPIO_B1_13                 SW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register
//  0x1B4 32  SW_MUX_CTL_PAD_GPIO_B1_14                 SW_MUX_CTL_PAD_GPIO_B1_14 SW MUX Control Register
//  0x1B8 32  SW_MUX_CTL_PAD_GPIO_B1_15                 SW_MUX_CTL_PAD_GPIO_B1_15 SW MUX Control Register
//  0x1BC 32  SW_MUX_CTL_PAD_GPIO_SD_B0_00              SW_MUX_CTL_PAD_GPIO_SD_B0_00 SW MUX Control Register
//  0x1C0 32  SW_MUX_CTL_PAD_GPIO_SD_B0_01              SW_MUX_CTL_PAD_GPIO_SD_B0_01 SW MUX Control Register
//  0x1C4 32  SW_MUX_CTL_PAD_GPIO_SD_B0_02              SW_MUX_CTL_PAD_GPIO_SD_B0_02 SW MUX Control Register
//  0x1C8 32  SW_MUX_CTL_PAD_GPIO_SD_B0_03              SW_MUX_CTL_PAD_GPIO_SD_B0_03 SW MUX Control Register
//  0x1CC 32  SW_MUX_CTL_PAD_GPIO_SD_B0_04              SW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register
//  0x1D0 32  SW_MUX_CTL_PAD_GPIO_SD_B0_05              SW_MUX_CTL_PAD_GPIO_SD_B0_05 SW MUX Control Register
//  0x1D4 32  SW_MUX_CTL_PAD_GPIO_SD_B1_00              SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register
//  0x1D8 32  SW_MUX_CTL_PAD_GPIO_SD_B1_01              SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register
//  0x1DC 32  SW_MUX_CTL_PAD_GPIO_SD_B1_02              SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register
//  0x1E0 32  SW_MUX_CTL_PAD_GPIO_SD_B1_03              SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register
//  0x1E4 32  SW_MUX_CTL_PAD_GPIO_SD_B1_04              SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register
//  0x1E8 32  SW_MUX_CTL_PAD_GPIO_SD_B1_05              SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register
//  0x1EC 32  SW_MUX_CTL_PAD_GPIO_SD_B1_06              SW_MUX_CTL_PAD_GPIO_SD_B1_06 SW MUX Control Register
//  0x1F0 32  SW_MUX_CTL_PAD_GPIO_SD_B1_07              SW_MUX_CTL_PAD_GPIO_SD_B1_07 SW MUX Control Register
//  0x1F4 32  SW_MUX_CTL_PAD_GPIO_SD_B1_08              SW_MUX_CTL_PAD_GPIO_SD_B1_08 SW MUX Control Register
//  0x1F8 32  SW_MUX_CTL_PAD_GPIO_SD_B1_09              SW_MUX_CTL_PAD_GPIO_SD_B1_09 SW MUX Control Register
//  0x1FC 32  SW_MUX_CTL_PAD_GPIO_SD_B1_10              SW_MUX_CTL_PAD_GPIO_SD_B1_10 SW MUX Control Register
//  0x200 32  SW_MUX_CTL_PAD_GPIO_SD_B1_11              SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register
//  0x204 32  SW_PAD_CTL_PAD_GPIO_EMC_00                SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register
//  0x208 32  SW_PAD_CTL_PAD_GPIO_EMC_01                SW_PAD_CTL_PAD_GPIO_EMC_01 SW PAD Control Register
//  0x20C 32  SW_PAD_CTL_PAD_GPIO_EMC_02                SW_PAD_CTL_PAD_GPIO_EMC_02 SW PAD Control Register
//  0x210 32  SW_PAD_CTL_PAD_GPIO_EMC_03                SW_PAD_CTL_PAD_GPIO_EMC_03 SW PAD Control Register
//  0x214 32  SW_PAD_CTL_PAD_GPIO_EMC_04                SW_PAD_CTL_PAD_GPIO_EMC_04 SW PAD Control Register
//  0x218 32  SW_PAD_CTL_PAD_GPIO_EMC_05                SW_PAD_CTL_PAD_GPIO_EMC_05 SW PAD Control Register
//  0x21C 32  SW_PAD_CTL_PAD_GPIO_EMC_06                SW_PAD_CTL_PAD_GPIO_EMC_06 SW PAD Control Register
//  0x220 32  SW_PAD_CTL_PAD_GPIO_EMC_07                SW_PAD_CTL_PAD_GPIO_EMC_07 SW PAD Control Register
//  0x224 32  SW_PAD_CTL_PAD_GPIO_EMC_08                SW_PAD_CTL_PAD_GPIO_EMC_08 SW PAD Control Register
//  0x228 32  SW_PAD_CTL_PAD_GPIO_EMC_09                SW_PAD_CTL_PAD_GPIO_EMC_09 SW PAD Control Register
//  0x22C 32  SW_PAD_CTL_PAD_GPIO_EMC_10                SW_PAD_CTL_PAD_GPIO_EMC_10 SW PAD Control Register
//  0x230 32  SW_PAD_CTL_PAD_GPIO_EMC_11                SW_PAD_CTL_PAD_GPIO_EMC_11 SW PAD Control Register
//  0x234 32  SW_PAD_CTL_PAD_GPIO_EMC_12                SW_PAD_CTL_PAD_GPIO_EMC_12 SW PAD Control Register
//  0x238 32  SW_PAD_CTL_PAD_GPIO_EMC_13                SW_PAD_CTL_PAD_GPIO_EMC_13 SW PAD Control Register
//  0x23C 32  SW_PAD_CTL_PAD_GPIO_EMC_14                SW_PAD_CTL_PAD_GPIO_EMC_14 SW PAD Control Register
//  0x240 32  SW_PAD_CTL_PAD_GPIO_EMC_15                SW_PAD_CTL_PAD_GPIO_EMC_15 SW PAD Control Register
//  0x244 32  SW_PAD_CTL_PAD_GPIO_EMC_16                SW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register
//  0x248 32  SW_PAD_CTL_PAD_GPIO_EMC_17                SW_PAD_CTL_PAD_GPIO_EMC_17 SW PAD Control Register
//  0x24C 32  SW_PAD_CTL_PAD_GPIO_EMC_18                SW_PAD_CTL_PAD_GPIO_EMC_18 SW PAD Control Register
//  0x250 32  SW_PAD_CTL_PAD_GPIO_EMC_19                SW_PAD_CTL_PAD_GPIO_EMC_19 SW PAD Control Register
//  0x254 32  SW_PAD_CTL_PAD_GPIO_EMC_20                SW_PAD_CTL_PAD_GPIO_EMC_20 SW PAD Control Register
//  0x258 32  SW_PAD_CTL_PAD_GPIO_EMC_21                SW_PAD_CTL_PAD_GPIO_EMC_21 SW PAD Control Register
//  0x25C 32  SW_PAD_CTL_PAD_GPIO_EMC_22                SW_PAD_CTL_PAD_GPIO_EMC_22 SW PAD Control Register
//  0x260 32  SW_PAD_CTL_PAD_GPIO_EMC_23                SW_PAD_CTL_PAD_GPIO_EMC_23 SW PAD Control Register
//  0x264 32  SW_PAD_CTL_PAD_GPIO_EMC_24                SW_PAD_CTL_PAD_GPIO_EMC_24 SW PAD Control Register
//  0x268 32  SW_PAD_CTL_PAD_GPIO_EMC_25                SW_PAD_CTL_PAD_GPIO_EMC_25 SW PAD Control Register
//  0x26C 32  SW_PAD_CTL_PAD_GPIO_EMC_26                SW_PAD_CTL_PAD_GPIO_EMC_26 SW PAD Control Register
//  0x270 32  SW_PAD_CTL_PAD_GPIO_EMC_27                SW_PAD_CTL_PAD_GPIO_EMC_27 SW PAD Control Register
//  0x274 32  SW_PAD_CTL_PAD_GPIO_EMC_28                SW_PAD_CTL_PAD_GPIO_EMC_28 SW PAD Control Register
//  0x278 32  SW_PAD_CTL_PAD_GPIO_EMC_29                SW_PAD_CTL_PAD_GPIO_EMC_29 SW PAD Control Register
//  0x27C 32  SW_PAD_CTL_PAD_GPIO_EMC_30                SW_PAD_CTL_PAD_GPIO_EMC_30 SW PAD Control Register
//  0x280 32  SW_PAD_CTL_PAD_GPIO_EMC_31                SW_PAD_CTL_PAD_GPIO_EMC_31 SW PAD Control Register
//  0x284 32  SW_PAD_CTL_PAD_GPIO_EMC_32                SW_PAD_CTL_PAD_GPIO_EMC_32 SW PAD Control Register
//  0x288 32  SW_PAD_CTL_PAD_GPIO_EMC_33                SW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register
//  0x28C 32  SW_PAD_CTL_PAD_GPIO_EMC_34                SW_PAD_CTL_PAD_GPIO_EMC_34 SW PAD Control Register
//  0x290 32  SW_PAD_CTL_PAD_GPIO_EMC_35                SW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register
//  0x294 32  SW_PAD_CTL_PAD_GPIO_EMC_36                SW_PAD_CTL_PAD_GPIO_EMC_36 SW PAD Control Register
//  0x298 32  SW_PAD_CTL_PAD_GPIO_EMC_37                SW_PAD_CTL_PAD_GPIO_EMC_37 SW PAD Control Register
//  0x29C 32  SW_PAD_CTL_PAD_GPIO_EMC_38                SW_PAD_CTL_PAD_GPIO_EMC_38 SW PAD Control Register
//  0x2A0 32  SW_PAD_CTL_PAD_GPIO_EMC_39                SW_PAD_CTL_PAD_GPIO_EMC_39 SW PAD Control Register
//  0x2A4 32  SW_PAD_CTL_PAD_GPIO_EMC_40                SW_PAD_CTL_PAD_GPIO_EMC_40 SW PAD Control Register
//  0x2A8 32  SW_PAD_CTL_PAD_GPIO_EMC_41                SW_PAD_CTL_PAD_GPIO_EMC_41 SW PAD Control Register
//  0x2AC 32  SW_PAD_CTL_PAD_GPIO_AD_B0_00              SW_PAD_CTL_PAD_GPIO_AD_B0_00 SW PAD Control Register
//  0x2B0 32  SW_PAD_CTL_PAD_GPIO_AD_B0_01              SW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register
//  0x2B4 32  SW_PAD_CTL_PAD_GPIO_AD_B0_02              SW_PAD_CTL_PAD_GPIO_AD_B0_02 SW PAD Control Register
//  0x2B8 32  SW_PAD_CTL_PAD_GPIO_AD_B0_03              SW_PAD_CTL_PAD_GPIO_AD_B0_03 SW PAD Control Register
//  0x2BC 32  SW_PAD_CTL_PAD_GPIO_AD_B0_04              SW_PAD_CTL_PAD_GPIO_AD_B0_04 SW PAD Control Register
//  0x2C0 32  SW_PAD_CTL_PAD_GPIO_AD_B0_05              SW_PAD_CTL_PAD_GPIO_AD_B0_05 SW PAD Control Register
//  0x2C4 32  SW_PAD_CTL_PAD_GPIO_AD_B0_06              SW_PAD_CTL_PAD_GPIO_AD_B0_06 SW PAD Control Register
//  0x2C8 32  SW_PAD_CTL_PAD_GPIO_AD_B0_07              SW_PAD_CTL_PAD_GPIO_AD_B0_07 SW PAD Control Register
//  0x2CC 32  SW_PAD_CTL_PAD_GPIO_AD_B0_08              SW_PAD_CTL_PAD_GPIO_AD_B0_08 SW PAD Control Register
//  0x2D0 32  SW_PAD_CTL_PAD_GPIO_AD_B0_09              SW_PAD_CTL_PAD_GPIO_AD_B0_09 SW PAD Control Register
//  0x2D4 32  SW_PAD_CTL_PAD_GPIO_AD_B0_10              SW_PAD_CTL_PAD_GPIO_AD_B0_10 SW PAD Control Register
//  0x2D8 32  SW_PAD_CTL_PAD_GPIO_AD_B0_11              SW_PAD_CTL_PAD_GPIO_AD_B0_11 SW PAD Control Register
//  0x2DC 32  SW_PAD_CTL_PAD_GPIO_AD_B0_12              SW_PAD_CTL_PAD_GPIO_AD_B0_12 SW PAD Control Register
//  0x2E0 32  SW_PAD_CTL_PAD_GPIO_AD_B0_13              SW_PAD_CTL_PAD_GPIO_AD_B0_13 SW PAD Control Register
//  0x2E4 32  SW_PAD_CTL_PAD_GPIO_AD_B0_14              SW_PAD_CTL_PAD_GPIO_AD_B0_14 SW PAD Control Register
//  0x2E8 32  SW_PAD_CTL_PAD_GPIO_AD_B0_15              SW_PAD_CTL_PAD_GPIO_AD_B0_15 SW PAD Control Register
//  0x2EC 32  SW_PAD_CTL_PAD_GPIO_AD_B1_00              SW_PAD_CTL_PAD_GPIO_AD_B1_00 SW PAD Control Register
//  0x2F0 32  SW_PAD_CTL_PAD_GPIO_AD_B1_01              SW_PAD_CTL_PAD_GPIO_AD_B1_01 SW PAD Control Register
//  0x2F4 32  SW_PAD_CTL_PAD_GPIO_AD_B1_02              SW_PAD_CTL_PAD_GPIO_AD_B1_02 SW PAD Control Register
//  0x2F8 32  SW_PAD_CTL_PAD_GPIO_AD_B1_03              SW_PAD_CTL_PAD_GPIO_AD_B1_03 SW PAD Control Register
//  0x2FC 32  SW_PAD_CTL_PAD_GPIO_AD_B1_04              SW_PAD_CTL_PAD_GPIO_AD_B1_04 SW PAD Control Register
//  0x300 32  SW_PAD_CTL_PAD_GPIO_AD_B1_05              SW_PAD_CTL_PAD_GPIO_AD_B1_05 SW PAD Control Register
//  0x304 32  SW_PAD_CTL_PAD_GPIO_AD_B1_06              SW_PAD_CTL_PAD_GPIO_AD_B1_06 SW PAD Control Register
//  0x308 32  SW_PAD_CTL_PAD_GPIO_AD_B1_07              SW_PAD_CTL_PAD_GPIO_AD_B1_07 SW PAD Control Register
//  0x30C 32  SW_PAD_CTL_PAD_GPIO_AD_B1_08              SW_PAD_CTL_PAD_GPIO_AD_B1_08 SW PAD Control Register
//  0x310 32  SW_PAD_CTL_PAD_GPIO_AD_B1_09              SW_PAD_CTL_PAD_GPIO_AD_B1_09 SW PAD Control Register
//  0x314 32  SW_PAD_CTL_PAD_GPIO_AD_B1_10              SW_PAD_CTL_PAD_GPIO_AD_B1_10 SW PAD Control Register
//  0x318 32  SW_PAD_CTL_PAD_GPIO_AD_B1_11              SW_PAD_CTL_PAD_GPIO_AD_B1_11 SW PAD Control Register
//  0x31C 32  SW_PAD_CTL_PAD_GPIO_AD_B1_12              SW_PAD_CTL_PAD_GPIO_AD_B1_12 SW PAD Control Register
//  0x320 32  SW_PAD_CTL_PAD_GPIO_AD_B1_13              SW_PAD_CTL_PAD_GPIO_AD_B1_13 SW PAD Control Register
//  0x324 32  SW_PAD_CTL_PAD_GPIO_AD_B1_14              SW_PAD_CTL_PAD_GPIO_AD_B1_14 SW PAD Control Register
//  0x328 32  SW_PAD_CTL_PAD_GPIO_AD_B1_15              SW_PAD_CTL_PAD_GPIO_AD_B1_15 SW PAD Control Register
//  0x32C 32  SW_PAD_CTL_PAD_GPIO_B0_00                 SW_PAD_CTL_PAD_GPIO_B0_00 SW PAD Control Register
//  0x330 32  SW_PAD_CTL_PAD_GPIO_B0_01                 SW_PAD_CTL_PAD_GPIO_B0_01 SW PAD Control Register
//  0x334 32  SW_PAD_CTL_PAD_GPIO_B0_02                 SW_PAD_CTL_PAD_GPIO_B0_02 SW PAD Control Register
//  0x338 32  SW_PAD_CTL_PAD_GPIO_B0_03                 SW_PAD_CTL_PAD_GPIO_B0_03 SW PAD Control Register
//  0x33C 32  SW_PAD_CTL_PAD_GPIO_B0_04                 SW_PAD_CTL_PAD_GPIO_B0_04 SW PAD Control Register
//  0x340 32  SW_PAD_CTL_PAD_GPIO_B0_05                 SW_PAD_CTL_PAD_GPIO_B0_05 SW PAD Control Register
//  0x344 32  SW_PAD_CTL_PAD_GPIO_B0_06                 SW_PAD_CTL_PAD_GPIO_B0_06 SW PAD Control Register
//  0x348 32  SW_PAD_CTL_PAD_GPIO_B0_07                 SW_PAD_CTL_PAD_GPIO_B0_07 SW PAD Control Register
//  0x34C 32  SW_PAD_CTL_PAD_GPIO_B0_08                 SW_PAD_CTL_PAD_GPIO_B0_08 SW PAD Control Register
//  0x350 32  SW_PAD_CTL_PAD_GPIO_B0_09                 SW_PAD_CTL_PAD_GPIO_B0_09 SW PAD Control Register
//  0x354 32  SW_PAD_CTL_PAD_GPIO_B0_10                 SW_PAD_CTL_PAD_GPIO_B0_10 SW PAD Control Register
//  0x358 32  SW_PAD_CTL_PAD_GPIO_B0_11                 SW_PAD_CTL_PAD_GPIO_B0_11 SW PAD Control Register
//  0x35C 32  SW_PAD_CTL_PAD_GPIO_B0_12                 SW_PAD_CTL_PAD_GPIO_B0_12 SW PAD Control Register
//  0x360 32  SW_PAD_CTL_PAD_GPIO_B0_13                 SW_PAD_CTL_PAD_GPIO_B0_13 SW PAD Control Register
//  0x364 32  SW_PAD_CTL_PAD_GPIO_B0_14                 SW_PAD_CTL_PAD_GPIO_B0_14 SW PAD Control Register
//  0x368 32  SW_PAD_CTL_PAD_GPIO_B0_15                 SW_PAD_CTL_PAD_GPIO_B0_15 SW PAD Control Register
//  0x36C 32  SW_PAD_CTL_PAD_GPIO_B1_00                 SW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register
//  0x370 32  SW_PAD_CTL_PAD_GPIO_B1_01                 SW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register
//  0x374 32  SW_PAD_CTL_PAD_GPIO_B1_02                 SW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register
//  0x378 32  SW_PAD_CTL_PAD_GPIO_B1_03                 SW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register
//  0x37C 32  SW_PAD_CTL_PAD_GPIO_B1_04                 SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register
//  0x380 32  SW_PAD_CTL_PAD_GPIO_B1_05                 SW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register
//  0x384 32  SW_PAD_CTL_PAD_GPIO_B1_06                 SW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register
//  0x388 32  SW_PAD_CTL_PAD_GPIO_B1_07                 SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register
//  0x38C 32  SW_PAD_CTL_PAD_GPIO_B1_08                 SW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register
//  0x390 32  SW_PAD_CTL_PAD_GPIO_B1_09                 SW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register
//  0x394 32  SW_PAD_CTL_PAD_GPIO_B1_10                 SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register
//  0x398 32  SW_PAD_CTL_PAD_GPIO_B1_11                 SW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register
//  0x39C 32  SW_PAD_CTL_PAD_GPIO_B1_12                 SW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register
//  0x3A0 32  SW_PAD_CTL_PAD_GPIO_B1_13                 SW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register
//  0x3A4 32  SW_PAD_CTL_PAD_GPIO_B1_14                 SW_PAD_CTL_PAD_GPIO_B1_14 SW PAD Control Register
//  0x3A8 32  SW_PAD_CTL_PAD_GPIO_B1_15                 SW_PAD_CTL_PAD_GPIO_B1_15 SW PAD Control Register
//  0x3AC 32  SW_PAD_CTL_PAD_GPIO_SD_B0_00              SW_PAD_CTL_PAD_GPIO_SD_B0_00 SW PAD Control Register
//  0x3B0 32  SW_PAD_CTL_PAD_GPIO_SD_B0_01              SW_PAD_CTL_PAD_GPIO_SD_B0_01 SW PAD Control Register
//  0x3B4 32  SW_PAD_CTL_PAD_GPIO_SD_B0_02              SW_PAD_CTL_PAD_GPIO_SD_B0_02 SW PAD Control Register
//  0x3B8 32  SW_PAD_CTL_PAD_GPIO_SD_B0_03              SW_PAD_CTL_PAD_GPIO_SD_B0_03 SW PAD Control Register
//  0x3BC 32  SW_PAD_CTL_PAD_GPIO_SD_B0_04              SW_PAD_CTL_PAD_GPIO_SD_B0_04 SW PAD Control Register
//  0x3C0 32  SW_PAD_CTL_PAD_GPIO_SD_B0_05              SW_PAD_CTL_PAD_GPIO_SD_B0_05 SW PAD Control Register
//  0x3C4 32  SW_PAD_CTL_PAD_GPIO_SD_B1_00              SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register
//  0x3C8 32  SW_PAD_CTL_PAD_GPIO_SD_B1_01              SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register
//  0x3CC 32  SW_PAD_CTL_PAD_GPIO_SD_B1_02              SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register
//  0x3D0 32  SW_PAD_CTL_PAD_GPIO_SD_B1_03              SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register
//  0x3D4 32  SW_PAD_CTL_PAD_GPIO_SD_B1_04              SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register
//  0x3D8 32  SW_PAD_CTL_PAD_GPIO_SD_B1_05              SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register
//  0x3DC 32  SW_PAD_CTL_PAD_GPIO_SD_B1_06              SW_PAD_CTL_PAD_GPIO_SD_B1_06 SW PAD Control Register
//  0x3E0 32  SW_PAD_CTL_PAD_GPIO_SD_B1_07              SW_PAD_CTL_PAD_GPIO_SD_B1_07 SW PAD Control Register
//  0x3E4 32  SW_PAD_CTL_PAD_GPIO_SD_B1_08              SW_PAD_CTL_PAD_GPIO_SD_B1_08 SW PAD Control Register
//  0x3E8 32  SW_PAD_CTL_PAD_GPIO_SD_B1_09              SW_PAD_CTL_PAD_GPIO_SD_B1_09 SW PAD Control Register
//  0x3EC 32  SW_PAD_CTL_PAD_GPIO_SD_B1_10              SW_PAD_CTL_PAD_GPIO_SD_B1_10 SW PAD Control Register
//  0x3F0 32  SW_PAD_CTL_PAD_GPIO_SD_B1_11              SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register
//  0x3F4 32  ANATOP_USB_OTG1_ID_SELECT_INPUT           ANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register
//  0x3F8 32  ANATOP_USB_OTG2_ID_SELECT_INPUT           ANATOP_USB_OTG2_ID_SELECT_INPUT DAISY Register
//  0x3FC 32  CCM_PMIC_READY_SELECT_INPUT               CCM_PMIC_READY_SELECT_INPUT DAISY Register
//  0x400 32  CSI_DATA02_SELECT_INPUT                   CSI_DATA02_SELECT_INPUT DAISY Register
//  0x404 32  CSI_DATA03_SELECT_INPUT                   CSI_DATA03_SELECT_INPUT DAISY Register
//  0x408 32  CSI_DATA04_SELECT_INPUT                   CSI_DATA04_SELECT_INPUT DAISY Register
//  0x40C 32  CSI_DATA05_SELECT_INPUT                   CSI_DATA05_SELECT_INPUT DAISY Register
//  0x410 32  CSI_DATA06_SELECT_INPUT                   CSI_DATA06_SELECT_INPUT DAISY Register
//  0x414 32  CSI_DATA07_SELECT_INPUT                   CSI_DATA07_SELECT_INPUT DAISY Register
//  0x418 32  CSI_DATA08_SELECT_INPUT                   CSI_DATA08_SELECT_INPUT DAISY Register
//  0x41C 32  CSI_DATA09_SELECT_INPUT                   CSI_DATA09_SELECT_INPUT DAISY Register
//  0x420 32  CSI_HSYNC_SELECT_INPUT                    CSI_HSYNC_SELECT_INPUT DAISY Register
//  0x424 32  CSI_PIXCLK_SELECT_INPUT                   CSI_PIXCLK_SELECT_INPUT DAISY Register
//  0x428 32  CSI_VSYNC_SELECT_INPUT                    CSI_VSYNC_SELECT_INPUT DAISY Register
//  0x42C 32  ENET_IPG_CLK_RMII_SELECT_INPUT            ENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register
//  0x430 32  ENET_MDIO_SELECT_INPUT                    ENET_MDIO_SELECT_INPUT DAISY Register
//  0x434 32  ENET0_RXDATA_SELECT_INPUT                 ENET0_RXDATA_SELECT_INPUT DAISY Register
//  0x438 32  ENET1_RXDATA_SELECT_INPUT                 ENET1_RXDATA_SELECT_INPUT DAISY Register
//  0x43C 32  ENET_RXEN_SELECT_INPUT                    ENET_RXEN_SELECT_INPUT DAISY Register
//  0x440 32  ENET_RXERR_SELECT_INPUT                   ENET_RXERR_SELECT_INPUT DAISY Register
//  0x444 32  ENET0_TIMER_SELECT_INPUT                  ENET0_TIMER_SELECT_INPUT DAISY Register
//  0x448 32  ENET_TXCLK_SELECT_INPUT                   ENET_TXCLK_SELECT_INPUT DAISY Register
//  0x44C 32  FLEXCAN1_RX_SELECT_INPUT                  FLEXCAN1_RX_SELECT_INPUT DAISY Register
//  0x450 32  FLEXCAN2_RX_SELECT_INPUT                  FLEXCAN2_RX_SELECT_INPUT DAISY Register
//  0x454 32  FLEXPWM1_PWMA3_SELECT_INPUT               FLEXPWM1_PWMA3_SELECT_INPUT DAISY Register
//  0x458 32  FLEXPWM1_PWMA0_SELECT_INPUT               FLEXPWM1_PWMA0_SELECT_INPUT DAISY Register
//  0x45C 32  FLEXPWM1_PWMA1_SELECT_INPUT               FLEXPWM1_PWMA1_SELECT_INPUT DAISY Register
//  0x460 32  FLEXPWM1_PWMA2_SELECT_INPUT               FLEXPWM1_PWMA2_SELECT_INPUT DAISY Register
//  0x464 32  FLEXPWM1_PWMB3_SELECT_INPUT               FLEXPWM1_PWMB3_SELECT_INPUT DAISY Register
//  0x468 32  FLEXPWM1_PWMB0_SELECT_INPUT               FLEXPWM1_PWMB0_SELECT_INPUT DAISY Register
//  0x46C 32  FLEXPWM1_PWMB1_SELECT_INPUT               FLEXPWM1_PWMB1_SELECT_INPUT DAISY Register
//  0x470 32  FLEXPWM1_PWMB2_SELECT_INPUT               FLEXPWM1_PWMB2_SELECT_INPUT DAISY Register
//  0x474 32  FLEXPWM2_PWMA3_SELECT_INPUT               FLEXPWM2_PWMA3_SELECT_INPUT DAISY Register
//  0x478 32  FLEXPWM2_PWMA0_SELECT_INPUT               FLEXPWM2_PWMA0_SELECT_INPUT DAISY Register
//  0x47C 32  FLEXPWM2_PWMA1_SELECT_INPUT               FLEXPWM2_PWMA1_SELECT_INPUT DAISY Register
//  0x480 32  FLEXPWM2_PWMA2_SELECT_INPUT               FLEXPWM2_PWMA2_SELECT_INPUT DAISY Register
//  0x484 32  FLEXPWM2_PWMB3_SELECT_INPUT               FLEXPWM2_PWMB3_SELECT_INPUT DAISY Register
//  0x488 32  FLEXPWM2_PWMB0_SELECT_INPUT               FLEXPWM2_PWMB0_SELECT_INPUT DAISY Register
//  0x48C 32  FLEXPWM2_PWMB1_SELECT_INPUT               FLEXPWM2_PWMB1_SELECT_INPUT DAISY Register
//  0x490 32  FLEXPWM2_PWMB2_SELECT_INPUT               FLEXPWM2_PWMB2_SELECT_INPUT DAISY Register
//  0x494 32  FLEXPWM4_PWMA0_SELECT_INPUT               FLEXPWM4_PWMA0_SELECT_INPUT DAISY Register
//  0x498 32  FLEXPWM4_PWMA1_SELECT_INPUT               FLEXPWM4_PWMA1_SELECT_INPUT DAISY Register
//  0x49C 32  FLEXPWM4_PWMA2_SELECT_INPUT               FLEXPWM4_PWMA2_SELECT_INPUT DAISY Register
//  0x4A0 32  FLEXPWM4_PWMA3_SELECT_INPUT               FLEXPWM4_PWMA3_SELECT_INPUT DAISY Register
//  0x4A4 32  FLEXSPIA_DQS_SELECT_INPUT                 FLEXSPIA_DQS_SELECT_INPUT DAISY Register
//  0x4A8 32  FLEXSPIA_DATA0_SELECT_INPUT               FLEXSPIA_DATA0_SELECT_INPUT DAISY Register
//  0x4AC 32  FLEXSPIA_DATA1_SELECT_INPUT               FLEXSPIA_DATA1_SELECT_INPUT DAISY Register
//  0x4B0 32  FLEXSPIA_DATA2_SELECT_INPUT               FLEXSPIA_DATA2_SELECT_INPUT DAISY Register
//  0x4B4 32  FLEXSPIA_DATA3_SELECT_INPUT               FLEXSPIA_DATA3_SELECT_INPUT DAISY Register
//  0x4B8 32  FLEXSPIB_DATA0_SELECT_INPUT               FLEXSPIB_DATA0_SELECT_INPUT DAISY Register
//  0x4BC 32  FLEXSPIB_DATA1_SELECT_INPUT               FLEXSPIB_DATA1_SELECT_INPUT DAISY Register
//  0x4C0 32  FLEXSPIB_DATA2_SELECT_INPUT               FLEXSPIB_DATA2_SELECT_INPUT DAISY Register
//  0x4C4 32  FLEXSPIB_DATA3_SELECT_INPUT               FLEXSPIB_DATA3_SELECT_INPUT DAISY Register
//  0x4C8 32  FLEXSPIA_SCK_SELECT_INPUT                 FLEXSPIA_SCK_SELECT_INPUT DAISY Register
//  0x4CC 32  LPI2C1_SCL_SELECT_INPUT                   LPI2C1_SCL_SELECT_INPUT DAISY Register
//  0x4D0 32  LPI2C1_SDA_SELECT_INPUT                   LPI2C1_SDA_SELECT_INPUT DAISY Register
//  0x4D4 32  LPI2C2_SCL_SELECT_INPUT                   LPI2C2_SCL_SELECT_INPUT DAISY Register
//  0x4D8 32  LPI2C2_SDA_SELECT_INPUT                   LPI2C2_SDA_SELECT_INPUT DAISY Register
//  0x4DC 32  LPI2C3_SCL_SELECT_INPUT                   LPI2C3_SCL_SELECT_INPUT DAISY Register
//  0x4E0 32  LPI2C3_SDA_SELECT_INPUT                   LPI2C3_SDA_SELECT_INPUT DAISY Register
//  0x4E4 32  LPI2C4_SCL_SELECT_INPUT                   LPI2C4_SCL_SELECT_INPUT DAISY Register
//  0x4E8 32  LPI2C4_SDA_SELECT_INPUT                   LPI2C4_SDA_SELECT_INPUT DAISY Register
//  0x4EC 32  LPSPI1_PCS0_SELECT_INPUT                  LPSPI1_PCS0_SELECT_INPUT DAISY Register
//  0x4F0 32  LPSPI1_SCK_SELECT_INPUT                   LPSPI1_SCK_SELECT_INPUT DAISY Register
//  0x4F4 32  LPSPI1_SDI_SELECT_INPUT                   LPSPI1_SDI_SELECT_INPUT DAISY Register
//  0x4F8 32  LPSPI1_SDO_SELECT_INPUT                   LPSPI1_SDO_SELECT_INPUT DAISY Register
//  0x4FC 32  LPSPI2_PCS0_SELECT_INPUT                  LPSPI2_PCS0_SELECT_INPUT DAISY Register
//  0x500 32  LPSPI2_SCK_SELECT_INPUT                   LPSPI2_SCK_SELECT_INPUT DAISY Register
//  0x504 32  LPSPI2_SDI_SELECT_INPUT                   LPSPI2_SDI_SELECT_INPUT DAISY Register
//  0x508 32  LPSPI2_SDO_SELECT_INPUT                   LPSPI2_SDO_SELECT_INPUT DAISY Register
//  0x50C 32  LPSPI3_PCS0_SELECT_INPUT                  LPSPI3_PCS0_SELECT_INPUT DAISY Register
//  0x510 32  LPSPI3_SCK_SELECT_INPUT                   LPSPI3_SCK_SELECT_INPUT DAISY Register
//  0x514 32  LPSPI3_SDI_SELECT_INPUT                   LPSPI3_SDI_SELECT_INPUT DAISY Register
//  0x518 32  LPSPI3_SDO_SELECT_INPUT                   LPSPI3_SDO_SELECT_INPUT DAISY Register
//  0x51C 32  LPSPI4_PCS0_SELECT_INPUT                  LPSPI4_PCS0_SELECT_INPUT DAISY Register
//  0x520 32  LPSPI4_SCK_SELECT_INPUT                   LPSPI4_SCK_SELECT_INPUT DAISY Register
//  0x524 32  LPSPI4_SDI_SELECT_INPUT                   LPSPI4_SDI_SELECT_INPUT DAISY Register
//  0x528 32  LPSPI4_SDO_SELECT_INPUT                   LPSPI4_SDO_SELECT_INPUT DAISY Register
//  0x52C 32  LPUART2_RX_SELECT_INPUT                   LPUART2_RX_SELECT_INPUT DAISY Register
//  0x530 32  LPUART2_TX_SELECT_INPUT                   LPUART2_TX_SELECT_INPUT DAISY Register
//  0x534 32  LPUART3_CTS_B_SELECT_INPUT                LPUART3_CTS_B_SELECT_INPUT DAISY Register
//  0x538 32  LPUART3_RX_SELECT_INPUT                   LPUART3_RX_SELECT_INPUT DAISY Register
//  0x53C 32  LPUART3_TX_SELECT_INPUT                   LPUART3_TX_SELECT_INPUT DAISY Register
//  0x540 32  LPUART4_RX_SELECT_INPUT                   LPUART4_RX_SELECT_INPUT DAISY Register
//  0x544 32  LPUART4_TX_SELECT_INPUT                   LPUART4_TX_SELECT_INPUT DAISY Register
//  0x548 32  LPUART5_RX_SELECT_INPUT                   LPUART5_RX_SELECT_INPUT DAISY Register
//  0x54C 32  LPUART5_TX_SELECT_INPUT                   LPUART5_TX_SELECT_INPUT DAISY Register
//  0x550 32  LPUART6_RX_SELECT_INPUT                   LPUART6_RX_SELECT_INPUT DAISY Register
//  0x554 32  LPUART6_TX_SELECT_INPUT                   LPUART6_TX_SELECT_INPUT DAISY Register
//  0x558 32  LPUART7_RX_SELECT_INPUT                   LPUART7_RX_SELECT_INPUT DAISY Register
//  0x55C 32  LPUART7_TX_SELECT_INPUT                   LPUART7_TX_SELECT_INPUT DAISY Register
//  0x560 32  LPUART8_RX_SELECT_INPUT                   LPUART8_RX_SELECT_INPUT DAISY Register
//  0x564 32  LPUART8_TX_SELECT_INPUT                   LPUART8_TX_SELECT_INPUT DAISY Register
//  0x568 32  NMI_SELECT_INPUT                          NMI_GLUE_NMI_SELECT_INPUT DAISY Register
//  0x56C 32  QTIMER2_TIMER0_SELECT_INPUT               QTIMER2_TIMER0_SELECT_INPUT DAISY Register
//  0x570 32  QTIMER2_TIMER1_SELECT_INPUT               QTIMER2_TIMER1_SELECT_INPUT DAISY Register
//  0x574 32  QTIMER2_TIMER2_SELECT_INPUT               QTIMER2_TIMER2_SELECT_INPUT DAISY Register
//  0x578 32  QTIMER2_TIMER3_SELECT_INPUT               QTIMER2_TIMER3_SELECT_INPUT DAISY Register
//  0x57C 32  QTIMER3_TIMER0_SELECT_INPUT               QTIMER3_TIMER0_SELECT_INPUT DAISY Register
//  0x580 32  QTIMER3_TIMER1_SELECT_INPUT               QTIMER3_TIMER1_SELECT_INPUT DAISY Register
//  0x584 32  QTIMER3_TIMER2_SELECT_INPUT               QTIMER3_TIMER2_SELECT_INPUT DAISY Register
//  0x588 32  QTIMER3_TIMER3_SELECT_INPUT               QTIMER3_TIMER3_SELECT_INPUT DAISY Register
//  0x58C 32  SAI1_MCLK2_SELECT_INPUT                   SAI1_MCLK2_SELECT_INPUT DAISY Register
//  0x590 32  SAI1_RX_BCLK_SELECT_INPUT                 SAI1_RX_BCLK_SELECT_INPUT DAISY Register
//  0x594 32  SAI1_RX_DATA0_SELECT_INPUT                SAI1_RX_DATA0_SELECT_INPUT DAISY Register
//  0x598 32  SAI1_RX_DATA1_SELECT_INPUT                SAI1_RX_DATA1_SELECT_INPUT DAISY Register
//  0x59C 32  SAI1_RX_DATA2_SELECT_INPUT                SAI1_RX_DATA2_SELECT_INPUT DAISY Register
//  0x5A0 32  SAI1_RX_DATA3_SELECT_INPUT                SAI1_RX_DATA3_SELECT_INPUT DAISY Register
//  0x5A4 32  SAI1_RX_SYNC_SELECT_INPUT                 SAI1_RX_SYNC_SELECT_INPUT DAISY Register
//  0x5A8 32  SAI1_TX_BCLK_SELECT_INPUT                 SAI1_TX_BCLK_SELECT_INPUT DAISY Register
//  0x5AC 32  SAI1_TX_SYNC_SELECT_INPUT                 SAI1_TX_SYNC_SELECT_INPUT DAISY Register
//  0x5B0 32  SAI2_MCLK2_SELECT_INPUT                   SAI2_MCLK2_SELECT_INPUT DAISY Register
//  0x5B4 32  SAI2_RX_BCLK_SELECT_INPUT                 SAI2_RX_BCLK_SELECT_INPUT DAISY Register
//  0x5B8 32  SAI2_RX_DATA0_SELECT_INPUT                SAI2_RX_DATA0_SELECT_INPUT DAISY Register
//  0x5BC 32  SAI2_RX_SYNC_SELECT_INPUT                 SAI2_RX_SYNC_SELECT_INPUT DAISY Register
//  0x5C0 32  SAI2_TX_BCLK_SELECT_INPUT                 SAI2_TX_BCLK_SELECT_INPUT DAISY Register
//  0x5C4 32  SAI2_TX_SYNC_SELECT_INPUT                 SAI2_TX_SYNC_SELECT_INPUT DAISY Register
//  0x5C8 32  SPDIF_IN_SELECT_INPUT                     SPDIF_IN_SELECT_INPUT DAISY Register
//  0x5CC 32  USB_OTG2_OC_SELECT_INPUT                  USB_OTG2_OC_SELECT_INPUT DAISY Register
//  0x5D0 32  USB_OTG1_OC_SELECT_INPUT                  USB_OTG1_OC_SELECT_INPUT DAISY Register
//  0x5D4 32  USDHC1_CD_B_SELECT_INPUT                  USDHC1_CD_B_SELECT_INPUT DAISY Register
//  0x5D8 32  USDHC1_WP_SELECT_INPUT                    USDHC1_WP_SELECT_INPUT DAISY Register
//  0x5DC 32  USDHC2_CLK_SELECT_INPUT                   USDHC2_CLK_SELECT_INPUT DAISY Register
//  0x5E0 32  USDHC2_CD_B_SELECT_INPUT                  USDHC2_CD_B_SELECT_INPUT DAISY Register
//  0x5E4 32  USDHC2_CMD_SELECT_INPUT                   USDHC2_CMD_SELECT_INPUT DAISY Register
//  0x5E8 32  USDHC2_DATA0_SELECT_INPUT                 USDHC2_DATA0_SELECT_INPUT DAISY Register
//  0x5EC 32  USDHC2_DATA1_SELECT_INPUT                 USDHC2_DATA1_SELECT_INPUT DAISY Register
//  0x5F0 32  USDHC2_DATA2_SELECT_INPUT                 USDHC2_DATA2_SELECT_INPUT DAISY Register
//  0x5F4 32  USDHC2_DATA3_SELECT_INPUT                 USDHC2_DATA3_SELECT_INPUT DAISY Register
//  0x5F8 32  USDHC2_DATA4_SELECT_INPUT                 USDHC2_DATA4_SELECT_INPUT DAISY Register
//  0x5FC 32  USDHC2_DATA5_SELECT_INPUT                 USDHC2_DATA5_SELECT_INPUT DAISY Register
//  0x600 32  USDHC2_DATA6_SELECT_INPUT                 USDHC2_DATA6_SELECT_INPUT DAISY Register
//  0x604 32  USDHC2_DATA7_SELECT_INPUT                 USDHC2_DATA7_SELECT_INPUT DAISY Register
//  0x608 32  USDHC2_WP_SELECT_INPUT                    USDHC2_WP_SELECT_INPUT DAISY Register
//  0x60C 32  XBAR1_IN02_SELECT_INPUT                   XBAR1_IN02_SELECT_INPUT DAISY Register
//  0x610 32  XBAR1_IN03_SELECT_INPUT                   XBAR1_IN03_SELECT_INPUT DAISY Register
//  0x614 32  XBAR1_IN04_SELECT_INPUT                   XBAR1_IN04_SELECT_INPUT DAISY Register
//  0x618 32  XBAR1_IN05_SELECT_INPUT                   XBAR1_IN05_SELECT_INPUT DAISY Register
//  0x61C 32  XBAR1_IN06_SELECT_INPUT                   XBAR1_IN06_SELECT_INPUT DAISY Register
//  0x620 32  XBAR1_IN07_SELECT_INPUT                   XBAR1_IN07_SELECT_INPUT DAISY Register
//  0x624 32  XBAR1_IN08_SELECT_INPUT                   XBAR1_IN08_SELECT_INPUT DAISY Register
//  0x628 32  XBAR1_IN09_SELECT_INPUT                   XBAR1_IN09_SELECT_INPUT DAISY Register
//  0x62C 32  XBAR1_IN17_SELECT_INPUT                   XBAR1_IN17_SELECT_INPUT DAISY Register
//  0x630 32  XBAR1_IN18_SELECT_INPUT                   XBAR1_IN18_SELECT_INPUT DAISY Register
//  0x634 32  XBAR1_IN20_SELECT_INPUT                   XBAR1_IN20_SELECT_INPUT DAISY Register
//  0x638 32  XBAR1_IN22_SELECT_INPUT                   XBAR1_IN22_SELECT_INPUT DAISY Register
//  0x63C 32  XBAR1_IN23_SELECT_INPUT                   XBAR1_IN23_SELECT_INPUT DAISY Register
//  0x640 32  XBAR1_IN24_SELECT_INPUT                   XBAR1_IN24_SELECT_INPUT DAISY Register
//  0x644 32  XBAR1_IN14_SELECT_INPUT                   XBAR1_IN14_SELECT_INPUT DAISY Register
//  0x648 32  XBAR1_IN15_SELECT_INPUT                   XBAR1_IN15_SELECT_INPUT DAISY Register
//  0x64C 32  XBAR1_IN16_SELECT_INPUT                   XBAR1_IN16_SELECT_INPUT DAISY Register
//  0x650 32  XBAR1_IN25_SELECT_INPUT                   XBAR1_IN25_SELECT_INPUT DAISY Register
//  0x654 32  XBAR1_IN19_SELECT_INPUT                   XBAR1_IN19_SELECT_INPUT DAISY Register
//  0x658 32  XBAR1_IN21_SELECT_INPUT                   XBAR1_IN23_SELECT_INPUT DAISY Register
//  0x65C 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_00             SW_MUX_CTL_PAD_GPIO_SPI_B0_00 SW MUX Control Register
//  0x660 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_01             SW_MUX_CTL_PAD_GPIO_SPI_B0_01 SW MUX Control Register
//  0x664 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_02             SW_MUX_CTL_PAD_GPIO_SPI_B0_02 SW MUX Control Register
//  0x668 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_03             SW_MUX_CTL_PAD_GPIO_SPI_B0_03 SW MUX Control Register
//  0x66C 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_04             SW_MUX_CTL_PAD_GPIO_SPI_B0_04 SW MUX Control Register
//  0x670 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_05             SW_MUX_CTL_PAD_GPIO_SPI_B0_05 SW MUX Control Register
//  0x674 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_06             SW_MUX_CTL_PAD_GPIO_SPI_B0_06 SW MUX Control Register
//  0x678 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_07             SW_MUX_CTL_PAD_GPIO_SPI_B0_07 SW MUX Control Register
//  0x67C 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_08             SW_MUX_CTL_PAD_GPIO_SPI_B0_08 SW MUX Control Register
//  0x680 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_09             SW_MUX_CTL_PAD_GPIO_SPI_B0_09 SW MUX Control Register
//  0x684 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_10             SW_MUX_CTL_PAD_GPIO_SPI_B0_10 SW MUX Control Register
//  0x688 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_11             SW_MUX_CTL_PAD_GPIO_SPI_B0_11 SW MUX Control Register
//  0x68C 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_12             SW_MUX_CTL_PAD_GPIO_SPI_B0_12 SW MUX Control Register
//  0x690 32  SW_MUX_CTL_PAD_GPIO_SPI_B0_13             SW_MUX_CTL_PAD_GPIO_SPI_B0_13 SW MUX Control Register
//  0x694 32  SW_MUX_CTL_PAD_GPIO_SPI_B1_00             SW_MUX_CTL_PAD_GPIO_SPI_B1_00 SW MUX Control Register
//  0x698 32  SW_MUX_CTL_PAD_GPIO_SPI_B1_01             SW_MUX_CTL_PAD_GPIO_SPI_B1_01 SW MUX Control Register
//  0x69C 32  SW_MUX_CTL_PAD_GPIO_SPI_B1_02             SW_MUX_CTL_PAD_GPIO_SPI_B1_02 SW MUX Control Register
//  0x6A0 32  SW_MUX_CTL_PAD_GPIO_SPI_B1_03             SW_MUX_CTL_PAD_GPIO_SPI_B1_03 SW MUX Control Register
//  0x6A4 32  SW_MUX_CTL_PAD_GPIO_SPI_B1_04             SW_MUX_CTL_PAD_GPIO_SPI_B1_04 SW MUX Control Register
//  0x6A8 32  SW_MUX_CTL_PAD_GPIO_SPI_B1_05             SW_MUX_CTL_PAD_GPIO_SPI_B1_05 SW MUX Control Register
//  0x6AC 32  SW_MUX_CTL_PAD_GPIO_SPI_B1_06             SW_MUX_CTL_PAD_GPIO_SPI_B1_06 SW MUX Control Register
//  0x6B0 32  SW_MUX_CTL_PAD_GPIO_SPI_B1_07             SW_MUX_CTL_PAD_GPIO_SPI_B1_07 SW MUX Control Register
//  0x6B4 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_00             SW_PAD_CTL_PAD_GPIO_SPI_B0_00 SW PAD Control Register
//  0x6B8 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_01             SW_PAD_CTL_PAD_GPIO_SPI_B0_01 SW PAD Control Register
//  0x6BC 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_02             SW_PAD_CTL_PAD_GPIO_SPI_B0_02 SW PAD Control Register
//  0x6C0 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_03             SW_PAD_CTL_PAD_GPIO_SPI_B0_03 SW PAD Control Register
//  0x6C4 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_04             SW_PAD_CTL_PAD_GPIO_SPI_B0_04 SW PAD Control Register
//  0x6C8 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_05             SW_PAD_CTL_PAD_GPIO_SPI_B0_05 SW PAD Control Register
//  0x6CC 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_06             SW_PAD_CTL_PAD_GPIO_SPI_B0_06 SW PAD Control Register
//  0x6D0 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_07             SW_PAD_CTL_PAD_GPIO_SPI_B0_07 SW PAD Control Register
//  0x6D4 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_08             SW_PAD_CTL_PAD_GPIO_SPI_B0_08 SW PAD Control Register
//  0x6D8 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_09             SW_PAD_CTL_PAD_GPIO_SPI_B0_09 SW PAD Control Register
//  0x6DC 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_10             SW_PAD_CTL_PAD_GPIO_SPI_B0_10 SW PAD Control Register
//  0x6E0 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_11             SW_PAD_CTL_PAD_GPIO_SPI_B0_11 SW PAD Control Register
//  0x6E4 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_12             SW_PAD_CTL_PAD_GPIO_SPI_B0_12 SW PAD Control Register
//  0x6E8 32  SW_PAD_CTL_PAD_GPIO_SPI_B0_13             SW_PAD_CTL_PAD_GPIO_SPI_B0_13 SW PAD Control Register
//  0x6EC 32  SW_PAD_CTL_PAD_GPIO_SPI_B1_00             SW_PAD_CTL_PAD_GPIO_SPI_B1_00 SW PAD Control Register
//  0x6F0 32  SW_PAD_CTL_PAD_GPIO_SPI_B1_01             SW_PAD_CTL_PAD_GPIO_SPI_B1_01 SW PAD Control Register
//  0x6F4 32  SW_PAD_CTL_PAD_GPIO_SPI_B1_02             SW_PAD_CTL_PAD_GPIO_SPI_B1_02 SW PAD Control Register
//  0x6F8 32  SW_PAD_CTL_PAD_GPIO_SPI_B1_03             SW_PAD_CTL_PAD_GPIO_SPI_B1_03 SW PAD Control Register
//  0x6FC 32  SW_PAD_CTL_PAD_GPIO_SPI_B1_04             SW_PAD_CTL_PAD_GPIO_SPI_B1_04 SW PAD Control Register
//  0x700 32  SW_PAD_CTL_PAD_GPIO_SPI_B1_05             SW_PAD_CTL_PAD_GPIO_SPI_B1_05 SW PAD Control Register
//  0x704 32  SW_PAD_CTL_PAD_GPIO_SPI_B1_06             SW_PAD_CTL_PAD_GPIO_SPI_B1_06 SW PAD Control Register
//  0x708 32  SW_PAD_CTL_PAD_GPIO_SPI_B1_07             SW_PAD_CTL_PAD_GPIO_SPI_B1_07 SW PAD Control Register
//  0x70C 32  ENET2_IPG_CLK_RMII_SELECT_INPUT           ENET2_IPG_CLK_RMII_SELECT_INPUT DAISY Register
//  0x710 32  ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT      ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT DAISY Register
//  0x714 32  ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0  ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0 DAISY Register
//  0x718 32  ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1  ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1 DAISY Register
//  0x71C 32  ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT      ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT DAISY Register
//  0x720 32  ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT     ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT DAISY Register
//  0x724 32  ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0   ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0 DAISY Register
//  0x728 32  ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT     ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT DAISY Register
//  0x72C 32  FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT      FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT DAISY Register
//  0x730 32  FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT  FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT DAISY Register
//  0x734 32  FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT  FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT DAISY Register
//  0x738 32  FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT  FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT DAISY Register
//  0x73C 32  FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT  FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT DAISY Register
//  0x740 32  FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT  FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT DAISY Register
//  0x744 32  FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT  FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT DAISY Register
//  0x748 32  FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT  FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT DAISY Register
//  0x74C 32  FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT  FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT DAISY Register
//  0x750 32  FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT      FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT DAISY Register
//  0x754 32  FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT      FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT DAISY Register
//  0x758 32  GPT1_IPP_IND_CAPIN1_SELECT_INPUT          GPT1_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register
//  0x75C 32  GPT1_IPP_IND_CAPIN2_SELECT_INPUT          GPT1_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register
//  0x760 32  GPT1_IPP_IND_CLKIN_SELECT_INPUT           GPT1_IPP_IND_CLKIN_SELECT_INPUT DAISY Register
//  0x764 32  GPT2_IPP_IND_CAPIN1_SELECT_INPUT          GPT2_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register
//  0x768 32  GPT2_IPP_IND_CAPIN2_SELECT_INPUT          GPT2_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register
//  0x76C 32  GPT2_IPP_IND_CLKIN_SELECT_INPUT           GPT2_IPP_IND_CLKIN_SELECT_INPUT DAISY Register
//  0x770 32  SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2      SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2 DAISY Register
//  0x774 32  SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT      SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT DAISY Register
//  0x778 32  SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0    SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register
//  0x77C 32  SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT      SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT DAISY Register
//  0x780 32  SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT      SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT DAISY Register
//  0x784 32  SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT      SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register
//  0x788 32  SEMC_I_IPP_IND_DQS4_SELECT_INPUT          SEMC_I_IPP_IND_DQS4_SELECT_INPUT DAISY Register
//  0x78C 32  CANFD_IPP_IND_CANRX_SELECT_INPUT          CANFD_IPP_IND_CANRX_SELECT_INPUT DAISY Register
// Import:
//  github.com/embeddedgo/imxrt/p/mmap
package iomuxc

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_00 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_00 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA00 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_00 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA00 of instance: flexpwm4
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_00 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPSPI2_SCK of instance: lpspi2
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_00 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_XBAR_IN02 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_00 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO00 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_00 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO00 of instance: gpio4
	SION     SW_MUX_CTL_PAD_GPIO_EMC_00 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_00 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_00 = 0x01 << 4 //  Force input path of pad GPIO_EMC_00
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_01 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_01 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA01 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_01 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM4_PWMB00 of instance: flexpwm4
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_01 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPSPI2_PCS0 of instance: lpspi2
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_01 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_IN03 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_01 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO01 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_01 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO01 of instance: gpio4
	SION     SW_MUX_CTL_PAD_GPIO_EMC_01 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_01 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_01 = 0x01 << 4 //  Force input path of pad GPIO_EMC_01
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_02 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_02 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA02 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_02 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA01 of instance: flexpwm4
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_02 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPSPI2_SDO of instance: lpspi2
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_02 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_INOUT04 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_02 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO02 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_02 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO02 of instance: gpio4
	SION     SW_MUX_CTL_PAD_GPIO_EMC_02 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_02 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_02 = 0x01 << 4 //  Force input path of pad GPIO_EMC_02
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_03 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_03 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA03 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_03 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM4_PWMB01 of instance: flexpwm4
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_03 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPSPI2_SDI of instance: lpspi2
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_03 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_INOUT05 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_03 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO03 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_03 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO03 of instance: gpio4
	SION     SW_MUX_CTL_PAD_GPIO_EMC_03 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_03 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_03 = 0x01 << 4 //  Force input path of pad GPIO_EMC_03
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_04 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_04 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA04 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_04 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA02 of instance: flexpwm4
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_04 = 0x02 << 0 //  Select mux mode: ALT2 mux port: SAI2_TX_DATA of instance: sai2
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_04 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_INOUT06 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_04 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO04 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_04 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO04 of instance: gpio4
	SION     SW_MUX_CTL_PAD_GPIO_EMC_04 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_04 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_04 = 0x01 << 4 //  Force input path of pad GPIO_EMC_04
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_05 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_05 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA05 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_05 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM4_PWMB02 of instance: flexpwm4
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_05 = 0x02 << 0 //  Select mux mode: ALT2 mux port: SAI2_TX_SYNC of instance: sai2
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_05 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_INOUT07 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_05 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO05 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_05 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO05 of instance: gpio4
	SION     SW_MUX_CTL_PAD_GPIO_EMC_05 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_05 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_05 = 0x01 << 4 //  Force input path of pad GPIO_EMC_05
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_06 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_06 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA06 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_06 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM2_PWMA00 of instance: flexpwm2
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_06 = 0x02 << 0 //  Select mux mode: ALT2 mux port: SAI2_TX_BCLK of instance: sai2
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_06 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_INOUT08 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_06 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO06 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_06 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO06 of instance: gpio4
	SION     SW_MUX_CTL_PAD_GPIO_EMC_06 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_06 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_06 = 0x01 << 4 //  Force input path of pad GPIO_EMC_06
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_07 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_07 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA07 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_07 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM2_PWMB00 of instance: flexpwm2
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_07 = 0x02 << 0 //  Select mux mode: ALT2 mux port: SAI2_MCLK of instance: sai2
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_07 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_INOUT09 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_07 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO07 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_07 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO07 of instance: gpio4
	SION     SW_MUX_CTL_PAD_GPIO_EMC_07 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_07 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_07 = 0x01 << 4 //  Force input path of pad GPIO_EMC_07
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_08 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_08 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DM00 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_08 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM2_PWMA01 of instance: flexpwm2
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_08 = 0x02 << 0 //  Select mux mode: ALT2 mux port: SAI2_RX_DATA of instance: sai2
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_08 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_INOUT17 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_08 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO08 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_08 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO08 of instance: gpio4
	SION     SW_MUX_CTL_PAD_GPIO_EMC_08 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_08 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_08 = 0x01 << 4 //  Force input path of pad GPIO_EMC_08
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_09 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_09 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_ADDR00 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_09 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM2_PWMB01 of instance: flexpwm2
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_09 = 0x02 << 0 //  Select mux mode: ALT2 mux port: SAI2_RX_SYNC of instance: sai2
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_09 = 0x03 << 0 //  Select mux mode: ALT3 mux port: FLEXCAN2_TX of instance: flexcan2
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_09 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO09 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_09 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO09 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_09 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_B_SS1_B of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_09 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_09 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_09 = 0x01 << 4 //  Force input path of pad GPIO_EMC_09
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_10 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_10 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_ADDR01 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_10 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM2_PWMA02 of instance: flexpwm2
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_10 = 0x02 << 0 //  Select mux mode: ALT2 mux port: SAI2_RX_BCLK of instance: sai2
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_10 = 0x03 << 0 //  Select mux mode: ALT3 mux port: FLEXCAN2_RX of instance: flexcan2
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_10 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO10 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_10 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO10 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_10 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_B_SS0_B of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_10 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_10 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_10 = 0x01 << 4 //  Force input path of pad GPIO_EMC_10
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_11 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_11 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_ADDR02 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_11 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM2_PWMB02 of instance: flexpwm2
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_11 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPI2C4_SDA of instance: lpi2c4
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_11 = 0x03 << 0 //  Select mux mode: ALT3 mux port: USDHC2_RESET_B of instance: usdhc2
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_11 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO11 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_11 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO11 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_11 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_B_DQS of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_11 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_11 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_11 = 0x01 << 4 //  Force input path of pad GPIO_EMC_11
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_12 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_12 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_ADDR03 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_12 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_IN24 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_12 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPI2C4_SCL of instance: lpi2c4
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_12 = 0x03 << 0 //  Select mux mode: ALT3 mux port: USDHC1_WP of instance: usdhc1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_12 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_12 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO12 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_12 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_B_SCLK of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_12 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_12 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_12 = 0x01 << 4 //  Force input path of pad GPIO_EMC_12
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_13 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_13 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_ADDR04 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_13 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_IN25 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_13 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART3_TX of instance: lpuart3
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_13 = 0x03 << 0 //  Select mux mode: ALT3 mux port: MQS_RIGHT of instance: mqs
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_13 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_13 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO13 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_13 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_B_DATA00 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_13 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_13 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_13 = 0x01 << 4 //  Force input path of pad GPIO_EMC_13
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_14 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_14 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_ADDR05 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_14 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT19 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_14 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART3_RX of instance: lpuart3
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_14 = 0x03 << 0 //  Select mux mode: ALT3 mux port: MQS_LEFT of instance: mqs
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_14 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPSPI2_PCS1 of instance: lpspi2
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_14 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO14 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_14 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_B_DATA01 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_14 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_14 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_14 = 0x01 << 4 //  Force input path of pad GPIO_EMC_14
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_15 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_15 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_ADDR06 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_15 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_IN20 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_15 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART3_CTS_B of instance: lpuart3
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_15 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SPDIF_OUT of instance: spdif
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_15 = 0x04 << 0 //  Select mux mode: ALT4 mux port: QTIMER3_TIMER0 of instance: qtimer3
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_15 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO15 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_15 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_B_DATA02 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_15 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_15 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_15 = 0x01 << 4 //  Force input path of pad GPIO_EMC_15
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_16 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_16 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_ADDR07 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_16 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_IN21 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_16 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART3_RTS_B of instance: lpuart3
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_16 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SPDIF_IN of instance: spdif
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_16 = 0x04 << 0 //  Select mux mode: ALT4 mux port: QTIMER3_TIMER1 of instance: qtimer3
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_16 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO16 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_16 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_B_DATA03 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_16 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_16 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_16 = 0x01 << 4 //  Force input path of pad GPIO_EMC_16
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_17 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_17 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_ADDR08 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_17 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA03 of instance: flexpwm4
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_17 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART4_CTS_B of instance: lpuart4
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_17 = 0x03 << 0 //  Select mux mode: ALT3 mux port: FLEXCAN1_TX of instance: flexcan1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_17 = 0x04 << 0 //  Select mux mode: ALT4 mux port: QTIMER3_TIMER2 of instance: qtimer3
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_17 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO17 of instance: gpio4
	SION     SW_MUX_CTL_PAD_GPIO_EMC_17 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_17 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_17 = 0x01 << 4 //  Force input path of pad GPIO_EMC_17
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_18 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_18 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_ADDR09 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_18 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM4_PWMB03 of instance: flexpwm4
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_18 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART4_RTS_B of instance: lpuart4
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_18 = 0x03 << 0 //  Select mux mode: ALT3 mux port: FLEXCAN1_RX of instance: flexcan1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_18 = 0x04 << 0 //  Select mux mode: ALT4 mux port: QTIMER3_TIMER3 of instance: qtimer3
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_18 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO18 of instance: gpio4
	ALT6     SW_MUX_CTL_PAD_GPIO_EMC_18 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SNVS_VIO_5_CTL of instance: snvs_hp
	SION     SW_MUX_CTL_PAD_GPIO_EMC_18 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_18 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_18 = 0x01 << 4 //  Force input path of pad GPIO_EMC_18
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_19 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_19 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_ADDR11 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_19 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM2_PWMA03 of instance: flexpwm2
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_19 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART4_TX of instance: lpuart4
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_19 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_RDATA01 of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_19 = 0x04 << 0 //  Select mux mode: ALT4 mux port: QTIMER2_TIMER0 of instance: qtimer2
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_19 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO19 of instance: gpio4
	ALT6     SW_MUX_CTL_PAD_GPIO_EMC_19 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SNVS_VIO_5 of instance: snvs_hp
	SION     SW_MUX_CTL_PAD_GPIO_EMC_19 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_19 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_19 = 0x01 << 4 //  Force input path of pad GPIO_EMC_19
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_20 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_20 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_ADDR12 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_20 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM2_PWMB03 of instance: flexpwm2
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_20 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART4_RX of instance: lpuart4
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_20 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_RDATA00 of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_20 = 0x04 << 0 //  Select mux mode: ALT4 mux port: QTIMER2_TIMER1 of instance: qtimer2
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_20 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO20 of instance: gpio4
	SION     SW_MUX_CTL_PAD_GPIO_EMC_20 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_20 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_20 = 0x01 << 4 //  Force input path of pad GPIO_EMC_20
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_21 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_21 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_BA0 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_21 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM3_PWMA03 of instance: flexpwm3
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_21 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPI2C3_SDA of instance: lpi2c3
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_21 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_TDATA01 of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_21 = 0x04 << 0 //  Select mux mode: ALT4 mux port: QTIMER2_TIMER2 of instance: qtimer2
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_21 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO21 of instance: gpio4
	SION     SW_MUX_CTL_PAD_GPIO_EMC_21 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_21 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_21 = 0x01 << 4 //  Force input path of pad GPIO_EMC_21
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_22 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_22 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_BA1 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_22 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM3_PWMB03 of instance: flexpwm3
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_22 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPI2C3_SCL of instance: lpi2c3
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_22 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_TDATA00 of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_22 = 0x04 << 0 //  Select mux mode: ALT4 mux port: QTIMER2_TIMER3 of instance: qtimer2
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_22 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO22 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_22 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_A_SS1_B of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_22 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_22 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_22 = 0x01 << 4 //  Force input path of pad GPIO_EMC_22
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_23 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_23 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_ADDR10 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_23 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA00 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_23 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART5_TX of instance: lpuart5
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_23 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_RX_EN of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_23 = 0x04 << 0 //  Select mux mode: ALT4 mux port: GPT1_CAPTURE2 of instance: gpt1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_23 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO23 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_23 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_A_DQS of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_23 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_23 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_23 = 0x01 << 4 //  Force input path of pad GPIO_EMC_23
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_24 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_24 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_CAS of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_24 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB00 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_24 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART5_RX of instance: lpuart5
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_24 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_TX_EN of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_24 = 0x04 << 0 //  Select mux mode: ALT4 mux port: GPT1_CAPTURE1 of instance: gpt1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_24 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO24 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_24 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_A_SS0_B of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_24 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_24 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_24 = 0x01 << 4 //  Force input path of pad GPIO_EMC_24
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_25 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_25 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_RAS of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_25 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA01 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_25 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART6_TX of instance: lpuart6
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_25 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_TX_CLK of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_25 = 0x04 << 0 //  Select mux mode: ALT4 mux port: ENET_REF_CLK of instance: enet
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_25 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO25 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_25 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_A_SCLK of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_25 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_25 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_25 = 0x01 << 4 //  Force input path of pad GPIO_EMC_25
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_26 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_26 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_CLK of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_26 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB01 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_26 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART6_RX of instance: lpuart6
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_26 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_RX_ER of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_26 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO12 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_26 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO26 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_26 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_A_DATA00 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_26 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_26 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_26 = 0x01 << 4 //  Force input path of pad GPIO_EMC_26
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_27 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_27 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_CKE of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_27 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA02 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_27 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART5_RTS_B of instance: lpuart5
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_27 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPSPI1_SCK of instance: lpspi1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_27 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO13 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_27 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO27 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_27 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_A_DATA01 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_27 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_27 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_27 = 0x01 << 4 //  Force input path of pad GPIO_EMC_27
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_28 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_28 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_WE of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_28 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB02 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_28 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART5_CTS_B of instance: lpuart5
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_28 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPSPI1_SDO of instance: lpspi1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_28 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO14 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_28 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO28 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_28 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_A_DATA02 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_28 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_28 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_28 = 0x01 << 4 //  Force input path of pad GPIO_EMC_28
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_29 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_29 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_CS0 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_29 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM3_PWMA00 of instance: flexpwm3
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_29 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART6_RTS_B of instance: lpuart6
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_29 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPSPI1_SDI of instance: lpspi1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_29 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO15 of instance: flexio1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_29 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO29 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_29 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXSPI2_A_DATA03 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_29 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_29 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_29 = 0x01 << 4 //  Force input path of pad GPIO_EMC_29
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_30 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_30 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA08 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_30 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM3_PWMB00 of instance: flexpwm3
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_30 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART6_CTS_B of instance: lpuart6
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_30 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPSPI1_PCS0 of instance: lpspi1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_30 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA23 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_30 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO30 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_30 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TDATA00 of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_30 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_30 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_30 = 0x01 << 4 //  Force input path of pad GPIO_EMC_30
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_31 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_31 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA09 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_31 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM3_PWMA01 of instance: flexpwm3
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_31 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART7_TX of instance: lpuart7
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_31 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPSPI1_PCS1 of instance: lpspi1
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_31 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA22 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_31 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO4_IO31 of instance: gpio4
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_31 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TDATA01 of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_31 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_31 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_31 = 0x01 << 4 //  Force input path of pad GPIO_EMC_31
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_32 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_32 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA10 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_32 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM3_PWMB01 of instance: flexpwm3
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_32 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART7_RX of instance: lpuart7
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_32 = 0x03 << 0 //  Select mux mode: ALT3 mux port: CCM_PMIC_RDY of instance: ccm
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_32 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA21 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_32 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO18 of instance: gpio3
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_32 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TX_EN of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_32 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_32 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_32 = 0x01 << 4 //  Force input path of pad GPIO_EMC_32
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_33 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_33 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA11 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_33 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM3_PWMA02 of instance: flexpwm3
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_33 = 0x02 << 0 //  Select mux mode: ALT2 mux port: USDHC1_RESET_B of instance: usdhc1
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_33 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI3_RX_DATA of instance: sai3
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_33 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA20 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_33 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO19 of instance: gpio3
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_33 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TX_CLK of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_EMC_33 = 0x09 << 0 //  Select mux mode: ALT9 mux port: ENET2_REF_CLK2 of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_33 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_33 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_33 = 0x01 << 4 //  Force input path of pad GPIO_EMC_33
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_34 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_34 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA12 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_34 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM3_PWMB02 of instance: flexpwm3
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_34 = 0x02 << 0 //  Select mux mode: ALT2 mux port: USDHC1_VSELECT of instance: usdhc1
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_34 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI3_RX_SYNC of instance: sai3
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_34 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA19 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_34 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO20 of instance: gpio3
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_34 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RX_ER of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_34 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_34 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_34 = 0x01 << 4 //  Force input path of pad GPIO_EMC_34
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_35 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_35 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA13 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_35 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT18 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_35 = 0x02 << 0 //  Select mux mode: ALT2 mux port: GPT1_COMPARE1 of instance: gpt1
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_35 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI3_RX_BCLK of instance: sai3
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_35 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA18 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_35 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO21 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_EMC_35 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC1_CD_B of instance: usdhc1
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_35 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RDATA00 of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_35 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_35 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_35 = 0x01 << 4 //  Force input path of pad GPIO_EMC_35
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_36 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_36 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA14 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_36 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_IN22 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_36 = 0x02 << 0 //  Select mux mode: ALT2 mux port: GPT1_COMPARE2 of instance: gpt1
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_36 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI3_TX_DATA of instance: sai3
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_36 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA17 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_36 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO22 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_EMC_36 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC1_WP of instance: usdhc1
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_36 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RDATA01 of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_EMC_36 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXCAN3_TX of instance: flexcan3/canfd
	SION     SW_MUX_CTL_PAD_GPIO_EMC_36 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_36 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_36 = 0x01 << 4 //  Force input path of pad GPIO_EMC_36
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_37 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_37 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DATA15 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_37 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_IN23 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_37 = 0x02 << 0 //  Select mux mode: ALT2 mux port: GPT1_COMPARE3 of instance: gpt1
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_37 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI3_MCLK of instance: sai3
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_37 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA16 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_37 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO23 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_EMC_37 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_WP of instance: usdhc2
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_37 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RX_EN of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_EMC_37 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXCAN3_RX of instance: flexcan3/canfd
	SION     SW_MUX_CTL_PAD_GPIO_EMC_37 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_37 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_37 = 0x01 << 4 //  Force input path of pad GPIO_EMC_37
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_38 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_38 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DM01 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_38 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_38 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART8_TX of instance: lpuart8
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_38 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI3_TX_BCLK of instance: sai3
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_38 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_FIELD of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_38 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO24 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_EMC_38 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_VSELECT of instance: usdhc2
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_38 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_MDC of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_EMC_38 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_38 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_38 = 0x01 << 4 //  Force input path of pad GPIO_EMC_38
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_39 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_39 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_DQS of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_39 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_39 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART8_RX of instance: lpuart8
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_39 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI3_TX_SYNC of instance: sai3
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_39 = 0x04 << 0 //  Select mux mode: ALT4 mux port: WDOG1_WDOG_B of instance: wdog1
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_39 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO25 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_EMC_39 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_CD_B of instance: usdhc2
	ALT8     SW_MUX_CTL_PAD_GPIO_EMC_39 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_MDIO of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_EMC_39 = 0x09 << 0 //  Select mux mode: ALT9 mux port: SEMC_DQS4 of instance: semc
	SION     SW_MUX_CTL_PAD_GPIO_EMC_39 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_39 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_39 = 0x01 << 4 //  Force input path of pad GPIO_EMC_39
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_40 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_40 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_RDY of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_40 = 0x01 << 0 //  Select mux mode: ALT1 mux port: GPT2_CAPTURE2 of instance: gpt2
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_40 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPSPI1_PCS2 of instance: lpspi1
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_40 = 0x03 << 0 //  Select mux mode: ALT3 mux port: USB_OTG2_OC of instance: usb
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_40 = 0x04 << 0 //  Select mux mode: ALT4 mux port: ENET_MDC of instance: enet
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_40 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO26 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_EMC_40 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_RESET_B of instance: usdhc2
	ALT9     SW_MUX_CTL_PAD_GPIO_EMC_40 = 0x09 << 0 //  Select mux mode: ALT9 mux port: SEMC_CLK5 of instance: semc
	SION     SW_MUX_CTL_PAD_GPIO_EMC_40 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_40 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_40 = 0x01 << 4 //  Force input path of pad GPIO_EMC_40
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_EMC_41 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_EMC_41 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_CSX00 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_EMC_41 = 0x01 << 0 //  Select mux mode: ALT1 mux port: GPT2_CAPTURE1 of instance: gpt2
	ALT2     SW_MUX_CTL_PAD_GPIO_EMC_41 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPSPI1_PCS3 of instance: lpspi1
	ALT3     SW_MUX_CTL_PAD_GPIO_EMC_41 = 0x03 << 0 //  Select mux mode: ALT3 mux port: USB_OTG2_PWR of instance: usb
	ALT4     SW_MUX_CTL_PAD_GPIO_EMC_41 = 0x04 << 0 //  Select mux mode: ALT4 mux port: ENET_MDIO of instance: enet
	ALT5     SW_MUX_CTL_PAD_GPIO_EMC_41 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO27 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_EMC_41 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC1_VSELECT of instance: usdhc1
	SION     SW_MUX_CTL_PAD_GPIO_EMC_41 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_EMC_41 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_EMC_41 = 0x01 << 4 //  Force input path of pad GPIO_EMC_41
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXPWM2_PWMA03 of instance: flexpwm2
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT14 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 0x02 << 0 //  Select mux mode: ALT2 mux port: REF_CLK_32K of instance: xtalosc
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 0x03 << 0 //  Select mux mode: ALT3 mux port: USB_OTG2_ID of instance: usb
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPI2C1_SCLS of instance: lpi2c1
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO00 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC1_RESET_B of instance: usdhc1
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 0x07 << 0 //  Select mux mode: ALT7 mux port: LPSPI3_SCK of instance: lpspi3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_00
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXPWM2_PWMB03 of instance: flexpwm2
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT15 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 0x02 << 0 //  Select mux mode: ALT2 mux port: REF_CLK_24M of instance: anatop
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 0x03 << 0 //  Select mux mode: ALT3 mux port: USB_OTG1_ID of instance: anatop
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPI2C1_SDAS of instance: lpi2c1
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO01 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 0x06 << 0 //  Select mux mode: ALT6 mux port: EWM_OUT_B of instance: ewm
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 0x07 << 0 //  Select mux mode: ALT7 mux port: LPSPI3_SDO of instance: lpspi3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_01
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXCAN2_TX of instance: flexcan2
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT16 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART6_TX of instance: lpuart6
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 0x03 << 0 //  Select mux mode: ALT3 mux port: USB_OTG1_PWR of instance: usb
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXPWM1_PWMX00 of instance: flexpwm1
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO02 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 0x06 << 0 //  Select mux mode: ALT6 mux port: LPI2C1_HREQ of instance: lpi2c1
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 0x07 << 0 //  Select mux mode: ALT7 mux port: LPSPI3_SDI of instance: lpspi3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_02
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXCAN2_RX of instance: flexcan2
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT17 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART6_RX of instance: lpuart6
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 0x03 << 0 //  Select mux mode: ALT3 mux port: USB_OTG1_OC of instance: usb
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXPWM1_PWMX01 of instance: flexpwm1
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO03 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 0x06 << 0 //  Select mux mode: ALT6 mux port: REF_CLK_24M of instance: anatop
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 0x07 << 0 //  Select mux mode: ALT7 mux port: LPSPI3_PCS0 of instance: lpspi3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_03
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SRC_BOOT_MODE00 of instance: src
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 0 //  Select mux mode: ALT1 mux port: MQS_RIGHT of instance: mqs
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 0x02 << 0 //  Select mux mode: ALT2 mux port: ENET_TX_DATA03 of instance: enet
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI2_TX_SYNC of instance: sai2
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA09 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO04 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 0x06 << 0 //  Select mux mode: ALT6 mux port: PIT_TRIGGER00 of instance: pit
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 0x07 << 0 //  Select mux mode: ALT7 mux port: LPSPI3_PCS1 of instance: lpspi3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_04
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SRC_BOOT_MODE01 of instance: src
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 0 //  Select mux mode: ALT1 mux port: MQS_LEFT of instance: mqs
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 0x02 << 0 //  Select mux mode: ALT2 mux port: ENET_TX_DATA02 of instance: enet
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI2_TX_BCLK of instance: sai2
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA08 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO05 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 0x06 << 0 //  Select mux mode: ALT6 mux port: XBAR1_INOUT17 of instance: xbar1
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 0x07 << 0 //  Select mux mode: ALT7 mux port: LPSPI3_PCS2 of instance: lpspi3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_05
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 0x00 << 0 //  Select mux mode: ALT0 mux port: JTAG_TMS of instance: jtag_mux
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 0 //  Select mux mode: ALT1 mux port: GPT2_COMPARE1 of instance: gpt2
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 0x02 << 0 //  Select mux mode: ALT2 mux port: ENET_RX_CLK of instance: enet
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI2_RX_BCLK of instance: sai2
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA07 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO06 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 0x06 << 0 //  Select mux mode: ALT6 mux port: XBAR1_INOUT18 of instance: xbar1
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 0x07 << 0 //  Select mux mode: ALT7 mux port: LPSPI3_PCS3 of instance: lpspi3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_06
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 0x00 << 0 //  Select mux mode: ALT0 mux port: JTAG_TCK of instance: jtag_mux
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 0 //  Select mux mode: ALT1 mux port: GPT2_COMPARE2 of instance: gpt2
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 0x02 << 0 //  Select mux mode: ALT2 mux port: ENET_TX_ER of instance: enet
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI2_RX_SYNC of instance: sai2
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA06 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO07 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 0x06 << 0 //  Select mux mode: ALT6 mux port: XBAR1_INOUT19 of instance: xbar1
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 0x07 << 0 //  Select mux mode: ALT7 mux port: ENET_1588_EVENT3_OUT of instance: enet
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_07
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 0x00 << 0 //  Select mux mode: ALT0 mux port: JTAG_MOD of instance: jtag_mux
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 0 //  Select mux mode: ALT1 mux port: GPT2_COMPARE3 of instance: gpt2
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 0x02 << 0 //  Select mux mode: ALT2 mux port: ENET_RX_DATA03 of instance: enet
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI2_RX_DATA of instance: sai2
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA05 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO08 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 0x06 << 0 //  Select mux mode: ALT6 mux port: XBAR1_IN20 of instance: xbar1
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 0x07 << 0 //  Select mux mode: ALT7 mux port: ENET_1588_EVENT3_IN of instance: enet
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_08
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 0x00 << 0 //  Select mux mode: ALT0 mux port: JTAG_TDI of instance: jtag_mux
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM2_PWMA03 of instance: flexpwm2
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 0x02 << 0 //  Select mux mode: ALT2 mux port: ENET_RX_DATA02 of instance: enet
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI2_TX_DATA of instance: sai2
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA04 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO09 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 0x06 << 0 //  Select mux mode: ALT6 mux port: XBAR1_IN21 of instance: xbar1
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 0x07 << 0 //  Select mux mode: ALT7 mux port: GPT2_CLK of instance: gpt2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 0x09 << 0 //  Select mux mode: ALT9 mux port: SEMC_DQS4 of instance: semc
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_09
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x00 << 0 //  Select mux mode: ALT0 mux port: JTAG_TDO of instance: jtag_mux
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x02 << 0 //  Select mux mode: ALT2 mux port: ENET_CRS of instance: enet
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI2_MCLK of instance: sai2
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA03 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO10 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x06 << 0 //  Select mux mode: ALT6 mux port: XBAR1_IN22 of instance: xbar1
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x07 << 0 //  Select mux mode: ALT7 mux port: ENET_1588_EVENT0_OUT of instance: enet
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXCAN3_TX of instance: flexcan3/canfd
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x09 << 0 //  Select mux mode: ALT9 mux port: ARM_TRACE_SWO of instance: cm7_mx6rt
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_10
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x00 << 0 //  Select mux mode: ALT0 mux port: JTAG_TRSTB of instance: jtag_mux
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x02 << 0 //  Select mux mode: ALT2 mux port: ENET_COL of instance: enet
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x03 << 0 //  Select mux mode: ALT3 mux port: WDOG1_WDOG_B of instance: wdog1
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA02 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO11 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x06 << 0 //  Select mux mode: ALT6 mux port: XBAR1_IN23 of instance: xbar1
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x07 << 0 //  Select mux mode: ALT7 mux port: ENET_1588_EVENT0_IN of instance: enet
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXCAN3_RX of instance: flexcan3/canfd
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x09 << 0 //  Select mux mode: ALT9 mux port: SEMC_CLK6 of instance: semc
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_11
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LPI2C4_SCL of instance: lpi2c4
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 0 //  Select mux mode: ALT1 mux port: CCM_PMIC_READY of instance: ccm
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART1_TX of instance: lpuart1
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 0x03 << 0 //  Select mux mode: ALT3 mux port: WDOG2_WDOG_B of instance: wdog2
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXPWM1_PWMX02 of instance: flexpwm1
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO12 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 0x06 << 0 //  Select mux mode: ALT6 mux port: ENET_1588_EVENT1_OUT of instance: enet
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 0x07 << 0 //  Select mux mode: ALT7 mux port: NMI_GLUE_NMI of instance: nmi_glue
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_12
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LPI2C4_SDA of instance: lpi2c4
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 0 //  Select mux mode: ALT1 mux port: GPT1_CLK of instance: gpt1
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART1_RX of instance: lpuart1
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 0x03 << 0 //  Select mux mode: ALT3 mux port: EWM_OUT_B of instance: ewm
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXPWM1_PWMX03 of instance: flexpwm1
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO13 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 0x06 << 0 //  Select mux mode: ALT6 mux port: ENET_1588_EVENT1_IN of instance: enet
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 0x07 << 0 //  Select mux mode: ALT7 mux port: REF_CLK_24M of instance: anatop
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_13
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USB_OTG2_OC of instance: usb
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_IN24 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART1_CTS_B of instance: lpuart1
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_1588_EVENT0_OUT of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_VSYNC of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO14 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 0x06 << 0 //  Select mux mode: ALT6 mux port: FLEXCAN2_TX of instance: flexcan2
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXCAN3_TX of instance: flexcan3/canfd
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_14
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USB_OTG2_PWR of instance: usb
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_IN25 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART1_RTS_B of instance: lpuart1
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_1588_EVENT0_IN of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_HSYNC of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO15 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 0x06 << 0 //  Select mux mode: ALT6 mux port: FLEXCAN2_RX of instance: flexcan2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 0x07 << 0 //  Select mux mode: ALT7 mux port: WDOG1_WDOG_RST_B_DEB of instance: wdog1
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 0x08 << 0 //  Select mux mode: ALT8 mux port: FLEXCAN3_RX of instance: flexcan3/canfd
	SION     SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 4 //  Force input path of pad GPIO_AD_B0_15
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USB_OTG2_ID of instance: anatop
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER3_TIMER0 of instance: qtimer3
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART2_CTS_B of instance: lpuart2
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPI2C1_SCL of instance: lpi2c1
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x04 << 0 //  Select mux mode: ALT4 mux port: WDOG1_B of instance: wdog1
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO16 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC1_WP of instance: usdhc1
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_ROW07 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_1588_EVENT0_OUT of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO00 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_00
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USB_OTG1_PWR of instance: usb
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER3_TIMER1 of instance: qtimer3
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART2_RTS_B of instance: lpuart2
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPI2C1_SDA of instance: lpi2c1
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CCM_PMIC_READY of instance: ccm
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO17 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC1_VSELECT of instance: usdhc1
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_COL07 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_1588_EVENT0_IN of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO01 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_01
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USB_OTG1_ID of instance: anatop
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER3_TIMER2 of instance: qtimer3
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART2_TX of instance: lpuart2
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SPDIF_OUT of instance: spdif
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x04 << 0 //  Select mux mode: ALT4 mux port: ENET_1588_EVENT2_OUT of instance: enet
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO18 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC1_CD_B of instance: usdhc1
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_ROW06 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x08 << 0 //  Select mux mode: ALT8 mux port: GPT2_CLK of instance: gpt2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO02 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_02
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USB_OTG1_OC of instance: usb
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER3_TIMER3 of instance: qtimer3
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART2_RX of instance: lpuart2
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SPDIF_IN of instance: spdif
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x04 << 0 //  Select mux mode: ALT4 mux port: ENET_1588_EVENT2_IN of instance: enet
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO19 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_CD_B of instance: usdhc2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_COL06 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x08 << 0 //  Select mux mode: ALT8 mux port: GPT2_CAPTURE1 of instance: gpt2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO03 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_03
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPIB_DATA03 of instance: flexspi
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 0 //  Select mux mode: ALT1 mux port: ENET_MDC of instance: enet
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART3_CTS_B of instance: lpuart3
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SPDIF_SR_CLK of instance: spdif
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_PIXCLK of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO20 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_DATA0 of instance: usdhc2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_ROW05 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x08 << 0 //  Select mux mode: ALT8 mux port: GPT2_CAPTURE2 of instance: gpt2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO04 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_04
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPIB_DATA02 of instance: flexspi
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 0 //  Select mux mode: ALT1 mux port: ENET_MDIO of instance: enet
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART3_RTS_B of instance: lpuart3
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SPDIF_OUT of instance: spdif
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_MCLK of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO21 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_DATA1 of instance: usdhc2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_COL05 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x08 << 0 //  Select mux mode: ALT8 mux port: GPT2_COMPARE1 of instance: gpt2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO05 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_05
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPIB_DATA01 of instance: flexspi
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 0 //  Select mux mode: ALT1 mux port: LPI2C3_SDA of instance: lpi2c3
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART3_TX of instance: lpuart3
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SPDIF_LOCK of instance: spdif
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_VSYNC of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO22 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_DATA2 of instance: usdhc2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_ROW04 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x08 << 0 //  Select mux mode: ALT8 mux port: GPT2_COMPARE2 of instance: gpt2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO06 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_06
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPIB_DATA00 of instance: flexspi
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 0 //  Select mux mode: ALT1 mux port: LPI2C3_SCL of instance: lpi2c3
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART3_RX of instance: lpuart3
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SPDIF_EXT_CLK of instance: spdif
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_HSYNC of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO23 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_DATA3 of instance: usdhc2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_COL04 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x08 << 0 //  Select mux mode: ALT8 mux port: GPT2_COMPARE3 of instance: gpt2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO07 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_07
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPIA_SS1_B of instance: flexspi
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA00 of instance: flexpwm4
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXCAN1_TX of instance: flexcan1
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 0x03 << 0 //  Select mux mode: ALT3 mux port: CCM_PMIC_READY of instance: ccm
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA09 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO24 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_CMD of instance: usdhc2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_ROW03 of instance: kpp
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO08 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_08
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPIA_DQS of instance: flexspi
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA01 of instance: flexpwm4
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXCAN1_RX of instance: flexcan1
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA08 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO25 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_CLK of instance: usdhc2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_COL03 of instance: kpp
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO09 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_09
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPIA_DATA03 of instance: flexspi
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 0 //  Select mux mode: ALT1 mux port: WDOG1_B of instance: wdog1
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART8_TX of instance: lpuart8
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_RX_SYNC of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA07 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO26 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_WP of instance: usdhc2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_ROW02 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_1588_EVENT1_OUT of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO10 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_10
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPIA_DATA02 of instance: flexspi
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 0 //  Select mux mode: ALT1 mux port: EWM_OUT_B of instance: ewm
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART8_RX of instance: lpuart8
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_RX_BCLK of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA06 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO27 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_RESET_B of instance: usdhc2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_COL02 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_1588_EVENT1_IN of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO11 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_11
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPIA_DATA01 of instance: flexspi
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 0 //  Select mux mode: ALT1 mux port: ACMP_OUT00 of instance: acmp
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPSPI3_PCS0 of instance: lpspi3
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_RX_DATA00 of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA05 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO28 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_DATA4 of instance: usdhc2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_ROW01 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_1588_EVENT2_OUT of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO12 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_12
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPIA_DATA00 of instance: flexspi
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 0 //  Select mux mode: ALT1 mux port: ACMP_OUT01 of instance: acmp
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPSPI3_SDI of instance: lpspi3
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_DATA00 of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA04 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO29 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_DATA5 of instance: usdhc2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_COL01 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_1588_EVENT2_IN of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO13 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_13
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPIA_SCLK of instance: flexspi
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 0 //  Select mux mode: ALT1 mux port: ACMP_OUT02 of instance: acmp
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPSPI3_SDO of instance: lpspi3
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_BCLK of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA03 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO30 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_DATA6 of instance: usdhc2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_ROW00 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_1588_EVENT3_OUT of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO14 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_14
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPIA_SS0_B of instance: flexspi
	ALT1     SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 0 //  Select mux mode: ALT1 mux port: ACMP_OUT03 of instance: acmp
	ALT2     SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPSPI3_SCK of instance: lpspi3
	ALT3     SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_SYNC of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x04 << 0 //  Select mux mode: ALT4 mux port: CSI_DATA02 of instance: csi
	ALT5     SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO1_IO31 of instance: gpio1
	ALT6     SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC2_DATA7 of instance: usdhc2
	ALT7     SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x07 << 0 //  Select mux mode: ALT7 mux port: KPP_COL00 of instance: kpp
	ALT8     SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_1588_EVENT3_IN of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO15 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 4 //  Force input path of pad GPIO_AD_B1_15
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_00 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_00 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_CLK of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_00 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER1_TIMER0 of instance: qtimer1
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_00 = 0x02 << 0 //  Select mux mode: ALT2 mux port: MQS_RIGHT of instance: mqs
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_00 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPSPI4_PCS0 of instance: lpspi4
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_00 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO00 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_00 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO00 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_00 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SEMC_CSX01 of instance: semc
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_00 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_MDC of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_00 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_00 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_00 = 0x01 << 4 //  Force input path of pad GPIO_B0_00
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_01 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_01 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_ENABLE of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_01 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER1_TIMER1 of instance: qtimer1
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_01 = 0x02 << 0 //  Select mux mode: ALT2 mux port: MQS_LEFT of instance: mqs
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_01 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPSPI4_SDI of instance: lpspi4
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_01 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO01 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_01 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO01 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_01 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SEMC_CSX02 of instance: semc
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_01 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_MDIO of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_01 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_01 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_01 = 0x01 << 4 //  Force input path of pad GPIO_B0_01
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_02 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_02 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_HSYNC of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_02 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER1_TIMER2 of instance: qtimer1
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_02 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXCAN1_TX of instance: flexcan1
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_02 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPSPI4_SDO of instance: lpspi4
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_02 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO02 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_02 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO02 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_02 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SEMC_CSX03 of instance: semc
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_02 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_1588_EVENT0_OUT of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_02 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_02 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_02 = 0x01 << 4 //  Force input path of pad GPIO_B0_02
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_03 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_03 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_VSYNC of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_03 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER2_TIMER0 of instance: qtimer2
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_03 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXCAN1_RX of instance: flexcan1
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_03 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPSPI4_SCK of instance: lpspi4
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_03 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO03 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_03 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO03 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_03 = 0x06 << 0 //  Select mux mode: ALT6 mux port: WDOG2_RESET_B_DEB of instance: wdog2
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_03 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_1588_EVENT0_IN of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_03 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_03 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_03 = 0x01 << 4 //  Force input path of pad GPIO_B0_03
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_04 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_04 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA00 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_04 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER2_TIMER1 of instance: qtimer2
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_04 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPI2C2_SCL of instance: lpi2c2
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_04 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ARM_TRACE0 of instance: cm7_mx6rt
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_04 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO04 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_04 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO04 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_04 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SRC_BOOT_CFG00 of instance: src
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_04 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TDATA03 of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_04 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_04 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_04 = 0x01 << 4 //  Force input path of pad GPIO_B0_04
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_05 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_05 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA01 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_05 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER2_TIMER2 of instance: qtimer2
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_05 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPI2C2_SDA of instance: lpi2c2
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_05 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ARM_TRACE1 of instance: cm7_mx6rt
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_05 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO05 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_05 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO05 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_05 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SRC_BOOT_CFG01 of instance: src
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_05 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TDATA02 of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_05 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_05 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_05 = 0x01 << 4 //  Force input path of pad GPIO_B0_05
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_06 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_06 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA02 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_06 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER3_TIMER0 of instance: qtimer3
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_06 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXPWM2_PWMA00 of instance: flexpwm2
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_06 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ARM_TRACE2 of instance: cm7_mx6rt
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_06 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO06 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_06 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO06 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_06 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SRC_BOOT_CFG02 of instance: src
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_06 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RX_CLK of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_06 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_06 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_06 = 0x01 << 4 //  Force input path of pad GPIO_B0_06
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_07 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_07 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA03 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_07 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER3_TIMER1 of instance: qtimer3
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_07 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXPWM2_PWMB00 of instance: flexpwm2
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_07 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ARM_TRACE3 of instance: cm7_mx6rt
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_07 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO07 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_07 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO07 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_07 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SRC_BOOT_CFG03 of instance: src
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_07 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TX_ER of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_07 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_07 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_07 = 0x01 << 4 //  Force input path of pad GPIO_B0_07
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_08 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_08 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA04 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_08 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER3_TIMER2 of instance: qtimer3
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_08 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXPWM2_PWMA01 of instance: flexpwm2
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_08 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPUART3_TX of instance: lpuart3
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_08 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO08 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_08 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO08 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_08 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SRC_BOOT_CFG04 of instance: src
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_08 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RDATA03 of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_08 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_08 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_08 = 0x01 << 4 //  Force input path of pad GPIO_B0_08
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_09 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_09 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA05 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_09 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER4_TIMER0 of instance: qtimer4
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_09 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXPWM2_PWMB01 of instance: flexpwm2
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_09 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPUART3_RX of instance: lpuart3
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_09 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO09 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_09 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO09 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_09 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SRC_BOOT_CFG05 of instance: src
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_09 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RDATA02 of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_09 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_09 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_09 = 0x01 << 4 //  Force input path of pad GPIO_B0_09
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_10 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_10 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA06 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_10 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER4_TIMER1 of instance: qtimer4
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_10 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXPWM2_PWMA02 of instance: flexpwm2
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_10 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_DATA03 of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_10 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO10 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_10 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO10 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_10 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SRC_BOOT_CFG06 of instance: src
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_10 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_CRS of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_10 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_10 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_10 = 0x01 << 4 //  Force input path of pad GPIO_B0_10
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_11 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_11 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA07 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_11 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER4_TIMER2 of instance: qtimer4
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_11 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXPWM2_PWMB02 of instance: flexpwm2
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_11 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_DATA02 of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_11 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO11 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_11 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO11 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_11 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SRC_BOOT_CFG07 of instance: src
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_11 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_COL of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_11 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_11 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_11 = 0x01 << 4 //  Force input path of pad GPIO_B0_11
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_12 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_12 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA08 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_12 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT10 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_12 = 0x02 << 0 //  Select mux mode: ALT2 mux port: ARM_TRACE_CLK of instance: cm7_mx6rt
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_12 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_DATA01 of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_12 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO12 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_12 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO12 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_12 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SRC_BOOT_CFG08 of instance: src
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_12 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TDATA00 of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_12 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_12 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_12 = 0x01 << 4 //  Force input path of pad GPIO_B0_12
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_13 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_13 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA09 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_13 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT11 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_13 = 0x02 << 0 //  Select mux mode: ALT2 mux port: ARM_TRACE_SWO of instance: cm7_mx6rt
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_13 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_13 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO13 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_13 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO13 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_13 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SRC_BOOT_CFG09 of instance: src
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_13 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TDATA01 of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_13 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_13 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_13 = 0x01 << 4 //  Force input path of pad GPIO_B0_13
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_14 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_14 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA10 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_14 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT12 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_14 = 0x02 << 0 //  Select mux mode: ALT2 mux port: ARM_TXEV of instance: cm7_mx6rt
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_14 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_RX_SYNC of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_14 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO14 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_14 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO14 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_14 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SRC_BOOT_CFG10 of instance: src
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_14 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TX_EN of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_14 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_14 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_14 = 0x01 << 4 //  Force input path of pad GPIO_B0_14
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B0_15 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B0_15 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA11 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B0_15 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT13 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_B0_15 = 0x02 << 0 //  Select mux mode: ALT2 mux port: ARM_RXEV of instance: cm7_mx6rt
	ALT3     SW_MUX_CTL_PAD_GPIO_B0_15 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_RX_BCLK of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_B0_15 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO15 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B0_15 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO15 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B0_15 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SRC_BOOT_CFG11 of instance: src
	ALT8     SW_MUX_CTL_PAD_GPIO_B0_15 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TX_CLK of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_B0_15 = 0x09 << 0 //  Select mux mode: ALT9 mux port: ENET2_REF_CLK2 of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_B0_15 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B0_15 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B0_15 = 0x01 << 4 //  Force input path of pad GPIO_B0_15
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_00 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_00 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA12 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_00 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT14 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_00 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART4_TX of instance: lpuart4
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_00 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_RX_DATA00 of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_00 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO16 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_00 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO16 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B1_00 = 0x06 << 0 //  Select mux mode: ALT6 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1
	ALT8     SW_MUX_CTL_PAD_GPIO_B1_00 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RX_ER of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_00 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO16 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_00 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_00 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_00 = 0x01 << 4 //  Force input path of pad GPIO_B1_00
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_01 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_01 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA13 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_01 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT15 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_01 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART4_RX of instance: lpuart4
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_01 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_DATA00 of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_01 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO17 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_01 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO17 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B1_01 = 0x06 << 0 //  Select mux mode: ALT6 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1
	ALT8     SW_MUX_CTL_PAD_GPIO_B1_01 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RDATA00 of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_01 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO17 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_01 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_01 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_01 = 0x01 << 4 //  Force input path of pad GPIO_B1_01
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_02 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_02 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA14 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_02 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT16 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_02 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPSPI4_PCS2 of instance: lpspi4
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_02 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_BCLK of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_02 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO18 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_02 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO18 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B1_02 = 0x06 << 0 //  Select mux mode: ALT6 mux port: FLEXPWM2_PWMA03 of instance: flexpwm2
	ALT8     SW_MUX_CTL_PAD_GPIO_B1_02 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RDATA01 of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_02 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO18 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_02 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_02 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_02 = 0x01 << 4 //  Force input path of pad GPIO_B1_02
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_03 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_03 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA15 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_03 = 0x01 << 0 //  Select mux mode: ALT1 mux port: XBAR1_INOUT17 of instance: xbar1
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_03 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPSPI4_PCS1 of instance: lpspi4
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_03 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_SYNC of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_03 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO19 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_03 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO19 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B1_03 = 0x06 << 0 //  Select mux mode: ALT6 mux port: FLEXPWM2_PWMB03 of instance: flexpwm2
	ALT8     SW_MUX_CTL_PAD_GPIO_B1_03 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RX_EN of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_03 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO19 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_03 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_03 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_03 = 0x01 << 4 //  Force input path of pad GPIO_B1_03
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_04 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_04 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA16 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_04 = 0x01 << 0 //  Select mux mode: ALT1 mux port: LPSPI4_PCS0 of instance: lpspi4
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_04 = 0x02 << 0 //  Select mux mode: ALT2 mux port: CSI_DATA15 of instance: csi
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_04 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_RX_DATA00 of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_04 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO20 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_04 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO20 of instance: gpio2
	ALT8     SW_MUX_CTL_PAD_GPIO_B1_04 = 0x08 << 0 //  Select mux mode: ALT8 mux port: GPT1_CLK of instance: gpt1
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_04 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO20 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_04 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_04 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_04 = 0x01 << 4 //  Force input path of pad GPIO_B1_04
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_05 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_05 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA17 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_05 = 0x01 << 0 //  Select mux mode: ALT1 mux port: LPSPI4_SDI of instance: lpspi4
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_05 = 0x02 << 0 //  Select mux mode: ALT2 mux port: CSI_DATA14 of instance: csi
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_05 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_RX_DATA01 of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_05 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO21 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_05 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO21 of instance: gpio2
	ALT8     SW_MUX_CTL_PAD_GPIO_B1_05 = 0x08 << 0 //  Select mux mode: ALT8 mux port: GPT1_CAPTURE1 of instance: gpt1
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_05 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO21 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_05 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_05 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_05 = 0x01 << 4 //  Force input path of pad GPIO_B1_05
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_06 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_06 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA18 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_06 = 0x01 << 0 //  Select mux mode: ALT1 mux port: LPSPI4_SDO of instance: lpspi4
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_06 = 0x02 << 0 //  Select mux mode: ALT2 mux port: CSI_DATA13 of instance: csi
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_06 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_RX_EN of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_06 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO22 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_06 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO22 of instance: gpio2
	ALT8     SW_MUX_CTL_PAD_GPIO_B1_06 = 0x08 << 0 //  Select mux mode: ALT8 mux port: GPT1_CAPTURE2 of instance: gpt1
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_06 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO22 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_06 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_06 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_06 = 0x01 << 4 //  Force input path of pad GPIO_B1_06
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_07 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_07 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA19 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_07 = 0x01 << 0 //  Select mux mode: ALT1 mux port: LPSPI4_SCK of instance: lpspi4
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_07 = 0x02 << 0 //  Select mux mode: ALT2 mux port: CSI_DATA12 of instance: csi
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_07 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_TX_DATA00 of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_07 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO23 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_07 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO23 of instance: gpio2
	ALT8     SW_MUX_CTL_PAD_GPIO_B1_07 = 0x08 << 0 //  Select mux mode: ALT8 mux port: GPT1_COMPARE1 of instance: gpt1
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_07 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO23 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_07 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_07 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_07 = 0x01 << 4 //  Force input path of pad GPIO_B1_07
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_08 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_08 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA20 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_08 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER1_TIMER3 of instance: qtimer1
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_08 = 0x02 << 0 //  Select mux mode: ALT2 mux port: CSI_DATA11 of instance: csi
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_08 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_TX_DATA01 of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_08 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO24 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_08 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO24 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B1_08 = 0x06 << 0 //  Select mux mode: ALT6 mux port: FLEXCAN2_TX of instance: flexcan2
	ALT8     SW_MUX_CTL_PAD_GPIO_B1_08 = 0x08 << 0 //  Select mux mode: ALT8 mux port: GPT1_COMPARE2 of instance: gpt1
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_08 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO24 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_08 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_08 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_08 = 0x01 << 4 //  Force input path of pad GPIO_B1_08
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_09 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_09 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA21 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_09 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER2_TIMER3 of instance: qtimer2
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_09 = 0x02 << 0 //  Select mux mode: ALT2 mux port: CSI_DATA10 of instance: csi
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_09 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_TX_EN of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_09 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO25 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_09 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO25 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B1_09 = 0x06 << 0 //  Select mux mode: ALT6 mux port: FLEXCAN2_RX of instance: flexcan2
	ALT8     SW_MUX_CTL_PAD_GPIO_B1_09 = 0x08 << 0 //  Select mux mode: ALT8 mux port: GPT1_COMPARE3 of instance: gpt1
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_09 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO25 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_09 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_09 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_09 = 0x01 << 4 //  Force input path of pad GPIO_B1_09
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_10 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_10 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA22 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_10 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER3_TIMER3 of instance: qtimer3
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_10 = 0x02 << 0 //  Select mux mode: ALT2 mux port: CSI_DATA00 of instance: csi
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_10 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_TX_CLK of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_10 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO26 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_10 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO26 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B1_10 = 0x06 << 0 //  Select mux mode: ALT6 mux port: ENET_REF_CLK of instance: enet
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_10 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO26 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_10 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_10 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_10 = 0x01 << 4 //  Force input path of pad GPIO_B1_10
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_11 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_11 = 0x00 << 0 //  Select mux mode: ALT0 mux port: LCD_DATA23 of instance: lcdif
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_11 = 0x01 << 0 //  Select mux mode: ALT1 mux port: QTIMER4_TIMER3 of instance: qtimer4
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_11 = 0x02 << 0 //  Select mux mode: ALT2 mux port: CSI_DATA01 of instance: csi
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_11 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_RX_ER of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_11 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO27 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_11 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO27 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B1_11 = 0x06 << 0 //  Select mux mode: ALT6 mux port: LPSPI4_PCS3 of instance: lpspi4
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_11 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO27 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_11 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_11 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_11 = 0x01 << 4 //  Force input path of pad GPIO_B1_11
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_12 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_12 = 0x01 << 0 //  Select mux mode: ALT1 mux port: LPUART5_TX of instance: lpuart5
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_12 = 0x02 << 0 //  Select mux mode: ALT2 mux port: CSI_PIXCLK of instance: csi
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_12 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_1588_EVENT0_IN of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_12 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO28 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_12 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO28 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B1_12 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC1_CD_B of instance: usdhc1
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_12 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO28 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_12 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_12 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_12 = 0x01 << 4 //  Force input path of pad GPIO_B1_12
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_13 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_13 = 0x00 << 0 //  Select mux mode: ALT0 mux port: WDOG1_B of instance: wdog1
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_13 = 0x01 << 0 //  Select mux mode: ALT1 mux port: LPUART5_RX of instance: lpuart5
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_13 = 0x02 << 0 //  Select mux mode: ALT2 mux port: CSI_VSYNC of instance: csi
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_13 = 0x03 << 0 //  Select mux mode: ALT3 mux port: ENET_1588_EVENT0_OUT of instance: enet
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_13 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO29 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_13 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO29 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B1_13 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC1_WP of instance: usdhc1
	ALT8     SW_MUX_CTL_PAD_GPIO_B1_13 = 0x08 << 0 //  Select mux mode: ALT8 mux port: SEMC_DQS4 of instance: semc
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_13 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO29 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_13 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_13 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_13 = 0x01 << 4 //  Force input path of pad GPIO_B1_13
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_14 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_14 = 0x00 << 0 //  Select mux mode: ALT0 mux port: ENET_MDC of instance: enet
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_14 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA02 of instance: flexpwm4
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_14 = 0x02 << 0 //  Select mux mode: ALT2 mux port: CSI_HSYNC of instance: csi
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_14 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_IN02 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_14 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO30 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_14 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO30 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B1_14 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC1_VSELECT of instance: usdhc1
	ALT8     SW_MUX_CTL_PAD_GPIO_B1_14 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TDATA00 of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_14 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO30 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_14 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_14 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_14 = 0x01 << 4 //  Force input path of pad GPIO_B1_14
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_B1_15 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_B1_15 = 0x00 << 0 //  Select mux mode: ALT0 mux port: ENET_MDIO of instance: enet
	ALT1     SW_MUX_CTL_PAD_GPIO_B1_15 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA03 of instance: flexpwm4
	ALT2     SW_MUX_CTL_PAD_GPIO_B1_15 = 0x02 << 0 //  Select mux mode: ALT2 mux port: CSI_MCLK of instance: csi
	ALT3     SW_MUX_CTL_PAD_GPIO_B1_15 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_IN03 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_B1_15 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO31 of instance: flexio2
	ALT5     SW_MUX_CTL_PAD_GPIO_B1_15 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO2_IO31 of instance: gpio2
	ALT6     SW_MUX_CTL_PAD_GPIO_B1_15 = 0x06 << 0 //  Select mux mode: ALT6 mux port: USDHC1_RESET_B of instance: usdhc1
	ALT8     SW_MUX_CTL_PAD_GPIO_B1_15 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TDATA01 of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_B1_15 = 0x09 << 0 //  Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO31 of instance: flexio3
	SION     SW_MUX_CTL_PAD_GPIO_B1_15 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_B1_15 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_B1_15 = 0x01 << 4 //  Force input path of pad GPIO_B1_15
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC1_CMD of instance: usdhc1
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA00 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPI2C3_SCL of instance: lpi2c3
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_INOUT04 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPSPI1_SCK of instance: lpspi1
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO12 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 0x06 << 0 //  Select mux mode: ALT6 mux port: FLEXSPIA_SS1_B of instance: flexspi
	ALT8     SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TX_EN of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 0x09 << 0 //  Select mux mode: ALT9 mux port: SEMC_DQS4 of instance: semc
	SION     SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 4 //  Force input path of pad GPIO_SD_B0_00
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC1_CLK of instance: usdhc1
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB00 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPI2C3_SDA of instance: lpi2c3
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_INOUT05 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPSPI1_PCS0 of instance: lpspi1
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO13 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 0x06 << 0 //  Select mux mode: ALT6 mux port: FLEXSPIB_SS1_B of instance: flexspi
	ALT8     SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_TX_CLK of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 0x09 << 0 //  Select mux mode: ALT9 mux port: ENET2_REF_CLK2 of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 4 //  Force input path of pad GPIO_SD_B0_01
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC1_DATA0 of instance: usdhc1
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA01 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART8_CTS_B of instance: lpuart8
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_INOUT06 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPSPI1_SDO of instance: lpspi1
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO14 of instance: gpio3
	ALT8     SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RX_ER of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 0x09 << 0 //  Select mux mode: ALT9 mux port: SEMC_CLK5 of instance: semc
	SION     SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 4 //  Force input path of pad GPIO_SD_B0_02
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC1_DATA1 of instance: usdhc1
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB01 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART8_RTS_B of instance: lpuart8
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_INOUT07 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPSPI1_SDI of instance: lpspi1
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO15 of instance: gpio3
	ALT8     SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RDATA00 of instance: enet2
	ALT9     SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 0x09 << 0 //  Select mux mode: ALT9 mux port: SEMC_CLK6 of instance: semc
	SION     SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 4 //  Force input path of pad GPIO_SD_B0_03
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC1_DATA2 of instance: usdhc1
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA02 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART8_TX of instance: lpuart8
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_INOUT08 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXSPIB_SS0_B of instance: flexspi
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO16 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 0x06 << 0 //  Select mux mode: ALT6 mux port: CCM_CLKO1 of instance: ccm
	ALT8     SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RDATA01 of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 4 //  Force input path of pad GPIO_SD_B0_04
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC1_DATA3 of instance: usdhc1
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB02 of instance: flexpwm1
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART8_RX of instance: lpuart8
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 0x03 << 0 //  Select mux mode: ALT3 mux port: XBAR1_INOUT09 of instance: xbar1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXSPIB_DQS of instance: flexspi
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO17 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 0x06 << 0 //  Select mux mode: ALT6 mux port: CCM_CLKO2 of instance: ccm
	ALT8     SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 0x08 << 0 //  Select mux mode: ALT8 mux port: ENET2_RX_EN of instance: enet2
	SION     SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 4 //  Force input path of pad GPIO_SD_B0_05
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B1_00 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B1_00 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC2_DATA3 of instance: usdhc2
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXSPIB_DATA03 of instance: flexspi
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B1_00 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B1_00 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_DATA03 of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B1_00 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPUART4_TX of instance: lpuart4
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B1_00 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO00 of instance: gpio3
	ALT8     SW_MUX_CTL_PAD_GPIO_SD_B1_00 = 0x08 << 0 //  Select mux mode: ALT8 mux port: SAI3_RX_DATA of instance: sai3
	SION     SW_MUX_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B1_00 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 4 //  Force input path of pad GPIO_SD_B1_00
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B1_01 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B1_01 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC2_DATA2 of instance: usdhc2
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXSPIB_DATA02 of instance: flexspi
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B1_01 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B1_01 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_DATA02 of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B1_01 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPUART4_RX of instance: lpuart4
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B1_01 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO01 of instance: gpio3
	ALT8     SW_MUX_CTL_PAD_GPIO_SD_B1_01 = 0x08 << 0 //  Select mux mode: ALT8 mux port: SAI3_TX_DATA of instance: sai3
	SION     SW_MUX_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B1_01 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 4 //  Force input path of pad GPIO_SD_B1_01
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC2_DATA1 of instance: usdhc2
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXSPIB_DATA01 of instance: flexspi
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXPWM2_PWMA03 of instance: flexpwm2
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_DATA01 of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXCAN1_TX of instance: flexcan1
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO02 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 0x06 << 0 //  Select mux mode: ALT6 mux port: CCM_WAIT of instance: ccm
	ALT8     SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 0x08 << 0 //  Select mux mode: ALT8 mux port: SAI3_TX_SYNC of instance: sai3
	SION     SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 4 //  Force input path of pad GPIO_SD_B1_02
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC2_DATA0 of instance: usdhc2
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXSPIB_DATA00 of instance: flexspi
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 0x02 << 0 //  Select mux mode: ALT2 mux port: FLEXPWM2_PWMB03 of instance: flexpwm2
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXCAN1_RX of instance: flexcan1
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO03 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 0x06 << 0 //  Select mux mode: ALT6 mux port: CCM_PMIC_READY of instance: ccm
	ALT8     SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 0x08 << 0 //  Select mux mode: ALT8 mux port: SAI3_TX_BCLK of instance: sai3
	SION     SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 4 //  Force input path of pad GPIO_SD_B1_03
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC2_CLK of instance: usdhc2
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXSPIB_SCLK of instance: flexspi
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPI2C1_SCL of instance: lpi2c1
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_RX_SYNC of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXSPIA_SS1_B of instance: flexspi
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO04 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 0x06 << 0 //  Select mux mode: ALT6 mux port: CCM_STOP of instance: ccm
	ALT8     SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 0x08 << 0 //  Select mux mode: ALT8 mux port: SAI3_MCLK of instance: sai3
	SION     SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 4 //  Force input path of pad GPIO_SD_B1_04
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B1_05 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B1_05 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC2_CMD of instance: usdhc2
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXSPIA_DQS of instance: flexspi
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B1_05 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPI2C1_SDA of instance: lpi2c1
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B1_05 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_RX_BCLK of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B1_05 = 0x04 << 0 //  Select mux mode: ALT4 mux port: FLEXSPIB_SS0_B of instance: flexspi
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B1_05 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO05 of instance: gpio3
	ALT8     SW_MUX_CTL_PAD_GPIO_SD_B1_05 = 0x08 << 0 //  Select mux mode: ALT8 mux port: SAI3_RX_SYNC of instance: sai3
	SION     SW_MUX_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B1_05 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 4 //  Force input path of pad GPIO_SD_B1_05
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B1_06 = 0x0F << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B1_06 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC2_RESET_B of instance: usdhc2
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXSPIA_SS0_B of instance: flexspi
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B1_06 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART7_CTS_B of instance: lpuart7
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B1_06 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_RX_DATA00 of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B1_06 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPSPI2_PCS0 of instance: lpspi2
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B1_06 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO06 of instance: gpio3
	ALT8     SW_MUX_CTL_PAD_GPIO_SD_B1_06 = 0x08 << 0 //  Select mux mode: ALT8 mux port: SAI3_RX_BCLK of instance: sai3
	SION     SW_MUX_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B1_06 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 4 //  Force input path of pad GPIO_SD_B1_06
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B1_07 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B1_07 = 0x00 << 0 //  Select mux mode: ALT0 mux port: SEMC_CSX01 of instance: semc
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXSPIA_SCLK of instance: flexspi
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B1_07 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART7_RTS_B of instance: lpuart7
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B1_07 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_DATA00 of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B1_07 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPSPI2_SCK of instance: lpspi2
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B1_07 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO07 of instance: gpio3
	SION     SW_MUX_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B1_07 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 4 //  Force input path of pad GPIO_SD_B1_07
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B1_08 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B1_08 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC2_DATA4 of instance: usdhc2
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXSPIA_DATA00 of instance: flexspi
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B1_08 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART7_TX of instance: lpuart7
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B1_08 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_BCLK of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B1_08 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPSPI2_SD0 of instance: lpspi2
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B1_08 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO08 of instance: gpio3
	ALT6     SW_MUX_CTL_PAD_GPIO_SD_B1_08 = 0x06 << 0 //  Select mux mode: ALT6 mux port: SEMC_CSX02 of instance: semc
	SION     SW_MUX_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B1_08 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 4 //  Force input path of pad GPIO_SD_B1_08
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B1_09 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B1_09 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC2_DATA5 of instance: usdhc2
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXSPIA_DATA01 of instance: flexspi
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B1_09 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART7_RX of instance: lpuart7
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B1_09 = 0x03 << 0 //  Select mux mode: ALT3 mux port: SAI1_TX_SYNC of instance: sai1
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B1_09 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPSPI2_SDI of instance: lpspi2
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B1_09 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO09 of instance: gpio3
	SION     SW_MUX_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B1_09 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 4 //  Force input path of pad GPIO_SD_B1_09
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B1_10 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B1_10 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC2_DATA6 of instance: usdhc2
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXSPIA_DATA02 of instance: flexspi
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B1_10 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART2_RX of instance: lpuart2
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B1_10 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPI2C2_SDA of instance: lpi2c2
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B1_10 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPSPI2_PCS2 of instance: lpspi2
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B1_10 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO10 of instance: gpio3
	SION     SW_MUX_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B1_10 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 4 //  Force input path of pad GPIO_SD_B1_10
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SD_B1_11 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SD_B1_11 = 0x00 << 0 //  Select mux mode: ALT0 mux port: USDHC2_DATA7 of instance: usdhc2
	ALT1     SW_MUX_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 0 //  Select mux mode: ALT1 mux port: FLEXSPIA_DATA03 of instance: flexspi
	ALT2     SW_MUX_CTL_PAD_GPIO_SD_B1_11 = 0x02 << 0 //  Select mux mode: ALT2 mux port: LPUART2_TX of instance: lpuart2
	ALT3     SW_MUX_CTL_PAD_GPIO_SD_B1_11 = 0x03 << 0 //  Select mux mode: ALT3 mux port: LPI2C2_SCL of instance: lpi2c2
	ALT4     SW_MUX_CTL_PAD_GPIO_SD_B1_11 = 0x04 << 0 //  Select mux mode: ALT4 mux port: LPSPI2_PCS3 of instance: lpspi2
	ALT5     SW_MUX_CTL_PAD_GPIO_SD_B1_11 = 0x05 << 0 //  Select mux mode: ALT5 mux port: GPIO3_IO11 of instance: gpio3
	SION     SW_MUX_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SD_B1_11 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 4 //  Force input path of pad GPIO_SD_B1_11
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_00 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_01 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_02 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_03 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_04 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_05 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_06 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_07 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_08 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_09 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_10 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_11 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_12 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_13 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_14 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_15 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_16 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_17 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_18 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_19 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_20 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_21 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_30 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_31 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_32 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_33 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_34 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_35 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_36 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_37 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_38 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_39 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_40 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_EMC_41 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_00 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_00 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_00 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_00 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_00 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_00 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_00 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_00 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_00 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_00 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_00 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_00 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_00 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_00 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_00 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_00 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_00 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_00 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_00 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_00 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_00 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_00 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_00 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_00 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_00 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_00 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_00 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_00 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_00 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_00 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_00 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_00 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_00 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_00 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_01 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_01 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_01 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_01 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_01 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_01 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_01 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_01 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_01 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_01 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_01 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_01 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_01 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_01 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_01 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_01 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_01 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_01 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_01 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_01 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_01 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_01 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_01 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_01 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_01 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_01 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_01 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_01 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_01 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_01 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_01 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_01 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_01 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_01 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_02 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_02 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_02 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_02 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_02 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_02 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_02 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_02 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_02 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_02 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_02 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_02 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_02 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_02 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_02 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_02 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_02 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_02 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_02 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_02 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_02 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_02 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_02 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_02 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_02 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_02 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_02 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_02 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_02 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_02 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_02 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_02 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_02 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_02 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_03 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_03 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_03 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_03 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_03 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_03 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_03 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_03 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_03 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_03 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_03 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_03 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_03 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_03 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_03 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_03 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_03 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_03 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_03 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_03 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_03 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_03 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_03 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_03 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_03 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_03 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_03 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_03 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_03 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_03 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_03 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_03 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_03 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_03 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_04 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_04 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_04 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_04 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_04 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_04 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_04 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_04 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_04 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_04 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_04 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_04 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_04 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_04 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_04 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_04 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_04 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_04 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_04 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_04 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_04 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_04 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_04 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_04 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_04 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_04 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_04 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_04 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_04 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_04 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_04 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_04 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_04 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_04 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_05 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_05 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_05 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_05 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_05 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_05 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_05 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_05 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_05 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_05 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_05 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_05 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_05 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_05 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_05 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_05 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_05 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_05 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_05 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_05 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_05 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_05 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_05 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_05 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_05 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_05 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_05 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_05 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_05 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_05 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_05 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_05 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_05 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_05 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_06 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_06 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_06 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_06 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_06 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_06 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_06 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_06 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_06 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_06 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_06 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_06 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_06 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_06 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_06 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_06 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_06 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_06 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_06 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_06 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_06 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_06 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_06 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_06 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_06 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_06 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_06 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_06 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_06 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_06 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_06 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_06 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_06 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_06 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_07 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_07 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_07 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_07 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_07 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_07 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_07 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_07 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_07 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_07 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_07 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_07 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_07 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_07 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_07 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_07 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_07 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_07 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_07 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_07 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_07 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_07 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_07 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_07 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_07 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_07 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_07 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_07 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_07 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_07 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_07 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_07 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_07 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_07 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_08 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_08 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_08 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_08 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_08 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_08 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_08 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_08 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_08 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_08 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_08 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_08 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_08 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_08 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_08 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_08 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_08 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_08 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_08 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_08 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_08 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_08 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_08 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_08 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_08 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_08 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_08 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_08 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_08 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_08 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_08 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_08 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_08 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_08 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_09 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_09 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_09 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_09 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_09 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_09 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_09 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_09 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_09 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_09 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_09 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_09 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_09 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_09 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_09 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_09 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_09 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_09 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_09 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_09 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_09 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_09 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_09 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_09 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_09 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_09 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_09 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_09 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_09 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_09 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_09 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_09 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_09 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_09 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_10 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_10 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_10 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_10 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_10 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_10 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_10 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_10 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_10 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_10 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_10 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_10 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_10 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_10 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_10 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_10 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_10 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_10 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_10 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_10 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_10 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_10 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_10 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_10 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_10 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_10 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_10 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_10 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_10 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_10 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_10 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_10 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_10 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_10 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_11 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_11 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_11 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_11 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_11 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_11 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_11 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_11 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_11 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_11 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_11 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_11 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_11 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_11 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_11 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_11 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_11 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_11 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_11 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_11 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_11 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_11 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_11 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_11 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_11 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_11 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_11 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_11 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_11 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_11 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_11 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_11 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_11 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_11 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_12 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_12 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_12 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_12 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_12 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_12 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_12 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_12 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_12 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_12 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_12 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_12 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_12 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_12 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_12 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_12 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_12 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_12 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_12 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_12 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_12 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_12 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_12 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_12 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_12 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_12 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_12 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_12 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_12 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_12 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_12 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_12 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_12 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_12 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_13 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_13 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_13 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_13 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_13 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_13 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_13 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_13 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_13 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_13 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_13 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_13 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_13 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_13 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_13 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_13 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_13 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_13 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_13 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_13 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_13 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_13 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_13 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_13 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_13 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_13 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_13 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_13 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_13 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_13 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_13 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_13 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_13 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_13 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_14 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_14 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_14 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_14 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_14 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_14 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_14 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_14 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_14 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_14 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_14 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_14 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_14 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_14 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_14 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_14 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_14 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_14 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_14 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_14 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_14 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_14 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_14 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_14 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_14 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_14 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_14 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_14 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_14 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_14 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_14 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_14 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_14 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_14 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B0_15 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_15 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B0_15 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B0_15 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B0_15 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B0_15 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B0_15 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B0_15 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B0_15 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B0_15 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B0_15 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B0_15 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B0_15 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B0_15 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_15 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B0_15 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B0_15 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B0_15 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B0_15 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B0_15 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B0_15 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B0_15 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B0_15 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B0_15 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B0_15 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B0_15 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B0_15 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B0_15 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_15 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B0_15 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B0_15 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B0_15 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B0_15 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B0_15 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_00 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_00 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_00 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_00 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_00 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_00 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_00 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_00 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_00 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_00 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_00 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_00 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_00 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_00 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_00 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_00 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_00 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_00 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_00 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_00 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_00 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_00 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_00 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_00 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_00 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_00 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_00 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_00 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_00 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_00 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_00 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_00 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_00 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_00 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_01 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_01 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_01 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_01 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_01 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_01 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_01 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_01 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_01 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_01 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_01 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_01 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_01 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_01 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_01 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_01 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_01 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_01 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_01 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_01 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_01 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_01 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_01 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_01 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_01 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_01 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_01 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_01 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_01 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_01 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_01 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_01 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_01 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_01 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_02 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_02 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_02 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_02 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_02 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_02 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_02 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_02 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_02 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_02 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_02 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_02 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_02 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_02 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_02 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_02 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_02 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_02 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_02 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_02 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_02 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_02 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_02 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_02 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_02 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_02 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_02 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_02 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_02 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_02 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_02 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_02 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_02 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_02 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_03 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_03 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_03 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_03 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_03 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_03 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_03 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_03 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_03 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_03 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_03 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_03 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_03 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_03 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_03 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_03 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_03 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_03 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_03 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_03 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_03 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_03 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_03 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_03 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_03 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_03 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_03 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_03 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_03 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_03 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_03 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_03 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_03 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_03 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_04 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_04 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_04 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_04 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_04 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_04 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_04 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_04 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_04 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_04 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_04 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_04 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_04 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_04 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_04 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_04 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_04 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_04 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_04 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_04 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_04 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_04 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_04 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_04 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_04 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_04 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_04 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_04 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_04 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_04 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_04 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_04 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_04 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_04 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_05 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_05 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_05 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_05 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_05 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_05 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_05 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_05 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_05 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_05 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_05 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_05 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_05 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_05 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_05 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_05 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_05 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_05 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_05 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_05 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_05 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_05 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_05 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_05 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_05 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_05 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_05 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_05 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_05 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_05 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_05 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_05 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_05 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_05 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_06 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_06 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_06 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_06 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_06 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_06 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_06 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_06 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_06 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_06 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_06 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_06 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_06 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_06 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_06 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_06 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_06 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_06 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_06 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_06 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_06 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_06 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_06 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_06 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_06 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_06 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_06 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_06 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_06 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_06 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_06 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_06 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_06 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_06 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_07 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_07 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_07 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_07 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_07 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_07 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_07 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_07 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_07 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_07 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_07 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_07 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_07 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_07 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_07 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_07 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_07 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_07 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_07 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_07 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_07 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_07 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_07 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_07 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_07 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_07 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_07 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_07 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_07 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_07 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_07 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_07 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_07 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_07 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_08 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_08 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_08 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_08 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_08 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_08 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_08 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_08 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_08 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_08 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_08 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_08 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_08 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_08 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_08 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_08 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_08 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_08 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_08 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_08 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_08 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_08 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_08 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_08 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_08 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_08 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_08 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_08 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_08 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_08 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_08 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_08 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_08 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_08 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_09 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_09 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_09 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_09 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_09 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_09 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_09 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_09 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_09 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_09 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_09 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_09 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_09 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_09 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_09 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_09 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_09 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_09 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_09 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_09 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_09 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_09 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_09 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_09 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_09 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_09 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_09 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_09 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_09 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_09 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_09 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_09 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_09 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_09 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_10 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_10 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_10 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_10 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_10 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_10 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_10 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_10 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_10 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_10 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_10 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_10 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_10 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_10 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_10 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_10 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_10 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_10 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_10 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_10 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_10 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_10 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_10 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_10 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_10 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_10 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_10 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_10 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_10 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_10 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_10 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_10 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_10 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_10 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_11 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_11 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_11 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_11 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_11 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_11 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_11 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_11 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_11 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_11 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_11 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_11 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_11 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_11 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_11 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_11 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_11 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_11 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_11 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_11 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_11 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_11 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_11 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_11 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_11 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_11 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_11 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_11 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_11 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_11 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_11 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_11 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_11 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_11 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_12 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_12 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_12 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_12 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_12 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_12 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_12 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_12 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_12 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_12 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_12 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_12 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_12 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_12 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_12 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_12 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_12 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_12 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_12 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_12 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_12 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_12 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_12 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_12 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_12 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_12 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_12 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_12 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_12 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_12 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_12 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_12 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_12 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_12 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_13 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_13 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_13 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_13 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_13 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_13 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_13 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_13 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_13 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_13 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_13 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_13 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_13 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_13 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_13 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_13 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_13 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_13 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_13 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_13 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_13 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_13 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_13 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_13 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_13 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_13 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_13 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_13 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_13 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_13 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_13 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_13 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_13 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_13 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_14 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_14 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_14 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_14 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_14 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_14 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_14 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_14 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_14 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_14 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_14 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_14 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_14 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_14 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_14 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_14 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_14 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_14 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_14 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_14 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_14 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_14 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_14 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_14 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_14 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_14 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_14 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_14 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_14 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_14 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_14 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_14 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_14 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_14 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_B1_15 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_15 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_B1_15 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_B1_15 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_B1_15 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_B1_15 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_B1_15 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_B1_15 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_B1_15 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_B1_15 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_B1_15 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_B1_15 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_B1_15 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_B1_15 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_15 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_B1_15 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_B1_15 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_B1_15 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_B1_15 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_B1_15 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_B1_15 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_B1_15 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_B1_15 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_B1_15 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_B1_15 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_B1_15 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_B1_15 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_B1_15 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_15 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_B1_15 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_B1_15 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_B1_15 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_B1_15 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_B1_15 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate               SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 0  //  Fast Slew Rate
	DSE                                SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled       SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                         SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                         SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                         SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                         SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                         SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                         SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x07 << 3  //  R0/7
	SPEED                              SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz                  SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz              SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz                 SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x03 << 6  //  max(200MHz)
	ODE                                SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 11 //  Open Drain Enabled
	PKE                                SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled         SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled          SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                       SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x00 << 13 //  Keeper
	PUE_1_Pull                         SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 13 //  Pull
	PUS                                SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down           SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up             SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up              SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled          SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled           SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	DAISY              ANATOP_USB_OTG1_ID_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_01_ALT3 ANATOP_USB_OTG1_ID_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_01 for Mode: ALT3
	GPIO_AD_B1_02_ALT0 ANATOP_USB_OTG1_ID_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_02 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              ANATOP_USB_OTG2_ID_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_00_ALT3 ANATOP_USB_OTG2_ID_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_00 for Mode: ALT3
	GPIO_AD_B1_00_ALT0 ANATOP_USB_OTG2_ID_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_00 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              CCM_PMIC_READY_SELECT_INPUT = 0x07 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_03_ALT6 CCM_PMIC_READY_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_03 for Mode: ALT6
	GPIO_AD_B0_12_ALT1 CCM_PMIC_READY_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_12 for Mode: ALT1
	GPIO_AD_B1_01_ALT4 CCM_PMIC_READY_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_AD_B1_01 for Mode: ALT4
	GPIO_AD_B1_08_ALT3 CCM_PMIC_READY_SELECT_INPUT = 0x03 << 0 //  Selecting Pad: GPIO_AD_B1_08 for Mode: ALT3
	GPIO_EMC_32_ALT3   CCM_PMIC_READY_SELECT_INPUT = 0x04 << 0 //  Selecting Pad: GPIO_EMC_32 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              CSI_DATA02_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_15_ALT4 CSI_DATA02_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_15 for Mode: ALT4
	GPIO_AD_B0_11_ALT4 CSI_DATA02_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_11 for Mode: ALT4
)

const (
	DAISYn = 0
)

const (
	DAISY              CSI_DATA03_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_14_ALT4 CSI_DATA03_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_14 for Mode: ALT4
	GPIO_AD_B0_10_ALT4 CSI_DATA03_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_10 for Mode: ALT4
)

const (
	DAISYn = 0
)

const (
	DAISY              CSI_DATA04_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_13_ALT4 CSI_DATA04_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_13 for Mode: ALT4
	GPIO_AD_B0_09_ALT4 CSI_DATA04_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_09 for Mode: ALT4
)

const (
	DAISYn = 0
)

const (
	DAISY              CSI_DATA05_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_12_ALT4 CSI_DATA05_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_12 for Mode: ALT4
	GPIO_AD_B0_08_ALT4 CSI_DATA05_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_08 for Mode: ALT4
)

const (
	DAISYn = 0
)

const (
	DAISY              CSI_DATA06_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_11_ALT4 CSI_DATA06_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_11 for Mode: ALT4
	GPIO_AD_B0_07_ALT4 CSI_DATA06_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_07 for Mode: ALT4
)

const (
	DAISYn = 0
)

const (
	DAISY              CSI_DATA07_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_10_ALT4 CSI_DATA07_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_10 for Mode: ALT4
	GPIO_AD_B0_06_ALT4 CSI_DATA07_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_06 for Mode: ALT4
)

const (
	DAISYn = 0
)

const (
	DAISY              CSI_DATA08_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_09_ALT4 CSI_DATA08_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_09 for Mode: ALT4
	GPIO_AD_B0_05_ALT4 CSI_DATA08_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_05 for Mode: ALT4
)

const (
	DAISYn = 0
)

const (
	DAISY              CSI_DATA09_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_08_ALT4 CSI_DATA09_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_08 for Mode: ALT4
	GPIO_AD_B0_04_ALT4 CSI_DATA09_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_04 for Mode: ALT4
)

const (
	DAISYn = 0
)

const (
	DAISY              CSI_HSYNC_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_15_ALT4 CSI_HSYNC_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_15 for Mode: ALT4
	GPIO_AD_B1_07_ALT4 CSI_HSYNC_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_07 for Mode: ALT4
	GPIO_B1_14_ALT2    CSI_HSYNC_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B1_14 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              CSI_PIXCLK_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_04_ALT4 CSI_PIXCLK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_04 for Mode: ALT4
	GPIO_B1_12_ALT2    CSI_PIXCLK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_12 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              CSI_VSYNC_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_14_ALT4 CSI_VSYNC_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_14 for Mode: ALT4
	GPIO_AD_B1_06_ALT4 CSI_VSYNC_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_06 for Mode: ALT4
	GPIO_B1_13_ALT2    CSI_VSYNC_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B1_13 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY            ENET_IPG_CLK_RMII_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_25_ALT4 ENET_IPG_CLK_RMII_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_25 for Mode: ALT4
	GPIO_B1_10_ALT6  ENET_IPG_CLK_RMII_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_10 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              ENET_MDIO_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_05_ALT1 ENET_MDIO_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_05 for Mode: ALT1
	GPIO_EMC_41_ALT4   ENET_MDIO_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_41 for Mode: ALT4
	GPIO_B1_15_ALT0    ENET_MDIO_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B1_15 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY            ENET0_RXDATA_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_20_ALT3 ENET0_RXDATA_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_20 for Mode: ALT3
	GPIO_B1_04_ALT3  ENET0_RXDATA_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_04 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY            ENET1_RXDATA_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_19_ALT3 ENET1_RXDATA_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_19 for Mode: ALT3
	GPIO_B1_05_ALT3  ENET1_RXDATA_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_05 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY            ENET_RXEN_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_23_ALT3 ENET_RXEN_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_23 for Mode: ALT3
	GPIO_B1_06_ALT3  ENET_RXEN_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_06 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY            ENET_RXERR_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_26_ALT3 ENET_RXERR_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_26 for Mode: ALT3
	GPIO_B1_11_ALT3  ENET_RXERR_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_11 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              ENET0_TIMER_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_15_ALT3 ENET0_TIMER_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_15 for Mode: ALT3
	GPIO_AD_B0_11_ALT7 ENET0_TIMER_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_11 for Mode: ALT7
	GPIO_B1_12_ALT3    ENET0_TIMER_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B1_12 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY            ENET_TXCLK_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_25_ALT3 ENET_TXCLK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_25 for Mode: ALT3
	GPIO_B1_10_ALT3  ENET_TXCLK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_10 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXCAN1_RX_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_03_ALT4 FLEXCAN1_RX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_03 for Mode: ALT4
	GPIO_EMC_18_ALT3   FLEXCAN1_RX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_18 for Mode: ALT3
	GPIO_AD_B1_09_ALT2 FLEXCAN1_RX_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_AD_B1_09 for Mode: ALT2
	GPIO_B0_03_ALT2    FLEXCAN1_RX_SELECT_INPUT = 0x03 << 0 //  Selecting Pad: GPIO_B0_03 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXCAN2_RX_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_10_ALT3   FLEXCAN2_RX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_10 for Mode: ALT3
	GPIO_AD_B0_03_ALT0 FLEXCAN2_RX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_03 for Mode: ALT0
	GPIO_AD_B0_15_ALT6 FLEXCAN2_RX_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_AD_B0_15 for Mode: ALT6
	GPIO_B1_09_ALT6    FLEXCAN2_RX_SELECT_INPUT = 0x03 << 0 //  Selecting Pad: GPIO_B1_09 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXPWM1_PWMA3_SELECT_INPUT = 0x07 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_00_ALT2 FLEXPWM1_PWMA3_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_00 for Mode: ALT2
	GPIO_EMC_12_ALT4   FLEXPWM1_PWMA3_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_12 for Mode: ALT4
	GPIO_EMC_38_ALT1   FLEXPWM1_PWMA3_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_EMC_38 for Mode: ALT1
	GPIO_AD_B0_10_ALT1 FLEXPWM1_PWMA3_SELECT_INPUT = 0x03 << 0 //  Selecting Pad: GPIO_AD_B0_10 for Mode: ALT1
	GPIO_B1_00_ALT6    FLEXPWM1_PWMA3_SELECT_INPUT = 0x04 << 0 //  Selecting Pad: GPIO_B1_00 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXPWM1_PWMA0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_23_ALT1   FLEXPWM1_PWMA0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_23 for Mode: ALT1
	GPIO_SD_B0_00_ALT1 FLEXPWM1_PWMA0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_00 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXPWM1_PWMA1_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_25_ALT1   FLEXPWM1_PWMA1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_25 for Mode: ALT1
	GPIO_SD_B0_02_ALT1 FLEXPWM1_PWMA1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_02 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXPWM1_PWMA2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_27_ALT1   FLEXPWM1_PWMA2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_27 for Mode: ALT1
	GPIO_SD_B0_04_ALT1 FLEXPWM1_PWMA2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_04 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXPWM1_PWMB3_SELECT_INPUT = 0x07 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_01_ALT2 FLEXPWM1_PWMB3_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_01 for Mode: ALT2
	GPIO_EMC_13_ALT4   FLEXPWM1_PWMB3_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_13 for Mode: ALT4
	GPIO_EMC_39_ALT1   FLEXPWM1_PWMB3_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_EMC_39 for Mode: ALT1
	GPIO_AD_B0_11_ALT1 FLEXPWM1_PWMB3_SELECT_INPUT = 0x03 << 0 //  Selecting Pad: GPIO_AD_B0_11 for Mode: ALT1
	GPIO_B1_01_ALT6    FLEXPWM1_PWMB3_SELECT_INPUT = 0x04 << 0 //  Selecting Pad: GPIO_B1_01 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXPWM1_PWMB0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_24_ALT1   FLEXPWM1_PWMB0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_24 for Mode: ALT1
	GPIO_SD_B0_01_ALT1 FLEXPWM1_PWMB0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_01 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXPWM1_PWMB1_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_26_ALT1   FLEXPWM1_PWMB1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_26 for Mode: ALT1
	GPIO_SD_B0_03_ALT1 FLEXPWM1_PWMB1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_03 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXPWM1_PWMB2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_28_ALT1   FLEXPWM1_PWMB2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_28 for Mode: ALT1
	GPIO_SD_B0_05_ALT1 FLEXPWM1_PWMB2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_05 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXPWM2_PWMA3_SELECT_INPUT = 0x07 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_02_ALT2 FLEXPWM2_PWMA3_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_02 for Mode: ALT2
	GPIO_EMC_19_ALT1   FLEXPWM2_PWMA3_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_19 for Mode: ALT1
	GPIO_AD_B0_00_ALT0 FLEXPWM2_PWMA3_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_AD_B0_00 for Mode: ALT0
	GPIO_AD_B0_09_ALT1 FLEXPWM2_PWMA3_SELECT_INPUT = 0x03 << 0 //  Selecting Pad: GPIO_AD_B0_09 for Mode: ALT1
	GPIO_B1_02_ALT6    FLEXPWM2_PWMA3_SELECT_INPUT = 0x04 << 0 //  Selecting Pad: GPIO_B1_02 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY            FLEXPWM2_PWMA0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_06_ALT1 FLEXPWM2_PWMA0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_06 for Mode: ALT1
	GPIO_B0_06_ALT2  FLEXPWM2_PWMA0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_06 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY            FLEXPWM2_PWMA1_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_08_ALT1 FLEXPWM2_PWMA1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_08 for Mode: ALT1
	GPIO_B0_08_ALT2  FLEXPWM2_PWMA1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_08 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY            FLEXPWM2_PWMA2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_10_ALT1 FLEXPWM2_PWMA2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_10 for Mode: ALT1
	GPIO_B0_10_ALT2  FLEXPWM2_PWMA2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_10 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXPWM2_PWMB3_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_03_ALT2 FLEXPWM2_PWMB3_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_03 for Mode: ALT2
	GPIO_EMC_20_ALT1   FLEXPWM2_PWMB3_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_20 for Mode: ALT1
	GPIO_AD_B0_01_ALT0 FLEXPWM2_PWMB3_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_AD_B0_01 for Mode: ALT0
	GPIO_B1_03_ALT6    FLEXPWM2_PWMB3_SELECT_INPUT = 0x03 << 0 //  Selecting Pad: GPIO_B1_03 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY            FLEXPWM2_PWMB0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_07_ALT1 FLEXPWM2_PWMB0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_07 for Mode: ALT1
	GPIO_B0_07_ALT2  FLEXPWM2_PWMB0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_07 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY            FLEXPWM2_PWMB1_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_09_ALT1 FLEXPWM2_PWMB1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_09 for Mode: ALT1
	GPIO_B0_09_ALT2  FLEXPWM2_PWMB1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_09 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY            FLEXPWM2_PWMB2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_11_ALT1 FLEXPWM2_PWMB2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_11 for Mode: ALT1
	GPIO_B0_11_ALT2  FLEXPWM2_PWMB2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_11 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXPWM4_PWMA0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_00_ALT1   FLEXPWM4_PWMA0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_00 for Mode: ALT1
	GPIO_AD_B1_08_ALT1 FLEXPWM4_PWMA0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_08 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXPWM4_PWMA1_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_02_ALT1   FLEXPWM4_PWMA1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_02 for Mode: ALT1
	GPIO_AD_B1_09_ALT1 FLEXPWM4_PWMA1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_09 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY            FLEXPWM4_PWMA2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_04_ALT1 FLEXPWM4_PWMA2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_04 for Mode: ALT1
	GPIO_B1_14_ALT1  FLEXPWM4_PWMA2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_14 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY            FLEXPWM4_PWMA3_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_17_ALT1 FLEXPWM4_PWMA3_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_17 for Mode: ALT1
	GPIO_B1_15_ALT1  FLEXPWM4_PWMA3_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_15 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXSPIA_DQS_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_05_ALT1 FLEXSPIA_DQS_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_05 for Mode: ALT1
	GPIO_AD_B1_09_ALT0 FLEXSPIA_DQS_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_09 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXSPIA_DATA0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_08_ALT1 FLEXSPIA_DATA0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_08 for Mode: ALT1
	GPIO_AD_B1_13_ALT0 FLEXSPIA_DATA0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_13 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXSPIA_DATA1_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_09_ALT1 FLEXSPIA_DATA1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_09 for Mode: ALT1
	GPIO_AD_B1_12_ALT0 FLEXSPIA_DATA1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_12 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXSPIA_DATA2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_10_ALT1 FLEXSPIA_DATA2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_10 for Mode: ALT1
	GPIO_AD_B1_11_ALT0 FLEXSPIA_DATA2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_11 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXSPIA_DATA3_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_11_ALT1 FLEXSPIA_DATA3_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_11 for Mode: ALT1
	GPIO_AD_B1_10_ALT0 FLEXSPIA_DATA3_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_10 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXSPIB_DATA0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_03_ALT1 FLEXSPIB_DATA0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_03 for Mode: ALT1
	GPIO_AD_B1_07_ALT0 FLEXSPIB_DATA0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_07 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXSPIB_DATA1_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_02_ALT1 FLEXSPIB_DATA1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_02 for Mode: ALT1
	GPIO_AD_B1_06_ALT0 FLEXSPIB_DATA1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_06 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXSPIB_DATA2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_01_ALT1 FLEXSPIB_DATA2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_01 for Mode: ALT1
	GPIO_AD_B1_05_ALT0 FLEXSPIB_DATA2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_05 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXSPIB_DATA3_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_00_ALT1 FLEXSPIB_DATA3_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_00 for Mode: ALT1
	GPIO_AD_B1_04_ALT0 FLEXSPIB_DATA3_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_04 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              FLEXSPIA_SCK_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_07_ALT1 FLEXSPIA_SCK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_07 for Mode: ALT1
	GPIO_AD_B1_14_ALT0 FLEXSPIA_SCK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_14 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              LPI2C1_SCL_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_04_ALT2 LPI2C1_SCL_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_04 for Mode: ALT2
	GPIO_AD_B1_00_ALT3 LPI2C1_SCL_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_00 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              LPI2C1_SDA_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_05_ALT2 LPI2C1_SDA_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_05 for Mode: ALT2
	GPIO_AD_B1_01_ALT3 LPI2C1_SDA_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_01 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              LPI2C2_SCL_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_11_ALT3 LPI2C2_SCL_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_11 for Mode: ALT3
	GPIO_B0_04_ALT2    LPI2C2_SCL_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_04 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPI2C2_SDA_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_10_ALT3 LPI2C2_SDA_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_10 for Mode: ALT3
	GPIO_B0_05_ALT2    LPI2C2_SDA_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_05 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPI2C3_SCL_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_22_ALT2   LPI2C3_SCL_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_22 for Mode: ALT2
	GPIO_SD_B0_00_ALT2 LPI2C3_SCL_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_00 for Mode: ALT2
	GPIO_AD_B1_07_ALT1 LPI2C3_SCL_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_AD_B1_07 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              LPI2C3_SDA_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_21_ALT2   LPI2C3_SDA_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_21 for Mode: ALT2
	GPIO_SD_B0_01_ALT2 LPI2C3_SDA_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_01 for Mode: ALT2
	GPIO_AD_B1_06_ALT1 LPI2C3_SDA_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_AD_B1_06 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              LPI2C4_SCL_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_12_ALT2   LPI2C4_SCL_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_12 for Mode: ALT2
	GPIO_AD_B0_12_ALT0 LPI2C4_SCL_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_12 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              LPI2C4_SDA_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_11_ALT2   LPI2C4_SDA_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_11 for Mode: ALT2
	GPIO_AD_B0_13_ALT0 LPI2C4_SDA_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_13 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              LPSPI1_PCS0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B0_01_ALT4 LPSPI1_PCS0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B0_01 for Mode: ALT4
	GPIO_EMC_30_ALT3   LPSPI1_PCS0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_30 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              LPSPI1_SCK_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_27_ALT3   LPSPI1_SCK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_27 for Mode: ALT3
	GPIO_SD_B0_00_ALT4 LPSPI1_SCK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_00 for Mode: ALT4
)

const (
	DAISYn = 0
)

const (
	DAISY              LPSPI1_SDI_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_29_ALT3   LPSPI1_SDI_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_29 for Mode: ALT3
	GPIO_SD_B0_03_ALT4 LPSPI1_SDI_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_03 for Mode: ALT4
)

const (
	DAISYn = 0
)

const (
	DAISY              LPSPI1_SDO_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_28_ALT3   LPSPI1_SDO_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_28 for Mode: ALT3
	GPIO_SD_B0_02_ALT4 LPSPI1_SDO_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_02 for Mode: ALT4
)

const (
	DAISYn = 0
)

const (
	DAISY              LPSPI2_PCS0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_06_ALT4 LPSPI2_PCS0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_06 for Mode: ALT4
	GPIO_EMC_01_ALT2   LPSPI2_PCS0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_01 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPSPI2_SCK_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_07_ALT4 LPSPI2_SCK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_07 for Mode: ALT4
	GPIO_EMC_00_ALT2   LPSPI2_SCK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_00 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPSPI2_SDI_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_09_ALT4 LPSPI2_SDI_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_09 for Mode: ALT4
	GPIO_EMC_03_ALT2   LPSPI2_SDI_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_03 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPSPI2_SDO_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_08_ALT4 LPSPI2_SDO_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_08 for Mode: ALT4
	GPIO_EMC_02_ALT2   LPSPI2_SDO_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_02 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPSPI3_PCS0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_03_ALT7 LPSPI3_PCS0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_03 for Mode: ALT7
	GPIO_AD_B1_12_ALT2 LPSPI3_PCS0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_12 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPSPI3_SCK_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_00_ALT7 LPSPI3_SCK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_00 for Mode: ALT7
	GPIO_AD_B1_15      LPSPI3_SCK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_15 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPSPI3_SDI_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_02_ALT7 LPSPI3_SDI_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_02 for Mode: ALT7
	GPIO_AD_B1_13_ALT2 LPSPI3_SDI_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_13 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPSPI3_SDO_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_01_ALT7 LPSPI3_SDO_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_01 for Mode: ALT7
	GPIO_AD_B1_14_ALT2 LPSPI3_SDO_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_14 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY           LPSPI4_PCS0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_B0_00_ALT3 LPSPI4_PCS0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_B0_00 for Mode: ALT3
	GPIO_B1_04_ALT1 LPSPI4_PCS0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad:GPIO_B1_04 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY           LPSPI4_SCK_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_B0_03_ALT3 LPSPI4_SCK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_B0_03 for Mode: ALT3
	GPIO_B1_07_ALT1 LPSPI4_SCK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_07 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY           LPSPI4_SDI_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_B0_01_ALT3 LPSPI4_SDI_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_B0_01 for Mode: ALT3
	GPIO_B1_05_ALT1 LPSPI4_SDI_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_05 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY           LPSPI4_SDO_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_B0_02_ALT3 LPSPI4_SDO_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_B0_02 for Mode: ALT3
	GPIO_B1_06_ALT1 LPSPI4_SDO_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_06 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              LPUART2_RX_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_10_ALT2 LPUART2_RX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_10 for Mode: ALT2
	GPIO_AD_B1_03_ALT2 LPUART2_RX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_03 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPUART2_TX_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_11_ALT2 LPUART2_TX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_11 for Mode: ALT2
	GPIO_AD_B1_02_ALT2 LPUART2_TX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_02 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPUART3_CTS_B_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_15_ALT2   LPUART3_CTS_B_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_15 for Mode: ALT2
	GPIO_AD_B1_04_ALT2 LPUART3_CTS_B_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_04 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPUART3_RX_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_07_ALT2 LPUART3_RX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_07 for Mode: ALT2
	GPIO_EMC_14_ALT2   LPUART3_RX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_14 for Mode: ALT2
	GPIO_B0_09_ALT3    LPUART3_RX_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B0_09 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              LPUART3_TX_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_06_ALT2 LPUART3_TX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_06 for Mode: ALT2
	GPIO_EMC_13_ALT2   LPUART3_TX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_13 for Mode: ALT2
	GPIO_B0_08_ALT3    LPUART3_TX_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B0_08 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              LPUART4_RX_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_01_ALT4 LPUART4_RX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_01 for Mode: ALT4
	GPIO_EMC_20_ALT2   LPUART4_RX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_20 for Mode: ALT2
	GPIO_B1_01_ALT2    LPUART4_RX_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B1_01 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPUART4_TX_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_00_ALT4 LPUART4_TX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_00 for Mode: ALT4
	GPIO_EMC_19_ALT2   LPUART4_TX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_19 for Mode: ALT2
	GPIO_B1_00_ALT2    LPUART4_TX_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B1_00 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY            LPUART5_RX_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_24_ALT2 LPUART5_RX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_24 for Mode: ALT2
	GPIO_B1_13_ALT1  LPUART5_RX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_13 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY            LPUART5_TX_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_23_ALT2 LPUART5_TX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_23 for Mode: ALT2
	GPIO_B1_12_ALT1  LPUART5_TX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_12 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              LPUART6_RX_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_26_ALT2   LPUART6_RX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_26 for Mode: ALT2
	GPIO_AD_B0_03_ALT2 LPUART6_RX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_03 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPUART6_TX_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_25_ALT2   LPUART6_TX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_25 for Mode: ALT2
	GPIO_AD_B0_02_ALT2 LPUART6_TX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_02 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPUART7_RX_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_09_ALT2 LPUART7_RX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_09 for Mode: ALT2
	GPIO_EMC_32_ALT2   LPUART7_RX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_32 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPUART7_TX_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_08_ALT2 LPUART7_TX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_08 for Mode: ALT2
	GPIO_EMC_31_ALT2   LPUART7_TX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad:GPIO_EMC_31 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPUART8_RX_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B0_05_ALT2 LPUART8_RX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B0_05 for Mode: ALT2
	GPIO_AD_B1_11_ALT2 LPUART8_RX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_11 for Mode: ALT2
	GPIO_EMC_39_ALT2   LPUART8_RX_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_EMC_39 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              LPUART8_TX_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B0_04_ALT2 LPUART8_TX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B0_04 for Mode: ALT2
	GPIO_AD_B1_10_ALT2 LPUART8_TX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_10 for Mode: ALT2
	GPIO_EMC_38_ALT2   LPUART8_TX_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_EMC_38 for Mode: ALT2
)

const (
	DAISYn = 0
)

const (
	DAISY              NMI_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_12_ALT7 NMI_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_12 for Mode: ALT7
	WAKEUP_ALT7        NMI_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: WAKEUP for Mode: ALT7
)

const (
	DAISYn = 0
)

const (
	DAISY            QTIMER2_TIMER0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_19_ALT4 QTIMER2_TIMER0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_19 for Mode: ALT4
	GPIO_B0_03_ALT1  QTIMER2_TIMER0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_03 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY            QTIMER2_TIMER1_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_20_ALT4 QTIMER2_TIMER1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_20 for Mode: ALT4
	GPIO_B0_04_ALT1  QTIMER2_TIMER1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_04 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY            QTIMER2_TIMER2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_21_ALT4 QTIMER2_TIMER2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_21 for Mode: ALT4
	GPIO_B0_05_ALT1  QTIMER2_TIMER2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_05 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY            QTIMER2_TIMER3_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_22_ALT4 QTIMER2_TIMER3_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_22 for Mode: ALT4
	GPIO_B1_09_ALT1  QTIMER2_TIMER3_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_09 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              QTIMER3_TIMER0_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_15_ALT4   QTIMER3_TIMER0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_15 for Mode: ALT4
	GPIO_AD_B1_00_ALT1 QTIMER3_TIMER0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_00 for Mode: ALT1
	GPIO_B0_06_ALT1    QTIMER3_TIMER0_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B0_06 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              QTIMER3_TIMER1_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_01_ALT1 QTIMER3_TIMER1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_01 for Mode: ALT1
	GPIO_EMC_16_ALT4   QTIMER3_TIMER1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_16 for Mode: ALT4
	GPIO_B0_07_ALT1    QTIMER3_TIMER1_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B0_07 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              QTIMER3_TIMER2_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_17_ALT4   QTIMER3_TIMER2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_17 for Mode: ALT4
	GPIO_AD_B1_02_ALT1 QTIMER3_TIMER2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_02 for Mode: ALT1
	GPIO_B0_08_ALT1    QTIMER3_TIMER2_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B0_08 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              QTIMER3_TIMER3_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_18_ALT4   QTIMER3_TIMER3_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_18 for Mode: ALT4
	GPIO_AD_B1_03_ALT1 QTIMER3_TIMER3_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_03 for Mode: ALT1
	GPIO_B1_10_ALT1    QTIMER3_TIMER3_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B1_10 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI1_MCLK2_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_03_ALT3 SAI1_MCLK2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_03 for Mode: ALT3
	GPIO_AD_B1_09_ALT3 SAI1_MCLK2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_09 for Mode: ALT3
	GPIO_B0_13_ALT3    SAI1_MCLK2_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B0_13 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI1_RX_BCLK_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_05_ALT3 SAI1_RX_BCLK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_05 for Mode: ALT3
	GPIO_AD_B1_11_ALT3 SAI1_RX_BCLK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_11 for Mode: ALT3
	GPIO_B0_15_ALT3    SAI1_RX_BCLK_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B0_15 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI1_RX_DATA0_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_06_ALT3 SAI1_RX_DATA0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_06 for Mode: ALT3
	GPIO_AD_B1_12_ALT3 SAI1_RX_DATA0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_12 for Mode: ALT3
	GPIO_B1_00_ALT3    SAI1_RX_DATA0_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B1_00 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI1_RX_DATA1_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_00_ALT3 SAI1_RX_DATA1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_00 for Mode: ALT3
	GPIO_B0_10_ALT3    SAI1_RX_DATA1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_10 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI1_RX_DATA2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_01_ALT3 SAI1_RX_DATA2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_01 for Mode: ALT3
	GPIO_B0_11_ALT3    SAI1_RX_DATA2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_11 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI1_RX_DATA3_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_02_ALT3 SAI1_RX_DATA3_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_02 for Mode: ALT3
	GPIO_B0_12_ALT3    SAI1_RX_DATA3_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_12 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI1_RX_SYNC_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_04_ALT3 SAI1_RX_SYNC_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_04 for Mode: ALT3
	GPIO_AD_B1_10_ALT3 SAI1_RX_SYNC_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_10 for Mode: ALT3
	GPIO_B0_14_ALT3    SAI1_RX_SYNC_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B0_14 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI1_TX_BCLK_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_08_ALT3 SAI1_TX_BCLK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_08 for Mode: ALT3
	GPIO_AD_B1_14_ALT3 SAI1_TX_BCLK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_14 for Mode: ALT3
	GPIO_B1_02_ALT3    SAI1_TX_BCLK_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B1_02 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI1_TX_SYNC_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_09_ALT3 SAI1_TX_SYNC_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_09 for Mode: ALT3
	GPIO_AD_B1_15_ALT3 SAI1_TX_SYNC_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_15 for Mode: ALT3
	GPIO_B1_03_ALT3    SAI1_TX_SYNC_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B1_03 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI2_MCLK2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_07_ALT2   SAI2_MCLK2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_07 for Mode: ALT2
	GPIO_AD_B0_10_ALT3 SAI2_MCLK2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_10 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI2_RX_BCLK_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_10_ALT2   SAI2_RX_BCLK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_10 for Mode: ALT2
	GPIO_AD_B0_06_ALT3 SAI2_RX_BCLK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_06 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI2_RX_DATA0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_08_ALT2   SAI2_RX_DATA0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_08 for Mode: ALT2
	GPIO_AD_B0_08_ALT3 SAI2_RX_DATA0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_08 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI2_RX_SYNC_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_09_ALT2   SAI2_RX_SYNC_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_09 for Mode: ALT2
	GPIO_AD_B0_07_ALT3 SAI2_RX_SYNC_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_07 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI2_TX_BCLK_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_06_ALT2   SAI2_TX_BCLK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_06 for Mode: ALT2
	GPIO_AD_B0_05_ALT3 SAI2_TX_BCLK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_05 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI2_TX_SYNC_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_05_ALT2   SAI2_TX_SYNC_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_05 for Mode: ALT2
	GPIO_AD_B0_04_ALT3 SAI2_TX_SYNC_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_04 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              SPDIF_IN_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_03_ALT3 SPDIF_IN_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_03 for Mode: ALT3
	GPIO_EMC_16_ALT3   SPDIF_IN_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_16 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              USB_OTG2_OC_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_14_ALT0 USB_OTG2_OC_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_14 for Mode: ALT0
	GPIO_EMC_40_ALT3   USB_OTG2_OC_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_40 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              USB_OTG1_OC_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_03_ALT3 USB_OTG1_OC_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_03 for Mode: ALT3
	GPIO_AD_B1_03_ALT0 USB_OTG1_OC_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_03 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC1_CD_B_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_35_ALT6   USDHC1_CD_B_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_35 for Mode: ALT6
	GPIO_AD_B1_02_ALT6 USDHC1_CD_B_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_02 for Mode: ALT6
	GPIO_B1_12_ALT6    USDHC1_CD_B_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B1_12 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC1_WP_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_12_ALT3   USDHC1_WP_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_12 for Mode: ALT3
	GPIO_EMC_36_ALT6   USDHC1_WP_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_36for Mode: ALT6
	GPIO_AD_B1_00_ALT6 USDHC1_WP_SELECT_INPUT = 0x02 << 0 //  Selecting Pad:GPIO_AD_B1_00 for Mode: ALT6
	GPIO_B1_13_ALT6    USDHC1_WP_SELECT_INPUT = 0x03 << 0 //  Selecting Pad: GPIO_B1_13 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC2_CLK_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_04_ALT0 USDHC2_CLK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_04 for Mode: ALT0
	GPIO_AD_B1_09_ALT6 USDHC2_CLK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_09 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC2_CD_B_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_03_ALT6 USDHC2_CD_B_SELECT_INPUT = 0x00 << 0 //  Selecting Pad:GPIO_AD_B1_03 for Mode: ALT6
	GPIO_EMC_39_ALT6   USDHC2_CD_B_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_39 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC2_CMD_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_05_ALT0 USDHC2_CMD_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_05 for Mode: ALT0
	GPIO_AD_B1_08_ALT6 USDHC2_CMD_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_08 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC2_DATA0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_03_ALT0 USDHC2_DATA0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_03 for Mode: ALT0
	GPIO_AD_B1_04_ALT6 USDHC2_DATA0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad:GPIO_AD_B1_04 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC2_DATA1_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_02_ALT0 USDHC2_DATA1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_02 for Mode: ALT0
	GPIO_AD_B1_05_ALT6 USDHC2_DATA1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_05 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC2_DATA2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_01_ALT0 USDHC2_DATA2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_01 for Mode: ALT0
	GPIO_AD_B1_06_ALT6 USDHC2_DATA2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_06 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC2_DATA3_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_00_ALT0 USDHC2_DATA3_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_00 for Mode: ALT0
	GPIO_AD_B1_07_ALT6 USDHC2_DATA3_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_07 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC2_DATA4_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_08_ALT0 USDHC2_DATA4_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_08 for Mode: ALT0
	GPIO_AD_B1_12_ALT6 USDHC2_DATA4_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_12 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC2_DATA5_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_09_ALT0 USDHC2_DATA5_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_09 for Mode: ALT0
	GPIO_AD_B1_13_ALT6 USDHC2_DATA5_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_13 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC2_DATA6_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_10_ALT0 USDHC2_DATA6_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_10 for Mode: ALT0
	GPIO_AD_B1_14_ALT6 USDHC2_DATA6_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_14 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC2_DATA7_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B1_11_ALT0 USDHC2_DATA7_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B1_11 for Mode: ALT0
	GPIO_AD_B1_15_ALT6 USDHC2_DATA7_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_15 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              USDHC2_WP_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_37_ALT6   USDHC2_WP_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_37 for Mode: ALT6
	GPIO_AD_B1_10_ALT6 USDHC2_WP_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_10 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY            XBAR1_IN02_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_00_ALT3 XBAR1_IN02_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_00 for Mode: ALT3
	GPIO_B1_14_ALT3  XBAR1_IN02_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_14 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY            XBAR1_IN03_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_01_ALT3 XBAR1_IN03_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_01 for Mode: ALT3
	GPIO_B1_15_ALT3  XBAR1_IN03_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_15 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN04_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_02_ALT3   XBAR1_IN04_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_02 for Mode: ALT3
	GPIO_SD_B0_00_ALT3 XBAR1_IN04_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_00 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN05_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_03_ALT3   XBAR1_IN05_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_03 for Mode: ALT3
	GPIO_SD_B0_01_ALT3 XBAR1_IN05_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_01 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN06_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_04_ALT3   XBAR1_IN06_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_04 for Mode: ALT3
	GPIO_SD_B0_02_ALT3 XBAR1_IN06_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_02 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN07_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_05_ALT3   XBAR1_IN07_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_05 for Mode: ALT3
	GPIO_SD_B0_03_ALT3 XBAR1_IN07_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_03 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN08_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_06_ALT3   XBAR1_IN08_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_06 for Mode: ALT3
	GPIO_SD_B0_04_ALT3 XBAR1_IN08_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_04 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN09_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_07_ALT3   XBAR1_IN09_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_07 for Mode: ALT3
	GPIO_SD_B0_05_ALT3 XBAR1_IN09_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_05 for Mode: ALT3
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN17_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_08_ALT3   XBAR1_IN17_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_08 for Mode: ALT3
	GPIO_AD_B0_03_ALT1 XBAR1_IN17_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_03 for Mode: ALT1
	GPIO_AD_B0_05_ALT6 XBAR1_IN17_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_AD_B0_05 for Mode: ALT6
	GPIO_B1_03_ALT1    XBAR1_IN17_SELECT_INPUT = 0x03 << 0 //  Selecting Pad: GPIO_B1_03 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN18_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_35_ALT1   XBAR1_IN18_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_35 for Mode: ALT1
	GPIO_AD_B0_06_ALT6 XBAR1_IN18_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_06 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN20_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_15_ALT1   XBAR1_IN20_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_15 for Mode: ALT1
	GPIO_AD_B0_08_ALT6 XBAR1_IN20_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_08 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN22_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_36_ALT1   XBAR1_IN22_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_36 for Mode: ALT1
	GPIO_AD_B0_10_ALT6 XBAR1_IN22_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_10 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN23_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_37_ALT1   XBAR1_IN23_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_37 for Mode: ALT1
	GPIO_AD_B0_11_ALT6 XBAR1_IN23_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_11 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN24_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_12_ALT1   XBAR1_IN24_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_12 for Mode: ALT1
	GPIO_AD_B0_14_ALT1 XBAR1_IN24_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_14 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN14_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_00_ALT1 XBAR1_IN14_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_00 for Mode: ALT1
	GPIO_B1_00_ALT1    XBAR1_IN14_SELECT_INPUT = 0x01 << 0 //  Selecting Pad:GPIO_B1_00 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN15_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_01_ALT1 XBAR1_IN15_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_01 for Mode: ALT1
	GPIO_B1_01_ALT1    XBAR1_IN15_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_01 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN16_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_02_ALT1 XBAR1_IN16_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_02 for Mode: ALT1
	GPIO_B1_02_ALT1    XBAR1_IN16_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_02 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN25_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_15_ALT1 XBAR1_IN25_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_15 for Mode: ALT1
	GPIO_EMC_13_ALT1   XBAR1_IN25_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_13 for Mode: ALT1
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN19_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_14_ALT1   XBAR1_IN19_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_14 for Mode: ALT1
	GPIO_AD_B0_07_ALT6 XBAR1_IN19_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_07 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	DAISY              XBAR1_IN21_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_16_ALT1   XBAR1_IN21_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_16 for Mode: ALT1
	GPIO_AD_B0_09_ALT6 XBAR1_IN21_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_09 for Mode: ALT6
)

const (
	DAISYn = 0
)

const (
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_00 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_00
)

const (
	SIONn = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B0_01 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B0_01 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_B_SCLK of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_01 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_01
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B0_02 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B0_02 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA00 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_02 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_02
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B0_03 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B0_03 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_B_DATA02 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_03 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_03
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B0_04 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B0_04 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_B_DATA03 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_04 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_04
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B0_05 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B0_05 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_SS0_B of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_05 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_05
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B0_06 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B0_06 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA02 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_06 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_06
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B0_07 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B0_07 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_B_DATA01 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_07 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_07
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B0_08 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B0_08 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_SCLK of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_08 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_08
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B0_09 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B0_09 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_DQS of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_09 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_09
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B0_10 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B0_10 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA03 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_10 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_10
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B0_11 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B0_11 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_B_DATA00 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_11 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_11
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B0_12 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B0_12 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA01 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_12 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_12
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B0_13 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B0_13
)

const (
	SIONn = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B1_00 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B1_00 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_DQS of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B1_00 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B1_00
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B1_01 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B1_01 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA03 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B1_01 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B1_01
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B1_02 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B1_02 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA02 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B1_02 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B1_02
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B1_03 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B1_03 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA01 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B1_03 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B1_03
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B1_04 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B1_04 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA00 of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B1_04 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B1_04
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B1_05 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B1_05 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_SCLK of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B1_05 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B1_05
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	MUX_MODE SW_MUX_CTL_PAD_GPIO_SPI_B1_06 = 0x07 << 0 //+ MUX Mode Select Field.
	ALT0     SW_MUX_CTL_PAD_GPIO_SPI_B1_06 = 0x00 << 0 //  Select mux mode: ALT0 mux port: FLEXSPI2_A_SS0_B of instance: flexspi2
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B1_06 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B1_06
)

const (
	MUX_MODEn = 0
	SIONn     = 4
)

const (
	SION     SW_MUX_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 4 //+ Software Input On Field.
	DISABLED SW_MUX_CTL_PAD_GPIO_SPI_B1_07 = 0x00 << 4 //  Input Path is determined by functionality
	ENABLED  SW_MUX_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 4 //  Force input path of pad GPIO_SPI_B1_07
)

const (
	SIONn = 4
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_00 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_01 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_02 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_03 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_04 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_05 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_06 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_07 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_08 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_09 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_10 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_11 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_12 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B0_13 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_00 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_01 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_02 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_03 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_04 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_05 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_06 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	SRE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 0  //+ Slew Rate Field
	SRE_0_Slow_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x00 << 0  //  Slow Slew Rate
	SRE_1_Fast_Slew_Rate                   SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 0  //  Fast Slew Rate
	DSE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x07 << 3  //+ Drive Strength Field
	DSE_0_output_driver_disabled_          SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x00 << 3  //  output driver disabled;
	DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 3  //  R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
	DSE_2_R0_2                             SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x02 << 3  //  R0/2
	DSE_3_R0_3                             SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x03 << 3  //  R0/3
	DSE_4_R0_4                             SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x04 << 3  //  R0/4
	DSE_5_R0_5                             SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x05 << 3  //  R0/5
	DSE_6_R0_6                             SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x06 << 3  //  R0/6
	DSE_7_R0_7                             SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x07 << 3  //  R0/7
	SPEED                                  SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x03 << 6  //+ Speed Field
	SPEED_0_low_50MHz_                     SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x00 << 6  //  low(50MHz)
	SPEED_1_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 6  //  medium(100MHz)
	SPEED_2_medium_100MHz_                 SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x02 << 6  //  medium(100MHz)
	SPEED_3_max_200MHz_                    SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x03 << 6  //  max(200MHz)
	ODE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 11 //+ Open Drain Enable Field
	ODE_0_Open_Drain_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x00 << 11 //  Open Drain Disabled
	ODE_1_Open_Drain_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 11 //  Open Drain Enabled
	PKE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 12 //+ Pull / Keep Enable Field
	PKE_0_Pull_Keeper_Disabled             SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x00 << 12 //  Pull/Keeper Disabled
	PKE_1_Pull_Keeper_Enabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 12 //  Pull/Keeper Enabled
	PUE                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 13 //+ Pull / Keep Select Field
	PUE_0_Keeper                           SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x00 << 13 //  Keeper
	PUE_1_Pull                             SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 13 //  Pull
	PUS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x03 << 14 //+ Pull Up / Down Config. Field
	PUS_0_100K_Ohm_Pull_Down               SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x00 << 14 //  100K Ohm Pull Down
	PUS_1_47K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 14 //  47K Ohm Pull Up
	PUS_2_100K_Ohm_Pull_Up                 SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x02 << 14 //  100K Ohm Pull Up
	PUS_3_22K_Ohm_Pull_Up                  SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x03 << 14 //  22K Ohm Pull Up
	HYS                                    SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 16 //+ Hyst. Enable Field
	HYS_0_Hysteresis_Disabled              SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x00 << 16 //  Hysteresis Disabled
	HYS_1_Hysteresis_Enabled               SW_PAD_CTL_PAD_GPIO_SPI_B1_07 = 0x01 << 16 //  Hysteresis Enabled
)

const (
	SREn   = 0
	DSEn   = 3
	SPEEDn = 6
	ODEn   = 11
	PKEn   = 12
	PUEn   = 13
	PUSn   = 14
	HYSn   = 16
)

const (
	DAISY              ENET2_IPG_CLK_RMII_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_33_ALT9   ENET2_IPG_CLK_RMII_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_33 for Mode: ALT9
	GPIO_SD_B0_01_ALT9 ENET2_IPG_CLK_RMII_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_01 for Mode: ALT9
	GPIO_B0_15_ALT9    ENET2_IPG_CLK_RMII_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B0_15 for Mode: ALT9
)

const (
	DAISYn = 0
)

const (
	DAISY            ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_39_ALT8 ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_39 for Mode: ALT8
	GPIO_B0_01_ALT8  ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B0_01 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0 = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_35_ALT8   ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0 = 0x00 << 0 //  Selecting Pad: GPIO_EMC_35 for Mode: ALT8
	GPIO_SD_B0_03_ALT8 ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0 = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_03 for Mode: ALT8
	GPIO_B1_01_ALT8    ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0 = 0x02 << 0 //  Selecting Pad: GPIO_B1_01 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1 = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_36_ALT8   ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1 = 0x00 << 0 //  Selecting Pad: GPIO_EMC_36 for Mode: ALT8
	GPIO_SD_B0_04_ALT8 ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1 = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_04 for Mode: ALT8
	GPIO_B1_02_ALT8    ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1 = 0x02 << 0 //  Selecting Pad: GPIO_B1_02 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_37_ALT8   ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_37 for Mode: ALT8
	GPIO_SD_B0_05_ALT8 ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_05 for Mode: ALT8
	GPIO_B1_03_ALT8    ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B1_03 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_34_ALT8   ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_34 for Mode: ALT8
	GPIO_SD_B0_02_ALT8 ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_02 for Mode: ALT8
	GPIO_B1_00_ALT8    ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B1_00 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0 = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B1_01_ALT8 ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0 = 0x00 << 0 //  Selecting Pad: GPIO_AD_B1_01 for Mode: ALT8
	GPIO_B0_03_ALT8    ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0 = 0x01 << 0 //  Selecting Pad: GPIO_B0_03 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_33_ALT8   ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_33 for Mode: ALT8
	GPIO_SD_B0_01_ALT8 ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B0_01 for Mode: ALT8
	GPIO_B0_15_ALT8    ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_B0_15 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY               FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SPI_B1_00_ALT0 FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SPI_B1_00 for Mode: ALT0
	GPIO_EMC_23_ALT8    FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_23 for Mode: ALT8
	GPIO_SPI_B0_09_ALT0 FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_SPI_B0_09 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY               FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SPI_B1_04_ALT0 FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SPI_B1_04 for Mode: ALT0
	GPIO_EMC_26_ALT8    FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_26 for Mode: ALT8
	GPIO_SPI_B0_02_ALT0 FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_SPI_B0_02 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY               FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SPI_B1_03_ALT0 FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SPI_B1_03 for Mode: ALT0
	GPIO_EMC_27_ALT8    FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_27 for Mode: ALT8
	GPIO_SPI_B0_12_ALT0 FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_SPI_B0_12 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY               FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SPI_B1_02_ALT0 FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SPI_B1_02 for Mode: ALT0
	GPIO_EMC_28_ALT8    FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_28 for Mode: ALT8
	GPIO_SPI_B0_06_ALT0 FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_SPI_B0_06 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY               FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SPI_B1_01_ALT0 FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SPI_B1_01 for Mode: ALT0
	GPIO_EMC_29_ALT8    FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_29 for Mode: ALT8
	GPIO_SPI_B0_10_ALT0 FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_SPI_B0_10 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY               FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_13_ALT8    FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_13 for Mode: ALT8
	GPIO_SPI_B0_11_ALT0 FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SPI_B0_11 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY               FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_14_ALT8    FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_14 for Mode: ALT8
	GPIO_SPI_B0_07_ALT0 FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SPI_B0_07 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY               FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_15_ALT8    FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_15 for Mode: ALT8
	GPIO_SPI_B0_03_ALT0 FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SPI_B0_03 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY               FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_16_ALT8    FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_16 for Mode: ALT8
	GPIO_SPI_B0_04_ALT0 FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SPI_B0_04 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY               FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SPI_B1_05_ALT0 FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SPI_B1_05 for Mode: ALT0
	GPIO_EMC_25_ALT8    FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_25 for Mode: ALT8
	GPIO_SPI_B0_08_ALT0 FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_SPI_B0_08 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY               FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_12_ALT8    FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_12 for Mode: ALT8
	GPIO_SPI_B0_01_ALT0 FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SPI_B0_01 for Mode: ALT0
)

const (
	DAISYn = 0
)

const (
	DAISY            GPT1_IPP_IND_CAPIN1_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_24_ALT4 GPT1_IPP_IND_CAPIN1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_24 for Mode: ALT4
	GPIO_B1_05_ALT8  GPT1_IPP_IND_CAPIN1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_05 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY            GPT1_IPP_IND_CAPIN2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_23_ALT4 GPT1_IPP_IND_CAPIN2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_23 for Mode: ALT4
	GPIO_B1_06_ALT8  GPT1_IPP_IND_CAPIN2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_06 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              GPT1_IPP_IND_CLKIN_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_13_ALT1 GPT1_IPP_IND_CLKIN_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_13 for Mode: ALT1
	GPIO_B1_04_ALT8    GPT1_IPP_IND_CLKIN_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_B1_04 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              GPT2_IPP_IND_CAPIN1_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_41_ALT1   GPT2_IPP_IND_CAPIN1_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_41 for Mode: ALT1
	GPIO_AD_B1_03_ALT8 GPT2_IPP_IND_CAPIN1_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_03 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              GPT2_IPP_IND_CAPIN2_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_40_ALT1   GPT2_IPP_IND_CAPIN2_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_40 for Mode: ALT1
	GPIO_AD_B1_04_ALT8 GPT2_IPP_IND_CAPIN2_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_04 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              GPT2_IPP_IND_CLKIN_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_AD_B0_09_ALT7 GPT2_IPP_IND_CLKIN_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_AD_B0_09 for Mode: ALT7
	GPIO_AD_B1_02_ALT8 GPT2_IPP_IND_CLKIN_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B1_02 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2 = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_37_ALT3   SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2 = 0x00 << 0 //  Selecting Pad: GPIO_EMC_37 for Mode: ALT3
	GPIO_SD_B1_04_ALT8 SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2 = 0x01 << 0 //  Selecting Pad: GPIO_SD_B1_04 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_35_ALT3   SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_35 for Mode: ALT3
	GPIO_SD_B1_06_ALT8 SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B1_06 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_33_ALT3   SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 = 0x00 << 0 //  Selecting Pad: GPIO_EMC_33 for Mode: ALT3
	GPIO_SD_B1_00_ALT8 SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 = 0x01 << 0 //  Selecting Pad: GPIO_SD_B1_00 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_34_ALT3   SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_34 for Mode: ALT3
	GPIO_SD_B1_05_ALT8 SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B1_05 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_38_ALT3   SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_38 for Mode: ALT3
	GPIO_SD_B1_03_ALT8 SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B1_03 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT = 0x01 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_39_ALT3   SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_39 for Mode: ALT3
	GPIO_SD_B1_02_ALT8 SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_SD_B1_02 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              SEMC_I_IPP_IND_DQS4_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_SD_B0_00_ALT9 SEMC_I_IPP_IND_DQS4_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_SD_B0_00 for Mode: ALT9
	GPIO_EMC_39_ALT9   SEMC_I_IPP_IND_DQS4_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_EMC_39 for Mode: ALT9
	GPIO_AD_B0_09_ALT9 SEMC_I_IPP_IND_DQS4_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_AD_B0_09 for Mode: ALT9
	GPIO_B1_13_ALT8    SEMC_I_IPP_IND_DQS4_SELECT_INPUT = 0x03 << 0 //  Selecting Pad: GPIO_B1_13 for Mode: ALT8
)

const (
	DAISYn = 0
)

const (
	DAISY              CANFD_IPP_IND_CANRX_SELECT_INPUT = 0x03 << 0 //+ Selecting Pads Involved in Daisy Chain.
	GPIO_EMC_37_ALT9   CANFD_IPP_IND_CANRX_SELECT_INPUT = 0x00 << 0 //  Selecting Pad: GPIO_EMC_37 for Mode: ALT9
	GPIO_AD_B0_15_ALT8 CANFD_IPP_IND_CANRX_SELECT_INPUT = 0x01 << 0 //  Selecting Pad: GPIO_AD_B0_15 for Mode: ALT8
	GPIO_AD_B0_11_ALT8 CANFD_IPP_IND_CANRX_SELECT_INPUT = 0x02 << 0 //  Selecting Pad: GPIO_AD_B0_11 for Mode: ALT8
)

const (
	DAISYn = 0
)
