// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Device Tree Include file for Freescale Layerscape LS1046A WRDB Board.
 *
 * Copyright 2020 NXP
 *
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include "fsl-ls1046a.dtsi"

/ {
	model = "LS1046A WRDB Board";
	compatible = "fsl,ls1046a-wrdb", "fsl,ls1046a";

	aliases {
		serial0 = &duart0;
		serial1 = &duart1;
		serial2 = &duart2;
		serial3 = &duart3;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	sb_3v3: regulator-sb3v3 {
		compatible = "regulator-fixed";
		regulator-name = "LT8609SEV-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};
};

&duart0 {
	status = "okay";
};

&duart1 {
	status = "okay";
};

&duart2 {
	status = "okay";
};

&duart3 {
	status = "okay";
};

&i2c0 {
	status = "okay";

	i2c-mux@77 {
		compatible = "nxp,pca9847";
		reg = <0x77>;
		#address-cells = <1>;
		#size-cells = <0>;

		i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;

			eeprom@57 {
				compatible = "atmel,24c02";
				reg = <0x57>;
			};

			pca6416: gpio@20 {
				compatible = "nxp,pcal6416";
				reg = <0x20>;
				gpio-controller;
				#gpio-cells = <2>;
			};
		};

		i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;

			power-monitor@40 {
				compatible = "ti,ina220";
				reg = <0x40>;
				shunt-resistor = <1000>;
			};

			temperature-sensor@4c {
				compatible = "nxp,sa56004";
				reg = <0x4c>;
				vcc-supply = <&sb_3v3>;
			};

			rtc@51 {
				compatible = "nxp,pcf2129";
				reg = <0x51>;
			};
		};
	};
};

&i2c3 {
	status = "okay";

	pn7150: pn7150@28 {
		compatible = "nxp,pn7150", "nxp,pn547";
		reg = <0x28>;
		clock-frequency = <400000>;
		//interrupt-gpios = <&gpio0 23 GPIO_ACTIVE_HIGH>;
		//irq-trigger-level = <IRQ_TYPE_LEVEL_HIGH>;
		poll-mode;
		enable-gpios = <&pca6416 1 GPIO_ACTIVE_HIGH>;
	};
};

&qspi {
	status = "okay";

	mt25qu512a0: flash@0 {
		compatible = "jedec,spi-nor";
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <50000000>;
		reg = <0>;
		spi-rx-bus-width = <4>;
		spi-tx-bus-width = <4>;
	};

	mt25qu512a1: flash@1 {
		compatible = "jedec,spi-nor";
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <50000000>;
		reg = <1>;
		spi-rx-bus-width = <4>;
		spi-tx-bus-width = <4>;
	};
};

#include "fsl-ls1046-post.dtsi"

&fman0 {
	ethernet@e4000 {
                phy-handle = <&rgmii_phy1>;
                phy-connection-type = "rgmii";
        };

	ethernet@e8000 {
                phy-handle = <&sgmii_phy1>;
                phy-connection-type = "sgmii";
        };

	ethernet@ea000 {
                phy-handle = <&sgmii_phy2>;
                phy-connection-type = "sgmii";
        };

	ethernet@f0000 { /* 10GEC1 */
		fixed-link = <0 1 1000 0 0>;
		phy-connection-type = "xgmii";
		status = "disabled";
	};

	ethernet@f2000 {
		phy-handle = <&aqr113c_phy1>;
		phy-connection-type = "xfi";
	};

	mdio@fc000 {
                rgmii_phy1: ethernet-phy@1 {
                        reg = <0x1>;
                };

                sgmii_phy1: ethernet-phy@2 {
                        reg = <0x2>;
                };

                sgmii_phy2: ethernet-phy@3 {
                        reg = <0x3>;
                };
        };

	mdio@fd000 {
		aqr113c_phy1: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <0x0>;
		};
	};
};
