From 36681dc05e47c8d37efd773d4113b5af1d9d25b2 Mon Sep 17 00:00:00 2001
From: elecboy <elecboy@126.com>
Date: Fri, 28 Jul 2023 07:12:06 +0800
Subject: [PATCH] add sports-cle-v41 support

Upstream-Status: Pending

---
 arch/arm/dts/Makefile                      |   1 +
 arch/arm/dts/meson-g12b-sports-cle-v41.dts | 248 +++++++++++++++++++++
 board/amlogic/qihua-s922x/MAINTAINERS      |   7 +
 board/amlogic/qihua-s922x/Makefile         |   6 +
 board/amlogic/qihua-s922x/qihua-s922x.c    |  52 +++++
 configs/sports-cle-v41_defconfig           |  77 +++++++
 6 files changed, 391 insertions(+)
 create mode 100644 arch/arm/dts/meson-g12b-sports-cle-v41.dts
 create mode 100644 board/amlogic/qihua-s922x/MAINTAINERS
 create mode 100644 board/amlogic/qihua-s922x/Makefile
 create mode 100644 board/amlogic/qihua-s922x/qihua-s922x.c
 create mode 100644 configs/sports-cle-v41_defconfig

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 480269fa60..31f978727e 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -221,6 +221,7 @@ dtb-$(CONFIG_ARCH_MESON) += \
 	meson-g12b-odroid-n2l.dtb \
 	meson-g12b-odroid-n2-plus.dtb \
 	meson-g12b-radxa-zero2.dtb \
+	meson-g12b-sports-cle-v41.dtb \
 	meson-sm1-bananapi-m2-pro.dtb \
 	meson-sm1-bananapi-m5.dtb \
 	meson-sm1-khadas-vim3l.dtb \
diff --git a/arch/arm/dts/meson-g12b-sports-cle-v41.dts b/arch/arm/dts/meson-g12b-sports-cle-v41.dts
new file mode 100644
index 0000000000..3cf0bddbb3
--- /dev/null
+++ b/arch/arm/dts/meson-g12b-sports-cle-v41.dts
@@ -0,0 +1,248 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2019 BayLibre, SAS
+ * Author: Neil Armstrong <narmstrong@baylibre.com>
+ */
+
+/dts-v1/;
+
+#include "meson-g12b-w400.dtsi"
+#include <dt-bindings/sound/meson-g12a-tohdmitx.h>
+
+
+/ {
+	compatible = "qihua,s922x", "amlogic,s922x", "amlogic,g12b";
+	model = "MT Sports CLE V41";
+
+	aliases {
+		mmc0 = &sd_emmc_a;
+		mmc1 = &sd_emmc_b;
+		mmc2 = &sd_emmc_c;
+		serial0 = &uart_AO;
+		serial1 = &uart_AO_B;
+		serial2 = &uart_C;
+		ethernet0 = &ethmac;
+		i2c0 = &i2c3;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+	dc_in: regulator-dc_in {
+		compatible = "regulator-fixed";
+		regulator-name = "DC_IN";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		regulator-always-on;
+	};
+
+	vddcpu: regulator-vddcpu {
+		/*
+		 * Silergy SY8030DEC Regulator.
+		 */
+		compatible = "pwm-regulator";
+
+		regulator-name = "VDDCPU";
+		regulator-min-microvolt = <690000>;
+		regulator-max-microvolt = <1050000>;
+
+		vin-supply = <&vcc_3v3>;
+
+		pwms = <&pwm_AO_cd 1 1250 0>;
+		pwm-dutycycle-range = <100 0>;
+
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	lte_vdd: regulator-tflash_vdd {
+                compatible = "regulator-fixed";
+
+                regulator-name = "LTE_VDD";
+                regulator-min-microvolt = <3300000>;
+                regulator-max-microvolt = <3300000>;
+
+                gpio = <&gpio GPIOA_11 GPIO_ACTIVE_HIGH>;
+                enable-active-high;
+                vin-supply = <&dc_in>;
+                regulator-always-on;
+        };
+
+	nrf_pwr: regulator-nrf_pwr {
+		compatible = "regulator-fixed";
+		regulator-name = "NRF_PWR";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		vin-supply = <&vcc_5v>;
+
+		gpio = <&gpio GPIOA_9 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+
+		led-wan {
+			label = "mt-sports:wan";
+			gpios = <&gpio GPIOA_12 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+
+		led-ble {
+			label = "mt-sports:ble";
+			gpios = <&gpio GPIOA_13 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+	};
+
+	// gpio-restart {
+	// 	compatible = "gpio-restart";
+	// 	gpios = <&gpio GPIOA_3 GPIO_ACTIVE_HIGH>;
+	// 	priority = <128>;
+	// 	active-delay = <450>;
+	// 	inactive-delay = <100>;
+	// 	wait-delay = <3000>;
+	// 	line-name = "lte-reset";
+	// };
+};
+
+&pwm_AO_cd {
+	pinctrl-0 = <&pwm_ao_d_e_pins>;
+	pinctrl-names = "default";
+	clocks = <&xtal>;
+	clock-names = "clkin1";
+	status = "okay";
+};
+
+&ethmac {
+	status = "disable";
+};
+
+&uart_AO_B {
+        status = "okay";
+        pinctrl-0 = <&uart_ao_b_8_9_pins>;
+        pinctrl-names = "default";
+};
+
+&uart_C {
+		status = "okay";
+		pinctrl-0 = <&uart_c_pins>;
+		pinctrl-names = "default";
+};
+
+&usb2_phy0 {
+	phy-supply = <&dc_in>;
+	vbus-supply = <&nrf_pwr>;
+	status = "okay";
+};
+
+&usb2_phy1 {
+	phy-supply = <&dc_in>;
+	status = "okay";
+};
+
+&usb3_pcie_phy {
+	phy-supply = <&dc_in>;
+};
+
+&usb {
+	status = "okay";
+	dr_mode = "host";
+};
+
+&gpio {
+	gpio-line-names =
+		/* GPIOZ */
+		"", "", "", "", "", "", "", "",
+		"", "", "", "", "", "", "","",
+		/* GPIOH */
+		"", "", "", "",
+		"ESP_PRG_EN", /* GPIOH_4 */
+		"ESP_PRG_ID0", /* GPIOH_5 */
+		"UART_EE_C_RX", /* GPIOH_6 */
+		"UART_EE_C_TX", /* GPIOH_7 */
+		"",
+		/* BOOT */
+		"", "", "", "", "", "", "", "",
+		"", "", "", "", "", "", "", "",
+		/* GPIOC */
+		"", "", "", "", "", "", "", "",
+		/* GPIOA */
+		"nFORCE_NRF_3.3V", /* GPIOA_0 */
+		"",
+		"NCHG_DET", /* GPIOA_2 */
+		"", "", "",
+		"LTE_RST", /* GPIOA_6 */
+		"NRF_SWD", /* GPIOA_7 */
+		"NRF_SWC", /* GPIOA_8 */
+		"NRF_PWR_EN", /* GPIOA_9 */
+		"NRF_DFU", /* GPIOA_10 */
+		"PWR_LTE_ON", /* GPIOA_11 */
+		"WAN_LED", /* GPIOA_12 */
+		"BLE_LED", /* GPIOA_13 */
+		"", /* GPIOA_14 */
+		"", /* GPIOA_15 */
+		/* GPIOX */
+		"", /* GPIOX_0 */
+		"", /* GPIOX_1 */
+		"", /* GPIOX_2 */
+		"", /* GPIOX_3 */
+		"", /* GPIOX_4 */
+		"",  /* GPIOX_5 */
+		"", /* GPIOX_6 */
+		"", /* GPIOX_7 */
+		"", /* GPIOX_8 */
+		"", /* GPIOX_9 */
+		"", /* GPIOX_10 */
+		"", /* GPIOX_11 */
+		"",  /* GPIOX_12 */
+		"", /* GPIOX_13 */
+		"", /* GPIOX_14 */
+		"", /* GPIOX_15 */
+		"", /* GPIOX_16 */
+		"",  /* GPIOX_17 */
+		"",  /* GPIOX_18 */
+		""; /* GPIOX_19 */
+
+};
+
+&gpio_ao {
+	gpio-line-names =
+		/* GPIOAO */
+		"", "", "",
+		"PWR_KEY", /* GPIOAO_3 */
+		"", /* GPIOAO_4 */
+		"",
+		"FORCE_PWR_ON", /* GPIOAO_6 */
+		"REQ_PWR_OFF", /* GPIOAO_7 */
+		"UART_B_TX", /* GPIOAO_8 */
+		"UART_B_RX", /* GPIOAO_9 */
+		"",
+		"SYS_LED",  /* GPIOAO_11 */
+		/* GPIOE */
+		"", "", "";
+};
+
+&sd_emmc_a {
+       max-frequency = <200000000>;
+       vmmc-supply = <&lte_vdd>;
+	   vqmmc-supply = <&vcc_3v3>;
+};
+
+&sd_emmc_c {
+       max-frequency = <150000000>;
+};
+
+&i2c3 {
+	status = "okay";
+	pinctrl-0 = <&i2c3_sda_a_pins>, <&i2c3_sck_a_pins>;
+	pinctrl-names = "default";
+
+	rtc: rtc@51 {
+		compatible = "nxp,pcf8563";
+		reg = <0x51>;
+		#wakeup-source;
+	};
+};
diff --git a/board/amlogic/qihua-s922x/MAINTAINERS b/board/amlogic/qihua-s922x/MAINTAINERS
new file mode 100644
index 0000000000..dc4678eb8a
--- /dev/null
+++ b/board/amlogic/qihua-s922x/MAINTAINERS
@@ -0,0 +1,7 @@
+QIHUA-S922X
+M:	elecboy <elecboy@gmail.com>
+S:	Maintained
+L:	u-boot-amlogic@groups.io
+F:	board/amlogic/qihua-s922x/
+F:	configs/sports-cle-v41_defconfig
+
diff --git a/board/amlogic/qihua-s922x/Makefile b/board/amlogic/qihua-s922x/Makefile
new file mode 100644
index 0000000000..8551718752
--- /dev/null
+++ b/board/amlogic/qihua-s922x/Makefile
@@ -0,0 +1,6 @@
+# SPDX-License-Identifier: GPL-2.0+
+#
+# (C) Copyright 2020 BayLibre, SAS
+# Author: Neil Armstrong <narmstrong@baylibre.com>
+
+obj-y	:= qihua-s922x.o
diff --git a/board/amlogic/qihua-s922x/qihua-s922x.c b/board/amlogic/qihua-s922x/qihua-s922x.c
new file mode 100644
index 0000000000..adae27fc7e
--- /dev/null
+++ b/board/amlogic/qihua-s922x/qihua-s922x.c
@@ -0,0 +1,52 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2020 BayLibre, SAS
+ * Author: Neil Armstrong <narmstrong@baylibre.com>
+ */
+
+#include <common.h>
+#include <dm.h>
+#include <env.h>
+#include <init.h>
+#include <net.h>
+#include <asm/io.h>
+#include <asm/arch/sm.h>
+#include <asm/arch/eth.h>
+#include <asm/arch/boot.h>
+
+#define EFUSE_MAC_OFFSET	20
+#define EFUSE_MAC_SIZE		12
+#define MAC_ADDR_LEN		6
+
+int misc_init_r(void)
+{
+	u8 mac_addr[MAC_ADDR_LEN];
+	char efuse_mac_addr[EFUSE_MAC_SIZE], tmp[3];
+	ssize_t len;
+
+	if (IS_ENABLED(CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG) &&
+	    meson_get_soc_rev(tmp, sizeof(tmp)) > 0)
+		env_set("soc_rev", tmp);
+
+	if (!eth_env_get_enetaddr("ethaddr", mac_addr)) {
+		len = meson_sm_read_efuse(EFUSE_MAC_OFFSET,
+					  efuse_mac_addr, EFUSE_MAC_SIZE);
+		if (len != EFUSE_MAC_SIZE)
+			return 0;
+
+		/* MAC is stored in ASCII format, 1bytes = 2characters */
+		for (int i = 0; i < 6; i++) {
+			tmp[0] = efuse_mac_addr[i * 2];
+			tmp[1] = efuse_mac_addr[i * 2 + 1];
+			tmp[2] = '\0';
+			mac_addr[i] = hextoul(tmp, NULL);
+		}
+
+		if (is_valid_ethaddr(mac_addr))
+			eth_env_set_enetaddr("ethaddr", mac_addr);
+		else
+			meson_generate_serial_ethaddr();
+	}
+
+	return 0;
+}
diff --git a/configs/sports-cle-v41_defconfig b/configs/sports-cle-v41_defconfig
new file mode 100644
index 0000000000..dee2284eea
--- /dev/null
+++ b/configs/sports-cle-v41_defconfig
@@ -0,0 +1,77 @@
+CONFIG_ARM=y
+CONFIG_SYS_BOARD="qihua-s922x"
+CONFIG_ARCH_MESON=y
+CONFIG_TEXT_BASE=0x01000000
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
+CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x20000000
+CONFIG_ENV_SIZE=0x2000
+CONFIG_DM_GPIO=y
+CONFIG_DEFAULT_DEVICE_TREE="meson-g12b-sports-cle-v41"
+CONFIG_DM_RESET=y
+CONFIG_MESON_G12A=y
+CONFIG_DEBUG_UART_BASE=0xff803000
+CONFIG_DEBUG_UART_CLOCK=24000000
+CONFIG_IDENT_STRING=" qihua-s922x"
+CONFIG_SYS_LOAD_ADDR=0x1000000
+CONFIG_DEBUG_UART=y
+CONFIG_REMAKE_ELF=y
+CONFIG_OF_BOARD_SETUP=y
+# CONFIG_DISPLAY_CPUINFO is not set
+CONFIG_MISC_INIT_R=y
+CONFIG_SYS_MAXARGS=32
+# CONFIG_CMD_BDI is not set
+# CONFIG_CMD_IMI is not set
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_LOADS is not set
+CONFIG_CMD_MMC=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+# CONFIG_CMD_SETEXPR is not set
+CONFIG_CMD_REGULATOR=y
+CONFIG_OF_CONTROL=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_MMC_MESON_GX=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+CONFIG_PHY_REALTEK=y
+CONFIG_DM_MDIO=y
+CONFIG_DM_MDIO_MUX=y
+CONFIG_ETH_DESIGNWARE_MESON8B=y
+CONFIG_MDIO_MUX_MESON_G12A=y
+CONFIG_MESON_G12A_USB_PHY=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_MESON_G12A=y
+CONFIG_POWER_DOMAIN=y
+CONFIG_MESON_EE_POWER_DOMAIN=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DEBUG_UART_ANNOUNCE=y
+CONFIG_DEBUG_UART_SKIP_INIT=y
+CONFIG_MESON_SERIAL=y
+CONFIG_USB=y
+CONFIG_DM_USB_GADGET=y
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_DWC3=y
+CONFIG_USB_DWC3=y
+# CONFIG_USB_DWC3_GADGET is not set
+CONFIG_USB_DWC3_MESON_G12A=y
+CONFIG_USB_KEYBOARD=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_VENDOR_NUM=0x1b8e
+CONFIG_USB_GADGET_PRODUCT_NUM=0xfada
+CONFIG_USB_GADGET_DWC2_OTG=y
+CONFIG_USB_GADGET_DWC2_OTG_PHY_BUS_WIDTH_8=y
+CONFIG_USB_GADGET_DOWNLOAD=y
+CONFIG_VIDEO=y
+# CONFIG_VIDEO_BPP8 is not set
+# CONFIG_VIDEO_BPP16 is not set
+CONFIG_SYS_WHITE_ON_BLACK=y
+CONFIG_VIDEO_MESON=y
+CONFIG_VIDEO_DT_SIMPLEFB=y
+CONFIG_SPLASH_SCREEN=y
+CONFIG_SPLASH_SCREEN_ALIGN=y
+CONFIG_OF_LIBFDT_OVERLAY=y
+CONFIG_FS_SQUASHFS=y
+CONFIG_FS_EROFS=y
+CONFIG_FS_EROFS_ZIP=y
\ No newline at end of file
-- 
2.34.1

