--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1569 paths analyzed, 293 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.076ns.
--------------------------------------------------------------------------------

Paths for end point uart/stRcvNext_0 (SLICE_X76Y36.F4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_CS_n_0 (FF)
  Destination:          uart/stRcvNext_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.960ns (Levels of Logic = 4)
  Clock Path Skew:      -0.116ns (0.251 - 0.367)
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_CS_n_0 to uart/stRcvNext_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y7.YQ       Tcko                  0.587   EPC_nCS
                                                       blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_CS_n_0
    SLICE_X78Y35.F4      net (fanout=11)       2.283   EPC_nCS
    SLICE_X78Y35.X       Tilo                  0.759   Uart_nCS
                                                       Uart_nCS
    SLICE_X88Y39.G1      net (fanout=4)        1.333   Uart_nCS
    SLICE_X88Y39.Y       Tilo                  0.759   Lcd_Controller/N20
                                                       uart/stRcvNext_mux0000<2>38_SW0
    SLICE_X78Y36.F1      net (fanout=1)        0.846   N115
    SLICE_X78Y36.X       Tif5x                 1.152   N103
                                                       uart/stRcvNext_mux0000<2>67_SW01
                                                       uart/stRcvNext_mux0000<2>67_SW0_f5
    SLICE_X76Y36.F4      net (fanout=1)        0.349   N103
    SLICE_X76Y36.CLK     Tfck                  0.892   uart/stRcvNext<0>
                                                       uart/stRcvNext_mux0000<2>67
                                                       uart/stRcvNext_0
    -------------------------------------------------  ---------------------------
    Total                                      8.960ns (4.149ns logic, 4.811ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_3 (FF)
  Destination:          uart/stRcvNext_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.084ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.251 - 0.268)
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_3 to uart/stRcvNext_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y34.YQ      Tcko                  0.587   Addr<3>
                                                       blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_3
    SLICE_X78Y35.G1      net (fanout=20)       0.625   Addr<2>
    SLICE_X78Y35.Y       Tilo                  0.759   Uart_nCS
                                                       Uart_nCS_SW0
    SLICE_X78Y35.F3      net (fanout=1)        0.023   N73
    SLICE_X78Y35.X       Tilo                  0.759   Uart_nCS
                                                       Uart_nCS
    SLICE_X88Y39.G1      net (fanout=4)        1.333   Uart_nCS
    SLICE_X88Y39.Y       Tilo                  0.759   Lcd_Controller/N20
                                                       uart/stRcvNext_mux0000<2>38_SW0
    SLICE_X78Y36.F1      net (fanout=1)        0.846   N115
    SLICE_X78Y36.X       Tif5x                 1.152   N103
                                                       uart/stRcvNext_mux0000<2>67_SW01
                                                       uart/stRcvNext_mux0000<2>67_SW0_f5
    SLICE_X76Y36.F4      net (fanout=1)        0.349   N103
    SLICE_X76Y36.CLK     Tfck                  0.892   uart/stRcvNext<0>
                                                       uart/stRcvNext_mux0000<2>67
                                                       uart/stRcvNext_0
    -------------------------------------------------  ---------------------------
    Total                                      8.084ns (4.908ns logic, 3.176ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_5 (FF)
  Destination:          uart/stRcvNext_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.971ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.251 - 0.266)
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_5 to uart/stRcvNext_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y37.YQ      Tcko                  0.652   Addr<1>
                                                       blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_5
    SLICE_X78Y35.G4      net (fanout=4)        0.447   Addr<0>
    SLICE_X78Y35.Y       Tilo                  0.759   Uart_nCS
                                                       Uart_nCS_SW0
    SLICE_X78Y35.F3      net (fanout=1)        0.023   N73
    SLICE_X78Y35.X       Tilo                  0.759   Uart_nCS
                                                       Uart_nCS
    SLICE_X88Y39.G1      net (fanout=4)        1.333   Uart_nCS
    SLICE_X88Y39.Y       Tilo                  0.759   Lcd_Controller/N20
                                                       uart/stRcvNext_mux0000<2>38_SW0
    SLICE_X78Y36.F1      net (fanout=1)        0.846   N115
    SLICE_X78Y36.X       Tif5x                 1.152   N103
                                                       uart/stRcvNext_mux0000<2>67_SW01
                                                       uart/stRcvNext_mux0000<2>67_SW0_f5
    SLICE_X76Y36.F4      net (fanout=1)        0.349   N103
    SLICE_X76Y36.CLK     Tfck                  0.892   uart/stRcvNext<0>
                                                       uart/stRcvNext_mux0000<2>67
                                                       uart/stRcvNext_0
    -------------------------------------------------  ---------------------------
    Total                                      7.971ns (4.973ns logic, 2.998ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point Lcd_Controller/stNext_1 (SLICE_X91Y53.F4), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_5 (FF)
  Destination:          Lcd_Controller/stNext_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.771ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_5 to Lcd_Controller/stNext_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y37.YQ      Tcko                  0.652   Addr<1>
                                                       blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_5
    SLICE_X88Y35.G1      net (fanout=4)        0.956   Addr<0>
    SLICE_X88Y35.Y       Tilo                  0.759   Digit_Sig<4>
                                                       RS_mux000011
    SLICE_X88Y35.F2      net (fanout=17)       0.586   N111
    SLICE_X88Y35.X       Tilo                  0.759   Digit_Sig<4>
                                                       LCD_nCS1
    SLICE_X91Y55.G1      net (fanout=5)        1.509   LCD_nCS
    SLICE_X91Y55.Y       Tilo                  0.704   Lcd_Controller/N13
                                                       Lcd_Controller/stNext_mux0000<0>111_SW0
    SLICE_X91Y55.F4      net (fanout=5)        0.074   N80
    SLICE_X91Y55.X       Tilo                  0.704   Lcd_Controller/N13
                                                       Lcd_Controller/stNext_mux0000<0>111
    SLICE_X91Y53.G1      net (fanout=3)        0.504   Lcd_Controller/N13
    SLICE_X91Y53.Y       Tilo                  0.704   Lcd_Controller/stNext<1>
                                                       Lcd_Controller/stNext_mux0000<6>_SW0
    SLICE_X91Y53.F4      net (fanout=1)        0.023   N82
    SLICE_X91Y53.CLK     Tfck                  0.837   Lcd_Controller/stNext<1>
                                                       Lcd_Controller/stNext_mux0000<6>
                                                       Lcd_Controller/stNext_1
    -------------------------------------------------  ---------------------------
    Total                                      8.771ns (5.119ns logic, 3.652ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_1 (FF)
  Destination:          Lcd_Controller/stNext_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.688ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_1 to Lcd_Controller/stNext_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y37.YQ      Tcko                  0.587   Addr<5>
                                                       blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_1
    SLICE_X88Y35.G2      net (fanout=4)        0.938   Addr<4>
    SLICE_X88Y35.Y       Tilo                  0.759   Digit_Sig<4>
                                                       RS_mux000011
    SLICE_X88Y35.F2      net (fanout=17)       0.586   N111
    SLICE_X88Y35.X       Tilo                  0.759   Digit_Sig<4>
                                                       LCD_nCS1
    SLICE_X91Y55.G1      net (fanout=5)        1.509   LCD_nCS
    SLICE_X91Y55.Y       Tilo                  0.704   Lcd_Controller/N13
                                                       Lcd_Controller/stNext_mux0000<0>111_SW0
    SLICE_X91Y55.F4      net (fanout=5)        0.074   N80
    SLICE_X91Y55.X       Tilo                  0.704   Lcd_Controller/N13
                                                       Lcd_Controller/stNext_mux0000<0>111
    SLICE_X91Y53.G1      net (fanout=3)        0.504   Lcd_Controller/N13
    SLICE_X91Y53.Y       Tilo                  0.704   Lcd_Controller/stNext<1>
                                                       Lcd_Controller/stNext_mux0000<6>_SW0
    SLICE_X91Y53.F4      net (fanout=1)        0.023   N82
    SLICE_X91Y53.CLK     Tfck                  0.837   Lcd_Controller/stNext<1>
                                                       Lcd_Controller/stNext_mux0000<6>
                                                       Lcd_Controller/stNext_1
    -------------------------------------------------  ---------------------------
    Total                                      8.688ns (5.054ns logic, 3.634ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_0 (FF)
  Destination:          Lcd_Controller/stNext_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.572ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_0 to Lcd_Controller/stNext_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y37.XQ      Tcko                  0.591   Addr<5>
                                                       blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_0
    SLICE_X88Y35.F4      net (fanout=21)       2.163   Addr<5>
    SLICE_X88Y35.X       Tilo                  0.759   Digit_Sig<4>
                                                       LCD_nCS1
    SLICE_X91Y55.G1      net (fanout=5)        1.509   LCD_nCS
    SLICE_X91Y55.Y       Tilo                  0.704   Lcd_Controller/N13
                                                       Lcd_Controller/stNext_mux0000<0>111_SW0
    SLICE_X91Y55.F4      net (fanout=5)        0.074   N80
    SLICE_X91Y55.X       Tilo                  0.704   Lcd_Controller/N13
                                                       Lcd_Controller/stNext_mux0000<0>111
    SLICE_X91Y53.G1      net (fanout=3)        0.504   Lcd_Controller/N13
    SLICE_X91Y53.Y       Tilo                  0.704   Lcd_Controller/stNext<1>
                                                       Lcd_Controller/stNext_mux0000<6>_SW0
    SLICE_X91Y53.F4      net (fanout=1)        0.023   N82
    SLICE_X91Y53.CLK     Tfck                  0.837   Lcd_Controller/stNext<1>
                                                       Lcd_Controller/stNext_mux0000<6>
                                                       Lcd_Controller/stNext_1
    -------------------------------------------------  ---------------------------
    Total                                      8.572ns (4.299ns logic, 4.273ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point Lcd_Controller/stNext_1 (SLICE_X91Y53.F2), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_5 (FF)
  Destination:          Lcd_Controller/stNext_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.622ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_5 to Lcd_Controller/stNext_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y37.YQ      Tcko                  0.652   Addr<1>
                                                       blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_5
    SLICE_X88Y35.G1      net (fanout=4)        0.956   Addr<0>
    SLICE_X88Y35.Y       Tilo                  0.759   Digit_Sig<4>
                                                       RS_mux000011
    SLICE_X88Y35.F2      net (fanout=17)       0.586   N111
    SLICE_X88Y35.X       Tilo                  0.759   Digit_Sig<4>
                                                       LCD_nCS1
    SLICE_X91Y55.G1      net (fanout=5)        1.509   LCD_nCS
    SLICE_X91Y55.Y       Tilo                  0.704   Lcd_Controller/N13
                                                       Lcd_Controller/stNext_mux0000<0>111_SW0
    SLICE_X91Y52.G4      net (fanout=5)        0.328   N80
    SLICE_X91Y52.Y       Tilo                  0.704   N83
                                                       Lcd_Controller/stNext_mux0000<0>112
    SLICE_X91Y52.F3      net (fanout=1)        0.023   Lcd_Controller/N8
    SLICE_X91Y52.X       Tilo                  0.704   N83
                                                       Lcd_Controller/stNext_mux0000<6>_SW1
    SLICE_X91Y53.F2      net (fanout=1)        0.101   N83
    SLICE_X91Y53.CLK     Tfck                  0.837   Lcd_Controller/stNext<1>
                                                       Lcd_Controller/stNext_mux0000<6>
                                                       Lcd_Controller/stNext_1
    -------------------------------------------------  ---------------------------
    Total                                      8.622ns (5.119ns logic, 3.503ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_1 (FF)
  Destination:          Lcd_Controller/stNext_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.539ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_1 to Lcd_Controller/stNext_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y37.YQ      Tcko                  0.587   Addr<5>
                                                       blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_1
    SLICE_X88Y35.G2      net (fanout=4)        0.938   Addr<4>
    SLICE_X88Y35.Y       Tilo                  0.759   Digit_Sig<4>
                                                       RS_mux000011
    SLICE_X88Y35.F2      net (fanout=17)       0.586   N111
    SLICE_X88Y35.X       Tilo                  0.759   Digit_Sig<4>
                                                       LCD_nCS1
    SLICE_X91Y55.G1      net (fanout=5)        1.509   LCD_nCS
    SLICE_X91Y55.Y       Tilo                  0.704   Lcd_Controller/N13
                                                       Lcd_Controller/stNext_mux0000<0>111_SW0
    SLICE_X91Y52.G4      net (fanout=5)        0.328   N80
    SLICE_X91Y52.Y       Tilo                  0.704   N83
                                                       Lcd_Controller/stNext_mux0000<0>112
    SLICE_X91Y52.F3      net (fanout=1)        0.023   Lcd_Controller/N8
    SLICE_X91Y52.X       Tilo                  0.704   N83
                                                       Lcd_Controller/stNext_mux0000<6>_SW1
    SLICE_X91Y53.F2      net (fanout=1)        0.101   N83
    SLICE_X91Y53.CLK     Tfck                  0.837   Lcd_Controller/stNext<1>
                                                       Lcd_Controller/stNext_mux0000<6>
                                                       Lcd_Controller/stNext_1
    -------------------------------------------------  ---------------------------
    Total                                      8.539ns (5.054ns logic, 3.485ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_0 (FF)
  Destination:          Lcd_Controller/stNext_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.423ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_0 to Lcd_Controller/stNext_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y37.XQ      Tcko                  0.591   Addr<5>
                                                       blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Addr_0
    SLICE_X88Y35.F4      net (fanout=21)       2.163   Addr<5>
    SLICE_X88Y35.X       Tilo                  0.759   Digit_Sig<4>
                                                       LCD_nCS1
    SLICE_X91Y55.G1      net (fanout=5)        1.509   LCD_nCS
    SLICE_X91Y55.Y       Tilo                  0.704   Lcd_Controller/N13
                                                       Lcd_Controller/stNext_mux0000<0>111_SW0
    SLICE_X91Y52.G4      net (fanout=5)        0.328   N80
    SLICE_X91Y52.Y       Tilo                  0.704   N83
                                                       Lcd_Controller/stNext_mux0000<0>112
    SLICE_X91Y52.F3      net (fanout=1)        0.023   Lcd_Controller/N8
    SLICE_X91Y52.X       Tilo                  0.704   N83
                                                       Lcd_Controller/stNext_mux0000<6>_SW1
    SLICE_X91Y53.F2      net (fanout=1)        0.101   N83
    SLICE_X91Y53.CLK     Tfck                  0.837   Lcd_Controller/stNext<1>
                                                       Lcd_Controller/stNext_mux0000<6>
                                                       Lcd_Controller/stNext_1
    -------------------------------------------------  ---------------------------
    Total                                      8.423ns (4.299ns logic, 4.124ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X65Y117.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 (FF)
  Destination:          blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 to blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y117.YQ     Tcko                  0.470   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0
    SLICE_X65Y117.BX     net (fanout=1)        0.364   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<0>
    SLICE_X65Y117.CLK    Tckdi       (-Th)    -0.093   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.563ns logic, 0.364ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point uart/stRcvCur_1 (SLICE_X77Y37.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.966ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/stRcvNext_1 (FF)
  Destination:          uart/stRcvCur_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.011 - 0.013)
  Source Clock:         clk_IBUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/stRcvNext_1 to uart/stRcvCur_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y35.YQ      Tcko                  0.470   uart/stRcvNext<1>
                                                       uart/stRcvNext_1
    SLICE_X77Y37.BX      net (fanout=3)        0.401   uart/stRcvNext<1>
    SLICE_X77Y37.CLK     Tckdi       (-Th)    -0.093   uart/stRcvCur<1>
                                                       uart/stRcvCur_1
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.563ns logic, 0.401ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point uart/stSendCur_1 (SLICE_X90Y37.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/stSendNext_1 (FF)
  Destination:          uart/stSendCur_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/stSendNext_1 to uart/stSendCur_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y37.YQ      Tcko                  0.470   uart/stSendNext<1>
                                                       uart/stSendNext_1
    SLICE_X90Y37.BX      net (fanout=1)        0.364   uart/stSendNext<1>
    SLICE_X90Y37.CLK     Tckdi       (-Th)    -0.134   uart/stSendCur<1>
                                                       uart/stSendCur_1
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.604ns logic, 0.364ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Logical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Logical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Logical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = 
PERIOD TIMEGRP         
"blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"         
TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 181410 paths analyzed, 6892 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.713ns.
--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF (SLICE_X53Y52.BX), 555 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.713ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y71.XQ      Tcko                  0.591   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X72Y49.F2      net (fanout=65)       3.988   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X72Y49.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y74.F2      net (fanout=27)       3.534   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF<0>
    SLICE_X46Y74.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/is_swx_I<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_2
    SLICE_X49Y71.F3      net (fanout=1)        0.878   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_2_1
    SLICE_X49Y71.XB      Topxb                 1.176   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_2_2
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1
    SLICE_X52Y53.BX      net (fanout=32)       3.481   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/O
    SLICE_X52Y53.X       Tbxx                  0.806   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<29>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5
    SLICE_X53Y52.BX      net (fanout=1)        0.433   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I
    SLICE_X53Y52.CLK     Tdick                 0.308   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<29>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                     16.713ns (4.399ns logic, 12.314ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.234ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y71.XQ      Tcko                  0.591   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X72Y49.F2      net (fanout=65)       3.988   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X72Y49.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y70.F4      net (fanout=27)       3.506   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF<0>
    SLICE_X46Y70.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_1
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1
    SLICE_X49Y71.F2      net (fanout=1)        0.427   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_1
    SLICE_X49Y71.XB      Topxb                 1.176   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_2_2
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1
    SLICE_X52Y53.BX      net (fanout=32)       3.481   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/O
    SLICE_X52Y53.X       Tbxx                  0.806   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<29>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5
    SLICE_X53Y52.BX      net (fanout=1)        0.433   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I
    SLICE_X53Y52.CLK     Tdick                 0.308   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<29>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                     16.234ns (4.399ns logic, 11.835ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.003ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y70.YQ      Tcko                  0.587   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I
    SLICE_X72Y49.F1      net (fanout=65)       3.282   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
    SLICE_X72Y49.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y74.F2      net (fanout=27)       3.534   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF<0>
    SLICE_X46Y74.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/is_swx_I<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_2
    SLICE_X49Y71.F3      net (fanout=1)        0.878   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_2_1
    SLICE_X49Y71.XB      Topxb                 1.176   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/opsel1_SPR_Select_2_2
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1
    SLICE_X52Y53.BX      net (fanout=32)       3.481   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/O
    SLICE_X52Y53.X       Tbxx                  0.806   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<29>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5
    SLICE_X53Y52.BX      net (fanout=1)        0.433   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I
    SLICE_X53Y52.CLK     Tdick                 0.308   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<29>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                     16.003ns (4.395ns logic, 11.608ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F (SLICE_X88Y32.BY), 247 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.527ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.XQ      Tcko                  0.592   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X47Y41.G1      net (fanout=68)       4.766   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
    SLICE_X47Y41.Y       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N8
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i_0_and00001
    SLICE_X50Y46.F2      net (fanout=6)        1.308   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i
    SLICE_X50Y46.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
    SLICE_X51Y47.G1      net (fanout=2)        0.533   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
    SLICE_X51Y47.X       Tif5x                 1.025   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>34_F
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>34
    SLICE_X63Y59.F1      net (fanout=16)       1.582   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>
    SLICE_X63Y59.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<1>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X88Y32.BY      net (fanout=6)        3.772   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<1>
    SLICE_X88Y32.CLK     Tds                   0.461   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/reg1_Data_High
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     16.527ns (4.566ns logic, 11.961ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.437ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.XQ      Tcko                  0.592   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X47Y41.G1      net (fanout=68)       4.766   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
    SLICE_X47Y41.Y       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N8
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i_0_and00001
    SLICE_X50Y46.F2      net (fanout=6)        1.308   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i
    SLICE_X50Y46.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
    SLICE_X51Y47.F2      net (fanout=2)        0.443   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
    SLICE_X51Y47.X       Tif5x                 1.025   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>34_G
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>34
    SLICE_X63Y59.F1      net (fanout=16)       1.582   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>
    SLICE_X63Y59.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<1>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X88Y32.BY      net (fanout=6)        3.772   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<1>
    SLICE_X88Y32.CLK     Tds                   0.461   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/reg1_Data_High
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     16.437ns (4.566ns logic, 11.871ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.384ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.XQ      Tcko                  0.592   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X49Y40.F4      net (fanout=68)       4.320   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
    SLICE_X49Y40.X       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/pcmp_instr_i
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/pcmp_instr_i_0_and00001
    SLICE_X50Y46.F3      net (fanout=3)        0.611   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/pcmp_instr_i
    SLICE_X50Y46.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
    SLICE_X51Y47.G1      net (fanout=2)        0.533   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
    SLICE_X51Y47.X       Tif5x                 1.025   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>34_F
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>34
    SLICE_X63Y59.F1      net (fanout=16)       1.582   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>
    SLICE_X63Y59.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<1>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X88Y32.BY      net (fanout=6)        3.772   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<1>
    SLICE_X88Y32.CLK     Tds                   0.461   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/reg1_Data_High
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     15.384ns (4.566ns logic, 10.818ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G (SLICE_X88Y32.BY), 247 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.508ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.XQ      Tcko                  0.592   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X47Y41.G1      net (fanout=68)       4.766   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
    SLICE_X47Y41.Y       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N8
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i_0_and00001
    SLICE_X50Y46.F2      net (fanout=6)        1.308   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i
    SLICE_X50Y46.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
    SLICE_X51Y47.G1      net (fanout=2)        0.533   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
    SLICE_X51Y47.X       Tif5x                 1.025   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>34_F
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>34
    SLICE_X63Y59.F1      net (fanout=16)       1.582   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>
    SLICE_X63Y59.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<1>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X88Y32.BY      net (fanout=6)        3.772   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<1>
    SLICE_X88Y32.CLK     Tds                   0.442   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/reg1_Data_High
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     16.508ns (4.547ns logic, 11.961ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.418ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.XQ      Tcko                  0.592   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X47Y41.G1      net (fanout=68)       4.766   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
    SLICE_X47Y41.Y       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N8
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i_0_and00001
    SLICE_X50Y46.F2      net (fanout=6)        1.308   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/clz_instr_i
    SLICE_X50Y46.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
    SLICE_X51Y47.F2      net (fanout=2)        0.443   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
    SLICE_X51Y47.X       Tif5x                 1.025   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>34_G
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>34
    SLICE_X63Y59.F1      net (fanout=16)       1.582   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>
    SLICE_X63Y59.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<1>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X88Y32.BY      net (fanout=6)        3.772   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<1>
    SLICE_X88Y32.CLK     Tds                   0.442   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/reg1_Data_High
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     16.418ns (4.547ns logic, 11.871ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.365ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.XQ      Tcko                  0.592   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X49Y40.F4      net (fanout=68)       4.320   blaze/microblaze_0/LOCKSTEP_MASTER_OUT<2>
    SLICE_X49Y40.X       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/pcmp_instr_i
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/pcmp_instr_i_0_and00001
    SLICE_X50Y46.F3      net (fanout=3)        0.611   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/pcmp_instr_i
    SLICE_X50Y46.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
    SLICE_X51Y47.G1      net (fanout=2)        0.533   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>13
    SLICE_X51Y47.X       Tif5x                 1.025   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>34_F
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>34
    SLICE_X63Y59.F1      net (fanout=16)       1.582   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/data_Read_Mask<0>
    SLICE_X63Y59.X       Tif5x                 1.025   blaze/microblaze_0/Trace_New_Reg_Value<1>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Data_Shift_Mux
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X88Y32.BY      net (fanout=6)        3.772   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<1>
    SLICE_X88Y32.CLK     Tds                   0.442   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/reg1_Data_High
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     15.365ns (4.547ns logic, 10.818ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        "blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X54Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/Reset_DFF.PC_IF_DFF (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/Reset_DFF.PC_IF_DFF to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.YQ      Tcko                  0.470   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/pc_I
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/Reset_DFF.PC_IF_DFF
    SLICE_X54Y60.BX      net (fanout=2)        0.421   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/pc_I
    SLICE_X54Y60.CLK     Tdh         (-Th)     0.149   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/PC_EX_i<31>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.321ns logic, 0.421ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X54Y66.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.050 - 0.055)
  Source Clock:         blaze/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.YQ      Tcko                  0.470   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/pc_I
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X54Y66.BY      net (fanout=2)        0.421   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/pc_I
    SLICE_X54Y66.CLK     Tdh         (-Th)     0.127   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/PC_EX_i<23>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.343ns logic, 0.421ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X54Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.778ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.050 - 0.055)
  Source Clock:         blaze/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y66.YQ      Tcko                  0.522   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/pc_I
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X54Y66.BX      net (fanout=2)        0.405   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/pc_I
    SLICE_X54Y66.CLK     Tdh         (-Th)     0.149   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/PC_EX_i<23>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.778ns (0.373ns logic, 0.405ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        "blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.833ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD/CLK
  Logical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD/CLK
  Location pin: MULT18X18_X1Y6.CLK
  Clock network: blaze/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 15.833ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC/CLK
  Logical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC/CLK
  Location pin: MULT18X18_X1Y7.CLK
  Clock network: blaze/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 15.833ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD/CLK
  Logical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD/CLK
  Location pin: MULT18X18_X1Y8.CLK
  Clock network: blaze/clk_50_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      9.076ns|     16.713ns|            0|            0|         1569|       181410|
| TS_blaze_clock_generator_0_clo|     20.000ns|     16.713ns|          N/A|            0|            0|       181410|            0|
| ck_generator_0_SIG_DCM0_CLK0  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.713|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 182979 paths, 0 nets, and 12084 connections

Design statistics:
   Minimum period:  16.713ns{1}   (Maximum frequency:  59.834MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 29 17:15:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



