Replace Part JP1 UART in C:\Users\Журавлёв\Desktop\Диплом\Джойстик\PCB_Project\Sheet1.SchDoc with UART from Schlib2.SchLib
Replace Part JP2 SWD in C:\Users\Журавлёв\Desktop\Диплом\Джойстик\PCB_Project\Sheet1.SchDoc with SWD from Schlib2.SchLib
