# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/verilog_macro_bus.vh" --include "../../../../../src/sources_1/new" --include "../../../../../src/sources_1/ip/clk_wiz_0" \
"../../../../../src/sources_1/new/psx_controller_clk_gen.v" \
"../../../../../src/sim_1/imports/project_1/psx_clk_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
