Analysis & Synthesis report for CPC2
Sun Jul  8 20:42:46 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|state
 11. State Machine - |CPC2_C5G|CPC2:cpc2_inst|mem_arbiter:a|state
 12. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|CurrState_SIETx
 13. State Machine - |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|vsync_state
 14. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|USBTxWireArbiter:u_USBTxWireArbiter|CurrState_txWireArb
 15. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|CurrState_prcTxB
 16. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketArbiter:u_sendPacketArbiter|CurrState_sendPktArb
 17. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|CurrState_SOFTx
 18. State Machine - |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|c_state
 19. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|state
 20. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|CurrState_drctCntl
 21. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|CurrState_sndPkt
 22. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketCheckPreamble:u_sendPacketCheckPreamble|CurrState_sendPktCP
 23. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|CurrState_getPkt
 24. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit
 25. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitStMachCurrState
 26. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|HCTxPortArbiter:u_HCTxPortArbiter|CurrState_HCTxArb
 27. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|HCTxPortArbiter:u_HCTxPortArbiter|muxCntl
 28. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|CurrState_sofCntl
 29. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferOutStMachCurrState
 30. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|bufferOutStMachCurrState
 31. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|bufferInStMachCurrState
 32. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr
 33. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState
 34. State Machine - |CPC2_C5G|CPC2:cpc2_inst|sdram:ram|state
 35. State Machine - |CPC2_C5G|CPC2:cpc2_inst|sdram:ram|next_state
 36. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|CurrState_prRxByte
 37. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState
 38. State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|hostcontroller:u_hostController|CurrState_hstCntrl
 39. Registers Removed During Synthesis
 40. Removed Registers Triggering Further Register Optimizations
 41. General Register Statistics
 42. Inverted Register Statistics
 43. Registers Packed Into Inferred Megafunctions
 44. Registers Added for RAM Pass-Through Logic
 45. Multiplexer Restructuring Statistics (Restructuring Performed)
 46. Source assignments for CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|altsyncram_6hi2:altsyncram1
 47. Source assignments for CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst|altsyncram:altsyncram_component|altsyncram_ipj2:auto_generated
 48. Source assignments for CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated
 49. Source assignments for CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated
 50. Source assignments for CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated
 51. Source assignments for CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated
 52. Source assignments for CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated
 53. Source assignments for CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated
 54. Source assignments for CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated
 55. Source assignments for CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated
 56. Source assignments for CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0|altsyncram_g0n1:auto_generated
 57. Source assignments for CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated
 58. Source assignments for CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated
 59. Source assignments for CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0|altsyncram_g0n1:auto_generated
 60. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i
 61. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst|altera_pll:altera_pll_i
 62. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|video720:video720_clk|video720_0002:video720_inst|altera_pll:altera_pll_i
 63. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu
 64. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core
 65. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode
 66. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu
 67. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usart:usart_con
 68. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:inbound
 69. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:outbound
 70. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|i2c_master_top:i2c
 72. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller
 73. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 74. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb
 75. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo
 76. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo
 77. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc
 78. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo
 79. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo
 80. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc
 81. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|video:fake_video
 82. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdram:ram
 83. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|mem_arbiter:a
 84. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cache_byte:c
 85. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80s:cpu
 87. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core
 88. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode
 89. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu
 90. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component
 91. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy
 93. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c
 94. Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s
 95. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0
 96. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0
 97. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0
 98. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0
 99. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0
100. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0
101. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0
102. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0
103. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0
104. Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0
105. altsyncram Parameter Settings by Entity Instance
106. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s"
107. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c"
108. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table"
109. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev"
110. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|ppi_fake:ppi8255"
111. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|a40010:gate_array"
112. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc|mpu_if:mpu_if"
113. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc"
114. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin"
115. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram"
116. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core"
117. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|tv80s:cpu"
118. Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core"
119. Port Connectivity Checks: "CPC2:cpc2_inst|mem_arbiter:a"
120. Port Connectivity Checks: "CPC2:cpc2_inst|sdram:ram"
121. Port Connectivity Checks: "CPC2:cpc2_inst|i2s_audio:audio"
122. Port Connectivity Checks: "CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo"
123. Port Connectivity Checks: "CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo"
124. Port Connectivity Checks: "CPC2:cpc2_inst|usbHost:usb|hostSlaveMuxBI:u_hostSlaveMuxBI"
125. Port Connectivity Checks: "CPC2:cpc2_inst|usbHost:usb|wishBoneBI:u_wishBoneBI"
126. Port Connectivity Checks: "CPC2:cpc2_inst|usbHost:usb"
127. Port Connectivity Checks: "CPC2:cpc2_inst|i2c_master_top:i2c"
128. Port Connectivity Checks: "CPC2:cpc2_inst|interrupt_manager:intmgr"
129. Port Connectivity Checks: "CPC2:cpc2_inst|support_io_if:io"
130. Port Connectivity Checks: "CPC2:cpc2_inst|cpcctl:cpc_control"
131. Port Connectivity Checks: "CPC2:cpc2_inst|tfr_mem:tfr"
132. Port Connectivity Checks: "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core"
133. Port Connectivity Checks: "CPC2:cpc2_inst|tv80n:supportcpu"
134. Port Connectivity Checks: "CPC2:cpc2_inst|video720:video720_clk"
135. Port Connectivity Checks: "CPC2:cpc2_inst"
136. In-System Memory Content Editor Settings
137. Post-Synthesis Netlist Statistics for Top Partition
138. Elapsed Time Per Partition
139. Analysis & Synthesis Messages
140. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jul  8 20:42:45 2018      ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                   ; CPC2                                       ;
; Top-level Entity Name           ; CPC2_C5G                                   ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 7299                                       ;
; Total pins                      ; 158                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 1,099,008                                  ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 2                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; CPC2_C5G           ; CPC2               ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  47.5%      ;
;     Processor 3            ;  45.0%      ;
;     Processor 4            ;  40.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+----------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                               ; Library      ;
+----------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+
; ../../rtl/usb/hostSlaveMux/hostSlaveMuxBI.v                    ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostSlaveMux/hostSlaveMuxBI.v                    ;              ;
; ../../rtl/usb/wrapper/usbHost.v                                ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/wrapper/usbHost.v                                ;              ;
; ../../rtl/usb/serialInterfaceEngine/writeUSBWireData.v         ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/writeUSBWireData.v         ;              ;
; ../../rtl/usb/serialInterfaceEngine/usbTxWireArbiter.v         ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/usbTxWireArbiter.v         ;              ;
; ../../rtl/usb/serialInterfaceEngine/usbSerialInterfaceEngine.v ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/usbSerialInterfaceEngine.v ;              ;
; ../../rtl/usb/serialInterfaceEngine/updateCRC16.v              ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/updateCRC16.v              ;              ;
; ../../rtl/usb/serialInterfaceEngine/updateCRC5.v               ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/updateCRC5.v               ;              ;
; ../../rtl/usb/serialInterfaceEngine/SIETransmitter.v           ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/SIETransmitter.v           ;              ;
; ../../rtl/usb/serialInterfaceEngine/siereceiver.v              ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/siereceiver.v              ;              ;
; ../../rtl/usb/serialInterfaceEngine/readUSBWireData.v          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/readUSBWireData.v          ;              ;
; ../../rtl/usb/serialInterfaceEngine/processTxByte.v            ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/processTxByte.v            ;              ;
; ../../rtl/usb/serialInterfaceEngine/processRxByte.v            ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/processRxByte.v            ;              ;
; ../../rtl/usb/serialInterfaceEngine/processRxBit.v             ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/processRxBit.v             ;              ;
; ../../rtl/usb/serialInterfaceEngine/lineControlUpdate.v        ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/lineControlUpdate.v        ;              ;
; ../../rtl/usb/buffers/TxFifoBI.v                               ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/buffers/TxFifoBI.v                               ;              ;
; ../../rtl/usb/buffers/TxFifo.v                                 ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/buffers/TxFifo.v                                 ;              ;
; ../../rtl/usb/buffers/RxFifoBI.v                               ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/buffers/RxFifoBI.v                               ;              ;
; ../../rtl/usb/buffers/RxFifo.v                                 ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/buffers/RxFifo.v                                 ;              ;
; ../../rtl/usb/buffers/fifoRTL.v                                ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/buffers/fifoRTL.v                                ;              ;
; ../../rtl/usb/buffers/dpMem_dc.v                               ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/buffers/dpMem_dc.v                               ;              ;
; ../../rtl/usb/busInterface/wishBoneBI.v                        ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/busInterface/wishBoneBI.v                        ;              ;
; ../../rtl/usb/include/wishBoneBus_h.v                          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/include/wishBoneBus_h.v                          ;              ;
; ../../rtl/usb/include/usbSerialInterfaceEngine_h.v             ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/include/usbSerialInterfaceEngine_h.v             ;              ;
; ../../rtl/usb/include/usbHostSlave_h.v                         ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/include/usbHostSlave_h.v                         ;              ;
; ../../rtl/usb/include/usbHostControl_h.v                       ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/include/usbHostControl_h.v                       ;              ;
; ../../rtl/usb/include/usbConstants_h.v                         ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/include/usbConstants_h.v                         ;              ;
; ../../rtl/usb/hostController/USBHostControlBI.v                ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/USBHostControlBI.v                ;              ;
; ../../rtl/usb/hostController/usbHostControl.v                  ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/usbHostControl.v                  ;              ;
; ../../rtl/usb/hostController/softransmit.v                     ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/softransmit.v                     ;              ;
; ../../rtl/usb/hostController/sofcontroller.v                   ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/sofcontroller.v                   ;              ;
; ../../rtl/usb/hostController/sendpacketcheckpreamble.v         ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/sendpacketcheckpreamble.v         ;              ;
; ../../rtl/usb/hostController/sendpacketarbiter.v               ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/sendpacketarbiter.v               ;              ;
; ../../rtl/usb/hostController/sendpacket.v                      ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/sendpacket.v                      ;              ;
; ../../rtl/usb/hostController/rxStatusMonitor.v                 ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/rxStatusMonitor.v                 ;              ;
; ../../rtl/usb/hostController/hostcontroller.v                  ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/hostcontroller.v                  ;              ;
; ../../rtl/usb/hostController/hctxportarbiter.v                 ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/hctxportarbiter.v                 ;              ;
; ../../rtl/usb/hostController/getpacket.v                       ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/getpacket.v                       ;              ;
; ../../rtl/usb/hostController/directcontrol.v                   ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/directcontrol.v                   ;              ;
; ../../rtl/cache_byte.v                                         ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cache_byte.v                                         ;              ;
; ../../rtl/mem_arbiter.v                                        ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/mem_arbiter.v                                        ;              ;
; ../../rtl/sdram.v                                              ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdram.v                                              ;              ;
; ../../rtl/Altera/video720.v                                    ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/video720.v                                    ; video720     ;
; ../../rtl/Altera/video720/video720_0002.v                      ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/video720/video720_0002.v                      ; video720     ;
; ../../rtl/Altera/rom_builtin.v                                 ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/rom_builtin.v                                 ;              ;
; ../../rtl/Altera/ram.v                                         ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/ram.v                                         ;              ;
; ../../rtl/Altera/master_clock.v                                ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/master_clock.v                                ; master_clock ;
; ../../rtl/Altera/master_clock/master_clock_0002.v              ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/master_clock/master_clock_0002.v              ; master_clock ;
; ../../rtl/Altera/cache_d.v                                     ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/cache_d.v                                     ;              ;
; ../../rtl/Altera/bidirbuf.v                                    ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/bidirbuf.v                                    ;              ;
; ../../rtl/Altera/audio_clock.v                                 ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/audio_clock.v                                 ; audio_clock  ;
; ../../rtl/Altera/audio_clock/audio_clock_0002.v                ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/audio_clock/audio_clock_0002.v                ; audio_clock  ;
; ../../rtl/cpc/YM2149/YM2149_volmix.vhd                         ; yes             ; User VHDL File                         ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/YM2149/YM2149_volmix.vhd                         ;              ;
; ../../rtl/cpc/YM2149/vol_table_array.vhd                       ; yes             ; User VHDL File                         ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/YM2149/vol_table_array.vhd                       ;              ;
; ../../rtl/cpc/ppi8255.v                                        ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/ppi8255.v                                        ;              ;
; ../../rtl/cpc/fdc.v                                            ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/fdc.v                                            ;              ;
; ../../rtl/cpc/dpram.v                                          ; yes             ; User Wizard-Generated File             ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/dpram.v                                          ;              ;
; ../../rtl/cpc/dat_i_arbiter.v                                  ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/dat_i_arbiter.v                                  ;              ;
; ../../rtl/cpc/crtc6845.v                                       ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/crtc6845.v                                       ;              ;
; ../../rtl/cpc/cpc_core.v                                       ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/cpc_core.v                                       ;              ;
; ../../rtl/cpc/a40010.v                                         ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/a40010.v                                         ;              ;
; ../../rtl/i2c/i2c_master_top.v                                 ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_top.v                                 ;              ;
; ../../rtl/i2c/i2c_master_defines.v                             ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_defines.v                             ;              ;
; ../../rtl/i2c/i2c_master_byte_ctrl.v                           ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_byte_ctrl.v                           ;              ;
; ../../rtl/i2c/i2c_master_bit_ctrl.v                            ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_bit_ctrl.v                            ;              ;
; ../../rtl/z80/tv80s.v                                          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80s.v                                          ;              ;
; ../../rtl/z80/tv80n.v                                          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80n.v                                          ;              ;
; ../../rtl/z80/tv80_reg.v                                       ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_reg.v                                       ;              ;
; ../../rtl/z80/tv80_mcode.v                                     ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_mcode.v                                     ;              ;
; ../../rtl/z80/tv80_core.v                                      ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_core.v                                      ;              ;
; ../../rtl/z80/tv80_alu.v                                       ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_alu.v                                       ;              ;
; ../../rtl/video.v                                              ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/video.v                                              ;              ;
; ../../rtl/usart.v                                              ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usart.v                                              ;              ;
; ../../rtl/tfr_mem.v                                            ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/tfr_mem.v                                            ;              ;
; ../../rtl/support_memory_if.v                                  ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/support_memory_if.v                                  ;              ;
; ../../rtl/support_io_if.v                                      ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/support_io_if.v                                      ;              ;
; ../../rtl/support_dma.v                                        ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/support_dma.v                                        ;              ;
; ../../rtl/keyboard.v                                           ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/keyboard.v                                           ;              ;
; ../../rtl/interrupt.v                                          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/interrupt.v                                          ;              ;
; ../../rtl/i2s_audio.v                                          ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2s_audio.v                                          ;              ;
; ../../rtl/global_reset.v                                       ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/global_reset.v                                       ;              ;
; ../../rtl/fifo.v                                               ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/fifo.v                                               ;              ;
; ../../rtl/CPC2.v                                               ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/CPC2.v                                               ;              ;
; CPC2_C5G.v                                                     ; yes             ; User Verilog HDL File                  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/CPC2_C5G.v                                   ;              ;
; timescale.v                                                    ; yes             ; Auto-Found Verilog HDL File            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/timescale.v                                          ;              ;
; altera_pll.v                                                   ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/altera_pll.v                                              ;              ;
; altsyncram.tdf                                                 ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                            ;              ;
; stratix_ram_block.inc                                          ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;              ;
; lpm_mux.inc                                                    ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                               ;              ;
; lpm_decode.inc                                                 ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                            ;              ;
; aglobal140.inc                                                 ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                            ;              ;
; a_rdenreg.inc                                                  ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;              ;
; altrom.inc                                                     ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                                ;              ;
; altram.inc                                                     ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/altram.inc                                                ;              ;
; altdpram.inc                                                   ; yes             ; Megafunction                           ; /opt/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                              ;              ;
; db/altsyncram_q4r1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/altsyncram_q4r1.tdf                       ;              ;
; db/altsyncram_6hi2.tdf                                         ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/altsyncram_6hi2.tdf                       ;              ;
; db/decode_8la.tdf                                              ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/decode_8la.tdf                            ;              ;
; db/decode_11a.tdf                                              ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/decode_11a.tdf                            ;              ;
; db/mux_ofb.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/mux_ofb.tdf                               ;              ;
; sld_mod_ram_rom.vhd                                            ; yes             ; Encrypted Megafunction                 ; /opt/altera/14.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                       ;              ;
; sld_rom_sr.vhd                                                 ; yes             ; Encrypted Megafunction                 ; /opt/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;              ;
; db/altsyncram_ipj2.tdf                                         ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/altsyncram_ipj2.tdf                       ;              ;
; db/altsyncram_trj2.tdf                                         ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/altsyncram_trj2.tdf                       ;              ;
; db/decode_dla.tdf                                              ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/decode_dla.tdf                            ;              ;
; db/decode_61a.tdf                                              ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/decode_61a.tdf                            ;              ;
; db/mux_tfb.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/mux_tfb.tdf                               ;              ;
; db/altsyncram_ctt1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/altsyncram_ctt1.tdf                       ;              ;
; /home/intelligent/Desktop/Ongoing_Projects/CPC2/roms/builtin464.mif  ; yes             ; Auto-Found Memory Initialization File  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/roms/builtin464.mif                                              ;              ;
; sld_hub.vhd                                                    ; yes             ; Encrypted Megafunction                 ; /opt/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                               ;              ;
; sld_jtag_hub.vhd                                               ; yes             ; Encrypted Megafunction                 ; /opt/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;              ;
; db/altsyncram_6tm1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/altsyncram_6tm1.tdf                       ;              ;
; db/altsyncram_9dk1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/altsyncram_9dk1.tdf                       ;              ;
; db/altsyncram_g0n1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/db/altsyncram_g0n1.tdf                       ;              ;
; ../../rtl/Altera/ROM.mif                                       ; yes             ; Auto-Found Memory Initialization File  ; /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/ROM.mif                                       ;              ;
+----------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 6607                                                                                                              ;
;                                             ;                                                                                                                   ;
; Combinational ALUT usage for logic          ; 8418                                                                                                              ;
;     -- 7 input functions                    ; 1109                                                                                                              ;
;     -- 6 input functions                    ; 2528                                                                                                              ;
;     -- 5 input functions                    ; 1434                                                                                                              ;
;     -- 4 input functions                    ; 1211                                                                                                              ;
;     -- <=3 input functions                  ; 2136                                                                                                              ;
;                                             ;                                                                                                                   ;
; Dedicated logic registers                   ; 7299                                                                                                              ;
;                                             ;                                                                                                                   ;
; I/O pins                                    ; 158                                                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                                                 ;
; Total block memory bits                     ; 1099008                                                                                                           ;
; Total DSP Blocks                            ; 0                                                                                                                 ;
; Total PLLs                                  ; 7                                                                                                                 ;
;     -- PLLs                                 ; 7                                                                                                                 ;
;                                             ;                                                                                                                   ;
; Maximum fan-out node                        ; CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 4344                                                                                                              ;
; Total fan-out                               ; 67995                                                                                                             ;
; Average fan-out                             ; 4.16                                                                                                              ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                  ; Library Name ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPC2_C5G                                                                 ; 8418 (21)         ; 7299 (0)     ; 1099008           ; 0          ; 158  ; 0            ; |CPC2_C5G                                                                                                                                                                                                            ; work         ;
;    |CPC2:cpc2_inst|                                                       ; 8301 (15)         ; 7219 (19)    ; 1099008           ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst                                                                                                                                                                                             ; work         ;
;       |audio_clock:audio_clk|                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|audio_clock:audio_clk                                                                                                                                                                       ; audio_clock  ;
;          |audio_clock_0002:audio_clock_inst|                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst                                                                                                                                     ; audio_clock  ;
;             |altera_pll:altera_pll_i|                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst|altera_pll:altera_pll_i                                                                                                             ; work         ;
;       |bidirbuf:sdram_buffer|                                             ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|bidirbuf:sdram_buffer                                                                                                                                                                       ; work         ;
;          |bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|    ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component                                                                                                           ; work         ;
;       |cache_byte:c|                                                      ; 2497 (2497)       ; 4133 (4133)  ; 32768             ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c                                                                                                                                                                                ; work         ;
;          |cache_d:cache_inst|                                             ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst                                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                |altsyncram_ipj2:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst|altsyncram:altsyncram_component|altsyncram_ipj2:auto_generated                                                                                              ; work         ;
;       |cpc_core:core|                                                     ; 2035 (29)         ; 838 (24)     ; 794752            ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core                                                                                                                                                                               ; work         ;
;          |a40010:gate_array|                                              ; 49 (49)           ; 42 (42)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array                                                                                                                                                             ; work         ;
;          |crtc6845:crtc|                                                  ; 95 (0)            ; 86 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc                                                                                                                                                                 ; work         ;
;             |crtc_gen:crtc_gen|                                           ; 58 (58)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc|crtc_gen:crtc_gen                                                                                                                                               ; work         ;
;             |mpu_if:mpu_if|                                               ; 37 (37)           ; 63 (63)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc|mpu_if:mpu_if                                                                                                                                                   ; work         ;
;          |dat_i_arbiter:di_arbiter|                                       ; 56 (56)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|dat_i_arbiter:di_arbiter                                                                                                                                                      ; work         ;
;          |dpram:cpc_ram|                                                  ; 27 (0)            ; 4 (0)        ; 524288            ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                             ; 27 (0)            ; 4 (0)        ; 524288            ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component                                                                                                                                 ; work         ;
;                |altsyncram_trj2:auto_generated|                           ; 27 (0)            ; 4 (4)        ; 524288            ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated                                                                                                  ; work         ;
;                   |decode_61a:rden_decode_a|                              ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|decode_61a:rden_decode_a                                                                         ; work         ;
;                   |decode_61a:rden_decode_b|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|decode_61a:rden_decode_b                                                                         ; work         ;
;                   |decode_dla:decode2|                                    ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|decode_dla:decode2                                                                               ; work         ;
;                   |mux_tfb:mux5|                                          ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|mux_tfb:mux5                                                                                     ; work         ;
;          |fdc:floppy|                                                     ; 412 (334)         ; 280 (236)    ; 8192              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy                                                                                                                                                                    ; work         ;
;             |fifo:c2s|                                                    ; 39 (39)           ; 22 (22)      ; 4096              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s                                                                                                                                                           ; work         ;
;                |altsyncram:fifo_buffer_rtl_0|                             ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0                                                                                                                              ; work         ;
;                   |altsyncram_9dk1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated                                                                                               ; work         ;
;             |fifo:s2c|                                                    ; 39 (39)           ; 22 (22)      ; 4096              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c                                                                                                                                                           ; work         ;
;                |altsyncram:fifo_buffer_rtl_0|                             ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0                                                                                                                              ; work         ;
;                   |altsyncram_9dk1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated                                                                                               ; work         ;
;          |ppi_fake:ppi8255|                                               ; 43 (43)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|ppi_fake:ppi8255                                                                                                                                                              ; work         ;
;          |rom_builtin:rom_builtin|                                        ; 4 (0)             ; 2 (0)        ; 262144            ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin                                                                                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|                             ; 4 (0)             ; 2 (0)        ; 262144            ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component                                                                                                                       ; work         ;
;                |altsyncram_ctt1:auto_generated|                           ; 4 (0)             ; 2 (2)        ; 262144            ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated                                                                                        ; work         ;
;                   |decode_11a:rden_decode_b|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|decode_11a:rden_decode_b                                                               ; work         ;
;          |tv80s:cpu|                                                      ; 1320 (9)          ; 380 (12)     ; 128               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu                                                                                                                                                                     ; work         ;
;             |tv80_core:i_tv80_core|                                       ; 1311 (529)        ; 368 (210)    ; 128               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core                                                                                                                                               ; work         ;
;                |tv80_alu:i_alu|                                           ; 115 (115)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu                                                                                                                                ; work         ;
;                |tv80_mcode:i_mcode|                                       ; 535 (535)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode                                                                                                                            ; work         ;
;                |tv80_reg:i_reg|                                           ; 132 (132)         ; 158 (158)    ; 128               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg                                                                                                                                ; work         ;
;                   |altsyncram:RegsH_rtl_0|                                ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0                                                                                                         ; work         ;
;                      |altsyncram_6tm1:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated                                                                          ; work         ;
;                   |altsyncram:RegsL_rtl_0|                                ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0                                                                                                         ; work         ;
;                      |altsyncram_6tm1:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated                                                                          ; work         ;
;       |cpcctl:cpc_control|                                                ; 1 (1)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|cpcctl:cpc_control                                                                                                                                                                          ; work         ;
;       |data_multiplexer:m|                                                ; 92 (92)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|data_multiplexer:m                                                                                                                                                                          ; work         ;
;       |global_reset:global_reset|                                         ; 11 (11)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|global_reset:global_reset                                                                                                                                                                   ; work         ;
;       |i2c_master_top:i2c|                                                ; 207 (72)          ; 153 (54)     ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c                                                                                                                                                                          ; work         ;
;          |i2c_master_byte_ctrl:byte_controller|                           ; 135 (34)          ; 99 (26)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller                                                                                                                                     ; work         ;
;             |i2c_master_bit_ctrl:bit_controller|                          ; 101 (101)         ; 73 (73)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                  ; work         ;
;       |interrupt_manager:intmgr|                                          ; 3 (1)             ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|interrupt_manager:intmgr                                                                                                                                                                    ; work         ;
;          |SR:sr1|                                                         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr1                                                                                                                                                             ; work         ;
;          |SR:sr2|                                                         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr2                                                                                                                                                             ; work         ;
;       |keyboard:kbd_if|                                                   ; 130 (130)         ; 168 (168)    ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|keyboard:kbd_if                                                                                                                                                                             ; work         ;
;       |led_driver:led|                                                    ; 30 (30)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|led_driver:led                                                                                                                                                                              ; work         ;
;       |master_clock:master_clk|                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|master_clock:master_clk                                                                                                                                                                     ; master_clock ;
;          |master_clock_0002:master_clock_inst|                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst                                                                                                                                 ; master_clock ;
;             |altera_pll:altera_pll_i|                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i                                                                                                         ; work         ;
;       |mem_arbiter:a|                                                     ; 26 (26)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|mem_arbiter:a                                                                                                                                                                               ; work         ;
;       |memctl:memory_control|                                             ; 1 (1)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|memctl:memory_control                                                                                                                                                                       ; work         ;
;       |sdram:ram|                                                         ; 186 (186)         ; 132 (132)    ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|sdram:ram                                                                                                                                                                                   ; work         ;
;       |support_io_if:io|                                                  ; 68 (68)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|support_io_if:io                                                                                                                                                                            ; work         ;
;       |support_memory_if:memif|                                           ; 109 (34)          ; 45 (0)       ; 262144            ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif                                                                                                                                                                     ; work         ;
;          |ram:support_core_memory|                                        ; 75 (0)            ; 45 (0)       ; 262144            ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                             ; 75 (0)            ; 45 (0)       ; 262144            ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_q4r1:auto_generated|                           ; 75 (0)            ; 45 (0)       ; 262144            ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated                                                                              ; work         ;
;                   |altsyncram_6hi2:altsyncram1|                           ; 19 (0)            ; 4 (4)        ; 262144            ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|altsyncram_6hi2:altsyncram1                                                  ; work         ;
;                      |decode_11a:rden_decode_b|                           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|altsyncram_6hi2:altsyncram1|decode_11a:rden_decode_b                         ; work         ;
;                      |decode_8la:decode4|                                 ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|altsyncram_6hi2:altsyncram1|decode_8la:decode4                               ; work         ;
;                      |decode_8la:decode5|                                 ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|altsyncram_6hi2:altsyncram1|decode_8la:decode5                               ; work         ;
;                      |mux_ofb:mux6|                                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|altsyncram_6hi2:altsyncram1|mux_ofb:mux6                                     ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                             ; 56 (37)           ; 41 (32)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 19 (19)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |tfr_mem:tfr|                                                       ; 142 (142)         ; 96 (96)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|tfr_mem:tfr                                                                                                                                                                                 ; work         ;
;       |tv80n:supportcpu|                                                  ; 1343 (12)         ; 379 (12)     ; 128               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu                                                                                                                                                                            ; work         ;
;          |tv80_core:i_tv80_core|                                          ; 1331 (533)        ; 367 (209)    ; 128               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core                                                                                                                                                      ; work         ;
;             |tv80_alu:i_alu|                                              ; 117 (117)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu                                                                                                                                       ; work         ;
;             |tv80_mcode:i_mcode|                                          ; 547 (547)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode                                                                                                                                   ; work         ;
;             |tv80_reg:i_reg|                                              ; 134 (134)         ; 158 (158)    ; 128               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg                                                                                                                                       ; work         ;
;                |altsyncram:RegsH_rtl_0|                                   ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0                                                                                                                ; work         ;
;                   |altsyncram_6tm1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated                                                                                 ; work         ;
;                |altsyncram:RegsL_rtl_0|                                   ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0                                                                                                                ; work         ;
;                   |altsyncram_6tm1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated                                                                                 ; work         ;
;       |usart:usart_con|                                                   ; 226 (109)         ; 154 (84)     ; 8192              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con                                                                                                                                                                             ; work         ;
;          |fifo:inbound|                                                   ; 39 (39)           ; 22 (22)      ; 4096              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|fifo:inbound                                                                                                                                                                ; work         ;
;             |altsyncram:fifo_buffer_rtl_0|                                ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0                                                                                                                                   ; work         ;
;                |altsyncram_9dk1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated                                                                                                    ; work         ;
;          |fifo:outbound|                                                  ; 40 (40)           ; 21 (21)      ; 4096              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|fifo:outbound                                                                                                                                                               ; work         ;
;             |altsyncram:fifo_buffer_rtl_0|                                ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0                                                                                                                                  ; work         ;
;                |altsyncram_9dk1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated                                                                                                   ; work         ;
;          |support_dma:support_dma|                                        ; 38 (38)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma                                                                                                                                                     ; work         ;
;       |usbHost:usb|                                                       ; 1075 (0)          ; 902 (0)      ; 1024              ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb                                                                                                                                                                                 ; work         ;
;          |RxFifo:HostRxFifo|                                              ; 32 (0)            ; 51 (0)       ; 512               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo                                                                                                                                                               ; work         ;
;             |RxfifoBI:u_RxfifoBI|                                         ; 4 (4)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|RxfifoBI:u_RxfifoBI                                                                                                                                           ; work         ;
;             |fifoRTL:u_fifo|                                              ; 28 (28)           ; 45 (45)      ; 512               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo                                                                                                                                                ; work         ;
;                |dpMem_dc:u_dpMem_dc|                                      ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc                                                                                                                            ; work         ;
;                   |altsyncram:buffer_rtl_0|                               ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0                                                                                                    ; work         ;
;                      |altsyncram_g0n1:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0|altsyncram_g0n1:auto_generated                                                                     ; work         ;
;          |TxFifo:HostTxFifo|                                              ; 28 (0)            ; 37 (0)       ; 512               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo                                                                                                                                                               ; work         ;
;             |TxfifoBI:u_TxfifoBI|                                         ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|TxfifoBI:u_TxfifoBI                                                                                                                                           ; work         ;
;             |fifoRTL:u_fifo|                                              ; 22 (22)           ; 31 (31)      ; 512               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo                                                                                                                                                ; work         ;
;                |dpMem_dc:u_dpMem_dc|                                      ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc                                                                                                                            ; work         ;
;                   |altsyncram:buffer_rtl_0|                               ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0                                                                                                    ; work         ;
;                      |altsyncram_g0n1:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0|altsyncram_g0n1:auto_generated                                                                     ; work         ;
;          |hostSlaveMuxBI:u_hostSlaveMuxBI|                                ; 8 (8)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|hostSlaveMuxBI:u_hostSlaveMuxBI                                                                                                                                                 ; work         ;
;          |usbHostControl:u_usbHostControl|                                ; 383 (0)           ; 410 (0)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl                                                                                                                                                 ; work         ;
;             |HCTxPortArbiter:u_HCTxPortArbiter|                           ; 23 (23)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|HCTxPortArbiter:u_HCTxPortArbiter                                                                                                               ; work         ;
;             |SOFController:u_SOFController|                               ; 28 (28)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController                                                                                                                   ; work         ;
;             |SOFTransmit:u_SOFTransmit|                                   ; 42 (42)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit                                                                                                                       ; work         ;
;             |USBHostControlBI:u_USBHostControlBI|                         ; 50 (50)           ; 152 (152)    ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI                                                                                                             ; work         ;
;             |directControl:u_directControl|                               ; 19 (19)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl                                                                                                                   ; work         ;
;             |getPacket:u_getPacket|                                       ; 45 (45)           ; 67 (67)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket                                                                                                                           ; work         ;
;             |hostcontroller:u_hostController|                             ; 63 (63)           ; 45 (45)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|hostcontroller:u_hostController                                                                                                                 ; work         ;
;             |sendPacket:u_sendPacket|                                     ; 79 (79)           ; 50 (50)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket                                                                                                                         ; work         ;
;             |sendPacketArbiter:u_sendPacketArbiter|                       ; 9 (9)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketArbiter:u_sendPacketArbiter                                                                                                           ; work         ;
;             |sendPacketCheckPreamble:u_sendPacketCheckPreamble|           ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketCheckPreamble:u_sendPacketCheckPreamble                                                                                               ; work         ;
;          |usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|            ; 609 (0)           ; 393 (0)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine                                                                                                                             ; work         ;
;             |SIETransmitter:u_SIETransmitter|                             ; 249 (249)         ; 119 (119)    ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter                                                                                             ; work         ;
;             |USBTxWireArbiter:u_USBTxWireArbiter|                         ; 9 (9)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|USBTxWireArbiter:u_USBTxWireArbiter                                                                                         ; work         ;
;             |processRxByte:u_processRxByte|                               ; 100 (100)         ; 65 (65)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte                                                                                               ; work         ;
;             |processTxByte:u_processTxByte|                               ; 76 (76)           ; 54 (54)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte                                                                                               ; work         ;
;             |readUSBWireData:u_readUSBWireData|                           ; 21 (21)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData                                                                                           ; work         ;
;             |updateCRC16:RxUpdateCRC16|                                   ; 33 (33)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC16:RxUpdateCRC16                                                                                                   ; work         ;
;             |updateCRC16:TxUpdateCRC16|                                   ; 33 (33)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC16:TxUpdateCRC16                                                                                                   ; work         ;
;             |updateCRC5:RxUpdateCRC5|                                     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:RxUpdateCRC5                                                                                                     ; work         ;
;             |updateCRC5:TxUpdateCRC5|                                     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:TxUpdateCRC5                                                                                                     ; work         ;
;             |writeUSBWireData:u_writeUSBWireData|                         ; 38 (38)           ; 31 (31)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData                                                                                         ; work         ;
;          |wishBoneBI:u_wishBoneBI|                                        ; 15 (15)           ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|wishBoneBI:u_wishBoneBI                                                                                                                                                         ; work         ;
;       |video:fake_video|                                                  ; 88 (88)           ; 84 (84)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|CPC2:cpc2_inst|video:fake_video                                                                                                                                                                            ; work         ;
;    |sld_hub:auto_hub|                                                     ; 96 (1)            ; 80 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|sld_hub:auto_hub                                                                                                                                                                                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                      ; 95 (64)           ; 80 (52)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                              ; work         ;
;          |sld_rom_sr:hub_info_reg|                                        ; 14 (14)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                      ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                      ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |CPC2_C5G|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                    ; work         ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; Name                                                                                                                                                                 ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst|altsyncram:altsyncram_component|altsyncram_ipj2:auto_generated|ALTSYNCRAM                                             ; AUTO       ; True Dual Port   ; 4096         ; 8            ; 2048         ; 16           ; 32768  ; None                         ;
; CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM                                                 ; AUTO       ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None                         ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                         ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                         ;
; CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ALTSYNCRAM                                       ; AUTO       ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; ../../../roms/builtin464.mif ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                         ; AUTO       ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                         ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                         ; AUTO       ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                         ;
; CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|altsyncram_6hi2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port   ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; ROM.mif                      ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                ; AUTO       ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                         ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                ; AUTO       ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                         ;
; CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated|ALTSYNCRAM                                                   ; M10K block ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                         ;
; CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated|ALTSYNCRAM                                                  ; M10K block ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                         ;
; CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                    ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                         ;
; CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                    ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                          ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+---------------------------------+
; Altera ; altera_pll   ; 14.0    ; N/A          ; N/A          ; |CPC2_C5G|CPC2:cpc2_inst|audio_clock:audio_clk                           ; ../../rtl/Altera/audio_clock.v  ;
; Altera ; RAM: 2-PORT  ; 14.0    ; N/A          ; N/A          ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst                 ; ../../rtl/Altera/cache_d.v      ;
; Altera ; RAM: 2-PORT  ; 14.0    ; N/A          ; N/A          ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram                     ; ../../rtl/cpc/dpram.v           ;
; Altera ; RAM: 2-PORT  ; 14.0    ; N/A          ; N/A          ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin           ; ../../rtl/Altera/rom_builtin.v  ;
; Altera ; altera_pll   ; 14.0    ; N/A          ; N/A          ; |CPC2_C5G|CPC2:cpc2_inst|master_clock:master_clk                         ; ../../rtl/Altera/master_clock.v ;
; Altera ; RAM: 1-PORT  ; 14.0    ; N/A          ; N/A          ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory ; ../../rtl/Altera/ram.v          ;
; Altera ; ALTIOBUF     ; 14.0    ; N/A          ; N/A          ; |CPC2_C5G|CPC2:cpc2_inst|bidirbuf:sdram_buffer                           ; ../../rtl/Altera/bidirbuf.v     ;
; Altera ; altera_pll   ; 14.0    ; N/A          ; N/A          ; |CPC2_C5G|CPC2:cpc2_inst|video720:video720_clk                           ; ../../rtl/Altera/video720.v     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|state                                                                                                                                                 ;
+---------------+--------------+--------------+--------------+---------------+--------------+---------------+-------------+-------------+-------------+--------------+-------------+------------+-------------+
; Name          ; state.FLUSH3 ; state.FLUSH2 ; state.FLUSH1 ; state.OUTPUT2 ; state.WRITE1 ; state.OUTPUT1 ; state.READ3 ; state.READ2 ; state.READ1 ; state.SEARCH ; state.INIT2 ; state.IDLE ; state.INIT1 ;
+---------------+--------------+--------------+--------------+---------------+--------------+---------------+-------------+-------------+-------------+--------------+-------------+------------+-------------+
; state.INIT1   ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0          ; 0           ;
; state.IDLE    ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 1          ; 1           ;
; state.INIT2   ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0           ; 0           ; 0           ; 0            ; 1           ; 0          ; 1           ;
; state.SEARCH  ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0           ; 0           ; 0           ; 1            ; 0           ; 0          ; 1           ;
; state.READ1   ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0           ; 0           ; 1           ; 0            ; 0           ; 0          ; 1           ;
; state.READ2   ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0           ; 1           ; 0           ; 0            ; 0           ; 0          ; 1           ;
; state.READ3   ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 1           ; 0           ; 0           ; 0            ; 0           ; 0          ; 1           ;
; state.OUTPUT1 ; 0            ; 0            ; 0            ; 0             ; 0            ; 1             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0          ; 1           ;
; state.WRITE1  ; 0            ; 0            ; 0            ; 0             ; 1            ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0          ; 1           ;
; state.OUTPUT2 ; 0            ; 0            ; 0            ; 1             ; 0            ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0          ; 1           ;
; state.FLUSH1  ; 0            ; 0            ; 1            ; 0             ; 0            ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0          ; 1           ;
; state.FLUSH2  ; 0            ; 1            ; 0            ; 0             ; 0            ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0          ; 1           ;
; state.FLUSH3  ; 1            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0          ; 1           ;
+---------------+--------------+--------------+--------------+---------------+--------------+---------------+-------------+-------------+-------------+--------------+-------------+------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|mem_arbiter:a|state ;
+---------------+------------+---------------+-----------------+
; Name          ; state.IDLE ; state.INCYCLE ; state.ACTIVE    ;
+---------------+------------+---------------+-----------------+
; state.IDLE    ; 0          ; 0             ; 0               ;
; state.ACTIVE  ; 1          ; 0             ; 1               ;
; state.INCYCLE ; 1          ; 1             ; 0               ;
+---------------+------------+---------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|CurrState_SIETx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; CurrState_SIETx.111000 ; CurrState_SIETx.110111 ; CurrState_SIETx.110110 ; CurrState_SIETx.110101 ; CurrState_SIETx.110100 ; CurrState_SIETx.110011 ; CurrState_SIETx.110010 ; CurrState_SIETx.110001 ; CurrState_SIETx.110000 ; CurrState_SIETx.101111 ; CurrState_SIETx.101110 ; CurrState_SIETx.101101 ; CurrState_SIETx.101100 ; CurrState_SIETx.101011 ; CurrState_SIETx.101010 ; CurrState_SIETx.101001 ; CurrState_SIETx.101000 ; CurrState_SIETx.100111 ; CurrState_SIETx.100110 ; CurrState_SIETx.100101 ; CurrState_SIETx.100100 ; CurrState_SIETx.100011 ; CurrState_SIETx.100010 ; CurrState_SIETx.100001 ; CurrState_SIETx.100000 ; CurrState_SIETx.011111 ; CurrState_SIETx.011110 ; CurrState_SIETx.011101 ; CurrState_SIETx.011100 ; CurrState_SIETx.011011 ; CurrState_SIETx.011010 ; CurrState_SIETx.011001 ; CurrState_SIETx.011000 ; CurrState_SIETx.010111 ; CurrState_SIETx.010110 ; CurrState_SIETx.010101 ; CurrState_SIETx.010100 ; CurrState_SIETx.010011 ; CurrState_SIETx.000000 ; CurrState_SIETx.010001 ; CurrState_SIETx.010000 ; CurrState_SIETx.001111 ; CurrState_SIETx.001110 ; CurrState_SIETx.001101 ; CurrState_SIETx.001100 ; CurrState_SIETx.001011 ; CurrState_SIETx.001010 ; CurrState_SIETx.001001 ; CurrState_SIETx.001000 ; CurrState_SIETx.000111 ; CurrState_SIETx.000110 ; CurrState_SIETx.000101 ; CurrState_SIETx.000100 ; CurrState_SIETx.000011 ; CurrState_SIETx.000010 ; CurrState_SIETx.000001 ; CurrState_SIETx.010010 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; CurrState_SIETx.010010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; CurrState_SIETx.000001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
; CurrState_SIETx.000010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                      ;
; CurrState_SIETx.000011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.000100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.000101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.000110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.000111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.001000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.001001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.001010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.001011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.001100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.001101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.001110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.001111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.010000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.010001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.000000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.010011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.010100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.010101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.010110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.010111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.011000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.011001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.011010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.011011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.011100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.011101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.011110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.011111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.100000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.100001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.100010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.100011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.100100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.100101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.100110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.100111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.101000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.101001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.101010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.101011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.101100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.101101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.101110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.101111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.110000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.110001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.110010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.110011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.110100 ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.110101 ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.110110 ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.110111 ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_SIETx.111000 ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|vsync_state                      ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; vsync_state.011 ; vsync_state.010 ; vsync_state.001 ; vsync_state.000 ; vsync_state.100 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; vsync_state.000 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; vsync_state.001 ; 0               ; 0               ; 1               ; 1               ; 0               ;
; vsync_state.010 ; 0               ; 1               ; 0               ; 1               ; 0               ;
; vsync_state.011 ; 1               ; 0               ; 0               ; 1               ; 0               ;
; vsync_state.100 ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|USBTxWireArbiter:u_USBTxWireArbiter|CurrState_txWireArb ;
+------------------------+------------------------+------------------------+------------------------+--------------------------------------------------------------+
; Name                   ; CurrState_txWireArb.11 ; CurrState_txWireArb.10 ; CurrState_txWireArb.01 ; CurrState_txWireArb.00                                       ;
+------------------------+------------------------+------------------------+------------------------+--------------------------------------------------------------+
; CurrState_txWireArb.00 ; 0                      ; 0                      ; 0                      ; 0                                                            ;
; CurrState_txWireArb.01 ; 0                      ; 0                      ; 1                      ; 1                                                            ;
; CurrState_txWireArb.10 ; 0                      ; 1                      ; 0                      ; 1                                                            ;
; CurrState_txWireArb.11 ; 1                      ; 0                      ; 0                      ; 1                                                            ;
+------------------------+------------------------+------------------------+------------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|CurrState_prcTxB                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; CurrState_prcTxB.11100 ; CurrState_prcTxB.11011 ; CurrState_prcTxB.11010 ; CurrState_prcTxB.11001 ; CurrState_prcTxB.11000 ; CurrState_prcTxB.10111 ; CurrState_prcTxB.10110 ; CurrState_prcTxB.10101 ; CurrState_prcTxB.10100 ; CurrState_prcTxB.10011 ; CurrState_prcTxB.10010 ; CurrState_prcTxB.10001 ; CurrState_prcTxB.10000 ; CurrState_prcTxB.01111 ; CurrState_prcTxB.01110 ; CurrState_prcTxB.01101 ; CurrState_prcTxB.01100 ; CurrState_prcTxB.01011 ; CurrState_prcTxB.01010 ; CurrState_prcTxB.01001 ; CurrState_prcTxB.01000 ; CurrState_prcTxB.00111 ; CurrState_prcTxB.00110 ; CurrState_prcTxB.00101 ; CurrState_prcTxB.00100 ; CurrState_prcTxB.00011 ; CurrState_prcTxB.00010 ; CurrState_prcTxB.00001 ; CurrState_prcTxB.00000 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; CurrState_prcTxB.00000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; CurrState_prcTxB.00001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
; CurrState_prcTxB.00010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                      ;
; CurrState_prcTxB.00011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.00100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.00101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.00110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.00111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.01000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.01001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.01010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.01011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.01100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.01101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.01110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.01111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.10000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.10001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.10010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.10011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.10100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.10101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.10110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.10111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.11000 ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.11001 ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.11010 ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.11011 ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prcTxB.11100 ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketArbiter:u_sendPacketArbiter|CurrState_sendPktArb ;
+-------------------------+-------------------------+-------------------------+-------------------------+-----------------------------------------+
; Name                    ; CurrState_sendPktArb.00 ; CurrState_sendPktArb.10 ; CurrState_sendPktArb.01 ; CurrState_sendPktArb.11                 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-----------------------------------------+
; CurrState_sendPktArb.11 ; 0                       ; 0                       ; 0                       ; 0                                       ;
; CurrState_sendPktArb.01 ; 0                       ; 0                       ; 1                       ; 1                                       ;
; CurrState_sendPktArb.10 ; 0                       ; 1                       ; 0                       ; 1                                       ;
; CurrState_sendPktArb.00 ; 1                       ; 0                       ; 0                       ; 1                                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|CurrState_SOFTx                                                ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; CurrState_SOFTx.110 ; CurrState_SOFTx.101 ; CurrState_SOFTx.100 ; CurrState_SOFTx.011 ; CurrState_SOFTx.010 ; CurrState_SOFTx.001 ; CurrState_SOFTx.000 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; CurrState_SOFTx.000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; CurrState_SOFTx.001 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; CurrState_SOFTx.010 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; CurrState_SOFTx.011 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; CurrState_SOFTx.100 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; CurrState_SOFTx.101 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; CurrState_SOFTx.110 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|c_state                      ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|state                    ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.111 ; state.110 ; state.101 ; state.100 ; state.011 ; state.010 ; state.001 ; state.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; state.101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|CurrState_drctCntl                                                                                          ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; CurrState_drctCntl.111 ; CurrState_drctCntl.110 ; CurrState_drctCntl.101 ; CurrState_drctCntl.100 ; CurrState_drctCntl.011 ; CurrState_drctCntl.010 ; CurrState_drctCntl.001 ; CurrState_drctCntl.000 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; CurrState_drctCntl.000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; CurrState_drctCntl.001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
; CurrState_drctCntl.010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                      ;
; CurrState_drctCntl.011 ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                      ;
; CurrState_drctCntl.100 ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_drctCntl.101 ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_drctCntl.110 ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_drctCntl.111 ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|CurrState_sndPkt                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; CurrState_sndPkt.10110 ; CurrState_sndPkt.10101 ; CurrState_sndPkt.10100 ; CurrState_sndPkt.10011 ; CurrState_sndPkt.10010 ; CurrState_sndPkt.10001 ; CurrState_sndPkt.10000 ; CurrState_sndPkt.01111 ; CurrState_sndPkt.01110 ; CurrState_sndPkt.01101 ; CurrState_sndPkt.01100 ; CurrState_sndPkt.01011 ; CurrState_sndPkt.01010 ; CurrState_sndPkt.01001 ; CurrState_sndPkt.01000 ; CurrState_sndPkt.00111 ; CurrState_sndPkt.00110 ; CurrState_sndPkt.00101 ; CurrState_sndPkt.00100 ; CurrState_sndPkt.00011 ; CurrState_sndPkt.00010 ; CurrState_sndPkt.00001 ; CurrState_sndPkt.00000 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; CurrState_sndPkt.00000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; CurrState_sndPkt.00001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
; CurrState_sndPkt.00010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                      ;
; CurrState_sndPkt.00011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.00100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.00101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.00110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.00111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.01000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.01001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.01010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.01011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.01100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.01101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.01110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.01111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.10000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.10001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.10010 ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.10011 ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.10100 ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.10101 ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_sndPkt.10110 ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketCheckPreamble:u_sendPacketCheckPreamble|CurrState_sendPktCP                                                                                                                                                                                                                                                         ;
+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+
; Name                     ; CurrState_sendPktCP.1101 ; CurrState_sendPktCP.1100 ; CurrState_sendPktCP.1011 ; CurrState_sendPktCP.1010 ; CurrState_sendPktCP.1001 ; CurrState_sendPktCP.1000 ; CurrState_sendPktCP.0111 ; CurrState_sendPktCP.0110 ; CurrState_sendPktCP.0101 ; CurrState_sendPktCP.0100 ; CurrState_sendPktCP.0011 ; CurrState_sendPktCP.0010 ; CurrState_sendPktCP.0000 ; CurrState_sendPktCP.0001 ;
+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+
; CurrState_sendPktCP.0001 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ;
; CurrState_sendPktCP.0000 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 1                        ;
; CurrState_sendPktCP.0010 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 1                        ;
; CurrState_sendPktCP.0011 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 1                        ;
; CurrState_sendPktCP.0100 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; CurrState_sendPktCP.0101 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; CurrState_sendPktCP.0110 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; CurrState_sendPktCP.0111 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; CurrState_sendPktCP.1000 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; CurrState_sendPktCP.1001 ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; CurrState_sendPktCP.1010 ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; CurrState_sendPktCP.1011 ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; CurrState_sendPktCP.1100 ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; CurrState_sendPktCP.1101 ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|CurrState_getPkt                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; CurrState_getPkt.10001 ; CurrState_getPkt.10000 ; CurrState_getPkt.01111 ; CurrState_getPkt.01110 ; CurrState_getPkt.01101 ; CurrState_getPkt.00000 ; CurrState_getPkt.01011 ; CurrState_getPkt.01010 ; CurrState_getPkt.01001 ; CurrState_getPkt.01000 ; CurrState_getPkt.00111 ; CurrState_getPkt.00110 ; CurrState_getPkt.00101 ; CurrState_getPkt.00100 ; CurrState_getPkt.00011 ; CurrState_getPkt.00010 ; CurrState_getPkt.00001 ; CurrState_getPkt.01100 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; CurrState_getPkt.01100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; CurrState_getPkt.00001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
; CurrState_getPkt.00010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                      ;
; CurrState_getPkt.00011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.00100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.00101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.00110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.00111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.01000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.01001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.01010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.01011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.00000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.01101 ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.01110 ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.01111 ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.10000 ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_getPkt.10001 ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit                                                                                                                                                                                                                                                                                 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; CurrState_prRxBit.1111 ; CurrState_prRxBit.1110 ; CurrState_prRxBit.1101 ; CurrState_prRxBit.1100 ; CurrState_prRxBit.1011 ; CurrState_prRxBit.1010 ; CurrState_prRxBit.1001 ; CurrState_prRxBit.1000 ; CurrState_prRxBit.0111 ; CurrState_prRxBit.0110 ; CurrState_prRxBit.0101 ; CurrState_prRxBit.0100 ; CurrState_prRxBit.0011 ; CurrState_prRxBit.0010 ; CurrState_prRxBit.0001 ; CurrState_prRxBit.0000 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; CurrState_prRxBit.0000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; CurrState_prRxBit.0001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
; CurrState_prRxBit.0010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                      ;
; CurrState_prRxBit.0011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prRxBit.0100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prRxBit.0101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prRxBit.0110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prRxBit.0111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prRxBit.1000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prRxBit.1001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prRxBit.1010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prRxBit.1011 ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prRxBit.1100 ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prRxBit.1101 ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prRxBit.1110 ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; CurrState_prRxBit.1111 ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitStMachCurrState ;
+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------------------------------+
; Name                    ; RXBitStMachCurrState.11 ; RXBitStMachCurrState.10 ; RXBitStMachCurrState.01 ; RXBitStMachCurrState.00                           ;
+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------------------------------+
; RXBitStMachCurrState.00 ; 0                       ; 0                       ; 0                       ; 0                                                 ;
; RXBitStMachCurrState.01 ; 0                       ; 0                       ; 1                       ; 1                                                 ;
; RXBitStMachCurrState.10 ; 0                       ; 1                       ; 0                       ; 1                                                 ;
; RXBitStMachCurrState.11 ; 1                       ; 0                       ; 0                       ; 1                                                 ;
+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|HCTxPortArbiter:u_HCTxPortArbiter|CurrState_HCTxArb      ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                  ; CurrState_HCTxArb.011 ; CurrState_HCTxArb.010 ; CurrState_HCTxArb.001 ; CurrState_HCTxArb.000 ; CurrState_HCTxArb.100 ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; CurrState_HCTxArb.000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ;
; CurrState_HCTxArb.001 ; 0                     ; 0                     ; 1                     ; 1                     ; 0                     ;
; CurrState_HCTxArb.010 ; 0                     ; 1                     ; 0                     ; 1                     ; 0                     ;
; CurrState_HCTxArb.011 ; 1                     ; 0                     ; 0                     ; 1                     ; 0                     ;
; CurrState_HCTxArb.100 ; 0                     ; 0                     ; 0                     ; 1                     ; 1                     ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|HCTxPortArbiter:u_HCTxPortArbiter|muxCntl ;
+------------+------------+------------+-----------------------------------------------------------------------------------------+
; Name       ; muxCntl.00 ; muxCntl.10 ; muxCntl.01                                                                              ;
+------------+------------+------------+-----------------------------------------------------------------------------------------+
; muxCntl.00 ; 0          ; 0          ; 0                                                                                       ;
; muxCntl.01 ; 1          ; 0          ; 1                                                                                       ;
; muxCntl.10 ; 1          ; 1          ; 0                                                                                       ;
+------------+------------+------------+-----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|CurrState_sofCntl                                  ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                  ; CurrState_sofCntl.101 ; CurrState_sofCntl.100 ; CurrState_sofCntl.011 ; CurrState_sofCntl.010 ; CurrState_sofCntl.001 ; CurrState_sofCntl.000 ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; CurrState_sofCntl.000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ;
; CurrState_sofCntl.001 ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                     ;
; CurrState_sofCntl.010 ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                     ;
; CurrState_sofCntl.011 ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                     ;
; CurrState_sofCntl.100 ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; CurrState_sofCntl.101 ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferOutStMachCurrState ;
+-----------------------------+-----------------------------+-----------------------------+---------------------------------------------------------------------------+
; Name                        ; bufferOutStMachCurrState.00 ; bufferOutStMachCurrState.10 ; bufferOutStMachCurrState.01                                               ;
+-----------------------------+-----------------------------+-----------------------------+---------------------------------------------------------------------------+
; bufferOutStMachCurrState.00 ; 0                           ; 0                           ; 0                                                                         ;
; bufferOutStMachCurrState.01 ; 1                           ; 0                           ; 1                                                                         ;
; bufferOutStMachCurrState.10 ; 1                           ; 1                           ; 0                                                                         ;
+-----------------------------+-----------------------------+-----------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|bufferOutStMachCurrState ;
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; bufferOutStMachCurrState.10                                                                                                             ;
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; bufferOutStMachCurrState.01 ; 0                                                                                                                                       ;
; bufferOutStMachCurrState.10 ; 1                                                                                                                                       ;
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|bufferInStMachCurrState ;
+----------------------------+----------------------------+----------------------------+-------------------------------------------------------------------------------+
; Name                       ; bufferInStMachCurrState.00 ; bufferInStMachCurrState.10 ; bufferInStMachCurrState.01                                                    ;
+----------------------------+----------------------------+----------------------------+-------------------------------------------------------------------------------+
; bufferInStMachCurrState.00 ; 0                          ; 0                          ; 0                                                                             ;
; bufferInStMachCurrState.01 ; 1                          ; 0                          ; 1                                                                             ;
; bufferInStMachCurrState.10 ; 1                          ; 1                          ; 0                                                                             ;
+----------------------------+----------------------------+----------------------------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr                                                                         ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; CurrState_rcvr.0111 ; CurrState_rcvr.0110 ; CurrState_rcvr.0000 ; CurrState_rcvr.0100 ; CurrState_rcvr.0011 ; CurrState_rcvr.0010 ; CurrState_rcvr.0001 ; CurrState_rcvr.0101 ; CurrState_rcvr.1000 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; CurrState_rcvr.0101 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; CurrState_rcvr.0001 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ; 0                   ;
; CurrState_rcvr.0010 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ; 0                   ;
; CurrState_rcvr.0011 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; CurrState_rcvr.0100 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; CurrState_rcvr.0000 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; CurrState_rcvr.0110 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; CurrState_rcvr.0111 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; CurrState_rcvr.1000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState                                                  ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; RXStMachCurrState.0110 ; RXStMachCurrState.0101 ; RXStMachCurrState.0100 ; RXStMachCurrState.0011 ; RXStMachCurrState.0010 ; RXStMachCurrState.0001 ; RXStMachCurrState.0000 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; RXStMachCurrState.0000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; RXStMachCurrState.0001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
; RXStMachCurrState.0010 ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                      ;
; RXStMachCurrState.0011 ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                      ;
; RXStMachCurrState.0100 ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; RXStMachCurrState.0101 ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; RXStMachCurrState.0110 ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|sdram:ram|state                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+------------------------+--------------------+---------------+-------------+---------------+------------+----------------+-----------------+-------------------------+-----------------------+------------------+--------------------+---------------------+----------------+---------------------+------------+------------+
; Name                    ; state.STARTUP_REFRESH2 ; state.STARTUP_REFRESH1 ; state.WRITE_SETTLE ; state.WRITEIN ; state.WRITE ; state.READOUT ; state.READ ; state.OPEN_ROW ; state.CLOSE_ROW ; state.PRECHARGE_REFRESH ; state.FULL_COUNT_DOWN ; state.COUNT_DOWN ; state.AUTO_REFRESH ; state.AUTO_REFRESH2 ; state.SET_MODE ; state.PRECHARGE_ALL ; state.IDLE ; state.INIT ;
+-------------------------+------------------------+------------------------+--------------------+---------------+-------------+---------------+------------+----------------+-----------------+-------------------------+-----------------------+------------------+--------------------+---------------------+----------------+---------------------+------------+------------+
; state.INIT              ; 0                      ; 0                      ; 0                  ; 0             ; 0           ; 0             ; 0          ; 0              ; 0               ; 0                       ; 0                     ; 0                ; 0                  ; 0                   ; 0              ; 0                   ; 0          ; 0          ;
; state.IDLE              ; 0                      ; 0                      ; 0                  ; 0             ; 0           ; 0             ; 0          ; 0              ; 0               ; 0                       ; 0                     ; 0                ; 0                  ; 0                   ; 0              ; 0                   ; 1          ; 1          ;
; state.PRECHARGE_ALL     ; 0                      ; 0                      ; 0                  ; 0             ; 0           ; 0             ; 0          ; 0              ; 0               ; 0                       ; 0                     ; 0                ; 0                  ; 0                   ; 0              ; 1                   ; 0          ; 1          ;
; state.SET_MODE          ; 0                      ; 0                      ; 0                  ; 0             ; 0           ; 0             ; 0          ; 0              ; 0               ; 0                       ; 0                     ; 0                ; 0                  ; 0                   ; 1              ; 0                   ; 0          ; 1          ;
; state.AUTO_REFRESH2     ; 0                      ; 0                      ; 0                  ; 0             ; 0           ; 0             ; 0          ; 0              ; 0               ; 0                       ; 0                     ; 0                ; 0                  ; 1                   ; 0              ; 0                   ; 0          ; 1          ;
; state.AUTO_REFRESH      ; 0                      ; 0                      ; 0                  ; 0             ; 0           ; 0             ; 0          ; 0              ; 0               ; 0                       ; 0                     ; 0                ; 1                  ; 0                   ; 0              ; 0                   ; 0          ; 1          ;
; state.COUNT_DOWN        ; 0                      ; 0                      ; 0                  ; 0             ; 0           ; 0             ; 0          ; 0              ; 0               ; 0                       ; 0                     ; 1                ; 0                  ; 0                   ; 0              ; 0                   ; 0          ; 1          ;
; state.FULL_COUNT_DOWN   ; 0                      ; 0                      ; 0                  ; 0             ; 0           ; 0             ; 0          ; 0              ; 0               ; 0                       ; 1                     ; 0                ; 0                  ; 0                   ; 0              ; 0                   ; 0          ; 1          ;
; state.PRECHARGE_REFRESH ; 0                      ; 0                      ; 0                  ; 0             ; 0           ; 0             ; 0          ; 0              ; 0               ; 1                       ; 0                     ; 0                ; 0                  ; 0                   ; 0              ; 0                   ; 0          ; 1          ;
; state.CLOSE_ROW         ; 0                      ; 0                      ; 0                  ; 0             ; 0           ; 0             ; 0          ; 0              ; 1               ; 0                       ; 0                     ; 0                ; 0                  ; 0                   ; 0              ; 0                   ; 0          ; 1          ;
; state.OPEN_ROW          ; 0                      ; 0                      ; 0                  ; 0             ; 0           ; 0             ; 0          ; 1              ; 0               ; 0                       ; 0                     ; 0                ; 0                  ; 0                   ; 0              ; 0                   ; 0          ; 1          ;
; state.READ              ; 0                      ; 0                      ; 0                  ; 0             ; 0           ; 0             ; 1          ; 0              ; 0               ; 0                       ; 0                     ; 0                ; 0                  ; 0                   ; 0              ; 0                   ; 0          ; 1          ;
; state.READOUT           ; 0                      ; 0                      ; 0                  ; 0             ; 0           ; 1             ; 0          ; 0              ; 0               ; 0                       ; 0                     ; 0                ; 0                  ; 0                   ; 0              ; 0                   ; 0          ; 1          ;
; state.WRITE             ; 0                      ; 0                      ; 0                  ; 0             ; 1           ; 0             ; 0          ; 0              ; 0               ; 0                       ; 0                     ; 0                ; 0                  ; 0                   ; 0              ; 0                   ; 0          ; 1          ;
; state.WRITEIN           ; 0                      ; 0                      ; 0                  ; 1             ; 0           ; 0             ; 0          ; 0              ; 0               ; 0                       ; 0                     ; 0                ; 0                  ; 0                   ; 0              ; 0                   ; 0          ; 1          ;
; state.WRITE_SETTLE      ; 0                      ; 0                      ; 1                  ; 0             ; 0           ; 0             ; 0          ; 0              ; 0               ; 0                       ; 0                     ; 0                ; 0                  ; 0                   ; 0              ; 0                   ; 0          ; 1          ;
; state.STARTUP_REFRESH1  ; 0                      ; 1                      ; 0                  ; 0             ; 0           ; 0             ; 0          ; 0              ; 0               ; 0                       ; 0                     ; 0                ; 0                  ; 0                   ; 0              ; 0                   ; 0          ; 1          ;
; state.STARTUP_REFRESH2  ; 1                      ; 0                      ; 0                  ; 0             ; 0           ; 0             ; 0          ; 0              ; 0               ; 0                       ; 0                     ; 0                ; 0                  ; 0                   ; 0              ; 0                   ; 0          ; 1          ;
+-------------------------+------------------------+------------------------+--------------------+---------------+-------------+---------------+------------+----------------+-----------------+-------------------------+-----------------------+------------------+--------------------+---------------------+----------------+---------------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|sdram:ram|next_state                                                                                                                                                                                                                               ;
+-----------------------------+-----------------------------+-------------------------+------------------+--------------------+-----------------+---------------------+-------------------------+--------------------------+---------------------+--------------------------+-----------------+
; Name                        ; next_state.STARTUP_REFRESH1 ; next_state.WRITE_SETTLE ; next_state.WRITE ; next_state.READOUT ; next_state.READ ; next_state.OPEN_ROW ; next_state.AUTO_REFRESH ; next_state.AUTO_REFRESH2 ; next_state.SET_MODE ; next_state.PRECHARGE_ALL ; next_state.IDLE ;
+-----------------------------+-----------------------------+-------------------------+------------------+--------------------+-----------------+---------------------+-------------------------+--------------------------+---------------------+--------------------------+-----------------+
; next_state.IDLE             ; 0                           ; 0                       ; 0                ; 0                  ; 0               ; 0                   ; 0                       ; 0                        ; 0                   ; 0                        ; 0               ;
; next_state.PRECHARGE_ALL    ; 0                           ; 0                       ; 0                ; 0                  ; 0               ; 0                   ; 0                       ; 0                        ; 0                   ; 1                        ; 1               ;
; next_state.SET_MODE         ; 0                           ; 0                       ; 0                ; 0                  ; 0               ; 0                   ; 0                       ; 0                        ; 1                   ; 0                        ; 1               ;
; next_state.AUTO_REFRESH2    ; 0                           ; 0                       ; 0                ; 0                  ; 0               ; 0                   ; 0                       ; 1                        ; 0                   ; 0                        ; 1               ;
; next_state.AUTO_REFRESH     ; 0                           ; 0                       ; 0                ; 0                  ; 0               ; 0                   ; 1                       ; 0                        ; 0                   ; 0                        ; 1               ;
; next_state.OPEN_ROW         ; 0                           ; 0                       ; 0                ; 0                  ; 0               ; 1                   ; 0                       ; 0                        ; 0                   ; 0                        ; 1               ;
; next_state.READ             ; 0                           ; 0                       ; 0                ; 0                  ; 1               ; 0                   ; 0                       ; 0                        ; 0                   ; 0                        ; 1               ;
; next_state.READOUT          ; 0                           ; 0                       ; 0                ; 1                  ; 0               ; 0                   ; 0                       ; 0                        ; 0                   ; 0                        ; 1               ;
; next_state.WRITE            ; 0                           ; 0                       ; 1                ; 0                  ; 0               ; 0                   ; 0                       ; 0                        ; 0                   ; 0                        ; 1               ;
; next_state.WRITE_SETTLE     ; 0                           ; 1                       ; 0                ; 0                  ; 0               ; 0                   ; 0                       ; 0                        ; 0                   ; 0                        ; 1               ;
; next_state.STARTUP_REFRESH1 ; 1                           ; 0                       ; 0                ; 0                  ; 0               ; 0                   ; 0                       ; 0                        ; 0                   ; 0                        ; 1               ;
+-----------------------------+-----------------------------+-------------------------+------------------+--------------------+-----------------+---------------------+-------------------------+--------------------------+---------------------+--------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|CurrState_prRxByte                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; CurrState_prRxByte.1110 ; CurrState_prRxByte.1101 ; CurrState_prRxByte.1100 ; CurrState_prRxByte.1011 ; CurrState_prRxByte.1010 ; CurrState_prRxByte.1001 ; CurrState_prRxByte.1000 ; CurrState_prRxByte.0111 ; CurrState_prRxByte.0110 ; CurrState_prRxByte.0101 ; CurrState_prRxByte.0100 ; CurrState_prRxByte.0011 ; CurrState_prRxByte.0010 ; CurrState_prRxByte.0000 ; CurrState_prRxByte.0001 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; CurrState_prRxByte.0001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ;
; CurrState_prRxByte.0000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 1                       ;
; CurrState_prRxByte.0010 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 1                       ;
; CurrState_prRxByte.0011 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 1                       ;
; CurrState_prRxByte.0100 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; CurrState_prRxByte.0101 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; CurrState_prRxByte.0110 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; CurrState_prRxByte.0111 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; CurrState_prRxByte.1000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; CurrState_prRxByte.1001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; CurrState_prRxByte.1010 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; CurrState_prRxByte.1011 ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; CurrState_prRxByte.1100 ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; CurrState_prRxByte.1101 ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; CurrState_prRxByte.1110 ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState                                      ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; RXByteStMachCurrState.101 ; RXByteStMachCurrState.100 ; RXByteStMachCurrState.011 ; RXByteStMachCurrState.010 ; RXByteStMachCurrState.001 ; RXByteStMachCurrState.000 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; RXByteStMachCurrState.000 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; RXByteStMachCurrState.001 ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
; RXByteStMachCurrState.010 ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 1                         ;
; RXByteStMachCurrState.011 ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 1                         ;
; RXByteStMachCurrState.100 ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; RXByteStMachCurrState.101 ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|hostcontroller:u_hostController|CurrState_hstCntrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; CurrState_hstCntrl.011111 ; CurrState_hstCntrl.011110 ; CurrState_hstCntrl.011101 ; CurrState_hstCntrl.011100 ; CurrState_hstCntrl.011011 ; CurrState_hstCntrl.011010 ; CurrState_hstCntrl.011001 ; CurrState_hstCntrl.011000 ; CurrState_hstCntrl.010111 ; CurrState_hstCntrl.010110 ; CurrState_hstCntrl.010101 ; CurrState_hstCntrl.010100 ; CurrState_hstCntrl.010011 ; CurrState_hstCntrl.010010 ; CurrState_hstCntrl.010001 ; CurrState_hstCntrl.010000 ; CurrState_hstCntrl.001111 ; CurrState_hstCntrl.001110 ; CurrState_hstCntrl.001101 ; CurrState_hstCntrl.001100 ; CurrState_hstCntrl.001011 ; CurrState_hstCntrl.001010 ; CurrState_hstCntrl.001001 ; CurrState_hstCntrl.001000 ; CurrState_hstCntrl.000111 ; CurrState_hstCntrl.000110 ; CurrState_hstCntrl.000101 ; CurrState_hstCntrl.000100 ; CurrState_hstCntrl.000011 ; CurrState_hstCntrl.000010 ; CurrState_hstCntrl.000001 ; CurrState_hstCntrl.000000 ; CurrState_hstCntrl.100000 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; CurrState_hstCntrl.000000 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; CurrState_hstCntrl.000001 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.000010 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.000011 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.000100 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.000101 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.000110 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.000111 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.001000 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.001001 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.001010 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.001011 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.001100 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.001101 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.001110 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.001111 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.010000 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.010001 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.010010 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.010011 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.010100 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.010101 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.010110 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.010111 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.011000 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.011001 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.011010 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.011011 ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.011100 ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.011101 ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.011110 ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.011111 ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; CurrState_hstCntrl.100000 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; CPC2:cpc2_inst|cpc_core:core|romram_addr_o[20..23]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Oldnmi_n                                                                                                                  ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|BusReq_s                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|BusAck                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|video:fake_video|video_offset_delay[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|video:fake_video|video_offset_delay[14,15]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|numElementsInFifo[7..15]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsInSyncReg1[0,1]                                                 ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|SOFNearTime[1,2]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|Oldnmi_n                                                                                                                         ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|BusReq_s                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|BusAck                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsInSyncReg2[0]                                                   ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsInReg[0]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsInSyncReg2[1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|oldRxBitsIn[0]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsInReg[1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|oldRxBitsIn[1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|mem_arbiter:a|ack2_o                                                                                                                                                    ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|mem_arbiter:a|ack3_o                                                                                                                                                    ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|mem_arbiter:a|ack4_o                                                                                                                                                    ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|mem_arbiter:a|ack4                                                                                                                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|mem_arbiter:a|ack3                                                                                                                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|mem_arbiter:a|ack2                                                                                                                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|NMI_s                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|NMICycle                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|video:fake_video|video_offset[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|video:fake_video|video_offset[14,15]                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:TxUpdateCRC5|loopEnd[1]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:TxUpdateCRC5|loopEnd[3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:RxUpdateCRC5|loopEnd[1]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:RxUpdateCRC5|loopEnd[3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr8|out                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr7|out                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr6|out                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr5|out                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr4|out                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr3|out                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|NMI_s                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|NMICycle                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|address_reg_a[0]                                                             ; Merged with CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|address_reg_b[0] ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer2[1]                                                            ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer2[0]          ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer0[1]                                                            ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer0[0]          ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|SOFNearTime[7,11,13]                                                                              ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|SOFNearTime[15]                                 ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|SOFNearTime[8,12]                                                                                 ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|SOFNearTime[14]                                 ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|SOFNearTime[0,3..6,9]                                                                             ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|SOFNearTime[10]                                 ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|HCTxPortCntl[1,5]                                                                             ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|HCTxPortCntl[7]                             ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|HCTxPortData[1]                                                                               ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|HCTxPortCntl[7]                             ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|HCTxPortData[5,7]                                                                             ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|HCTxPortCntl[6]                             ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|HCTxPortCntl[2..4]                                                                            ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|HCTxPortCntl[6]                             ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|HCTxPortData[0,2..4,6]                                                                        ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|HCTxPortCntl[6]                             ;
; CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                                                  ; Merged with CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                    ;
; CPC2:cpc2_inst|usart:usart_con|fifo:outbound|rd                                                                                                                                        ; Merged with CPC2:cpc2_inst|usart:usart_con|delayed_read                                                                                          ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer3[1]                                                            ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer3[0]          ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer1[1]                                                            ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer1[0]          ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|HCTxPortCntl[6]                                                                               ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|HCTxPortCntl[7]                             ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|TxByteOutCtrl[4..7]                                                     ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|TxByteOutCtrl[3]      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|USBWireFullSpeedRate                                                      ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|TxByteFullSpeedRate     ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|TxByteCtrl[4..7]                                                          ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|TxByteCtrl[3]           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|SIEPortCtrl[4..7]                                                       ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|SIEPortCtrl[3]        ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RxCtrl[3..7]                                                              ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RxCtrl[2]               ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxBits[1]                                                                   ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxBits[0]                 ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|decBufferCnt                                                          ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|SIERxWEn            ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RxBits[1]                                                                     ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RxBits[0]                   ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RxCtrlOut[3..7]                                                           ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RxCtrlOut[2]            ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|RXStreamStatus[3..7]                                                                                  ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|RXStreamStatus[2]                                   ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|sendPacketWEn                                                                                     ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|SOFSent                                         ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|state[4,5]                                                                                                                                     ; Merged with CPC2:cpc2_inst|cpc_core:core|fdc:floppy|state[3]                                                                                     ;
; CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|address_reg_b[2]                                                             ; Merged with CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|address_reg_b[1]           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|oldRXBits[1]                                                                ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|oldRXBits[0]              ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|HCTxPortCntl[2]                                                                               ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|HCTxPortCntl[0]                             ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|HCTxPortCntl[3..7]                                                                            ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|HCTxPortCntl[1]                             ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|HCTxPortData[2..7]                                                                            ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|HCTxPortCntl[1]                             ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortCntl[4..7]                                                                                  ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortCntl[3]                                   ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:TxUpdateCRC5|loopEnd[2]                                                                      ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:TxUpdateCRC5|loopEnd[0]                    ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxCtrlOut[3..7]                                                             ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxCtrlOut[2]              ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:RxUpdateCRC5|loopEnd[2]                                                                      ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:RxUpdateCRC5|loopEnd[0]                    ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsOut[1]                                                          ; Merged with CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsOut[0]        ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|op_param[8]                                                                                                                                    ; Merged with CPC2:cpc2_inst|cpc_core:core|fdc:floppy|op_param[1]                                                                                  ;
; CPC2:cpc2_inst|video:fake_video|A[15]                                                                                                                                                  ; Merged with CPC2:cpc2_inst|video:fake_video|A[14]                                                                                                ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|transDoneInSTB[1]                                                                       ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|clrTransReqSTB[1]                     ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|transDoneInSTB[0]                                                                       ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|clrTransReqSTB[0]                     ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|seek_end[2,3]                                                                                                                                  ; Merged with CPC2:cpc2_inst|cpc_core:core|fdc:floppy|seek_end[1]                                                                                  ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|transDoneInSTB[2]                                                                       ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|clrTransReqSTB[2]                     ;
; CPC2:cpc2_inst|usart:usart_con|old_reg[13..15]                                                                                                                                         ; Merged with CPC2:cpc2_inst|usart:usart_con|old_reg[12]                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|transDoneInExtend[0]                                                                    ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|clrTransReqExtend[0]                  ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|transDoneInExtend[1]                                                                    ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|clrTransReqExtend[1]                  ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|hostcontroller:u_hostController|transDone                                                                                   ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|hostcontroller:u_hostController|clearTXReq                                ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|transDoneInExtend[2]                                                                    ; Merged with CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|clrTransReqExtend[2]                  ;
; CPC2:cpc2_inst|usart:usart_con|old_reg[5..7]                                                                                                                                           ; Merged with CPC2:cpc2_inst|usart:usart_con|old_reg[4]                                                                                            ;
; CPC2:cpc2_inst|led_driver:led|cycle[1]                                                                                                                                                 ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|seek_end[1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|param_ptr[3,4]                                                                                                                                 ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|video:fake_video|pixel_y[0]                                                                                                                                             ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usart:usart_con|sdr[9]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|address[15]                                                                                                                     ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|HCTxPortCntl[1]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|resumeWaitCnt[0..4]                                                         ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|resumeDetected                                                              ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|rxStatusMonitor:u_rxStatusMonitor|oldResumeDetected                                                                         ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|rxStatusMonitor:u_rxStatusMonitor|resumeIntOut                                                                              ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|resumeIntInExtend[0..2]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|HCTxPortCntl[7]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxWireEdgeDetect                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxWireActiveReg                                                       ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer3[0]                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer2[0]                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer1[0]                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer0[0]                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxWireActiveReg2                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer3[2]                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer2[2]                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer1[2]                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer0[2]                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxWireActive                                                          ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|rxActiveCnt[0]                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferOutIndex[0,1]                                                   ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|rxActiveCnt[1..7]                                                     ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferInIndex[0,1]                                                    ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsOut[0]                                                          ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|connectState[0,1]                                                             ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connectStateInSTB_reg1[0,1]                                                             ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|rxStatusMonitor:u_rxStatusMonitor|oldConnectState[0,1]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|rxStatusMonitor:u_rxStatusMonitor|connectionEventOut                                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connEventInExtend[2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connectStateInSTB[0,1]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|resumeIntInSTB[2]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connEventInExtend[1]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|resumeIntInSTB[0,1]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connEventInExtend[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connEventInSTB[0..2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0011                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|cache_byte:c|state~14                                                                                                                                                   ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|cache_byte:c|state~15                                                                                                                                                   ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|cache_byte:c|state~16                                                                                                                                                   ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|cache_byte:c|state~17                                                                                                                                                   ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|mem_arbiter:a|state~7                                                                                                                                                   ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|CurrState_SIETx~2                                                       ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|CurrState_SIETx~3                                                       ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|CurrState_SIETx~4                                                       ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|CurrState_SIETx~5                                                       ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|CurrState_SIETx~6                                                       ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|CurrState_SIETx~7                                                       ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|vsync_state~7                                                                                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|vsync_state~8                                                                                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|USBTxWireArbiter:u_USBTxWireArbiter|CurrState_txWireArb~2                                               ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|USBTxWireArbiter:u_USBTxWireArbiter|CurrState_txWireArb~3                                               ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|CurrState_prcTxB~2                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|CurrState_prcTxB~3                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|CurrState_prcTxB~4                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|CurrState_prcTxB~5                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|CurrState_prcTxB~6                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketArbiter:u_sendPacketArbiter|CurrState_sendPktArb~2                                                                ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketArbiter:u_sendPacketArbiter|CurrState_sendPktArb~3                                                                ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|CurrState_SOFTx~2                                                                                 ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|CurrState_SOFTx~3                                                                                 ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|CurrState_SOFTx~4                                                                                 ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|state~10                                                                                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|state~11                                                                                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|state~12                                                                                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|CurrState_drctCntl~2                                                                          ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|CurrState_drctCntl~3                                                                          ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|CurrState_drctCntl~4                                                                          ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|CurrState_sndPkt~2                                                                                  ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|CurrState_sndPkt~3                                                                                  ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|CurrState_sndPkt~4                                                                                  ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|CurrState_sndPkt~5                                                                                  ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|CurrState_sndPkt~6                                                                                  ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketCheckPreamble:u_sendPacketCheckPreamble|CurrState_sendPktCP~2                                                     ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketCheckPreamble:u_sendPacketCheckPreamble|CurrState_sendPktCP~3                                                     ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketCheckPreamble:u_sendPacketCheckPreamble|CurrState_sendPktCP~4                                                     ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketCheckPreamble:u_sendPacketCheckPreamble|CurrState_sendPktCP~5                                                     ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|CurrState_getPkt~2                                                                                    ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|CurrState_getPkt~3                                                                                    ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|CurrState_getPkt~4                                                                                    ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|CurrState_getPkt~5                                                                                    ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|CurrState_getPkt~6                                                                                    ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit~2                                                         ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit~3                                                         ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit~4                                                         ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit~5                                                         ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitStMachCurrState~2                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitStMachCurrState~3                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|HCTxPortArbiter:u_HCTxPortArbiter|CurrState_HCTxArb~2                                                                       ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|HCTxPortArbiter:u_HCTxPortArbiter|CurrState_HCTxArb~3                                                                       ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|CurrState_sofCntl~2                                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|CurrState_sofCntl~3                                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|CurrState_sofCntl~4                                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|bufferOutStMachCurrState~5                                          ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr~2                                                              ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr~3                                                              ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr~4                                                              ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState~2                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState~3                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState~4                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState~5                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|sdram:ram|state~33                                                                                                                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|sdram:ram|state~34                                                                                                                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|sdram:ram|state~35                                                                                                                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|sdram:ram|state~36                                                                                                                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|sdram:ram|state~37                                                                                                                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|sdram:ram|next_state~2                                                                                                                                                  ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|sdram:ram|next_state~3                                                                                                                                                  ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|sdram:ram|next_state~4                                                                                                                                                  ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|sdram:ram|next_state~5                                                                                                                                                  ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|sdram:ram|next_state~6                                                                                                                                                  ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|CurrState_prRxByte~2                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|CurrState_prRxByte~3                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|CurrState_prRxByte~4                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|CurrState_prRxByte~5                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState~2                                                   ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState~3                                                   ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState~4                                                   ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|hostcontroller:u_hostController|CurrState_hstCntrl~2                                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|hostcontroller:u_hostController|CurrState_hstCntrl~3                                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|hostcontroller:u_hostController|CurrState_hstCntrl~4                                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|hostcontroller:u_hostController|CurrState_hstCntrl~5                                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|hostcontroller:u_hostController|CurrState_hstCntrl~6                                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|state[3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|sdram:ram|startup_cycles[3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|HCTxPortArbiter:u_HCTxPortArbiter|muxCntl.01                                                                                ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RxCtrlOut[2]                                                              ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connEventInt                                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|resumeInt                                                                               ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1100                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitStMachCurrState.11                                                     ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1011                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0001                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitStMachCurrState.01                                                     ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0101                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0110                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitCount[1..3]                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXByte[2]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1000                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1110                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1111                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXByte[0,1,3..7]                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXSameBitCount[0..3]                                                        ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|bitStuffError                                                               ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|oldRXBits[0]                                                                ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxDataOut[0..7]                                                             ; Stuck at GND due to stuck port sclear                                                                                                            ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|delayCnt[0..7]                                                              ; Stuck at GND due to stuck port sclear                                                                                                            ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0111                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1010                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1101                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitCount[0]                                                               ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitStMachCurrState.10                                                     ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1001                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0100                                                      ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|processRxByteWEn                                                            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxCtrlOut[0..2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxBits[0]                                                                   ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RxBits[0]                                                                     ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXWaitCount[0..7]                                                             ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.1000                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0101                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0001                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0010                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0100                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0000                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0110                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0111                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0000                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0001                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0010                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0011                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0100                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0101                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0110                                                        ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|clrConnEvtReq                                                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|clrResInReq                                                                             ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|RXStreamStatus[2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|CurrState_prRxByte.0000                                                   ; Stuck at GND due to stuck port data_in                                                                                                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|processRxByteRdy                                                          ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|processRxBitRdy                                                             ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0010                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0000                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0011                                                      ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitStMachCurrState.00                                                     ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|SIERxWEn                                                              ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferOutStMachCurrState.01                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferOutStMachCurrState.00                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferCnt[0..2]                                                       ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferOutStMachCurrState.10                                           ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|incBufferCnt                                                          ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|sampleCnt[0..4]                                                       ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState.011                                                 ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState.010                                                 ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState.000                                                 ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState.001                                                 ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState.100                                                 ; Lost fanout                                                                                                                                      ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState.101                                                 ; Lost fanout                                                                                                                                      ;
; Total Number of Removed Registers = 430                                                                                                                                                ;                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1100    ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0001,            ;
;                                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitCount[1],                     ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitCount[2],                     ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitCount[3],                     ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXByte[2],                         ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXByte[3],                         ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXByte[1],                         ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXByte[0],                         ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXByte[4],                         ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXByte[5],                         ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXByte[6],                         ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXByte[7],                         ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXSameBitCount[2],                 ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXSameBitCount[3],                 ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXSameBitCount[0],                 ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXSameBitCount[1],                 ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxDataOut[2],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxDataOut[3],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxDataOut[1],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxDataOut[0],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxDataOut[4],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxDataOut[5],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxDataOut[6],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxDataOut[7],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitCount[0],                     ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|processRxByteWEn,                  ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxCtrlOut[0],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxCtrlOut[2],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxCtrlOut[1],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0010,            ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0000,            ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0011             ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsInReg[0]      ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|oldRxBitsIn[0],              ;
;                                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer3[0],                  ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer2[0],                  ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer1[0],                  ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer0[0],                  ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferOutIndex[0],           ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferOutIndex[1],           ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferInIndex[0],            ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferInIndex[1],            ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsOut[0],                ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RxBits[0],                           ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0101,                 ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|SIERxWEn,                    ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferOutStMachCurrState.01, ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferOutStMachCurrState.00, ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferCnt[2],                ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferCnt[0],                ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferCnt[1],                ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferOutStMachCurrState.10, ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|incBufferCnt,                ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|sampleCnt[1],                ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|sampleCnt[3],                ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|sampleCnt[2]                 ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsInSyncReg1[0] ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsInSyncReg2[0],         ;
;                                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxWireEdgeDetect,            ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxWireActiveReg,             ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxWireActiveReg2,            ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer3[2],                  ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer2[2],                  ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer1[2],                  ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|buffer0[2],                  ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxWireActive,                ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|sampleCnt[0]                 ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1011    ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitStMachCurrState.01,           ;
;                                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0101,            ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|bitStuffError,                     ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|delayCnt[2],                       ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|delayCnt[3],                       ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|delayCnt[4],                       ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|delayCnt[7],                       ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|delayCnt[6],                       ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|delayCnt[5],                       ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitStMachCurrState.10            ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState~2         ; Lost Fanouts              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.1000,                 ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0010,                 ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0000,                 ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0110,                 ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0111,                 ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0001,              ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0011               ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXWaitCount[7]              ; Lost Fanouts              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXWaitCount[6],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXWaitCount[5],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXWaitCount[2],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXWaitCount[1],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXWaitCount[0],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXWaitCount[4],                      ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXWaitCount[3]                       ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connEventInExtend[2]                  ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connEventInExtend[1],                          ;
;                                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connEventInExtend[0],                          ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connEventInSTB[2],                             ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connEventInSTB[1],                             ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connEventInt,                                  ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|clrConnEvtReq                                  ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|resumeDetected            ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|rxStatusMonitor:u_rxStatusMonitor|resumeIntOut,                                    ;
;                                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|resumeIntInExtend[2],                          ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|resumeIntInExtend[1],                          ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|resumeIntInExtend[0]                           ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitStMachCurrState.11   ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1111,            ;
;                                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1101,            ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0100,            ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitStMachCurrState.00            ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|connectState[0]             ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connectStateInSTB_reg1[0],                     ;
;                                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|rxStatusMonitor:u_rxStatusMonitor|oldConnectState[0],                              ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|rxStatusMonitor:u_rxStatusMonitor|connectionEventOut                               ;
; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|resumeIntInSTB[2]                     ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|resumeIntInSTB[1],                             ;
;                                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|resumeInt,                                     ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|clrResInReq                                    ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|CurrState_prRxByte.0000 ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState.010,       ;
;                                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState.000,       ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState.001        ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|connectState[1]             ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connectStateInSTB_reg1[1],                     ;
;                                                                                                                                      ; due to stuck port data_in ; CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|rxStatusMonitor:u_rxStatusMonitor|oldConnectState[1]                               ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0011         ; Lost Fanouts              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr.0100,                 ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0000               ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr~2            ; Lost Fanouts              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0010,              ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0101               ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState~2 ; Lost Fanouts              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState.011,       ;
;                                                                                                                                      ;                           ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState.101        ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|BusReq_s                                                                ; Stuck at GND              ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|BusAck                                                                           ;
;                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                               ;
; CPC2:cpc2_inst|video:fake_video|video_offset_delay[0]                                                                                ; Stuck at GND              ; CPC2:cpc2_inst|video:fake_video|video_offset[0]                                                                                               ;
;                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                               ;
; CPC2:cpc2_inst|video:fake_video|video_offset_delay[14]                                                                               ; Stuck at VCC              ; CPC2:cpc2_inst|video:fake_video|video_offset[14]                                                                                              ;
;                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                               ;
; CPC2:cpc2_inst|video:fake_video|video_offset_delay[15]                                                                               ; Stuck at VCC              ; CPC2:cpc2_inst|video:fake_video|video_offset[15]                                                                                              ;
;                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                               ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsInSyncReg1[1] ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsInSyncReg2[1]          ;
;                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                               ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|BusReq_s                                                                       ; Stuck at GND              ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|BusAck                                                                                  ;
;                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                               ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|RxBitsInReg[1]      ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|oldRxBitsIn[1]               ;
;                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                               ;
; CPC2:cpc2_inst|mem_arbiter:a|ack2_o                                                                                                  ; Lost Fanouts              ; CPC2:cpc2_inst|mem_arbiter:a|ack2                                                                                                             ;
; CPC2:cpc2_inst|mem_arbiter:a|ack3_o                                                                                                  ; Lost Fanouts              ; CPC2:cpc2_inst|mem_arbiter:a|ack3                                                                                                             ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|param_ptr[4]                                                                                 ; Lost Fanouts              ; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|param_ptr[3]                                                                                          ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit~3       ; Lost Fanouts              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxBits[0]                          ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr~3            ; Lost Fanouts              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0100               ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState~3         ; Lost Fanouts              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState.0110               ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|CurrState_prRxByte~2    ; Lost Fanouts              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState.100        ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1000    ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.0111             ;
;                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                               ;
; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1110    ; Stuck at GND              ; CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit.1010             ;
;                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7299  ;
; Number of registers using Synchronous Clear  ; 957   ;
; Number of registers using Synchronous Load   ; 256   ;
; Number of registers using Asynchronous Clear ; 749   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5981  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------+---------+
; CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; 6       ;
; CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; 3       ;
; CPC2:cpc2_inst|usart:usart_con|sdr[0]                                                                             ; 1       ;
; CPC2:cpc2_inst|usart:usart_con|sdr[1]                                                                             ; 1       ;
; CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|n_reset                                                    ; 20      ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|F[0]                                                 ; 14      ;
; CPC2:cpc2_inst|cpcctl:cpc_control|D_o[0]                                                                          ; 391     ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|wr_n                                                                       ; 17      ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|iorq_n                                                                     ; 15      ;
; CPC2:cpc2_inst|global_reset:global_reset|reset_counter[0]                                                         ; 3       ;
; CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en  ; 3       ;
; CPC2:cpc2_inst|usart:usart_con|sdr[2]                                                                             ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|mreq_n                                                                     ; 14      ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|mcycle[0]                                            ; 112     ;
; CPC2:cpc2_inst|cpc_core:core|BUSWAIT                                                                              ; 25      ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[8]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|F[7]                                                 ; 7       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|F[2]                                                 ; 8       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|F[6]                                                 ; 12      ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[0]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|ACC[0]                                               ; 6       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tstate[0]                                            ; 3       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Fp[0]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|F[1]                                                 ; 19      ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|F[4]                                                 ; 7       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|ACC[7]                                               ; 6       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[7]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[15]                                               ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|ACC[1]                                               ; 6       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[1]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[9]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[12]                                               ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[4]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|ACC[4]                                               ; 6       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[2]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|ACC[6]                                               ; 6       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[14]                                               ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|ACC[5]                                               ; 7       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[13]                                               ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[6]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[5]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[3]                                                ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|ACC[3]                                               ; 7       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[11]                                               ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|ACC[2]                                               ; 6       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[10]                                               ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|mcycle[0]                                                   ; 113     ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|F[6]                                                        ; 12      ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|F[0]                                                        ; 14      ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|F[2]                                                        ; 8       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|F[7]                                                        ; 7       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[2]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tstate[0]                                                   ; 2       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[1]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[3]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[0]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[7]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[6]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[5]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[4]                                                       ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|rd_n                                                                       ; 10      ;
; CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA    ; 5       ;
; CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL    ; 6       ;
; CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL    ; 2       ;
; CPC2:cpc2_inst|usart:usart_con|sdr[3]                                                                             ; 1       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[3]                                                      ; 7       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[11]                                                      ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[2]                                                      ; 6       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[10]                                                      ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[5]                                                      ; 7       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[13]                                                      ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[4]                                                      ; 6       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[12]                                                      ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[7]                                                      ; 6       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[15]                                                      ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[6]                                                      ; 6       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[14]                                                      ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[1]                                                      ; 6       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[9]                                                       ; 4       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[0]                                                      ; 6       ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[8]                                                       ; 4       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Fp[7]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Fp[2]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Fp[6]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Ap[0]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Fp[1]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Fp[4]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Ap[7]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Ap[1]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Ap[4]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Ap[6]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Ap[5]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Ap[3]                                                ; 1       ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Ap[2]                                                ; 1       ;
; CPC2:cpc2_inst|support_io_if:io|wb_adr[0]                                                                         ; 57      ;
; CPC2:cpc2_inst|support_io_if:io|wb_adr[5]                                                                         ; 6       ;
; CPC2:cpc2_inst|support_io_if:io|wb_adr[7]                                                                         ; 6       ;
; CPC2:cpc2_inst|support_io_if:io|wb_adr[4]                                                                         ; 5       ;
; CPC2:cpc2_inst|support_io_if:io|wb_adr[6]                                                                         ; 6       ;
; CPC2:cpc2_inst|support_io_if:io|wb_adr[1]                                                                         ; 54      ;
; Total number of inverted registers = 200*                                                                         ;         ;
+-------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------+
; Register Name                                                                                 ; Megafunction                                                                                 ; Type ;
+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------+
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|out[0..7]                                    ; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|fifo_buffer_rtl_0                           ; RAM  ;
; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|out[0..7]                                    ; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|fifo_buffer_rtl_0                           ; RAM  ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|RegAddrC[0..2]                   ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0      ; RAM  ;
; CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|dataOut[0..7] ; CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|buffer_rtl_0 ; RAM  ;
; CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|dataOut[0..7] ; CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|buffer_rtl_0 ; RAM  ;
; CPC2:cpc2_inst|usart:usart_con|fifo:outbound|out[0..7]                                        ; CPC2:cpc2_inst|usart:usart_con|fifo:outbound|fifo_buffer_rtl_0                               ; RAM  ;
; CPC2:cpc2_inst|usart:usart_con|fifo:inbound|out[0..7]                                         ; CPC2:cpc2_inst|usart:usart_con|fifo:inbound|fifo_buffer_rtl_0                                ; RAM  ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|RegAddrC[0..2]                          ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0             ; RAM  ;
+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register Name                                                                                      ; RAM Name                                                                                ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[0]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[1]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[2]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[3]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[4]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[5]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[6]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[7]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[8]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[9]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[10] ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[11] ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[12] ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[13] ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[14] ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[0]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[1]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[2]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[3]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[4]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[5]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[6]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[7]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[8]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[9]  ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[10] ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[11] ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[12] ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[13] ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[14] ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0 ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[0]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[1]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[2]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[3]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[4]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[5]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[6]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[7]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[8]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[9]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[10]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[11]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[12]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[13]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0_bypass[14]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[0]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[1]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[2]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[3]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[4]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[5]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[6]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[7]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[8]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[9]         ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[10]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[11]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[12]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[13]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0_bypass[14]        ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0        ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|di_reg[0]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ALU_Op_r[0]                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|Read_To_Reg_r[0]                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tstate[3]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|mcycle[3]                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tfr_mem:tfr|bus_D_o[5]                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|XY_State[0]                                                                                                                                                          ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|keyboard:kbd_if|D_o[0]                                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tfr_mem:tfr|addr_io[6]                                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tfr_mem:tfr|addr_io[8]                                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tfr_mem:tfr|addr_io[23]                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|wdat_fifo[1][10]                                                                                                                                                                               ;
; 6:1                ; 80 bits   ; 320 LEs       ; 160 LEs              ; 160 LEs                ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|keyboard:kbd_if|keyboard_o[50]                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|IR[2]                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|dout[0]                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[7]                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[14]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[22]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[29]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[32]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[40]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[50]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[63]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[71]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|keyboard:kbd_if|keyboard[76]                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|wadr[0]                                                                                                                                                                                        ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|wdat_fifo[0][11]                                                                                                                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|mcycle[2]                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|TmpAddr[13]                                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ISet[1]                                                                                                                                                              ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|wadr[22]                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|bdato[3]                                                                                                                                                                                       ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|TmpAddr[6]                                                                                                                                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|TmpAddr[5]                                                                                                                                                           ;
; 15:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|A[1]                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|A[11]                                                                                                                                                                ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|PC[3]                                                                                                                                                                ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|PC[15]                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[15]                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|SP[4]                                                                                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|ACC[0]                                                                                                                                                               ;
; 19:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|F[3]                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|way0_tags                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu|DAA_Q                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|way1_flags                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|Save_Mux[3]                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu|DAA_Q                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode|WideOr93                                                                                                                                          ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|Mux4                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|RegDIL[0]                                                                                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|Mux22                                                                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|RxfifoBI:u_RxfifoBI|Mux3                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|way0_flags                                                                                                                                                                                     ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|Save_Mux[0]                                                                                                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|Save_Mux[7]                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|mem_arbiter:a|state                                                                                                                                                                                         ;
; 38:1               ; 3 bits    ; 75 LEs        ; 66 LEs               ; 9 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|data_multiplexer:m|Dout[4]                                                                                                                                                                                  ;
; 38:1               ; 2 bits    ; 50 LEs        ; 44 LEs               ; 6 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|data_multiplexer:m|Dout[2]                                                                                                                                                                                  ;
; 15:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|state                                                                                                                                                                                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|state                                                                                                                                                                                          ;
; 21:1               ; 2 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|state                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|ALU_Op_r[2]                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Read_To_Reg_r[0]                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tstate[3]                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|mcycle[3]                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|XY_State[1]                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|IR[6]                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|dout[4]                                                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|mcycle[2]                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|TmpAddr[14]                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|ISet[0]                                                                                                                                                       ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|TmpAddr[0]                                                                                                                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|TmpAddr[5]                                                                                                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|A[2]                                                                                                                                                          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|A[8]                                                                                                                                                          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|PC[5]                                                                                                                                                         ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|PC[11]                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[13]                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|SP[2]                                                                                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|ACC[3]                                                                                                                                                        ;
; 19:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|F[3]                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu|DAA_Q                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Save_Mux[3]                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu|DAA_Q                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode|WideOr91                                                                                                                                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|Mux14                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|RegDIH[4]                                                                                                                                                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|Mux28                                                                                                                                          ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Save_Mux[0]                                                                                                                                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|Save_Mux[5]                                                                                                                                                   ;
; 11:1               ; 16 bits   ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|resumeCnt[14]                                                                                               ;
; 41:1               ; 11 bits   ; 297 LEs       ; 121 LEs              ; 176 LEs                ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|CurrState_SIETx                                                                                             ;
; 42:1               ; 2 bits    ; 56 LEs        ; 20 LEs               ; 36 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|CurrState_SIETx                                                                                             ;
; 42:1               ; 2 bits    ; 56 LEs        ; 20 LEs               ; 36 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|CurrState_SIETx                                                                                             ;
; 43:1               ; 2 bits    ; 56 LEs        ; 22 LEs               ; 34 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|CurrState_SIETx                                                                                             ;
; 16:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|BusA[0]                                                                                                                                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|BusB[1]                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|comb                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|RegAddrC                                                                                                                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu|Mux1                                                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu|Mux9                                                                                                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode|Selector30                                                                                                                                        ;
; 16:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|BusA[7]                                                                                                                                                       ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|BusB[0]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|RegAddrC                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu|Mux6                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu|Mux8                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|RegAddrA[1]                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|RegWEL                                                                                                                                                        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode|Selector29                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|led_driver:led|cntr[6]                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|fifo_head[9]                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|fifo_head[2]                                                                                                                                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|result_register[0]                                                                                                                                                                 ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|seek_end[0]                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|fifo_tail                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|fifo_tail                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|mem_arbiter:a|rd_o                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|ppi_fake:ppi8255|c_o[1]                                                                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|int_hold[1]                                                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|hsync_cntr[3]                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|mem_arbiter:a|cntr[1]                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|general_cntr[2]                                                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|general_cntr[4]                                                                                                                                                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cache_byte:c|block_ptr[1]                                                                                                                                                                                   ;
; 21:1               ; 7 bits    ; 98 LEs        ; 70 LEs               ; 28 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|ppi_fake:ppi8255|d_o[3]                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|RegAddrA[0]                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|RegWEH                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|Selector4                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|a40010:gate_array|Selector2                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|S3[6]                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|S1[7]                                                                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|S0[4]                                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|LS[5]                                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|HD[7]                                                                                                                                                                              ;
; 6:1                ; 22 bits   ; 88 LEs        ; 22 LEs               ; 66 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|wait_timeout[17]                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|TR[3]                                                                                                                                                                              ;
; 7:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|data_cntr[3]                                                                                                                                                                       ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|param_ptr[4]                                                                                                                                                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|pr_count[1]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|S3                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|S2                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|fdc:floppy|S1                                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|bufferOutIndex[0]                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|bufferInIndex[2]                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|clrTransDoneReq                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|cr[2]                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|wb_dat_o[2]                                                                                                                                                                              ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|wb_dat_o[5]                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|interruptMaskReg[0]                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|TxEndPRegSTB[3]                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|TxAddrRegSTB[2]                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|TxLineControlReg[2]                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|TxTransTypeRegSTB[1]                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|isoEnSTB                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|cr[5]                                                                                                                                                                                    ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|tfr_mem:tfr|D_o[2]                                                                                                                                                                                          ;
; 21:1               ; 8 bits    ; 112 LEs       ; 104 LEs              ; 8 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|dat_i_arbiter:di_arbiter|D[0]                                                                                                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|mux_tfb:mux5|l3_w1_n0_mux_dataout                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|i[0]                                                                                                          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|TxByte[6]                                                                                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|TXOneCount[2]                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|next_TxByteFullSpeedRate                                                                                      ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|USBTxWireArbiter:u_USBTxWireArbiter|CurrState_txWireArb                                                                                     ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte|CurrState_prcTxB                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:RxUpdateCRC5|data[6]                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|SOFSentInExtend[1]                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|bufferOutIndex[6]                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC16:RxUpdateCRC16|data[4]                                                                                                           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:RxUpdateCRC5|CRCResult[3]                                                                                                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC16:RxUpdateCRC16|CRCResult[1]                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC16:RxUpdateCRC16|i[3]                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC16:RxUpdateCRC16|CRCResult[13]                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:RxUpdateCRC5|i[3]                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|i[7]                                                                                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                                                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketArbiter:u_sendPacketArbiter|CurrState_sendPktArb                                                                                                      ;
; 13:1               ; 5 bits    ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|CurrState_SOFTx                                                                                                                       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit|CurrState_SOFTx                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|fifo:outbound|fifo_head[9]                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|fifo:inbound|fifo_head[1]                                                                                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|outbound_timer[15]                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|outbound_counter[2]                                                                                                                                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|inbound_timer[15]                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|inbound_counter[3]                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|sdr[4]                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma|state                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|fifo:outbound|fifo_tail                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usart:usart_con|fifo:inbound|fifo_tail                                                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|frameNum[10]                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketCheckPreamble:u_sendPacketCheckPreamble|sendPacketPID[2]                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|HCTxPortData[1]                                                                                                                   ;
; 11:1               ; 5 bits    ; 35 LEs        ; 20 LEs               ; 15 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[3]                                                                                                                         ;
; 15:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|HCTxPortData[0]                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|CurrState_drctCntl                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl|CurrState_drctCntl                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketCheckPreamble:u_sendPacketCheckPreamble|CurrState_sendPktCP                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketCheckPreamble:u_sendPacketCheckPreamble|CurrState_sendPktCP                                                                                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|CurrState_sndPkt                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket|CurrState_sndPkt                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|connEventInExtend[0]                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|RXFifoData[4]                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|RxPID[1]                                                                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|RXByteOldest[4]                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|RXByteOld[2]                                                                                                                              ;
; 6:1                ; 11 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|RXByte[2]                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket|CurrState_getPkt                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|resumeIntInExtend[1]                                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|delayCnt[0]                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RXBitCount[2]                                                                                                   ;
; 24:1               ; 4 bits    ; 64 LEs        ; 44 LEs               ; 20 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|RxDataOut[7]                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|next_RXByte                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|next_RXSameBitCount                                                                                             ;
; 11:1               ; 5 bits    ; 35 LEs        ; 25 LEs               ; 10 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit                                                                                               ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit|CurrState_prRxBit                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC16:TxUpdateCRC16|data[1]                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:TxUpdateCRC5|data[0]                                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC16:TxUpdateCRC16|CRCResult[8]                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:TxUpdateCRC5|CRCResult[0]                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC16:TxUpdateCRC16|i[1]                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:TxUpdateCRC5|i[1]                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC16:TxUpdateCRC16|CRCResult[0]                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|SOFTimer[12]                                                                                                                      ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|SIEPortData[1]                                                                                              ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|TxByteOut[2]                                                                                                ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter|TxByteOut[4]                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|HCTxPortArbiter:u_HCTxPortArbiter|muxCntl                                                                                                                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|CurrState_sofCntl                                                                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController|CurrState_sofCntl                                                                                                                 ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|HCTxPortArbiter:u_HCTxPortArbiter|CurrState_HCTxArb                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|timeOutCnt[15]                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|bufferInIndex[1]                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData|bufferCnt[2]                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|bufferCnt[0]                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|bufferOutIndex[1]                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|buffer3[3]                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|buffer2[3]                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|buffer1[3]                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|buffer0[3]                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|connectState[1]                                                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXWaitCount[7]                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|bufferOutStMachCurrState                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData|bufferInStMachCurrState                                                                                 ;
; 10:1               ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|CurrState_rcvr                                                                                                    ;
; 11:1               ; 3 bits    ; 21 LEs        ; 15 LEs               ; 6 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState                                                                                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState                                                                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver|RXStMachCurrState                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|sdram:ram|startup_cycles[1]                                                                                                                                                                                 ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|sdram:ram|Mux10                                                                                                                                                                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|sdram:ram|Selector25                                                                                                                                                                                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|sdram:ram|Selector23                                                                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|CRCData[7]                                                                                                    ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXDataByteCnt[5]                                                                                              ;
; 15:1               ; 7 bits    ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RxDataOut[5]                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|next_CRC5_8Bit                                                                                                ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|RXByteStMachCurrState                                                                                         ;
; 15:1               ; 10 bits   ; 100 LEs       ; 80 LEs               ; 20 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte|CurrState_prRxByte                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI|clrTransReqExtend[0]                                                                                                        ;
; 17:1               ; 7 bits    ; 77 LEs        ; 42 LEs               ; 35 LEs                 ; No         ; |CPC2_C5G|CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|hostcontroller:u_hostController|CurrState_hstCntrl                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|altsyncram_6hi2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst|altsyncram:altsyncram_component|altsyncram_ipj2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0|altsyncram_9dk1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                            ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                                          ;
; pll_type                             ; General                ; String                                                                          ;
; pll_subtype                          ; General                ; String                                                                          ;
; number_of_clocks                     ; 6                      ; Signed Integer                                                                  ;
; operation_mode                       ; direct                 ; String                                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                  ;
; output_clock_frequency0              ; 64.000000 MHz          ; String                                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency1              ; 48.000000 MHz          ; String                                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency2              ; 40.000000 MHz          ; String                                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency3              ; 16.000000 MHz          ; String                                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency4              ; 4.000000 MHz           ; String                                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency5              ; 64.000000 MHz          ; String                                                                          ;
; phase_shift5                         ; 7813 ps                ; String                                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                  ;
; clock_name_0                         ;                        ; String                                                                          ;
; clock_name_1                         ;                        ; String                                                                          ;
; clock_name_2                         ;                        ; String                                                                          ;
; clock_name_3                         ;                        ; String                                                                          ;
; clock_name_4                         ;                        ; String                                                                          ;
; clock_name_5                         ;                        ; String                                                                          ;
; clock_name_6                         ;                        ; String                                                                          ;
; clock_name_7                         ;                        ; String                                                                          ;
; clock_name_8                         ;                        ; String                                                                          ;
; clock_name_global_0                  ; false                  ; String                                                                          ;
; clock_name_global_1                  ; false                  ; String                                                                          ;
; clock_name_global_2                  ; false                  ; String                                                                          ;
; clock_name_global_3                  ; false                  ; String                                                                          ;
; clock_name_global_4                  ; false                  ; String                                                                          ;
; clock_name_global_5                  ; false                  ; String                                                                          ;
; clock_name_global_6                  ; false                  ; String                                                                          ;
; clock_name_global_7                  ; false                  ; String                                                                          ;
; clock_name_global_8                  ; false                  ; String                                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                  ;
; pll_slf_rst                          ; false                  ; String                                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                          ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                        ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
; reference_clock_frequency            ; 12.0 MHz               ; String                                                                      ;
; fractional_vco_multiplier            ; false                  ; String                                                                      ;
; pll_type                             ; General                ; String                                                                      ;
; pll_subtype                          ; General                ; String                                                                      ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                              ;
; operation_mode                       ; direct                 ; String                                                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                                                              ;
; data_rate                            ; 0                      ; Signed Integer                                                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                              ;
; output_clock_frequency0              ; 3.072000 MHz           ; String                                                                      ;
; phase_shift0                         ; 0 ps                   ; String                                                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency1              ; 1.000000 MHz           ; String                                                                      ;
; phase_shift1                         ; 0 ps                   ; String                                                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                      ;
; phase_shift2                         ; 0 ps                   ; String                                                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                      ;
; phase_shift3                         ; 0 ps                   ; String                                                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                      ;
; phase_shift4                         ; 0 ps                   ; String                                                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                      ;
; phase_shift5                         ; 0 ps                   ; String                                                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                      ;
; phase_shift6                         ; 0 ps                   ; String                                                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                      ;
; phase_shift7                         ; 0 ps                   ; String                                                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                      ;
; phase_shift8                         ; 0 ps                   ; String                                                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                      ;
; phase_shift9                         ; 0 ps                   ; String                                                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                      ;
; phase_shift10                        ; 0 ps                   ; String                                                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                      ;
; phase_shift11                        ; 0 ps                   ; String                                                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                      ;
; phase_shift12                        ; 0 ps                   ; String                                                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                      ;
; phase_shift13                        ; 0 ps                   ; String                                                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                      ;
; phase_shift14                        ; 0 ps                   ; String                                                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                      ;
; phase_shift15                        ; 0 ps                   ; String                                                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                      ;
; phase_shift16                        ; 0 ps                   ; String                                                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                      ;
; phase_shift17                        ; 0 ps                   ; String                                                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                              ;
; clock_name_0                         ;                        ; String                                                                      ;
; clock_name_1                         ;                        ; String                                                                      ;
; clock_name_2                         ;                        ; String                                                                      ;
; clock_name_3                         ;                        ; String                                                                      ;
; clock_name_4                         ;                        ; String                                                                      ;
; clock_name_5                         ;                        ; String                                                                      ;
; clock_name_6                         ;                        ; String                                                                      ;
; clock_name_7                         ;                        ; String                                                                      ;
; clock_name_8                         ;                        ; String                                                                      ;
; clock_name_global_0                  ; false                  ; String                                                                      ;
; clock_name_global_1                  ; false                  ; String                                                                      ;
; clock_name_global_2                  ; false                  ; String                                                                      ;
; clock_name_global_3                  ; false                  ; String                                                                      ;
; clock_name_global_4                  ; false                  ; String                                                                      ;
; clock_name_global_5                  ; false                  ; String                                                                      ;
; clock_name_global_6                  ; false                  ; String                                                                      ;
; clock_name_global_7                  ; false                  ; String                                                                      ;
; clock_name_global_8                  ; false                  ; String                                                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                              ;
; m_cnt_bypass_en                      ; false                  ; String                                                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                              ;
; n_cnt_bypass_en                      ; false                  ; String                                                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                              ;
; pll_slf_rst                          ; false                  ; String                                                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|video720:video720_clk|video720_0002:video720_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                  ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                ;
; fractional_vco_multiplier            ; true                   ; String                                                                ;
; pll_type                             ; General                ; String                                                                ;
; pll_subtype                          ; General                ; String                                                                ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                        ;
; operation_mode                       ; direct                 ; String                                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                                        ;
; data_rate                            ; 0                      ; Signed Integer                                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                        ;
; output_clock_frequency0              ; 74.250000 MHz          ; String                                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                ;
; phase_shift1                         ; 0 ps                   ; String                                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                        ;
; clock_name_0                         ;                        ; String                                                                ;
; clock_name_1                         ;                        ; String                                                                ;
; clock_name_2                         ;                        ; String                                                                ;
; clock_name_3                         ;                        ; String                                                                ;
; clock_name_4                         ;                        ; String                                                                ;
; clock_name_5                         ;                        ; String                                                                ;
; clock_name_6                         ;                        ; String                                                                ;
; clock_name_7                         ;                        ; String                                                                ;
; clock_name_8                         ;                        ; String                                                                ;
; clock_name_global_0                  ; false                  ; String                                                                ;
; clock_name_global_1                  ; false                  ; String                                                                ;
; clock_name_global_2                  ; false                  ; String                                                                ;
; clock_name_global_3                  ; false                  ; String                                                                ;
; clock_name_global_4                  ; false                  ; String                                                                ;
; clock_name_global_5                  ; false                  ; String                                                                ;
; clock_name_global_6                  ; false                  ; String                                                                ;
; clock_name_global_7                  ; false                  ; String                                                                ;
; clock_name_global_8                  ; false                  ; String                                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                        ;
; pll_slf_rst                          ; false                  ; String                                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                      ;
; T2Write        ; 0     ; Signed Integer                                      ;
; IOWait         ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                                            ;
; IOWait         ; 1     ; Signed Integer                                                            ;
; Flag_C         ; 0     ; Signed Integer                                                            ;
; Flag_N         ; 1     ; Signed Integer                                                            ;
; Flag_P         ; 2     ; Signed Integer                                                            ;
; Flag_X         ; 3     ; Signed Integer                                                            ;
; Flag_H         ; 4     ; Signed Integer                                                            ;
; Flag_Y         ; 5     ; Signed Integer                                                            ;
; Flag_Z         ; 6     ; Signed Integer                                                            ;
; Flag_S         ; 7     ; Signed Integer                                                            ;
; aNone          ; 111   ; Unsigned Binary                                                           ;
; aBC            ; 000   ; Unsigned Binary                                                           ;
; aDE            ; 001   ; Unsigned Binary                                                           ;
; aXY            ; 010   ; Unsigned Binary                                                           ;
; aIOA           ; 100   ; Unsigned Binary                                                           ;
; aSP            ; 101   ; Unsigned Binary                                                           ;
; aZI            ; 110   ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                                                               ;
; Flag_C         ; 0     ; Signed Integer                                                                               ;
; Flag_N         ; 1     ; Signed Integer                                                                               ;
; Flag_P         ; 2     ; Signed Integer                                                                               ;
; Flag_X         ; 3     ; Signed Integer                                                                               ;
; Flag_H         ; 4     ; Signed Integer                                                                               ;
; Flag_Y         ; 5     ; Signed Integer                                                                               ;
; Flag_Z         ; 6     ; Signed Integer                                                                               ;
; Flag_S         ; 7     ; Signed Integer                                                                               ;
; aNone          ; 111   ; Unsigned Binary                                                                              ;
; aBC            ; 000   ; Unsigned Binary                                                                              ;
; aDE            ; 001   ; Unsigned Binary                                                                              ;
; aXY            ; 010   ; Unsigned Binary                                                                              ;
; aIOA           ; 100   ; Unsigned Binary                                                                              ;
; aSP            ; 101   ; Unsigned Binary                                                                              ;
; aZI            ; 110   ; Unsigned Binary                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                                                           ;
; Flag_C         ; 0     ; Signed Integer                                                                           ;
; Flag_N         ; 1     ; Signed Integer                                                                           ;
; Flag_P         ; 2     ; Signed Integer                                                                           ;
; Flag_X         ; 3     ; Signed Integer                                                                           ;
; Flag_H         ; 4     ; Signed Integer                                                                           ;
; Flag_Y         ; 5     ; Signed Integer                                                                           ;
; Flag_Z         ; 6     ; Signed Integer                                                                           ;
; Flag_S         ; 7     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usart:usart_con ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; fifo_log2      ; 9     ; Signed Integer                                     ;
; divisor        ; 103   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:inbound ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; log2_addr      ; 9     ; Signed Integer                                                  ;
; data_width     ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:outbound ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; log2_addr      ; 9     ; Signed Integer                                                   ;
; data_width     ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; ROM.mif              ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_q4r1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|i2c_master_top:i2c ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                            ;
; ST_START       ; 00001 ; Unsigned Binary                                                                            ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                            ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                            ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                            ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                             ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                                  ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                                  ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                                  ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                                  ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                                  ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                                  ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                                  ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                                  ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                                  ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                                  ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                                  ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                                  ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                                  ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                                  ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                                  ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                                  ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                                  ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                                  ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb ;
+----------------------+-------+------------------------------------------+
; Parameter Name       ; Value ; Type                                     ;
+----------------------+-------+------------------------------------------+
; HOST_FIFO_DEPTH      ; 64    ; Signed Integer                           ;
; HOST_FIFO_ADDR_WIDTH ; 6     ; Signed Integer                           ;
+----------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; FIFO_DEPTH     ; 64    ; Signed Integer                                                   ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; FIFO_WIDTH     ; 8     ; Signed Integer                                                                  ;
; FIFO_DEPTH     ; 64    ; Signed Integer                                                                  ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; FIFO_WIDTH     ; 8     ; Signed Integer                                                                                      ;
; FIFO_DEPTH     ; 64    ; Signed Integer                                                                                      ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; FIFO_DEPTH     ; 64    ; Signed Integer                                                   ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; FIFO_WIDTH     ; 8     ; Signed Integer                                                                  ;
; FIFO_DEPTH     ; 64    ; Signed Integer                                                                  ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; FIFO_WIDTH     ; 8     ; Signed Integer                                                                                      ;
; FIFO_DEPTH     ; 64    ; Signed Integer                                                                                      ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|video:fake_video ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; offset_x       ; 80    ; Signed Integer                                      ;
; offset_y       ; 100   ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|sdram:ram ;
+-------------------+-------+-------------------------------------------+
; Parameter Name    ; Value ; Type                                      ;
+-------------------+-------+-------------------------------------------+
; INIT              ; 0     ; Signed Integer                            ;
; XXXXX             ; 1     ; Signed Integer                            ;
; IDLE              ; 2     ; Signed Integer                            ;
; PRECHARGE_ALL     ; 3     ; Signed Integer                            ;
; SET_MODE          ; 4     ; Signed Integer                            ;
; AUTO_REFRESH2     ; 5     ; Signed Integer                            ;
; AUTO_REFRESH      ; 6     ; Signed Integer                            ;
; COUNT_DOWN        ; 7     ; Signed Integer                            ;
; FULL_COUNT_DOWN   ; 8     ; Signed Integer                            ;
; PRECHARGE_REFRESH ; 9     ; Signed Integer                            ;
; CLOSE_ROW         ; 10    ; Signed Integer                            ;
; OPEN_ROW          ; 11    ; Signed Integer                            ;
; READ              ; 12    ; Signed Integer                            ;
; READOUT           ; 13    ; Signed Integer                            ;
; WRITE             ; 14    ; Signed Integer                            ;
; WRITEIN           ; 15    ; Signed Integer                            ;
; WRITE_SETTLE      ; 16    ; Signed Integer                            ;
; STARTUP_REFRESH1  ; 17    ; Signed Integer                            ;
; STARTUP_REFRESH2  ; 18    ; Signed Integer                            ;
+-------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|mem_arbiter:a ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                   ;
; ACTIVE         ; 1     ; Signed Integer                                   ;
; INCYCLE        ; 2     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cache_byte:c ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                  ;
; INIT1          ; 1     ; Signed Integer                                  ;
; INIT2          ; 2     ; Signed Integer                                  ;
; SEARCH         ; 3     ; Signed Integer                                  ;
; READ1          ; 4     ; Signed Integer                                  ;
; READ2          ; 5     ; Signed Integer                                  ;
; READ3          ; 6     ; Signed Integer                                  ;
; OUTPUT1        ; 7     ; Signed Integer                                  ;
; WRITE1         ; 8     ; Signed Integer                                  ;
; XXXXXX         ; 9     ; Signed Integer                                  ;
; OUTPUT2        ; 10    ; Signed Integer                                  ;
; FLUSH1         ; 11    ; Signed Integer                                  ;
; FLUSH2         ; 12    ; Signed Integer                                  ;
; FLUSH3         ; 13    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ipj2      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80s:cpu ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                             ;
; T2Write        ; 1     ; Signed Integer                                             ;
; IOWait         ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                                                   ;
; IOWait         ; 1     ; Signed Integer                                                                   ;
; Flag_C         ; 0     ; Signed Integer                                                                   ;
; Flag_N         ; 1     ; Signed Integer                                                                   ;
; Flag_P         ; 2     ; Signed Integer                                                                   ;
; Flag_X         ; 3     ; Signed Integer                                                                   ;
; Flag_H         ; 4     ; Signed Integer                                                                   ;
; Flag_Y         ; 5     ; Signed Integer                                                                   ;
; Flag_Z         ; 6     ; Signed Integer                                                                   ;
; Flag_S         ; 7     ; Signed Integer                                                                   ;
; aNone          ; 111   ; Unsigned Binary                                                                  ;
; aBC            ; 000   ; Unsigned Binary                                                                  ;
; aDE            ; 001   ; Unsigned Binary                                                                  ;
; aXY            ; 010   ; Unsigned Binary                                                                  ;
; aIOA           ; 100   ; Unsigned Binary                                                                  ;
; aSP            ; 101   ; Unsigned Binary                                                                  ;
; aZI            ; 110   ; Unsigned Binary                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                                                                      ;
; Flag_C         ; 0     ; Signed Integer                                                                                      ;
; Flag_N         ; 1     ; Signed Integer                                                                                      ;
; Flag_P         ; 2     ; Signed Integer                                                                                      ;
; Flag_X         ; 3     ; Signed Integer                                                                                      ;
; Flag_H         ; 4     ; Signed Integer                                                                                      ;
; Flag_Y         ; 5     ; Signed Integer                                                                                      ;
; Flag_Z         ; 6     ; Signed Integer                                                                                      ;
; Flag_S         ; 7     ; Signed Integer                                                                                      ;
; aNone          ; 111   ; Unsigned Binary                                                                                     ;
; aBC            ; 000   ; Unsigned Binary                                                                                     ;
; aDE            ; 001   ; Unsigned Binary                                                                                     ;
; aXY            ; 010   ; Unsigned Binary                                                                                     ;
; aIOA           ; 100   ; Unsigned Binary                                                                                     ;
; aSP            ; 101   ; Unsigned Binary                                                                                     ;
; aZI            ; 110   ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_alu:i_alu ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Mode           ; 0     ; Signed Integer                                                                                  ;
; Flag_C         ; 0     ; Signed Integer                                                                                  ;
; Flag_N         ; 1     ; Signed Integer                                                                                  ;
; Flag_P         ; 2     ; Signed Integer                                                                                  ;
; Flag_X         ; 3     ; Signed Integer                                                                                  ;
; Flag_H         ; 4     ; Signed Integer                                                                                  ;
; Flag_Y         ; 5     ; Signed Integer                                                                                  ;
; Flag_Z         ; 6     ; Signed Integer                                                                                  ;
; Flag_S         ; 7     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                              ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_trj2      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                          ;
+------------------------------------+------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                    ; Untyped                                                       ;
; WIDTH_A                            ; 8                            ; Signed Integer                                                ;
; WIDTHAD_A                          ; 15                           ; Signed Integer                                                ;
; NUMWORDS_A                         ; 32768                        ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                       ;
; WIDTH_B                            ; 8                            ; Signed Integer                                                ;
; WIDTHAD_B                          ; 15                           ; Signed Integer                                                ;
; NUMWORDS_B                         ; 32768                        ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                       ;
; INIT_FILE                          ; ../../../roms/builtin464.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                       ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                       ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ctt1              ; Untyped                                                       ;
+------------------------------------+------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; IDLE           ; 000000 ; Unsigned Binary                                            ;
; PARAM          ; 000001 ; Unsigned Binary                                            ;
; READ_WRITE     ; 000010 ; Unsigned Binary                                            ;
; EXEC           ; 000011 ; Unsigned Binary                                            ;
; PRERESULT      ; 000100 ; Unsigned Binary                                            ;
; RESULT         ; 000101 ; Unsigned Binary                                            ;
; REPEAT         ; 000110 ; Unsigned Binary                                            ;
; PT_WIDTH       ; 18     ; Signed Integer                                             ;
; P_WAIT_TO      ; 22     ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; log2_addr      ; 9     ; Signed Integer                                                       ;
; data_width     ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; log2_addr      ; 9     ; Signed Integer                                                       ;
; data_width     ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                          ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                          ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                          ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                          ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_9dk1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_9dk1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_9dk1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_9dk1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 14                                                                                                      ;
; Entity Instance                           ; CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 32768                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst|altsyncram:altsyncram_component                          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 16                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 65536                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                       ;
;     -- NUMWORDS_B                         ; 65536                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 32768                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                       ;
;     -- NUMWORDS_B                         ; 32768                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                ;
; Entity Instance                           ; CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                ;
; Entity Instance                           ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                ;
; Entity Instance                           ; CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsL_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                ;
; Entity Instance                           ; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|altsyncram:fifo_buffer_rtl_0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 64                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                       ;
;     -- NUMWORDS_B                         ; 64                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                ;
; Entity Instance                           ; CPC2:cpc2_inst|usart:usart_con|fifo:outbound|altsyncram:fifo_buffer_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; CPC2:cpc2_inst|usart:usart_con|fifo:inbound|altsyncram:fifo_buffer_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                       ;
;     -- NUMWORDS_A                         ; 64                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                       ;
;     -- NUMWORDS_B                         ; 64                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s"                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; fifo_empty_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fifo_full_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c"                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; fifo_full_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table"                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev" ;
+------------+--------+----------+-----------------------------------------+
; Port       ; Type   ; Severity ; Details                                 ;
+------------+--------+----------+-----------------------------------------+
; o_da       ; Output ; Info     ; Explicitly unconnected                  ;
; o_da_oe_l  ; Output ; Info     ; Explicitly unconnected                  ;
; i_a9_l     ; Input  ; Info     ; Stuck at GND                            ;
; i_a8       ; Input  ; Info     ; Stuck at VCC                            ;
; i_bc2      ; Input  ; Info     ; Stuck at VCC                            ;
; i_sel_l    ; Input  ; Info     ; Stuck at VCC                            ;
; i_ioa      ; Input  ; Info     ; Stuck at VCC                            ;
; o_ioa      ; Output ; Info     ; Explicitly unconnected                  ;
; o_ioa_oe_l ; Output ; Info     ; Explicitly unconnected                  ;
; i_iob      ; Input  ; Info     ; Stuck at VCC                            ;
; o_iob      ; Output ; Info     ; Explicitly unconnected                  ;
; o_iob_oe_l ; Output ; Info     ; Explicitly unconnected                  ;
; ena        ; Input  ; Info     ; Stuck at VCC                            ;
+------------+--------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|ppi_fake:ppi8255"                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; b_i[7..1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c_o[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|a40010:gate_array"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; color_dat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc|mpu_if:mpu_if"                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; O_VMode   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; O_IntSync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; O_DScue   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; O_CScue   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc"                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; O_RA      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; O_MA      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; O_DISPTMG ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin" ;
+-----------+-------+----------+---------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                           ;
+-----------+-------+----------+---------------------------------------------------+
; wrclock   ; Input ; Info     ; Stuck at GND                                      ;
; wraddress ; Input ; Info     ; Stuck at GND                                      ;
; wren      ; Input ; Info     ; Stuck at GND                                      ;
; data      ; Input ; Info     ; Explicitly unconnected                            ;
+-----------+-------+----------+---------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                               ;
; wren_b ; Input ; Info     ; Stuck at GND                               ;
+--------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core"                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cen      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; IntE     ; Output ; Info     ; Explicitly unconnected                                                              ;
; stop     ; Output ; Info     ; Explicitly unconnected                                                              ;
; mc[6..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ts[6..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ts[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core|tv80s:cpu" ;
+---------+--------+----------+--------------------------------------+
; Port    ; Type   ; Severity ; Details                              ;
+---------+--------+----------+--------------------------------------+
; nmi_n   ; Input  ; Info     ; Stuck at VCC                         ;
; busrq_n ; Input  ; Info     ; Stuck at VCC                         ;
; rfsh_n  ; Output ; Info     ; Explicitly unconnected               ;
; halt_n  ; Output ; Info     ; Explicitly unconnected               ;
; busak_n ; Output ; Info     ; Explicitly unconnected               ;
+---------+--------+----------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpc_core:core"                                                                                                                           ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; romflags_i[0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; uart_tx_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; uart_rx_i       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; debug_trigger_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|mem_arbiter:a"                                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; dm_o   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; dm1_i  ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; req2_i ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; req3_i ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; req4_i ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; ack2_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; adr2_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dat2_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dm2_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rd2_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wr2_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ack3_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; adr3_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dat3_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dm3_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rd3_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wr3_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ack4_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; adr4_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dat4_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dm4_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rd4_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wr4_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|sdram:ram" ;
+------+--------+----------+---------------------------+
; Port ; Type   ; Severity ; Details                   ;
+------+--------+----------+---------------------------+
; Dm_i ; Input  ; Info     ; Stuck at GND              ;
; Dqm  ; Output ; Info     ; Explicitly unconnected    ;
+------+--------+----------+---------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|i2s_audio:audio" ;
+---------------+-------+----------+-------------------------+
; Port          ; Type  ; Severity ; Details                 ;
+---------------+-------+----------+-------------------------+
; left_i[7..0]  ; Input ; Info     ; Stuck at GND            ;
; right_i[7..0] ; Input ; Info     ; Stuck at GND            ;
+---------------+-------+----------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo"                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; fifoEmpty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo"                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; fifoFull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|usbHost:usb|hostSlaveMuxBI:u_hostSlaveMuxBI"                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; hostMode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|usbHost:usb|wishBoneBI:u_wishBoneBI" ;
+----------------------+--------+----------+-------------------------------------+
; Port                 ; Type   ; Severity ; Details                             ;
+----------------------+--------+----------+-------------------------------------+
; slaveControlSel      ; Output ; Info     ; Explicitly unconnected              ;
; slaveEP0RxFifoSel    ; Output ; Info     ; Explicitly unconnected              ;
; slaveEP1RxFifoSel    ; Output ; Info     ; Explicitly unconnected              ;
; slaveEP2RxFifoSel    ; Output ; Info     ; Explicitly unconnected              ;
; slaveEP3RxFifoSel    ; Output ; Info     ; Explicitly unconnected              ;
; slaveEP0TxFifoSel    ; Output ; Info     ; Explicitly unconnected              ;
; slaveEP1TxFifoSel    ; Output ; Info     ; Explicitly unconnected              ;
; slaveEP2TxFifoSel    ; Output ; Info     ; Explicitly unconnected              ;
; slaveEP3TxFifoSel    ; Output ; Info     ; Explicitly unconnected              ;
; dataFromSlaveControl ; Input  ; Info     ; Stuck at GND                        ;
; dataFromEP0RxFifo    ; Input  ; Info     ; Stuck at GND                        ;
; dataFromEP1RxFifo    ; Input  ; Info     ; Stuck at GND                        ;
; dataFromEP2RxFifo    ; Input  ; Info     ; Stuck at GND                        ;
; dataFromEP3RxFifo    ; Input  ; Info     ; Stuck at GND                        ;
; dataFromEP0TxFifo    ; Input  ; Info     ; Stuck at GND                        ;
; dataFromEP1TxFifo    ; Input  ; Info     ; Stuck at GND                        ;
; dataFromEP2TxFifo    ; Input  ; Info     ; Stuck at GND                        ;
; dataFromEP3TxFifo    ; Input  ; Info     ; Stuck at GND                        ;
+----------------------+--------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|usbHost:usb"                                                                                             ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; hostSOFSentIntOut   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; hostConnEventIntOut ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; hostResumeIntOut    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; hostTransDoneIntOut ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; USBWireDataInTick   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; USBWireDataOutTick  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|i2c_master_top:i2c" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; wb_rst_i ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|interrupt_manager:intmgr" ;
+-------------------------+-------+----------+------------------------+
; Port                    ; Type  ; Severity ; Details                ;
+-------------------------+-------+----------+------------------------+
; interrupt_lines_i[7..3] ; Input ; Info     ; Stuck at GND           ;
+-------------------------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|support_io_if:io"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; nrd_o[15..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nrd_o[2]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nwr_o[14..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nwr_o[2..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_i[71..40] ; Input  ; Info     ; Stuck at GND                                                                        ;
; we_o[10..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; we_o[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; we_o[15]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stb_o[10..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stb_o[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stb_o[15]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|cpcctl:cpc_control"                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; D_o[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|tfr_mem:tfr"                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; romflags_o[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core"                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cen      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; IntE     ; Output ; Info     ; Explicitly unconnected                                                              ;
; stop     ; Output ; Info     ; Explicitly unconnected                                                              ;
; mc[6..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ts[6..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ts[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|tv80n:supportcpu" ;
+---------+--------+----------+-------------------------------+
; Port    ; Type   ; Severity ; Details                       ;
+---------+--------+----------+-------------------------------+
; m1_n    ; Output ; Info     ; Explicitly unconnected        ;
; rfsh_n  ; Output ; Info     ; Explicitly unconnected        ;
; halt_n  ; Output ; Info     ; Explicitly unconnected        ;
; busak_n ; Output ; Info     ; Explicitly unconnected        ;
; nmi_n   ; Input  ; Info     ; Stuck at VCC                  ;
; busrq_n ; Input  ; Info     ; Stuck at VCC                  ;
+---------+--------+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst|video720:video720_clk"                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "CPC2:cpc2_inst"               ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; DATA7       ; Output ; Info     ; Explicitly unconnected ;
; DATA6       ; Input  ; Info     ; Explicitly unconnected ;
; I2S         ; Output ; Info     ; Explicitly unconnected ;
; ASCLK       ; Output ; Info     ; Explicitly unconnected ;
; LRCLK       ; Output ; Info     ; Explicitly unconnected ;
; MCLK        ; Output ; Info     ; Explicitly unconnected ;
; usb_mode    ; Output ; Info     ; Explicitly unconnected ;
; usb_suspend ; Output ; Info     ; Explicitly unconnected ;
; usb_vm      ; Input  ; Info     ; Explicitly unconnected ;
; usb_vp      ; Input  ; Info     ; Explicitly unconnected ;
; usb_rcv     ; Input  ; Info     ; Explicitly unconnected ;
; usb_vpo     ; Output ; Info     ; Explicitly unconnected ;
; usb_vmo     ; Output ; Info     ; Explicitly unconnected ;
; usb_speed   ; Output ; Info     ; Explicitly unconnected ;
; usb_oen     ; Output ; Info     ; Explicitly unconnected ;
; sdram_Dq    ; Bidir  ; Info     ; Explicitly unconnected ;
; sdram_Addr  ; Output ; Info     ; Explicitly unconnected ;
; sdram_Ba    ; Output ; Info     ; Explicitly unconnected ;
; sdramClk    ; Output ; Info     ; Explicitly unconnected ;
; sdram_Cke   ; Output ; Info     ; Explicitly unconnected ;
; sdram_Cs_n  ; Output ; Info     ; Explicitly unconnected ;
; sdram_Ras_n ; Output ; Info     ; Explicitly unconnected ;
; sdram_Cas_n ; Output ; Info     ; Explicitly unconnected ;
; sdram_We_n  ; Output ; Info     ; Explicitly unconnected ;
; sdram_Dqm   ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0              ; SUPT        ; 8     ; 32768 ; Read/Write ; CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 7219                        ;
;     CLR               ; 130                         ;
;     CLR SCLR          ; 16                          ;
;     CLR SCLR SLD      ; 14                          ;
;     ENA               ; 4841                        ;
;     ENA CLR           ; 410                         ;
;     ENA CLR SCLR      ; 48                          ;
;     ENA CLR SCLR SLD  ; 16                          ;
;     ENA CLR SLD       ; 87                          ;
;     ENA SCLR          ; 412                         ;
;     ENA SCLR SLD      ; 41                          ;
;     ENA SLD           ; 73                          ;
;     SCLR              ; 403                         ;
;     SLD               ; 24                          ;
;     plain             ; 704                         ;
; arriav_io_obuf        ; 62                          ;
; arriav_lcell_comb     ; 8326                        ;
;     arith             ; 688                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 546                         ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 17                          ;
;         4 data inputs ; 67                          ;
;         5 data inputs ; 30                          ;
;     extend            ; 1108                        ;
;         7 data inputs ; 1108                        ;
;     normal            ; 6523                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 138                         ;
;         2 data inputs ; 634                         ;
;         3 data inputs ; 722                         ;
;         4 data inputs ; 1130                        ;
;         5 data inputs ; 1382                        ;
;         6 data inputs ; 2516                        ;
;     shared            ; 7                           ;
;         2 data inputs ; 7                           ;
; boundary_port         ; 179                         ;
; generic_pll           ; 7                           ;
; stratixv_ram_block    ; 216                         ;
;                       ;                             ;
; Max LUT depth         ; 12.30                       ;
; Average LUT depth     ; 5.37                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:35     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sun Jul  8 20:42:02 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPC2 -c CPC2
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostSlaveMux/hostSlaveMuxBI.v
    Info (12023): Found entity 1: hostSlaveMuxBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/wrapper/usbHostSlaveCyc2Wrap.v
    Info (12023): Found entity 1: usbHostSlaveCyc2Wrap
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/wrapper/usbHostSlaveAvalonWrap.v
    Info (12023): Found entity 1: usbHostSlaveAvalonWrap
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/wrapper/usbHostSlave.v
    Info (12023): Found entity 1: usbHostSlave
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/wrapper/usbHostCyc2Wrap_usb1t11.v
    Info (12023): Found entity 1: usbHostCyc2Wrap_usb1t11
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/wrapper/usbHostCyc2Wrap.v
    Info (12023): Found entity 1: usbHostCyc2Wrap
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/wrapper/usbHost.v
    Info (12023): Found entity 1: usbHost
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/writeUSBWireData.v
    Info (12023): Found entity 1: writeUSBWireData
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/usbTxWireArbiter.v
    Info (12023): Found entity 1: USBTxWireArbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/usbSerialInterfaceEngine.v
    Info (12023): Found entity 1: usbSerialInterfaceEngine
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/updateCRC16.v
    Info (12023): Found entity 1: updateCRC16
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/updateCRC5.v
    Info (12023): Found entity 1: updateCRC5
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/SIETransmitter.v
    Info (12023): Found entity 1: SIETransmitter
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/siereceiver.v
    Info (12023): Found entity 1: SIEReceiver
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/readUSBWireData.v
    Info (12023): Found entity 1: readUSBWireData
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/processTxByte.v
    Info (12023): Found entity 1: processTxByte
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/processRxByte.v
    Info (12023): Found entity 1: processRxByte
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/processRxBit.v
    Info (12023): Found entity 1: processRxBit
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/serialInterfaceEngine/lineControlUpdate.v
    Info (12023): Found entity 1: lineControlUpdate
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/buffers/TxFifoBI.v
    Info (12023): Found entity 1: TxfifoBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/buffers/TxFifo.v
    Info (12023): Found entity 1: TxFifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/buffers/RxFifoBI.v
    Info (12023): Found entity 1: RxfifoBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/buffers/RxFifo.v
    Info (12023): Found entity 1: RxFifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/buffers/fifoRTL.v
    Info (12023): Found entity 1: fifoRTL
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/buffers/dpMem_dc.v
    Info (12023): Found entity 1: dpMem_dc
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/busInterface/wishBoneBI.v
    Info (12023): Found entity 1: wishBoneBI
Info (12021): Found 0 design units, including 0 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/include/wishBoneBus_h.v
Info (12021): Found 0 design units, including 0 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/include/usbSerialInterfaceEngine_h.v
Info (12021): Found 0 design units, including 0 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/include/usbHostSlave_h.v
Info (12021): Found 0 design units, including 0 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/include/usbHostControl_h.v
Info (12021): Found 0 design units, including 0 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/include/usbConstants_h.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/USBHostControlBI.v
    Info (12023): Found entity 1: USBHostControlBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/usbHostControl.v
    Info (12023): Found entity 1: usbHostControl
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/speedCtrlMux.v
    Info (12023): Found entity 1: speedCtrlMux
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/softransmit.v
    Info (12023): Found entity 1: SOFTransmit
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/sofcontroller.v
    Info (12023): Found entity 1: SOFController
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/sendpacketcheckpreamble.v
    Info (12023): Found entity 1: sendPacketCheckPreamble
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/sendpacketarbiter.v
    Info (12023): Found entity 1: sendPacketArbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/sendpacket.v
    Info (12023): Found entity 1: sendPacket
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/rxStatusMonitor.v
    Info (12023): Found entity 1: rxStatusMonitor
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/hostcontroller.v
    Info (12023): Found entity 1: hostcontroller
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/hctxportarbiter.v
    Info (12023): Found entity 1: HCTxPortArbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/getpacket.v
    Info (12023): Found entity 1: getPacket
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usb/hostController/directcontrol.v
    Info (12023): Found entity 1: directControl
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cache_byte.v
    Info (12023): Found entity 1: cache_byte
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/mem_arbiter.v
    Info (12023): Found entity 1: mem_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/sdram.v
    Info (12023): Found entity 1: sdram
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/video720.v
    Info (12023): Found entity 1: video720
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/video720/video720_0002.v
    Info (12023): Found entity 1: video720_0002
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/rom_builtin.v
    Info (12023): Found entity 1: rom_builtin
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/master_clock.v
    Info (12023): Found entity 1: master_clock
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/master_clock/master_clock_0002.v
    Info (12023): Found entity 1: master_clock_0002
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/cache_d.v
    Info (12023): Found entity 1: cache_d
Info (12021): Found 2 design units, including 2 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/bidirbuf.v
    Info (12023): Found entity 1: bidirbuf_iobuf_bidir_bqo
    Info (12023): Found entity 2: bidirbuf
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/audio_clock.v
    Info (12023): Found entity 1: audio_clock
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/Altera/audio_clock/audio_clock_0002.v
    Info (12023): Found entity 1: audio_clock_0002
Info (12021): Found 2 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/YM2149/YM2149_volmix.vhd
    Info (12022): Found design unit 1: YM2149-RTL
    Info (12023): Found entity 1: YM2149
Info (12021): Found 2 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/YM2149/YM2149_tb.vhd
    Info (12022): Found design unit 1: YM2149_TB-Sim
    Info (12023): Found entity 1: YM2149_TB
Info (12021): Found 2 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/YM2149/vol_table_array.vhd
    Info (12022): Found design unit 1: vol_table-RTL
    Info (12023): Found entity 1: vol_table
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/ppi8255.v
    Info (12023): Found entity 1: ppi_fake
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/fdc.v
    Info (12023): Found entity 1: fdc
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/dpram.v
    Info (12023): Found entity 1: dpram
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/dat_i_arbiter.v
    Info (12023): Found entity 1: dat_i_arbiter
Info (12021): Found 3 design units, including 3 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/crtc6845.v
    Info (12023): Found entity 1: crtc6845
    Info (12023): Found entity 2: mpu_if
    Info (12023): Found entity 3: crtc_gen
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/cpc_core.v
    Info (12023): Found entity 1: cpc_core
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/a40010.v
    Info (12023): Found entity 1: a40010
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/cpc/romsel.v
    Info (12023): Found entity 1: romsel
Info (12021): Found 0 design units, including 0 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top
Info (12021): Found 0 design units, including 0 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_defines.v
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../../rtl/i2c/i2c_master_byte_ctrl.v(199)
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../../rtl/i2c/i2c_master_bit_ctrl.v(185)
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2c/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80s.v
    Info (12023): Found entity 1: tv80s
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80n.v
    Info (12023): Found entity 1: tv80n
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_reg.v
    Info (12023): Found entity 1: tv80_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_mcode.v
    Info (12023): Found entity 1: tv80_mcode
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_core.v
    Info (12023): Found entity 1: tv80_core
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/z80/tv80_alu.v
    Info (12023): Found entity 1: tv80_alu
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/video.v
    Info (12023): Found entity 1: video
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/usart.v
    Info (12023): Found entity 1: usart
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/tfr_mem.v
    Info (12023): Found entity 1: tfr_mem
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/template.v
    Info (12023): Found entity 1: name
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/support_memory_if.v
    Info (12023): Found entity 1: support_memory_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/support_io_if.v
    Info (12023): Found entity 1: support_io_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/support_dma.v
    Info (12023): Found entity 1: support_dma
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/spi_client.v
    Info (12023): Found entity 1: spi_client
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/keyboard.v
    Info (12023): Found entity 1: keyboard
Info (12021): Found 2 design units, including 2 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/interrupt.v
    Info (12023): Found entity 1: interrupt_manager
    Info (12023): Found entity 2: SR
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/i2s_audio.v
    Info (12023): Found entity 1: i2s_audio
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/global_reset.v
    Info (12023): Found entity 1: global_reset
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/fifo.v
    Info (12023): Found entity 1: fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/dma.v
    Info (12023): Found entity 1: dma
Info (12021): Found 5 design units, including 5 entities, in source file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/rtl/CPC2.v
    Info (12023): Found entity 1: CPC2
    Info (12023): Found entity 2: data_multiplexer
    Info (12023): Found entity 3: led_driver
    Info (12023): Found entity 4: memctl
    Info (12023): Found entity 5: cpcctl
Info (12021): Found 1 design units, including 1 entities, in source file CPC2_C5G.v
    Info (12023): Found entity 1: CPC2_C5G
Info (12127): Elaborating entity "CPC2_C5G" for the top level hierarchy
Warning (10034): Output port "LEDG[7..1]" at CPC2_C5G.v(85) has no driver
Warning (10034): Output port "LEDR" at CPC2_C5G.v(86) has no driver
Warning (10034): Output port "SRAM_A" at CPC2_C5G.v(125) has no driver
Warning (10034): Output port "AUD_DACDAT" at CPC2_C5G.v(107) has no driver
Warning (10034): Output port "AUD_XCK" at CPC2_C5G.v(109) has no driver
Warning (10034): Output port "SD_CLK" at CPC2_C5G.v(116) has no driver
Warning (10034): Output port "SRAM_CE_n" at CPC2_C5G.v(126) has no driver
Warning (10034): Output port "SRAM_LB_n" at CPC2_C5G.v(128) has no driver
Warning (10034): Output port "SRAM_OE_n" at CPC2_C5G.v(129) has no driver
Warning (10034): Output port "SRAM_UB_n" at CPC2_C5G.v(130) has no driver
Warning (10034): Output port "SRAM_WE_n" at CPC2_C5G.v(131) has no driver
Info (12128): Elaborating entity "CPC2" for hierarchy "CPC2:cpc2_inst"
Warning (10858): Verilog HDL warning at CPC2.v(82): object heartbeat used but never assigned
Warning (10036): Verilog HDL or VHDL warning at CPC2.v(136): object "usb_rdout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CPC2.v(630): object "asmi_buffer" assigned a value but never read
Warning (10858): Verilog HDL warning at CPC2.v(631): object asmi_access_request used but never assigned
Warning (10858): Verilog HDL warning at CPC2.v(632): object asmi_data_out used but never assigned
Warning (10030): Net "asmi_data_out" at CPC2.v(632) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "heartbeat" at CPC2.v(82) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "asmi_access_request" at CPC2.v(631) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "MCLK" at CPC2.v(53) has no driver
Info (12128): Elaborating entity "master_clock" for hierarchy "CPC2:cpc2_inst|master_clock:master_clk"
Info (12128): Elaborating entity "master_clock_0002" for hierarchy "CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "6"
    Info (12134): Parameter "output_clock_frequency0" = "64.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "48.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "16.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "4.000000 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "64.000000 MHz"
    Info (12134): Parameter "phase_shift5" = "7813 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "audio_clock" for hierarchy "CPC2:cpc2_inst|audio_clock:audio_clk"
Info (12128): Elaborating entity "audio_clock_0002" for hierarchy "CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "12.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "3.072000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "video720" for hierarchy "CPC2:cpc2_inst|video720:video720_clk"
Info (12128): Elaborating entity "video720_0002" for hierarchy "CPC2:cpc2_inst|video720:video720_clk|video720_0002:video720_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "CPC2:cpc2_inst|video720:video720_clk|video720_0002:video720_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|video720:video720_clk|video720_0002:video720_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|video720:video720_clk|video720_0002:video720_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "74.250000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "led_driver" for hierarchy "CPC2:cpc2_inst|led_driver:led"
Info (12128): Elaborating entity "global_reset" for hierarchy "CPC2:cpc2_inst|global_reset:global_reset"
Info (12128): Elaborating entity "tv80n" for hierarchy "CPC2:cpc2_inst|tv80n:supportcpu"
Info (12128): Elaborating entity "tv80_core" for hierarchy "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core"
Warning (10230): Verilog HDL assignment warning at tv80_core.v(616): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at tv80_core.v(1344): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at tv80_core.v(1362): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at tv80_core.v(1368): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "tv80_mcode" for hierarchy "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_mcode:i_mcode"
Info (12128): Elaborating entity "tv80_alu" for hierarchy "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_alu:i_alu"
Warning (10230): Verilog HDL assignment warning at tv80_alu.v(234): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at tv80_alu.v(240): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at tv80_alu.v(252): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at tv80_alu.v(256): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "tv80_reg" for hierarchy "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg"
Info (12128): Elaborating entity "usart" for hierarchy "CPC2:cpc2_inst|usart:usart_con"
Warning (10230): Verilog HDL assignment warning at usart.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at usart.v(175): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at usart.v(210): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at usart.v(218): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "fifo" for hierarchy "CPC2:cpc2_inst|usart:usart_con|fifo:inbound"
Info (12128): Elaborating entity "support_dma" for hierarchy "CPC2:cpc2_inst|usart:usart_con|support_dma:support_dma"
Info (12128): Elaborating entity "tfr_mem" for hierarchy "CPC2:cpc2_inst|tfr_mem:tfr"
Info (12128): Elaborating entity "keyboard" for hierarchy "CPC2:cpc2_inst|keyboard:kbd_if"
Info (12128): Elaborating entity "data_multiplexer" for hierarchy "CPC2:cpc2_inst|data_multiplexer:m"
Info (12128): Elaborating entity "support_memory_if" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif"
Warning (10230): Verilog HDL assignment warning at support_memory_if.v(48): truncated value with size 16 to match size of target (15)
Info (12128): Elaborating entity "ram" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SUPT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q4r1.tdf
    Info (12023): Found entity 1: altsyncram_q4r1
Info (12128): Elaborating entity "altsyncram_q4r1" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6hi2.tdf
    Info (12023): Found entity 1: altsyncram_6hi2
Info (12128): Elaborating entity "altsyncram_6hi2" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|altsyncram_6hi2:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la
Info (12128): Elaborating entity "decode_8la" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|altsyncram_6hi2:altsyncram1|decode_8la:decode4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a
Info (12128): Elaborating entity "decode_11a" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|altsyncram_6hi2:altsyncram1|decode_11a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb
Info (12128): Elaborating entity "mux_ofb" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|altsyncram_6hi2:altsyncram1|mux_ofb:mux6"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1398100052"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "CPC2:cpc2_inst|support_memory_if:memif|ram:support_core_memory|altsyncram:altsyncram_component|altsyncram_q4r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "memctl" for hierarchy "CPC2:cpc2_inst|memctl:memory_control"
Info (12128): Elaborating entity "cpcctl" for hierarchy "CPC2:cpc2_inst|cpcctl:cpc_control"
Info (12128): Elaborating entity "support_io_if" for hierarchy "CPC2:cpc2_inst|support_io_if:io"
Info (12128): Elaborating entity "interrupt_manager" for hierarchy "CPC2:cpc2_inst|interrupt_manager:intmgr"
Info (12128): Elaborating entity "SR" for hierarchy "CPC2:cpc2_inst|interrupt_manager:intmgr|SR:sr1"
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "CPC2:cpc2_inst|i2c_master_top:i2c"
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller"
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14)
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Info (12128): Elaborating entity "usbHost" for hierarchy "CPC2:cpc2_inst|usbHost:usb"
Info (12128): Elaborating entity "usbHostControl" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl"
Info (12128): Elaborating entity "USBHostControlBI" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|USBHostControlBI:u_USBHostControlBI"
Info (12128): Elaborating entity "hostcontroller" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|hostcontroller:u_hostController"
Info (12128): Elaborating entity "SOFController" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFController:u_SOFController"
Info (12128): Elaborating entity "SOFTransmit" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|SOFTransmit:u_SOFTransmit"
Warning (10235): Verilog HDL Always Construct warning at softransmit.v(117): variable "SOFNearTime" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "sendPacketArbiter" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketArbiter:u_sendPacketArbiter"
Info (12128): Elaborating entity "sendPacketCheckPreamble" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacketCheckPreamble:u_sendPacketCheckPreamble"
Info (12128): Elaborating entity "sendPacket" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|sendPacket:u_sendPacket"
Info (12128): Elaborating entity "directControl" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|directControl:u_directControl"
Info (12128): Elaborating entity "HCTxPortArbiter" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|HCTxPortArbiter:u_HCTxPortArbiter"
Info (12128): Elaborating entity "getPacket" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|getPacket:u_getPacket"
Info (12128): Elaborating entity "rxStatusMonitor" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbHostControl:u_usbHostControl|rxStatusMonitor:u_rxStatusMonitor"
Info (12128): Elaborating entity "wishBoneBI" for hierarchy "CPC2:cpc2_inst|usbHost:usb|wishBoneBI:u_wishBoneBI"
Info (12128): Elaborating entity "hostSlaveMuxBI" for hierarchy "CPC2:cpc2_inst|usbHost:usb|hostSlaveMuxBI:u_hostSlaveMuxBI"
Info (12128): Elaborating entity "usbSerialInterfaceEngine" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine"
Info (12128): Elaborating entity "lineControlUpdate" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|lineControlUpdate:u_lineControlUpdate"
Info (12128): Elaborating entity "SIEReceiver" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIEReceiver:u_SIEReceiver"
Info (12128): Elaborating entity "processRxBit" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxBit:u_processRxBit"
Info (12128): Elaborating entity "processRxByte" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processRxByte:u_processRxByte"
Info (12128): Elaborating entity "updateCRC5" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC5:RxUpdateCRC5"
Info (12128): Elaborating entity "updateCRC16" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|updateCRC16:RxUpdateCRC16"
Info (12128): Elaborating entity "SIETransmitter" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|SIETransmitter:u_SIETransmitter"
Info (12128): Elaborating entity "processTxByte" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|processTxByte:u_processTxByte"
Info (12128): Elaborating entity "USBTxWireArbiter" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|USBTxWireArbiter:u_USBTxWireArbiter"
Info (12128): Elaborating entity "writeUSBWireData" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|writeUSBWireData:u_writeUSBWireData"
Info (12128): Elaborating entity "readUSBWireData" for hierarchy "CPC2:cpc2_inst|usbHost:usb|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine|readUSBWireData:u_readUSBWireData"
Info (12128): Elaborating entity "TxFifo" for hierarchy "CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo"
Info (12128): Elaborating entity "fifoRTL" for hierarchy "CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo"
Warning (10230): Verilog HDL assignment warning at fifoRTL.v(126): truncated value with size 18 to match size of target (16)
Info (12128): Elaborating entity "dpMem_dc" for hierarchy "CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc"
Info (12128): Elaborating entity "TxfifoBI" for hierarchy "CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|TxfifoBI:u_TxfifoBI"
Info (12128): Elaborating entity "RxFifo" for hierarchy "CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo"
Info (12128): Elaborating entity "RxfifoBI" for hierarchy "CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|RxfifoBI:u_RxfifoBI"
Info (12128): Elaborating entity "video" for hierarchy "CPC2:cpc2_inst|video:fake_video"
Warning (10036): Verilog HDL or VHDL warning at video.v(57): object "rs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video.v(58): object "gs" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at video.v(109): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at video.v(115): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "i2s_audio" for hierarchy "CPC2:cpc2_inst|i2s_audio:audio"
Info (12128): Elaborating entity "sdram" for hierarchy "CPC2:cpc2_inst|sdram:ram"
Warning (10036): Verilog HDL or VHDL warning at sdram.v(82): object "data_proc_cycle" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram.v(84): object "dvalid_rising" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at sdram.v(156): inferring latch(es) for variable "refresh_due", which holds its previous value in one or more paths through the always construct
Info (10264): Verilog HDL Case Statement information at sdram.v(420): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "bidirbuf" for hierarchy "CPC2:cpc2_inst|bidirbuf:sdram_buffer"
Info (12128): Elaborating entity "bidirbuf_iobuf_bidir_bqo" for hierarchy "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component"
Info (12128): Elaborating entity "mem_arbiter" for hierarchy "CPC2:cpc2_inst|mem_arbiter:a"
Warning (10036): Verilog HDL or VHDL warning at mem_arbiter.v(81): object "last_state" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at mem_arbiter.v(81): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_arbiter.v(193): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "cache_byte" for hierarchy "CPC2:cpc2_inst|cache_byte:c"
Info (10264): Verilog HDL Case Statement information at cache_byte.v(382): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "cache_d" for hierarchy "CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ipj2.tdf
    Info (12023): Found entity 1: altsyncram_ipj2
Info (12128): Elaborating entity "altsyncram_ipj2" for hierarchy "CPC2:cpc2_inst|cache_byte:c|cache_d:cache_inst|altsyncram:altsyncram_component|altsyncram_ipj2:auto_generated"
Info (12128): Elaborating entity "cpc_core" for hierarchy "CPC2:cpc2_inst|cpc_core:core"
Warning (10036): Verilog HDL or VHDL warning at cpc_core.v(96): object "clockdiv" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cpc_core.v(212): object "crtc_e" assigned a value but never read
Warning (10034): Output port "uart_tx_o" at cpc_core.v(36) has no driver
Info (12128): Elaborating entity "tv80s" for hierarchy "CPC2:cpc2_inst|cpc_core:core|tv80s:cpu"
Info (12128): Elaborating entity "dat_i_arbiter" for hierarchy "CPC2:cpc2_inst|cpc_core:core|dat_i_arbiter:di_arbiter"
Info (12128): Elaborating entity "dpram" for hierarchy "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trj2.tdf
    Info (12023): Found entity 1: altsyncram_trj2
Info (12128): Elaborating entity "altsyncram_trj2" for hierarchy "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla
Info (12128): Elaborating entity "decode_dla" for hierarchy "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|decode_dla:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a
Info (12128): Elaborating entity "decode_61a" for hierarchy "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|decode_61a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb
Info (12128): Elaborating entity "mux_tfb" for hierarchy "CPC2:cpc2_inst|cpc_core:core|dpram:cpc_ram|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|mux_tfb:mux4"
Info (12128): Elaborating entity "rom_builtin" for hierarchy "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../roms/builtin464.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ctt1.tdf
    Info (12023): Found entity 1: altsyncram_ctt1
Info (12128): Elaborating entity "altsyncram_ctt1" for hierarchy "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated"
Info (12128): Elaborating entity "crtc6845" for hierarchy "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc"
Info (12128): Elaborating entity "mpu_if" for hierarchy "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc|mpu_if:mpu_if"
Info (12128): Elaborating entity "crtc_gen" for hierarchy "CPC2:cpc2_inst|cpc_core:core|crtc6845:crtc|crtc_gen:crtc_gen"
Info (12128): Elaborating entity "a40010" for hierarchy "CPC2:cpc2_inst|cpc_core:core|a40010:gate_array"
Warning (10036): Verilog HDL or VHDL warning at a40010.v(40): object "mmr" assigned a value but never read
Warning (10027): Verilog HDL or VHDL warning at the a40010.v(92): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the a40010.v(93): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the a40010.v(94): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the a40010.v(96): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at a40010.v(269): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at a40010.v(310): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "ppi_fake" for hierarchy "CPC2:cpc2_inst|cpc_core:core|ppi_fake:ppi8255"
Info (12128): Elaborating entity "YM2149" for hierarchy "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev"
Warning (10492): VHDL Process Statement warning at YM2149_volmix.vhd(292): signal "ioa_inreg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at YM2149_volmix.vhd(297): signal "iob_inreg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at YM2149_volmix.vhd(446): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "vol_table" for hierarchy "CPC2:cpc2_inst|cpc_core:core|YM2149:sounddev|vol_table:u_vol_table"
Info (12128): Elaborating entity "fdc" for hierarchy "CPC2:cpc2_inst|cpc_core:core|fdc:floppy"
Warning (10036): Verilog HDL or VHDL warning at fdc.v(73): object "support_status" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(80): object "S1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(80): object "S2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(80): object "S3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(82): object "MT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(104): object "TR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(104): object "HD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(104): object "NM" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(104): object "LS" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(104): object "SC" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fdc.v(104): object "FB" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at fdc.v(139): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at fdc.v(353): truncated value with size 32 to match size of target (22)
Warning (10034): Output port "sup_int_o" at fdc.v(48) has no driver
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "CPC2:cpc2_inst|master_clock:master_clk|master_clock_0002:master_clock_inst|altera_pll:altera_pll_i|outclk_wire[5]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "CPC2:cpc2_inst|video720:video720_clk|video720_0002:video720_inst|altera_pll:altera_pll_i|outclk_wire[0]"
Warning (276020): Inferred RAM node "CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276007): RAM logic "CPC2:cpc2_inst|cache_byte:c|way0_tags" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "CPC2:cpc2_inst|cache_byte:c|way1_tags" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "CPC2:cpc2_inst|cache_byte:c|way0_flags" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "CPC2:cpc2_inst|cache_byte:c|way1_flags" is uninferred due to asynchronous read logic
Info (19000): Inferred 10 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|fifo_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:s2c|fifo_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|cpc_core:core|tv80s:cpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|usbHost:usb|RxFifo:HostRxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|usart:usart_con|fifo:outbound|fifo_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|usart:usart_con|fifo:inbound|fifo_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsH_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|RegsL_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|tv80n:supportcpu|tv80_core:i_tv80_core|tv80_reg:i_reg|altsyncram:RegsH_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6tm1.tdf
    Info (12023): Found entity 1: altsyncram_6tm1
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|cpc_core:core|fdc:floppy|fifo:c2s|altsyncram:fifo_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9dk1.tdf
    Info (12023): Found entity 1: altsyncram_9dk1
Info (12130): Elaborated megafunction instantiation "CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "CPC2:cpc2_inst|usbHost:usb|TxFifo:HostTxFifo|fifoRTL:u_fifo|dpMem_dc:u_dpMem_dc|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17012): WYSIWYG I/O primitives converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[8]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[0]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[13]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[5]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[12]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[4]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[11]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[3]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[10]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[2]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[9]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[1]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[14]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[6]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[15]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_ibufa_o[7]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[8]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[0]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[13]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[5]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[12]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[4]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[11]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[3]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[10]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[2]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[9]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[1]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[14]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[6]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[15]" converted to equivalent logic
    Info (17013): WYSIWYG I/O primitive "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|wire_obufa_o[7]" converted to equivalent logic
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "CPC2:cpc2_inst|I2C_SCL" to the node "CPC2:cpc2_inst|i2c_master_top:i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_8" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_0" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_13" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_5" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_12" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_4" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_11" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_3" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_10" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_2" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_9" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_1" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_14" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_6" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_15" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPC2:cpc2_inst|bidirbuf:sdram_buffer|bidirbuf_iobuf_bidir_bqo:bidirbuf_iobuf_bidir_bqo_component|obufa_7" to the node "CPC2:cpc2_inst|cache_byte:c|mem_dat_alt[7]" into an OR gate
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "SRAM_D[0]" has no driver
    Warning (13040): Bidir "SRAM_D[1]" has no driver
    Warning (13040): Bidir "SRAM_D[2]" has no driver
    Warning (13040): Bidir "SRAM_D[3]" has no driver
    Warning (13040): Bidir "SRAM_D[4]" has no driver
    Warning (13040): Bidir "SRAM_D[5]" has no driver
    Warning (13040): Bidir "SRAM_D[6]" has no driver
    Warning (13040): Bidir "SRAM_D[7]" has no driver
    Warning (13040): Bidir "SRAM_D[8]" has no driver
    Warning (13040): Bidir "SRAM_D[9]" has no driver
    Warning (13040): Bidir "SRAM_D[10]" has no driver
    Warning (13040): Bidir "SRAM_D[11]" has no driver
    Warning (13040): Bidir "SRAM_D[12]" has no driver
    Warning (13040): Bidir "SRAM_D[13]" has no driver
    Warning (13040): Bidir "SRAM_D[14]" has no driver
    Warning (13040): Bidir "SRAM_D[15]" has no driver
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[1]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[7]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[8]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[9]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[10]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[16]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[17]" is stuck at GND
    Warning (13410): Pin "HDMI_TX_D[18]" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "SRAM_A[0]" is stuck at GND
    Warning (13410): Pin "SRAM_A[1]" is stuck at GND
    Warning (13410): Pin "SRAM_A[2]" is stuck at GND
    Warning (13410): Pin "SRAM_A[3]" is stuck at GND
    Warning (13410): Pin "SRAM_A[4]" is stuck at GND
    Warning (13410): Pin "SRAM_A[5]" is stuck at GND
    Warning (13410): Pin "SRAM_A[6]" is stuck at GND
    Warning (13410): Pin "SRAM_A[7]" is stuck at GND
    Warning (13410): Pin "SRAM_A[8]" is stuck at GND
    Warning (13410): Pin "SRAM_A[9]" is stuck at GND
    Warning (13410): Pin "SRAM_A[10]" is stuck at GND
    Warning (13410): Pin "SRAM_A[11]" is stuck at GND
    Warning (13410): Pin "SRAM_A[12]" is stuck at GND
    Warning (13410): Pin "SRAM_A[13]" is stuck at GND
    Warning (13410): Pin "SRAM_A[14]" is stuck at GND
    Warning (13410): Pin "SRAM_A[15]" is stuck at GND
    Warning (13410): Pin "SRAM_A[16]" is stuck at GND
    Warning (13410): Pin "SRAM_A[17]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_n" is stuck at GND
    Warning (13410): Pin "SRAM_LB_n" is stuck at GND
    Warning (13410): Pin "SRAM_OE_n" is stuck at GND
    Warning (13410): Pin "SRAM_UB_n" is stuck at GND
    Warning (13410): Pin "SRAM_WE_n" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 171 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/CPC2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 22 node(s), including 0 DDIO, 7 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a19" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a27" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a20" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a28" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a21" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a29" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a22" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a30" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a15" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a23" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a31" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a18" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a26" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a17" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a25" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a16" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "CPC2:cpc2_inst|cpc_core:core|rom_builtin:rom_builtin|altsyncram:altsyncram_component|altsyncram_ctt1:auto_generated|ram_block1a24" has a port clk0 that is stuck at GND
Warning: OUTCLK port on the PLL is not properly connected on instance CPC2:cpc2_inst|audio_clock:audio_clk|audio_clock_0002:audio_clock_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected.
    Info: Must be connected
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_125_p"
    Warning (15610): No output dependent on input pin "CLOCK_50_B6A"
    Warning (15610): No output dependent on input pin "CLOCK_50_B8A"
    Warning (15610): No output dependent on input pin "CPU_RESET_n"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "HDMI_TX_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 13993 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 75 output pins
    Info (21060): Implemented 61 bidirectional pins
    Info (21061): Implemented 13607 logic cells
    Info (21064): Implemented 216 RAM segments
    Info (21065): Implemented 7 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 271 warnings
    Info: Peak virtual memory: 1320 megabytes
    Info: Processing ended: Sun Jul  8 20:42:46 2018
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/intelligent/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/C5G/CPC2.map.smsg.


