#--  Synopsys, Inc.
#--  Version S-2021.09M
#--  Project file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\run_options.txt
#--  Written on Tue May 14 15:19:59 2024


#project files
add_file -verilog "../component/polarfire_syn_comps.v"
add_file -include "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/request_code.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_Controler.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_FIFO.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AnalyzInCirc_Top.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0_0/core/corereset_pf.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Clock_Controller.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Clock_Switch.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0_0/PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C3/PF_CCC_C3_0/PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C3/PF_CCC_C3.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C7/PF_CCC_C7_0/PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C7/PF_CCC_C7.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C8/PF_CCC_C8_0/PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C8/PF_CCC_C8.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C2/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C2/PF_CLK_DIV_C2.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C3/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C3/PF_CLK_DIV_C3.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Clock_Reset/Clock_Reset.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_ANW_MUX.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_CMD_MUX.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Controler.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Switch.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C6/COREFIFO_C6_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C6/COREFIFO_C6_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C6/COREFIFO_C6_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C6/COREFIFO_C6_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C6/COREFIFO_C6_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C6/COREFIFO_C6_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C6/COREFIFO_C6_0/rtl/vlog/core/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C6/COREFIFO_C6_0/rtl/vlog/core/COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C6/COREFIFO_C6_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C6/COREFIFO_C6.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Clock_gen.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Rx_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Tx_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/fifo_256x8_54sxa.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/CoreUART.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREUART_C0/COREUART_C0.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/UART_RX_Protocol.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/UART_TX_Protocol.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/mko.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/UART_Protocol/UART_Protocol.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Communication/Communication.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ADI_SPI.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Answer_Encoder.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Command_Decoder.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/REGISTERS.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Reset_Controler.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SPI_interface.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/spi_master.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/SPI_LMX/SPI_LMX.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/gpio_controler.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Controler/Controler.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/CtrlBus_HandShake.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/DataRamManage.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/EventFifoFreeLogic.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_IO/2.0.104/core/vlog/PF_IO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_IO_C0/PF_IO_C0.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleCompose.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleTxDeCompose.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LaneStatus.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AlignmentLane_Fifo.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transciever_OneLane/Transciever_OneLane.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LanesConnection.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_Controller.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver_Main/Transceiver_Main.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Top/Top.v"
add_file -fpga_constraint "C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/designer/Top/synthesis.fdc"
add_file -ident_constraint "identify_debug/identify.idc"


#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std sysv

#device options
set_option -technology PolarFire
set_option -part MPF300T
set_option -package FCG1152
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "Top"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -resolve_multiple_driver 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_structural_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microchip G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 800
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 1
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -rep_clkint_driver 1
set_option -microsemi_enhanced_flow 1
set_option -ternary_adder_decomp 66

# Microchip PolarFire
set_option -automatic_compile_point 1
set_option -rom_map_logic 1
set_option -polarfire_ram_init 1
set_option -gclkint_threshold 1000
set_option -rgclkint_threshold 100
set_option -clkint_rgclkint_limit 1
set_option -low_power_gated_clock 0
set_option -gclk_resource_count 24
set_option -report_preserve_cdc 1
set_option -min_cdc_sync_flops 2
set_option -unsafe_cdc_netlist_property 0
set_option -pack_uram_addr_reg 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1
set_option -ident_constraint  ""

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./Top.vm"
impl -active "synthesis"
