// Seed: 3325722596
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_5;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri  id_1,
    input  wire id_2,
    output wand id_3,
    input  wire id_4,
    input  tri1 id_5,
    input  tri0 id_6,
    input  wire id_7
);
  uwire id_9 = 1'b0;
  module_0(
      id_9, id_9, id_9, id_9
  );
endmodule
module module_2 (
    input tri1  id_0,
    input uwire id_1,
    input wand  id_2,
    input wire  id_3
);
  wire id_5, id_6, id_7, id_8, id_9;
endmodule
module module_3 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input uwire id_7,
    output tri1 id_8,
    input wire id_9,
    output tri id_10,
    input tri1 id_11,
    input logic id_12,
    input tri id_13,
    output supply1 id_14,
    input wand id_15,
    output wand id_16
);
  always @(posedge id_4) begin
    if (id_2) deassign id_6;
  end
  id_18 :
  assert property (@(posedge 1) 1)
  else begin
    id_18 <= id_12;
  end
  reg id_19;
  id_20(
      .id_0(id_6), .id_1(1), .id_2(""), .id_3(1 != id_10)
  );
  assign id_19 = id_18;
  module_2(
      id_15, id_1, id_15, id_4
  );
endmodule
