#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 13 21:31:57 2019
# Process ID: 14425
# Current directory: /home/rew
# Command line: vivado
# Log file: /home/rew/vivado.log
# Journal file: /home/rew/vivado.jou
#-----------------------------------------------------------
start_gui
create_project i2c_test /home/rew/i2c_test -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rew/xilinx/Vivado/2018.3/data/ip'.
add_files -norecurse {/home/rew/Downloads/i2c_latest/i2c/trunk/rtl/verilog/timescale.v /home/rew/Downloads/i2c_latest/i2c/trunk/rtl/verilog/i2c_master_top.v /home/rew/Downloads/i2c_latest/i2c/trunk/rtl/verilog/i2c_master_defines.v /home/rew/Downloads/i2c_latest/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v /home/rew/Downloads/i2c_latest/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse /home/rew/Documents/project-1-ece-540-fall-2019-maverick/constraints/mfp_nexys4_ddr.xdc
update_compile_order -fileset sources_1
close_project
open_project /home/rew/Documents/project_2_vivado/project_2_vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rew/Documents/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/ece540_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rew/xilinx/Vivado/2018.3/data/ip'.
close_project
open_project /home/rew/i2c_test/i2c_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rew/xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/rew/i2c_test/i2c_test.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/rew/i2c_test/i2c_test.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc
add_files -fileset constrs_1 -norecurse /home/rew/Documents/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/constraints/mfp_nexys4_ddr.xdc
import_files -fileset constrs_1 -force /home/rew/Documents/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/constraints/mfp_nexys4_ddr.xdc
close_project
open_project /home/rew/Documents/project_2_vivado/project_2_vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rew/Documents/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/ece540_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rew/xilinx/Vivado/2018.3/data/ip'.
archive_project /home/rew/Documents/final_project.xpr.zip -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-14425-rew-desktop' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rew/Documents/Project-2-ECE-540-Fall-2019-oliverr_miless_proj2/ece540_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rew/xilinx/Vivado/2018.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'rojobot31_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'clk_wiz_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'synth_2'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'rojobot31_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_0_impl_1'...
INFO: [Coretcl 2-1213] Including run results for 'impl_2'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'rojobot31_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'rojobot31_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
