
pomiary_grzanie.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a410  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  0800a5e0  0800a5e0  0001a5e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a9ec  0800a9ec  00020328  2**0
                  CONTENTS
  4 .ARM          00000008  0800a9ec  0800a9ec  0001a9ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a9f4  0800a9f4  00020328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a9f4  0800a9f4  0001a9f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a9f8  0800a9f8  0001a9f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800a9fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001e8  0800abe4  000201e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000288  0800ac84  00020288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000830  20000328  0800ad24  00020328  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000b58  0800ad24  00020b58  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00020328  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001b95f  00000000  00000000  00020358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002fbb  00000000  00000000  0003bcb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001640  00000000  00000000  0003ec78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001508  00000000  00000000  000402b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002919f  00000000  00000000  000417c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001a5f9  00000000  00000000  0006a95f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fc498  00000000  00000000  00084f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  001813f0  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00007218  00000000  00000000  00181440  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000328 	.word	0x20000328
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a5c8 	.word	0x0800a5c8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000032c 	.word	0x2000032c
 800020c:	0800a5c8 	.word	0x0800a5c8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_ldivmod>:
 8000be8:	b97b      	cbnz	r3, 8000c0a <__aeabi_ldivmod+0x22>
 8000bea:	b972      	cbnz	r2, 8000c0a <__aeabi_ldivmod+0x22>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bfbe      	ittt	lt
 8000bf0:	2000      	movlt	r0, #0
 8000bf2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bf6:	e006      	blt.n	8000c06 <__aeabi_ldivmod+0x1e>
 8000bf8:	bf08      	it	eq
 8000bfa:	2800      	cmpeq	r0, #0
 8000bfc:	bf1c      	itt	ne
 8000bfe:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c02:	f04f 30ff 	movne.w	r0, #4294967295
 8000c06:	f000 b9bf 	b.w	8000f88 <__aeabi_idiv0>
 8000c0a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c0e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c12:	2900      	cmp	r1, #0
 8000c14:	db09      	blt.n	8000c2a <__aeabi_ldivmod+0x42>
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	db1a      	blt.n	8000c50 <__aeabi_ldivmod+0x68>
 8000c1a:	f000 f84d 	bl	8000cb8 <__udivmoddi4>
 8000c1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c26:	b004      	add	sp, #16
 8000c28:	4770      	bx	lr
 8000c2a:	4240      	negs	r0, r0
 8000c2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	db1b      	blt.n	8000c6c <__aeabi_ldivmod+0x84>
 8000c34:	f000 f840 	bl	8000cb8 <__udivmoddi4>
 8000c38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c40:	b004      	add	sp, #16
 8000c42:	4240      	negs	r0, r0
 8000c44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c48:	4252      	negs	r2, r2
 8000c4a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c4e:	4770      	bx	lr
 8000c50:	4252      	negs	r2, r2
 8000c52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c56:	f000 f82f 	bl	8000cb8 <__udivmoddi4>
 8000c5a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c62:	b004      	add	sp, #16
 8000c64:	4240      	negs	r0, r0
 8000c66:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c6a:	4770      	bx	lr
 8000c6c:	4252      	negs	r2, r2
 8000c6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c72:	f000 f821 	bl	8000cb8 <__udivmoddi4>
 8000c76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c7e:	b004      	add	sp, #16
 8000c80:	4252      	negs	r2, r2
 8000c82:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c86:	4770      	bx	lr

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af04      	add	r7, sp, #16
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 8000f9a:	4b0a      	ldr	r3, [pc, #40]	; (8000fc4 <BMP280_Read8+0x38>)
 8000f9c:	6818      	ldr	r0, [r3, #0]
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	b29a      	uxth	r2, r3
 8000fa2:	230a      	movs	r3, #10
 8000fa4:	9302      	str	r3, [sp, #8]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	9301      	str	r3, [sp, #4]
 8000faa:	f107 030f 	add.w	r3, r7, #15
 8000fae:	9300      	str	r3, [sp, #0]
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	21ec      	movs	r1, #236	; 0xec
 8000fb4:	f002 fc06 	bl	80037c4 <HAL_I2C_Mem_Read>
  return tmp;
 8000fb8:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3710      	adds	r7, #16
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000344 	.word	0x20000344

08000fc8 <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b088      	sub	sp, #32
 8000fcc:	af04      	add	r7, sp, #16
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8000fd2:	4b0d      	ldr	r3, [pc, #52]	; (8001008 <BMP280_Read16+0x40>)
 8000fd4:	6818      	ldr	r0, [r3, #0]
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	230a      	movs	r3, #10
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	2302      	movs	r3, #2
 8000fe0:	9301      	str	r3, [sp, #4]
 8000fe2:	f107 030c 	add.w	r3, r7, #12
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	2301      	movs	r3, #1
 8000fea:	21ec      	movs	r1, #236	; 0xec
 8000fec:	f002 fbea 	bl	80037c4 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8000ff0:	7b3b      	ldrb	r3, [r7, #12]
 8000ff2:	021b      	lsls	r3, r3, #8
 8000ff4:	b21a      	sxth	r2, r3
 8000ff6:	7b7b      	ldrb	r3, [r7, #13]
 8000ff8:	b21b      	sxth	r3, r3
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	b21b      	sxth	r3, r3
 8000ffe:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 8001000:	4618      	mov	r0, r3
 8001002:	3710      	adds	r7, #16
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20000344 	.word	0x20000344

0800100c <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff ffd5 	bl	8000fc8 <BMP280_Read16>
 800101e:	4603      	mov	r3, r0
 8001020:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 8001022:	89fb      	ldrh	r3, [r7, #14]
 8001024:	0a1b      	lsrs	r3, r3, #8
 8001026:	b29b      	uxth	r3, r3
 8001028:	b21a      	sxth	r2, r3
 800102a:	89fb      	ldrh	r3, [r7, #14]
 800102c:	021b      	lsls	r3, r3, #8
 800102e:	b21b      	sxth	r3, r3
 8001030:	4313      	orrs	r3, r2
 8001032:	b21b      	sxth	r3, r3
 8001034:	b29b      	uxth	r3, r3
}
 8001036:	4618      	mov	r0, r3
 8001038:	3710      	adds	r7, #16
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af04      	add	r7, sp, #16
 8001046:	4603      	mov	r3, r0
 8001048:	460a      	mov	r2, r1
 800104a:	71fb      	strb	r3, [r7, #7]
 800104c:	4613      	mov	r3, r2
 800104e:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 8001050:	4b08      	ldr	r3, [pc, #32]	; (8001074 <BMP280_Write8+0x34>)
 8001052:	6818      	ldr	r0, [r3, #0]
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	b29a      	uxth	r2, r3
 8001058:	230a      	movs	r3, #10
 800105a:	9302      	str	r3, [sp, #8]
 800105c:	2301      	movs	r3, #1
 800105e:	9301      	str	r3, [sp, #4]
 8001060:	1dbb      	adds	r3, r7, #6
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2301      	movs	r3, #1
 8001066:	21ec      	movs	r1, #236	; 0xec
 8001068:	f002 fa98 	bl	800359c <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20000344 	.word	0x20000344

08001078 <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b088      	sub	sp, #32
 800107c:	af04      	add	r7, sp, #16
 800107e:	4603      	mov	r3, r0
 8001080:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 8001082:	4b0d      	ldr	r3, [pc, #52]	; (80010b8 <BMP280_Read24+0x40>)
 8001084:	6818      	ldr	r0, [r3, #0]
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	b29a      	uxth	r2, r3
 800108a:	230a      	movs	r3, #10
 800108c:	9302      	str	r3, [sp, #8]
 800108e:	2303      	movs	r3, #3
 8001090:	9301      	str	r3, [sp, #4]
 8001092:	f107 030c 	add.w	r3, r7, #12
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	2301      	movs	r3, #1
 800109a:	21ec      	movs	r1, #236	; 0xec
 800109c:	f002 fb92 	bl	80037c4 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 80010a0:	7b3b      	ldrb	r3, [r7, #12]
 80010a2:	041a      	lsls	r2, r3, #16
 80010a4:	7b7b      	ldrb	r3, [r7, #13]
 80010a6:	021b      	lsls	r3, r3, #8
 80010a8:	4313      	orrs	r3, r2
 80010aa:	7bba      	ldrb	r2, [r7, #14]
 80010ac:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	20000344 	.word	0x20000344

080010bc <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	4608      	mov	r0, r1
 80010c6:	4611      	mov	r1, r2
 80010c8:	461a      	mov	r2, r3
 80010ca:	4603      	mov	r3, r0
 80010cc:	70fb      	strb	r3, [r7, #3]
 80010ce:	460b      	mov	r3, r1
 80010d0:	70bb      	strb	r3, [r7, #2]
 80010d2:	4613      	mov	r3, r2
 80010d4:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 80010d6:	4a48      	ldr	r2, [pc, #288]	; (80011f8 <BMP280_Init+0x13c>)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 80010dc:	787b      	ldrb	r3, [r7, #1]
 80010de:	2b03      	cmp	r3, #3
 80010e0:	d901      	bls.n	80010e6 <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 80010e2:	2303      	movs	r3, #3
 80010e4:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 80010e6:	4a45      	ldr	r2, [pc, #276]	; (80011fc <BMP280_Init+0x140>)
 80010e8:	787b      	ldrb	r3, [r7, #1]
 80010ea:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 80010ec:	787b      	ldrb	r3, [r7, #1]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d101      	bne.n	80010f6 <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 80010f2:	2300      	movs	r3, #0
 80010f4:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 80010f6:	78fb      	ldrb	r3, [r7, #3]
 80010f8:	2b05      	cmp	r3, #5
 80010fa:	d901      	bls.n	8001100 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 80010fc:	2305      	movs	r3, #5
 80010fe:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 8001100:	4a3f      	ldr	r2, [pc, #252]	; (8001200 <BMP280_Init+0x144>)
 8001102:	78fb      	ldrb	r3, [r7, #3]
 8001104:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 8001106:	78bb      	ldrb	r3, [r7, #2]
 8001108:	2b05      	cmp	r3, #5
 800110a:	d901      	bls.n	8001110 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 800110c:	2305      	movs	r3, #5
 800110e:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 8001110:	4a3c      	ldr	r2, [pc, #240]	; (8001204 <BMP280_Init+0x148>)
 8001112:	78bb      	ldrb	r3, [r7, #2]
 8001114:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 8001116:	bf00      	nop
 8001118:	20d0      	movs	r0, #208	; 0xd0
 800111a:	f7ff ff37 	bl	8000f8c <BMP280_Read8>
 800111e:	4603      	mov	r3, r0
 8001120:	2b58      	cmp	r3, #88	; 0x58
 8001122:	d1f9      	bne.n	8001118 <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 8001124:	2088      	movs	r0, #136	; 0x88
 8001126:	f7ff ff71 	bl	800100c <BMP280_Read16LE>
 800112a:	4603      	mov	r3, r0
 800112c:	461a      	mov	r2, r3
 800112e:	4b36      	ldr	r3, [pc, #216]	; (8001208 <BMP280_Init+0x14c>)
 8001130:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 8001132:	208a      	movs	r0, #138	; 0x8a
 8001134:	f7ff ff6a 	bl	800100c <BMP280_Read16LE>
 8001138:	4603      	mov	r3, r0
 800113a:	b21a      	sxth	r2, r3
 800113c:	4b33      	ldr	r3, [pc, #204]	; (800120c <BMP280_Init+0x150>)
 800113e:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 8001140:	208c      	movs	r0, #140	; 0x8c
 8001142:	f7ff ff63 	bl	800100c <BMP280_Read16LE>
 8001146:	4603      	mov	r3, r0
 8001148:	b21a      	sxth	r2, r3
 800114a:	4b31      	ldr	r3, [pc, #196]	; (8001210 <BMP280_Init+0x154>)
 800114c:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 800114e:	208e      	movs	r0, #142	; 0x8e
 8001150:	f7ff ff5c 	bl	800100c <BMP280_Read16LE>
 8001154:	4603      	mov	r3, r0
 8001156:	461a      	mov	r2, r3
 8001158:	4b2e      	ldr	r3, [pc, #184]	; (8001214 <BMP280_Init+0x158>)
 800115a:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 800115c:	2090      	movs	r0, #144	; 0x90
 800115e:	f7ff ff55 	bl	800100c <BMP280_Read16LE>
 8001162:	4603      	mov	r3, r0
 8001164:	b21a      	sxth	r2, r3
 8001166:	4b2c      	ldr	r3, [pc, #176]	; (8001218 <BMP280_Init+0x15c>)
 8001168:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 800116a:	2092      	movs	r0, #146	; 0x92
 800116c:	f7ff ff4e 	bl	800100c <BMP280_Read16LE>
 8001170:	4603      	mov	r3, r0
 8001172:	b21a      	sxth	r2, r3
 8001174:	4b29      	ldr	r3, [pc, #164]	; (800121c <BMP280_Init+0x160>)
 8001176:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 8001178:	2094      	movs	r0, #148	; 0x94
 800117a:	f7ff ff47 	bl	800100c <BMP280_Read16LE>
 800117e:	4603      	mov	r3, r0
 8001180:	b21a      	sxth	r2, r3
 8001182:	4b27      	ldr	r3, [pc, #156]	; (8001220 <BMP280_Init+0x164>)
 8001184:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 8001186:	2096      	movs	r0, #150	; 0x96
 8001188:	f7ff ff40 	bl	800100c <BMP280_Read16LE>
 800118c:	4603      	mov	r3, r0
 800118e:	b21a      	sxth	r2, r3
 8001190:	4b24      	ldr	r3, [pc, #144]	; (8001224 <BMP280_Init+0x168>)
 8001192:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 8001194:	2098      	movs	r0, #152	; 0x98
 8001196:	f7ff ff39 	bl	800100c <BMP280_Read16LE>
 800119a:	4603      	mov	r3, r0
 800119c:	b21a      	sxth	r2, r3
 800119e:	4b22      	ldr	r3, [pc, #136]	; (8001228 <BMP280_Init+0x16c>)
 80011a0:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 80011a2:	209a      	movs	r0, #154	; 0x9a
 80011a4:	f7ff ff32 	bl	800100c <BMP280_Read16LE>
 80011a8:	4603      	mov	r3, r0
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	4b1f      	ldr	r3, [pc, #124]	; (800122c <BMP280_Init+0x170>)
 80011ae:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 80011b0:	209c      	movs	r0, #156	; 0x9c
 80011b2:	f7ff ff2b 	bl	800100c <BMP280_Read16LE>
 80011b6:	4603      	mov	r3, r0
 80011b8:	b21a      	sxth	r2, r3
 80011ba:	4b1d      	ldr	r3, [pc, #116]	; (8001230 <BMP280_Init+0x174>)
 80011bc:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 80011be:	209e      	movs	r0, #158	; 0x9e
 80011c0:	f7ff ff24 	bl	800100c <BMP280_Read16LE>
 80011c4:	4603      	mov	r3, r0
 80011c6:	b21a      	sxth	r2, r3
 80011c8:	4b1a      	ldr	r3, [pc, #104]	; (8001234 <BMP280_Init+0x178>)
 80011ca:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 80011cc:	78fb      	ldrb	r3, [r7, #3]
 80011ce:	015b      	lsls	r3, r3, #5
 80011d0:	b25a      	sxtb	r2, r3
 80011d2:	78bb      	ldrb	r3, [r7, #2]
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	b25b      	sxtb	r3, r3
 80011d8:	4313      	orrs	r3, r2
 80011da:	b25a      	sxtb	r2, r3
 80011dc:	f997 3001 	ldrsb.w	r3, [r7, #1]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	b25b      	sxtb	r3, r3
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	4619      	mov	r1, r3
 80011e8:	20f4      	movs	r0, #244	; 0xf4
 80011ea:	f7ff ff29 	bl	8001040 <BMP280_Write8>
}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20000344 	.word	0x20000344
 80011fc:	2000034a 	.word	0x2000034a
 8001200:	20000348 	.word	0x20000348
 8001204:	20000349 	.word	0x20000349
 8001208:	20000360 	.word	0x20000360
 800120c:	2000034c 	.word	0x2000034c
 8001210:	2000034e 	.word	0x2000034e
 8001214:	20000362 	.word	0x20000362
 8001218:	20000350 	.word	0x20000350
 800121c:	20000352 	.word	0x20000352
 8001220:	20000354 	.word	0x20000354
 8001224:	20000356 	.word	0x20000356
 8001228:	20000358 	.word	0x20000358
 800122c:	2000035a 	.word	0x2000035a
 8001230:	2000035c 	.word	0x2000035c
 8001234:	2000035e 	.word	0x2000035e

08001238 <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 800123e:	4b3d      	ldr	r3, [pc, #244]	; (8001334 <BMP280_ReadTemperature+0xfc>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d16d      	bne.n	8001322 <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 8001246:	20f4      	movs	r0, #244	; 0xf4
 8001248:	f7ff fea0 	bl	8000f8c <BMP280_Read8>
 800124c:	4603      	mov	r3, r0
 800124e:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8001250:	7dfb      	ldrb	r3, [r7, #23]
 8001252:	f023 0303 	bic.w	r3, r3, #3
 8001256:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 8001258:	7dfb      	ldrb	r3, [r7, #23]
 800125a:	f043 0301 	orr.w	r3, r3, #1
 800125e:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 8001260:	7dfb      	ldrb	r3, [r7, #23]
 8001262:	4619      	mov	r1, r3
 8001264:	20f4      	movs	r0, #244	; 0xf4
 8001266:	f7ff feeb 	bl	8001040 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 800126a:	20f4      	movs	r0, #244	; 0xf4
 800126c:	f7ff fe8e 	bl	8000f8c <BMP280_Read8>
 8001270:	4603      	mov	r3, r0
 8001272:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 8001274:	7dbb      	ldrb	r3, [r7, #22]
 8001276:	f003 0303 	and.w	r3, r3, #3
 800127a:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 800127c:	7dbb      	ldrb	r3, [r7, #22]
 800127e:	2b01      	cmp	r3, #1
 8001280:	d14f      	bne.n	8001322 <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 8001282:	20f4      	movs	r0, #244	; 0xf4
 8001284:	f7ff fe82 	bl	8000f8c <BMP280_Read8>
 8001288:	4603      	mov	r3, r0
 800128a:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 800128c:	7dbb      	ldrb	r3, [r7, #22]
 800128e:	f003 0303 	and.w	r3, r3, #3
 8001292:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 8001294:	7dbb      	ldrb	r3, [r7, #22]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d000      	beq.n	800129c <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 800129a:	e7f2      	b.n	8001282 <BMP280_ReadTemperature+0x4a>
				  break;
 800129c:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 800129e:	20fa      	movs	r0, #250	; 0xfa
 80012a0:	f7ff feea 	bl	8001078 <BMP280_Read24>
 80012a4:	4603      	mov	r3, r0
 80012a6:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	111b      	asrs	r3, r3, #4
 80012ac:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	10da      	asrs	r2, r3, #3
 80012b2:	4b21      	ldr	r3, [pc, #132]	; (8001338 <BMP280_ReadTemperature+0x100>)
 80012b4:	881b      	ldrh	r3, [r3, #0]
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 80012ba:	4a20      	ldr	r2, [pc, #128]	; (800133c <BMP280_ReadTemperature+0x104>)
 80012bc:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 80012c0:	fb02 f303 	mul.w	r3, r2, r3
 80012c4:	12db      	asrs	r3, r3, #11
 80012c6:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	111b      	asrs	r3, r3, #4
 80012cc:	4a1a      	ldr	r2, [pc, #104]	; (8001338 <BMP280_ReadTemperature+0x100>)
 80012ce:	8812      	ldrh	r2, [r2, #0]
 80012d0:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	1112      	asrs	r2, r2, #4
 80012d6:	4918      	ldr	r1, [pc, #96]	; (8001338 <BMP280_ReadTemperature+0x100>)
 80012d8:	8809      	ldrh	r1, [r1, #0]
 80012da:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80012dc:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 80012e0:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 80012e2:	4a17      	ldr	r2, [pc, #92]	; (8001340 <BMP280_ReadTemperature+0x108>)
 80012e4:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 80012e8:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80012ec:	139b      	asrs	r3, r3, #14
 80012ee:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 80012f0:	68fa      	ldr	r2, [r7, #12]
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	4413      	add	r3, r2
 80012f6:	4a13      	ldr	r2, [pc, #76]	; (8001344 <BMP280_ReadTemperature+0x10c>)
 80012f8:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 80012fa:	4b12      	ldr	r3, [pc, #72]	; (8001344 <BMP280_ReadTemperature+0x10c>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	4613      	mov	r3, r2
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	4413      	add	r3, r2
 8001304:	3380      	adds	r3, #128	; 0x80
 8001306:	121b      	asrs	r3, r3, #8
 8001308:	ee07 3a90 	vmov	s15, r3
 800130c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001310:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 8001314:	edd7 7a01 	vldr	s15, [r7, #4]
 8001318:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001348 <BMP280_ReadTemperature+0x110>
 800131c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001320:	e001      	b.n	8001326 <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 8001322:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 800134c <BMP280_ReadTemperature+0x114>
}
 8001326:	eef0 7a47 	vmov.f32	s15, s14
 800132a:	eeb0 0a67 	vmov.f32	s0, s15
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	2000034a 	.word	0x2000034a
 8001338:	20000360 	.word	0x20000360
 800133c:	2000034c 	.word	0x2000034c
 8001340:	2000034e 	.word	0x2000034e
 8001344:	20000364 	.word	0x20000364
 8001348:	42c80000 	.word	0x42c80000
 800134c:	c2c60000 	.word	0xc2c60000

08001350 <BMP280_ReadTemperatureAndPressure>:
}
#endif

#ifdef BMP280
uint8_t BMP280_ReadTemperatureAndPressure(float *temperature, int32_t *pressure)
{
 8001350:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001354:	b0cc      	sub	sp, #304	; 0x130
 8001356:	af00      	add	r7, sp, #0
 8001358:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
 800135c:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
	  int64_t var1, var2, p;

	  // Must be done first to get the t_fine variable set up
	  *temperature = BMP280_ReadTemperature();
 8001360:	f7ff ff6a 	bl	8001238 <BMP280_ReadTemperature>
 8001364:	eef0 7a40 	vmov.f32	s15, s0
 8001368:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800136c:	edc3 7a00 	vstr	s15, [r3]

	  if(*temperature == -99)
 8001370:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001374:	edd3 7a00 	vldr	s15, [r3]
 8001378:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 8001648 <BMP280_ReadTemperatureAndPressure+0x2f8>
 800137c:	eef4 7a47 	vcmp.f32	s15, s14
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001384:	d101      	bne.n	800138a <BMP280_ReadTemperatureAndPressure+0x3a>
		  return -1;
 8001386:	23ff      	movs	r3, #255	; 0xff
 8001388:	e2bf      	b.n	800190a <BMP280_ReadTemperatureAndPressure+0x5ba>

	  int32_t adc_P = BMP280_Read24(BMP280_PRESSUREDATA);
 800138a:	20f7      	movs	r0, #247	; 0xf7
 800138c:	f7ff fe74 	bl	8001078 <BMP280_Read24>
 8001390:	4603      	mov	r3, r0
 8001392:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	  adc_P >>= 4;
 8001396:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800139a:	111b      	asrs	r3, r3, #4
 800139c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

	  var1 = ((int64_t)t_fine) - 128000;
 80013a0:	4baa      	ldr	r3, [pc, #680]	; (800164c <BMP280_ReadTemperatureAndPressure+0x2fc>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	17da      	asrs	r2, r3, #31
 80013a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80013aa:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80013ae:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80013b2:	460b      	mov	r3, r1
 80013b4:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 80013b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80013ba:	4613      	mov	r3, r2
 80013bc:	f143 33ff 	adc.w	r3, r3, #4294967295
 80013c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80013c2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80013c6:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	  var2 = var1 * var1 * (int64_t)p6;
 80013ca:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80013ce:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80013d2:	fb03 f102 	mul.w	r1, r3, r2
 80013d6:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80013da:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80013de:	fb02 f303 	mul.w	r3, r2, r3
 80013e2:	18ca      	adds	r2, r1, r3
 80013e4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80013e8:	fba3 4503 	umull	r4, r5, r3, r3
 80013ec:	1953      	adds	r3, r2, r5
 80013ee:	461d      	mov	r5, r3
 80013f0:	4b97      	ldr	r3, [pc, #604]	; (8001650 <BMP280_ReadTemperatureAndPressure+0x300>)
 80013f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013f6:	b21b      	sxth	r3, r3
 80013f8:	17da      	asrs	r2, r3, #31
 80013fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80013fe:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001402:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8001406:	4603      	mov	r3, r0
 8001408:	fb03 f205 	mul.w	r2, r3, r5
 800140c:	460b      	mov	r3, r1
 800140e:	fb04 f303 	mul.w	r3, r4, r3
 8001412:	4413      	add	r3, r2
 8001414:	4602      	mov	r2, r0
 8001416:	fba4 8902 	umull	r8, r9, r4, r2
 800141a:	444b      	add	r3, r9
 800141c:	4699      	mov	r9, r3
 800141e:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
 8001422:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
	  var2 = var2 + ((var1*(int64_t)p5)<<17);
 8001426:	4b8b      	ldr	r3, [pc, #556]	; (8001654 <BMP280_ReadTemperatureAndPressure+0x304>)
 8001428:	f9b3 3000 	ldrsh.w	r3, [r3]
 800142c:	b21b      	sxth	r3, r3
 800142e:	17da      	asrs	r2, r3, #31
 8001430:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001434:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001438:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800143c:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	; 0xb8
 8001440:	462a      	mov	r2, r5
 8001442:	fb02 f203 	mul.w	r2, r2, r3
 8001446:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800144a:	4621      	mov	r1, r4
 800144c:	fb01 f303 	mul.w	r3, r1, r3
 8001450:	441a      	add	r2, r3
 8001452:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001456:	4621      	mov	r1, r4
 8001458:	fba3 ab01 	umull	sl, fp, r3, r1
 800145c:	eb02 030b 	add.w	r3, r2, fp
 8001460:	469b      	mov	fp, r3
 8001462:	f04f 0000 	mov.w	r0, #0
 8001466:	f04f 0100 	mov.w	r1, #0
 800146a:	ea4f 414b 	mov.w	r1, fp, lsl #17
 800146e:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8001472:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8001476:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 800147a:	1814      	adds	r4, r2, r0
 800147c:	643c      	str	r4, [r7, #64]	; 0x40
 800147e:	414b      	adcs	r3, r1
 8001480:	647b      	str	r3, [r7, #68]	; 0x44
 8001482:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001486:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	  var2 = var2 + (((int64_t)p4)<<35);
 800148a:	4b73      	ldr	r3, [pc, #460]	; (8001658 <BMP280_ReadTemperatureAndPressure+0x308>)
 800148c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001490:	b21b      	sxth	r3, r3
 8001492:	17da      	asrs	r2, r3, #31
 8001494:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001498:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800149c:	f04f 0000 	mov.w	r0, #0
 80014a0:	f04f 0100 	mov.w	r1, #0
 80014a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80014a8:	00d9      	lsls	r1, r3, #3
 80014aa:	2000      	movs	r0, #0
 80014ac:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80014b0:	1814      	adds	r4, r2, r0
 80014b2:	63bc      	str	r4, [r7, #56]	; 0x38
 80014b4:	414b      	adcs	r3, r1
 80014b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80014b8:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80014bc:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 80014c0:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80014c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80014c8:	fb03 f102 	mul.w	r1, r3, r2
 80014cc:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80014d0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80014d4:	fb02 f303 	mul.w	r3, r2, r3
 80014d8:	18ca      	adds	r2, r1, r3
 80014da:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80014de:	fba3 1303 	umull	r1, r3, r3, r3
 80014e2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80014e6:	460b      	mov	r3, r1
 80014e8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80014ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80014f0:	18d3      	adds	r3, r2, r3
 80014f2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80014f6:	4b59      	ldr	r3, [pc, #356]	; (800165c <BMP280_ReadTemperatureAndPressure+0x30c>)
 80014f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014fc:	b21b      	sxth	r3, r3
 80014fe:	17da      	asrs	r2, r3, #31
 8001500:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001504:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001508:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 800150c:	462b      	mov	r3, r5
 800150e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8001512:	4642      	mov	r2, r8
 8001514:	fb02 f203 	mul.w	r2, r2, r3
 8001518:	464b      	mov	r3, r9
 800151a:	4621      	mov	r1, r4
 800151c:	fb01 f303 	mul.w	r3, r1, r3
 8001520:	4413      	add	r3, r2
 8001522:	4622      	mov	r2, r4
 8001524:	4641      	mov	r1, r8
 8001526:	fba2 1201 	umull	r1, r2, r2, r1
 800152a:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 800152e:	460a      	mov	r2, r1
 8001530:	f8c7 20f8 	str.w	r2, [r7, #248]	; 0xf8
 8001534:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 8001538:	4413      	add	r3, r2
 800153a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800153e:	f04f 0000 	mov.w	r0, #0
 8001542:	f04f 0100 	mov.w	r1, #0
 8001546:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 800154a:	4623      	mov	r3, r4
 800154c:	0a18      	lsrs	r0, r3, #8
 800154e:	462b      	mov	r3, r5
 8001550:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001554:	462b      	mov	r3, r5
 8001556:	1219      	asrs	r1, r3, #8
	    ((var1 * (int64_t)p2)<<12);
 8001558:	4b41      	ldr	r3, [pc, #260]	; (8001660 <BMP280_ReadTemperatureAndPressure+0x310>)
 800155a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800155e:	b21b      	sxth	r3, r3
 8001560:	17da      	asrs	r2, r3, #31
 8001562:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001566:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800156a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800156e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001572:	464a      	mov	r2, r9
 8001574:	fb02 f203 	mul.w	r2, r2, r3
 8001578:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800157c:	4644      	mov	r4, r8
 800157e:	fb04 f303 	mul.w	r3, r4, r3
 8001582:	441a      	add	r2, r3
 8001584:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001588:	4644      	mov	r4, r8
 800158a:	fba3 4304 	umull	r4, r3, r3, r4
 800158e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001592:	4623      	mov	r3, r4
 8001594:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8001598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800159c:	18d3      	adds	r3, r2, r3
 800159e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80015a2:	f04f 0200 	mov.w	r2, #0
 80015a6:	f04f 0300 	mov.w	r3, #0
 80015aa:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 80015ae:	464c      	mov	r4, r9
 80015b0:	0323      	lsls	r3, r4, #12
 80015b2:	4644      	mov	r4, r8
 80015b4:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80015b8:	4644      	mov	r4, r8
 80015ba:	0322      	lsls	r2, r4, #12
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 80015bc:	1884      	adds	r4, r0, r2
 80015be:	633c      	str	r4, [r7, #48]	; 0x30
 80015c0:	eb41 0303 	adc.w	r3, r1, r3
 80015c4:	637b      	str	r3, [r7, #52]	; 0x34
 80015c6:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80015ca:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	  var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 80015ce:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80015d2:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 80015d6:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 80015da:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 80015de:	4b21      	ldr	r3, [pc, #132]	; (8001664 <BMP280_ReadTemperatureAndPressure+0x314>)
 80015e0:	881b      	ldrh	r3, [r3, #0]
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	2200      	movs	r2, #0
 80015e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015ea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80015ee:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 80015f2:	462b      	mov	r3, r5
 80015f4:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 80015f8:	4642      	mov	r2, r8
 80015fa:	fb02 f203 	mul.w	r2, r2, r3
 80015fe:	464b      	mov	r3, r9
 8001600:	4621      	mov	r1, r4
 8001602:	fb01 f303 	mul.w	r3, r1, r3
 8001606:	4413      	add	r3, r2
 8001608:	4622      	mov	r2, r4
 800160a:	4641      	mov	r1, r8
 800160c:	fba2 1201 	umull	r1, r2, r2, r1
 8001610:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001614:	460a      	mov	r2, r1
 8001616:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 800161a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800161e:	4413      	add	r3, r2
 8001620:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001624:	f04f 0200 	mov.w	r2, #0
 8001628:	f04f 0300 	mov.w	r3, #0
 800162c:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001630:	4629      	mov	r1, r5
 8001632:	104a      	asrs	r2, r1, #1
 8001634:	4629      	mov	r1, r5
 8001636:	17cb      	asrs	r3, r1, #31
 8001638:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	  if (var1 == 0) {
 800163c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001640:	4313      	orrs	r3, r2
 8001642:	d111      	bne.n	8001668 <BMP280_ReadTemperatureAndPressure+0x318>
	    return 0;  // avoid exception caused by division by zero
 8001644:	2300      	movs	r3, #0
 8001646:	e160      	b.n	800190a <BMP280_ReadTemperatureAndPressure+0x5ba>
 8001648:	c2c60000 	.word	0xc2c60000
 800164c:	20000364 	.word	0x20000364
 8001650:	20000358 	.word	0x20000358
 8001654:	20000356 	.word	0x20000356
 8001658:	20000354 	.word	0x20000354
 800165c:	20000352 	.word	0x20000352
 8001660:	20000350 	.word	0x20000350
 8001664:	20000362 	.word	0x20000362
	  }
	  p = 1048576 - adc_P;
 8001668:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800166c:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001670:	17da      	asrs	r2, r3, #31
 8001672:	62bb      	str	r3, [r7, #40]	; 0x28
 8001674:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001676:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800167a:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	  p = (((p<<31) - var2)*3125) / var1;
 800167e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001682:	105b      	asrs	r3, r3, #1
 8001684:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001688:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800168c:	07db      	lsls	r3, r3, #31
 800168e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001692:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001696:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 800169a:	4621      	mov	r1, r4
 800169c:	1a89      	subs	r1, r1, r2
 800169e:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 80016a2:	4629      	mov	r1, r5
 80016a4:	eb61 0303 	sbc.w	r3, r1, r3
 80016a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80016ac:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 80016b0:	4622      	mov	r2, r4
 80016b2:	462b      	mov	r3, r5
 80016b4:	1891      	adds	r1, r2, r2
 80016b6:	6239      	str	r1, [r7, #32]
 80016b8:	415b      	adcs	r3, r3
 80016ba:	627b      	str	r3, [r7, #36]	; 0x24
 80016bc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80016c0:	4621      	mov	r1, r4
 80016c2:	1851      	adds	r1, r2, r1
 80016c4:	61b9      	str	r1, [r7, #24]
 80016c6:	4629      	mov	r1, r5
 80016c8:	414b      	adcs	r3, r1
 80016ca:	61fb      	str	r3, [r7, #28]
 80016cc:	f04f 0200 	mov.w	r2, #0
 80016d0:	f04f 0300 	mov.w	r3, #0
 80016d4:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80016d8:	4649      	mov	r1, r9
 80016da:	018b      	lsls	r3, r1, #6
 80016dc:	4641      	mov	r1, r8
 80016de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016e2:	4641      	mov	r1, r8
 80016e4:	018a      	lsls	r2, r1, #6
 80016e6:	4641      	mov	r1, r8
 80016e8:	1889      	adds	r1, r1, r2
 80016ea:	6139      	str	r1, [r7, #16]
 80016ec:	4649      	mov	r1, r9
 80016ee:	eb43 0101 	adc.w	r1, r3, r1
 80016f2:	6179      	str	r1, [r7, #20]
 80016f4:	f04f 0200 	mov.w	r2, #0
 80016f8:	f04f 0300 	mov.w	r3, #0
 80016fc:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001700:	4649      	mov	r1, r9
 8001702:	008b      	lsls	r3, r1, #2
 8001704:	4641      	mov	r1, r8
 8001706:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800170a:	4641      	mov	r1, r8
 800170c:	008a      	lsls	r2, r1, #2
 800170e:	4610      	mov	r0, r2
 8001710:	4619      	mov	r1, r3
 8001712:	4603      	mov	r3, r0
 8001714:	4622      	mov	r2, r4
 8001716:	189b      	adds	r3, r3, r2
 8001718:	60bb      	str	r3, [r7, #8]
 800171a:	460b      	mov	r3, r1
 800171c:	462a      	mov	r2, r5
 800171e:	eb42 0303 	adc.w	r3, r2, r3
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	f04f 0200 	mov.w	r2, #0
 8001728:	f04f 0300 	mov.w	r3, #0
 800172c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001730:	4649      	mov	r1, r9
 8001732:	008b      	lsls	r3, r1, #2
 8001734:	4641      	mov	r1, r8
 8001736:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800173a:	4641      	mov	r1, r8
 800173c:	008a      	lsls	r2, r1, #2
 800173e:	4610      	mov	r0, r2
 8001740:	4619      	mov	r1, r3
 8001742:	4603      	mov	r3, r0
 8001744:	4622      	mov	r2, r4
 8001746:	189b      	adds	r3, r3, r2
 8001748:	67bb      	str	r3, [r7, #120]	; 0x78
 800174a:	462b      	mov	r3, r5
 800174c:	460a      	mov	r2, r1
 800174e:	eb42 0303 	adc.w	r3, r2, r3
 8001752:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001754:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001758:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800175c:	f7ff fa44 	bl	8000be8 <__aeabi_ldivmod>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	  var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 8001768:	4b6b      	ldr	r3, [pc, #428]	; (8001918 <BMP280_ReadTemperatureAndPressure+0x5c8>)
 800176a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800176e:	b21b      	sxth	r3, r3
 8001770:	17da      	asrs	r2, r3, #31
 8001772:	673b      	str	r3, [r7, #112]	; 0x70
 8001774:	677a      	str	r2, [r7, #116]	; 0x74
 8001776:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 800177a:	f04f 0000 	mov.w	r0, #0
 800177e:	f04f 0100 	mov.w	r1, #0
 8001782:	0b50      	lsrs	r0, r2, #13
 8001784:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001788:	1359      	asrs	r1, r3, #13
 800178a:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 800178e:	462b      	mov	r3, r5
 8001790:	fb00 f203 	mul.w	r2, r0, r3
 8001794:	4623      	mov	r3, r4
 8001796:	fb03 f301 	mul.w	r3, r3, r1
 800179a:	4413      	add	r3, r2
 800179c:	4622      	mov	r2, r4
 800179e:	fba2 1200 	umull	r1, r2, r2, r0
 80017a2:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 80017a6:	460a      	mov	r2, r1
 80017a8:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 80017ac:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80017b0:	4413      	add	r3, r2
 80017b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80017b6:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80017ba:	f04f 0000 	mov.w	r0, #0
 80017be:	f04f 0100 	mov.w	r1, #0
 80017c2:	0b50      	lsrs	r0, r2, #13
 80017c4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80017c8:	1359      	asrs	r1, r3, #13
 80017ca:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 80017ce:	462b      	mov	r3, r5
 80017d0:	fb00 f203 	mul.w	r2, r0, r3
 80017d4:	4623      	mov	r3, r4
 80017d6:	fb03 f301 	mul.w	r3, r3, r1
 80017da:	4413      	add	r3, r2
 80017dc:	4622      	mov	r2, r4
 80017de:	fba2 1200 	umull	r1, r2, r2, r0
 80017e2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80017e6:	460a      	mov	r2, r1
 80017e8:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 80017ec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80017f0:	4413      	add	r3, r2
 80017f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80017f6:	f04f 0200 	mov.w	r2, #0
 80017fa:	f04f 0300 	mov.w	r3, #0
 80017fe:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8001802:	4621      	mov	r1, r4
 8001804:	0e4a      	lsrs	r2, r1, #25
 8001806:	4629      	mov	r1, r5
 8001808:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 800180c:	4629      	mov	r1, r5
 800180e:	164b      	asrs	r3, r1, #25
 8001810:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	  var2 = (((int64_t)p8) * p) >> 19;
 8001814:	4b41      	ldr	r3, [pc, #260]	; (800191c <BMP280_ReadTemperatureAndPressure+0x5cc>)
 8001816:	f9b3 3000 	ldrsh.w	r3, [r3]
 800181a:	b21b      	sxth	r3, r3
 800181c:	17da      	asrs	r2, r3, #31
 800181e:	66bb      	str	r3, [r7, #104]	; 0x68
 8001820:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001822:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001826:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 800182a:	462a      	mov	r2, r5
 800182c:	fb02 f203 	mul.w	r2, r2, r3
 8001830:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001834:	4621      	mov	r1, r4
 8001836:	fb01 f303 	mul.w	r3, r1, r3
 800183a:	4413      	add	r3, r2
 800183c:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001840:	4621      	mov	r1, r4
 8001842:	fba2 1201 	umull	r1, r2, r2, r1
 8001846:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800184a:	460a      	mov	r2, r1
 800184c:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8001850:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8001854:	4413      	add	r3, r2
 8001856:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800185a:	f04f 0200 	mov.w	r2, #0
 800185e:	f04f 0300 	mov.w	r3, #0
 8001862:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8001866:	4621      	mov	r1, r4
 8001868:	0cca      	lsrs	r2, r1, #19
 800186a:	4629      	mov	r1, r5
 800186c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001870:	4629      	mov	r1, r5
 8001872:	14cb      	asrs	r3, r1, #19
 8001874:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118

	  p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 8001878:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 800187c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001880:	1884      	adds	r4, r0, r2
 8001882:	663c      	str	r4, [r7, #96]	; 0x60
 8001884:	eb41 0303 	adc.w	r3, r1, r3
 8001888:	667b      	str	r3, [r7, #100]	; 0x64
 800188a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 800188e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001892:	4621      	mov	r1, r4
 8001894:	1889      	adds	r1, r1, r2
 8001896:	65b9      	str	r1, [r7, #88]	; 0x58
 8001898:	4629      	mov	r1, r5
 800189a:	eb43 0101 	adc.w	r1, r3, r1
 800189e:	65f9      	str	r1, [r7, #92]	; 0x5c
 80018a0:	f04f 0000 	mov.w	r0, #0
 80018a4:	f04f 0100 	mov.w	r1, #0
 80018a8:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 80018ac:	4623      	mov	r3, r4
 80018ae:	0a18      	lsrs	r0, r3, #8
 80018b0:	462b      	mov	r3, r5
 80018b2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80018b6:	462b      	mov	r3, r5
 80018b8:	1219      	asrs	r1, r3, #8
 80018ba:	4b19      	ldr	r3, [pc, #100]	; (8001920 <BMP280_ReadTemperatureAndPressure+0x5d0>)
 80018bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018c0:	b21b      	sxth	r3, r3
 80018c2:	17da      	asrs	r2, r3, #31
 80018c4:	653b      	str	r3, [r7, #80]	; 0x50
 80018c6:	657a      	str	r2, [r7, #84]	; 0x54
 80018c8:	f04f 0200 	mov.w	r2, #0
 80018cc:	f04f 0300 	mov.w	r3, #0
 80018d0:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80018d4:	464c      	mov	r4, r9
 80018d6:	0123      	lsls	r3, r4, #4
 80018d8:	4644      	mov	r4, r8
 80018da:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80018de:	4644      	mov	r4, r8
 80018e0:	0122      	lsls	r2, r4, #4
 80018e2:	1884      	adds	r4, r0, r2
 80018e4:	603c      	str	r4, [r7, #0]
 80018e6:	eb41 0303 	adc.w	r3, r1, r3
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	e9d7 3400 	ldrd	r3, r4, [r7]
 80018f0:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	  *pressure = (int32_t)p/256;
 80018f4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	da00      	bge.n	80018fe <BMP280_ReadTemperatureAndPressure+0x5ae>
 80018fc:	33ff      	adds	r3, #255	; 0xff
 80018fe:	121b      	asrs	r3, r3, #8
 8001900:	461a      	mov	r2, r3
 8001902:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001906:	601a      	str	r2, [r3, #0]

	  return 0;
 8001908:	2300      	movs	r3, #0
}
 800190a:	4618      	mov	r0, r3
 800190c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8001910:	46bd      	mov	sp, r7
 8001912:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001916:	bf00      	nop
 8001918:	2000035e 	.word	0x2000035e
 800191c:	2000035c 	.word	0x2000035c
 8001920:	2000035a 	.word	0x2000035a

08001924 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001928:	f000 ff29 	bl	800277e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800192c:	f000 f822 	bl	8001974 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001930:	f000 fa1e 	bl	8001d70 <MX_GPIO_Init>
  MX_ETH_Init();
 8001934:	f000 f886 	bl	8001a44 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001938:	f000 f9bc 	bl	8001cb4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800193c:	f000 f9ea 	bl	8001d14 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8001940:	f000 f8ce 	bl	8001ae0 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001944:	f000 f95a 	bl	8001bfc <MX_TIM3_Init>
  MX_TIM2_Init();
 8001948:	f000 f90a 	bl	8001b60 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start (&htim3, TIM_CHANNEL_3);
 800194c:	2108      	movs	r1, #8
 800194e:	4806      	ldr	r0, [pc, #24]	; (8001968 <main+0x44>)
 8001950:	f003 febe 	bl	80056d0 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8001954:	4805      	ldr	r0, [pc, #20]	; (800196c <main+0x48>)
 8001956:	f003 fdeb 	bl	8005530 <HAL_TIM_Base_Start_IT>
  BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 800195a:	2301      	movs	r3, #1
 800195c:	2203      	movs	r2, #3
 800195e:	2101      	movs	r1, #1
 8001960:	4803      	ldr	r0, [pc, #12]	; (8001970 <main+0x4c>)
 8001962:	f7ff fbab 	bl	80010bc <BMP280_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001966:	e7fe      	b.n	8001966 <main+0x42>
 8001968:	200004f0 	.word	0x200004f0
 800196c:	200004a4 	.word	0x200004a4
 8001970:	20000450 	.word	0x20000450

08001974 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b094      	sub	sp, #80	; 0x50
 8001978:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800197a:	f107 0320 	add.w	r3, r7, #32
 800197e:	2230      	movs	r2, #48	; 0x30
 8001980:	2100      	movs	r1, #0
 8001982:	4618      	mov	r0, r3
 8001984:	f005 ff22 	bl	80077cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001988:	f107 030c 	add.w	r3, r7, #12
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	605a      	str	r2, [r3, #4]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	60da      	str	r2, [r3, #12]
 8001996:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001998:	f002 fca8 	bl	80042ec <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800199c:	4b27      	ldr	r3, [pc, #156]	; (8001a3c <SystemClock_Config+0xc8>)
 800199e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a0:	4a26      	ldr	r2, [pc, #152]	; (8001a3c <SystemClock_Config+0xc8>)
 80019a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019a6:	6413      	str	r3, [r2, #64]	; 0x40
 80019a8:	4b24      	ldr	r3, [pc, #144]	; (8001a3c <SystemClock_Config+0xc8>)
 80019aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80019b4:	4b22      	ldr	r3, [pc, #136]	; (8001a40 <SystemClock_Config+0xcc>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80019bc:	4a20      	ldr	r2, [pc, #128]	; (8001a40 <SystemClock_Config+0xcc>)
 80019be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019c2:	6013      	str	r3, [r2, #0]
 80019c4:	4b1e      	ldr	r3, [pc, #120]	; (8001a40 <SystemClock_Config+0xcc>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019cc:	607b      	str	r3, [r7, #4]
 80019ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019d0:	2301      	movs	r3, #1
 80019d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80019d4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80019d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019da:	2302      	movs	r3, #2
 80019dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80019e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80019e4:	2304      	movs	r3, #4
 80019e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80019e8:	2348      	movs	r3, #72	; 0x48
 80019ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019ec:	2302      	movs	r3, #2
 80019ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80019f0:	2303      	movs	r3, #3
 80019f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019f4:	f107 0320 	add.w	r3, r7, #32
 80019f8:	4618      	mov	r0, r3
 80019fa:	f002 fc87 	bl	800430c <HAL_RCC_OscConfig>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a04:	f000 faca 	bl	8001f9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a08:	230f      	movs	r3, #15
 8001a0a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a10:	2300      	movs	r3, #0
 8001a12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a1e:	f107 030c 	add.w	r3, r7, #12
 8001a22:	2102      	movs	r1, #2
 8001a24:	4618      	mov	r0, r3
 8001a26:	f002 ff15 	bl	8004854 <HAL_RCC_ClockConfig>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001a30:	f000 fab4 	bl	8001f9c <Error_Handler>
  }
}
 8001a34:	bf00      	nop
 8001a36:	3750      	adds	r7, #80	; 0x50
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40007000 	.word	0x40007000

08001a44 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001a48:	4b1f      	ldr	r3, [pc, #124]	; (8001ac8 <MX_ETH_Init+0x84>)
 8001a4a:	4a20      	ldr	r2, [pc, #128]	; (8001acc <MX_ETH_Init+0x88>)
 8001a4c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001a4e:	4b20      	ldr	r3, [pc, #128]	; (8001ad0 <MX_ETH_Init+0x8c>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001a54:	4b1e      	ldr	r3, [pc, #120]	; (8001ad0 <MX_ETH_Init+0x8c>)
 8001a56:	2280      	movs	r2, #128	; 0x80
 8001a58:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001a5a:	4b1d      	ldr	r3, [pc, #116]	; (8001ad0 <MX_ETH_Init+0x8c>)
 8001a5c:	22e1      	movs	r2, #225	; 0xe1
 8001a5e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001a60:	4b1b      	ldr	r3, [pc, #108]	; (8001ad0 <MX_ETH_Init+0x8c>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001a66:	4b1a      	ldr	r3, [pc, #104]	; (8001ad0 <MX_ETH_Init+0x8c>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001a6c:	4b18      	ldr	r3, [pc, #96]	; (8001ad0 <MX_ETH_Init+0x8c>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001a72:	4b15      	ldr	r3, [pc, #84]	; (8001ac8 <MX_ETH_Init+0x84>)
 8001a74:	4a16      	ldr	r2, [pc, #88]	; (8001ad0 <MX_ETH_Init+0x8c>)
 8001a76:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001a78:	4b13      	ldr	r3, [pc, #76]	; (8001ac8 <MX_ETH_Init+0x84>)
 8001a7a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001a7e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001a80:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <MX_ETH_Init+0x84>)
 8001a82:	4a14      	ldr	r2, [pc, #80]	; (8001ad4 <MX_ETH_Init+0x90>)
 8001a84:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001a86:	4b10      	ldr	r3, [pc, #64]	; (8001ac8 <MX_ETH_Init+0x84>)
 8001a88:	4a13      	ldr	r2, [pc, #76]	; (8001ad8 <MX_ETH_Init+0x94>)
 8001a8a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001a8c:	4b0e      	ldr	r3, [pc, #56]	; (8001ac8 <MX_ETH_Init+0x84>)
 8001a8e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001a92:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001a94:	480c      	ldr	r0, [pc, #48]	; (8001ac8 <MX_ETH_Init+0x84>)
 8001a96:	f001 f805 	bl	8002aa4 <HAL_ETH_Init>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001aa0:	f000 fa7c 	bl	8001f9c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001aa4:	2238      	movs	r2, #56	; 0x38
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	480c      	ldr	r0, [pc, #48]	; (8001adc <MX_ETH_Init+0x98>)
 8001aaa:	f005 fe8f 	bl	80077cc <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001aae:	4b0b      	ldr	r3, [pc, #44]	; (8001adc <MX_ETH_Init+0x98>)
 8001ab0:	2221      	movs	r2, #33	; 0x21
 8001ab2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001ab4:	4b09      	ldr	r3, [pc, #36]	; (8001adc <MX_ETH_Init+0x98>)
 8001ab6:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001aba:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001abc:	4b07      	ldr	r3, [pc, #28]	; (8001adc <MX_ETH_Init+0x98>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200003a0 	.word	0x200003a0
 8001acc:	40028000 	.word	0x40028000
 8001ad0:	20000b38 	.word	0x20000b38
 8001ad4:	20000288 	.word	0x20000288
 8001ad8:	200001e8 	.word	0x200001e8
 8001adc:	20000368 	.word	0x20000368

08001ae0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ae4:	4b1b      	ldr	r3, [pc, #108]	; (8001b54 <MX_I2C1_Init+0x74>)
 8001ae6:	4a1c      	ldr	r2, [pc, #112]	; (8001b58 <MX_I2C1_Init+0x78>)
 8001ae8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8001aea:	4b1a      	ldr	r3, [pc, #104]	; (8001b54 <MX_I2C1_Init+0x74>)
 8001aec:	4a1b      	ldr	r2, [pc, #108]	; (8001b5c <MX_I2C1_Init+0x7c>)
 8001aee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001af0:	4b18      	ldr	r3, [pc, #96]	; (8001b54 <MX_I2C1_Init+0x74>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001af6:	4b17      	ldr	r3, [pc, #92]	; (8001b54 <MX_I2C1_Init+0x74>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001afc:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <MX_I2C1_Init+0x74>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001b02:	4b14      	ldr	r3, [pc, #80]	; (8001b54 <MX_I2C1_Init+0x74>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001b08:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <MX_I2C1_Init+0x74>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b0e:	4b11      	ldr	r3, [pc, #68]	; (8001b54 <MX_I2C1_Init+0x74>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b14:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <MX_I2C1_Init+0x74>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b1a:	480e      	ldr	r0, [pc, #56]	; (8001b54 <MX_I2C1_Init+0x74>)
 8001b1c:	f001 fcae 	bl	800347c <HAL_I2C_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001b26:	f000 fa39 	bl	8001f9c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	4809      	ldr	r0, [pc, #36]	; (8001b54 <MX_I2C1_Init+0x74>)
 8001b2e:	f002 f9fd 	bl	8003f2c <HAL_I2CEx_ConfigAnalogFilter>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001b38:	f000 fa30 	bl	8001f9c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4805      	ldr	r0, [pc, #20]	; (8001b54 <MX_I2C1_Init+0x74>)
 8001b40:	f002 fa3f 	bl	8003fc2 <HAL_I2CEx_ConfigDigitalFilter>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001b4a:	f000 fa27 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20000450 	.word	0x20000450
 8001b58:	40005400 	.word	0x40005400
 8001b5c:	00808cd2 	.word	0x00808cd2

08001b60 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b088      	sub	sp, #32
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b66:	f107 0310 	add.w	r3, r7, #16
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	605a      	str	r2, [r3, #4]
 8001b70:	609a      	str	r2, [r3, #8]
 8001b72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b74:	1d3b      	adds	r3, r7, #4
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
 8001b7a:	605a      	str	r2, [r3, #4]
 8001b7c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b7e:	4b1d      	ldr	r3, [pc, #116]	; (8001bf4 <MX_TIM2_Init+0x94>)
 8001b80:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b84:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001b86:	4b1b      	ldr	r3, [pc, #108]	; (8001bf4 <MX_TIM2_Init+0x94>)
 8001b88:	2247      	movs	r2, #71	; 0x47
 8001b8a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b8c:	4b19      	ldr	r3, [pc, #100]	; (8001bf4 <MX_TIM2_Init+0x94>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000000;
 8001b92:	4b18      	ldr	r3, [pc, #96]	; (8001bf4 <MX_TIM2_Init+0x94>)
 8001b94:	4a18      	ldr	r2, [pc, #96]	; (8001bf8 <MX_TIM2_Init+0x98>)
 8001b96:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b98:	4b16      	ldr	r3, [pc, #88]	; (8001bf4 <MX_TIM2_Init+0x94>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b9e:	4b15      	ldr	r3, [pc, #84]	; (8001bf4 <MX_TIM2_Init+0x94>)
 8001ba0:	2280      	movs	r2, #128	; 0x80
 8001ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ba4:	4813      	ldr	r0, [pc, #76]	; (8001bf4 <MX_TIM2_Init+0x94>)
 8001ba6:	f003 fc6b 	bl	8005480 <HAL_TIM_Base_Init>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001bb0:	f000 f9f4 	bl	8001f9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bb8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bba:	f107 0310 	add.w	r3, r7, #16
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	480c      	ldr	r0, [pc, #48]	; (8001bf4 <MX_TIM2_Init+0x94>)
 8001bc2:	f004 f8b3 	bl	8005d2c <HAL_TIM_ConfigClockSource>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001bcc:	f000 f9e6 	bl	8001f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bd8:	1d3b      	adds	r3, r7, #4
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4805      	ldr	r0, [pc, #20]	; (8001bf4 <MX_TIM2_Init+0x94>)
 8001bde:	f004 fd55 	bl	800668c <HAL_TIMEx_MasterConfigSynchronization>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001be8:	f000 f9d8 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bec:	bf00      	nop
 8001bee:	3720      	adds	r7, #32
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	200004a4 	.word	0x200004a4
 8001bf8:	000f4240 	.word	0x000f4240

08001bfc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08a      	sub	sp, #40	; 0x28
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c02:	f107 031c 	add.w	r3, r7, #28
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
 8001c0a:	605a      	str	r2, [r3, #4]
 8001c0c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c0e:	463b      	mov	r3, r7
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	605a      	str	r2, [r3, #4]
 8001c16:	609a      	str	r2, [r3, #8]
 8001c18:	60da      	str	r2, [r3, #12]
 8001c1a:	611a      	str	r2, [r3, #16]
 8001c1c:	615a      	str	r2, [r3, #20]
 8001c1e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c20:	4b22      	ldr	r3, [pc, #136]	; (8001cac <MX_TIM3_Init+0xb0>)
 8001c22:	4a23      	ldr	r2, [pc, #140]	; (8001cb0 <MX_TIM3_Init+0xb4>)
 8001c24:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001c26:	4b21      	ldr	r3, [pc, #132]	; (8001cac <MX_TIM3_Init+0xb0>)
 8001c28:	2247      	movs	r2, #71	; 0x47
 8001c2a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c2c:	4b1f      	ldr	r3, [pc, #124]	; (8001cac <MX_TIM3_Init+0xb0>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001c32:	4b1e      	ldr	r3, [pc, #120]	; (8001cac <MX_TIM3_Init+0xb0>)
 8001c34:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c38:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c3a:	4b1c      	ldr	r3, [pc, #112]	; (8001cac <MX_TIM3_Init+0xb0>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c40:	4b1a      	ldr	r3, [pc, #104]	; (8001cac <MX_TIM3_Init+0xb0>)
 8001c42:	2280      	movs	r2, #128	; 0x80
 8001c44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c46:	4819      	ldr	r0, [pc, #100]	; (8001cac <MX_TIM3_Init+0xb0>)
 8001c48:	f003 fcea 	bl	8005620 <HAL_TIM_PWM_Init>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001c52:	f000 f9a3 	bl	8001f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c56:	2300      	movs	r3, #0
 8001c58:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c5e:	f107 031c 	add.w	r3, r7, #28
 8001c62:	4619      	mov	r1, r3
 8001c64:	4811      	ldr	r0, [pc, #68]	; (8001cac <MX_TIM3_Init+0xb0>)
 8001c66:	f004 fd11 	bl	800668c <HAL_TIMEx_MasterConfigSynchronization>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001c70:	f000 f994 	bl	8001f9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c74:	2360      	movs	r3, #96	; 0x60
 8001c76:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 900;
 8001c78:	f44f 7361 	mov.w	r3, #900	; 0x384
 8001c7c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c86:	463b      	mov	r3, r7
 8001c88:	2208      	movs	r2, #8
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4807      	ldr	r0, [pc, #28]	; (8001cac <MX_TIM3_Init+0xb0>)
 8001c8e:	f003 ff39 	bl	8005b04 <HAL_TIM_PWM_ConfigChannel>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8001c98:	f000 f980 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c9c:	4803      	ldr	r0, [pc, #12]	; (8001cac <MX_TIM3_Init+0xb0>)
 8001c9e:	f000 fb27 	bl	80022f0 <HAL_TIM_MspPostInit>

}
 8001ca2:	bf00      	nop
 8001ca4:	3728      	adds	r7, #40	; 0x28
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	200004f0 	.word	0x200004f0
 8001cb0:	40000400 	.word	0x40000400

08001cb4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001cb8:	4b14      	ldr	r3, [pc, #80]	; (8001d0c <MX_USART3_UART_Init+0x58>)
 8001cba:	4a15      	ldr	r2, [pc, #84]	; (8001d10 <MX_USART3_UART_Init+0x5c>)
 8001cbc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001cbe:	4b13      	ldr	r3, [pc, #76]	; (8001d0c <MX_USART3_UART_Init+0x58>)
 8001cc0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cc4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc6:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <MX_USART3_UART_Init+0x58>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ccc:	4b0f      	ldr	r3, [pc, #60]	; (8001d0c <MX_USART3_UART_Init+0x58>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001cd2:	4b0e      	ldr	r3, [pc, #56]	; (8001d0c <MX_USART3_UART_Init+0x58>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <MX_USART3_UART_Init+0x58>)
 8001cda:	220c      	movs	r2, #12
 8001cdc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cde:	4b0b      	ldr	r3, [pc, #44]	; (8001d0c <MX_USART3_UART_Init+0x58>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce4:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <MX_USART3_UART_Init+0x58>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cea:	4b08      	ldr	r3, [pc, #32]	; (8001d0c <MX_USART3_UART_Init+0x58>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cf0:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <MX_USART3_UART_Init+0x58>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001cf6:	4805      	ldr	r0, [pc, #20]	; (8001d0c <MX_USART3_UART_Init+0x58>)
 8001cf8:	f004 fd74 	bl	80067e4 <HAL_UART_Init>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001d02:	f000 f94b 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	2000053c 	.word	0x2000053c
 8001d10:	40004800 	.word	0x40004800

08001d14 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001d18:	4b14      	ldr	r3, [pc, #80]	; (8001d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d1a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001d1e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001d20:	4b12      	ldr	r3, [pc, #72]	; (8001d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d22:	2206      	movs	r2, #6
 8001d24:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001d26:	4b11      	ldr	r3, [pc, #68]	; (8001d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d28:	2202      	movs	r2, #2
 8001d2a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001d2c:	4b0f      	ldr	r3, [pc, #60]	; (8001d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001d32:	4b0e      	ldr	r3, [pc, #56]	; (8001d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d34:	2202      	movs	r2, #2
 8001d36:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001d38:	4b0c      	ldr	r3, [pc, #48]	; (8001d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001d3e:	4b0b      	ldr	r3, [pc, #44]	; (8001d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001d44:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001d4a:	4b08      	ldr	r3, [pc, #32]	; (8001d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001d50:	4b06      	ldr	r3, [pc, #24]	; (8001d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001d56:	4805      	ldr	r0, [pc, #20]	; (8001d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d58:	f002 f97f 	bl	800405a <HAL_PCD_Init>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001d62:	f000 f91b 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	200005c4 	.word	0x200005c4

08001d70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b08c      	sub	sp, #48	; 0x30
 8001d74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d76:	f107 031c 	add.w	r3, r7, #28
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
 8001d84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d86:	4b47      	ldr	r3, [pc, #284]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4a46      	ldr	r2, [pc, #280]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001d8c:	f043 0304 	orr.w	r3, r3, #4
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4b44      	ldr	r3, [pc, #272]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f003 0304 	and.w	r3, r3, #4
 8001d9a:	61bb      	str	r3, [r7, #24]
 8001d9c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d9e:	4b41      	ldr	r3, [pc, #260]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	4a40      	ldr	r2, [pc, #256]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001da4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001da8:	6313      	str	r3, [r2, #48]	; 0x30
 8001daa:	4b3e      	ldr	r3, [pc, #248]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001db2:	617b      	str	r3, [r7, #20]
 8001db4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db6:	4b3b      	ldr	r3, [pc, #236]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	4a3a      	ldr	r2, [pc, #232]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc2:	4b38      	ldr	r3, [pc, #224]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	613b      	str	r3, [r7, #16]
 8001dcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dce:	4b35      	ldr	r3, [pc, #212]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	4a34      	ldr	r2, [pc, #208]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001dd4:	f043 0302 	orr.w	r3, r3, #2
 8001dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dda:	4b32      	ldr	r3, [pc, #200]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	60fb      	str	r3, [r7, #12]
 8001de4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001de6:	4b2f      	ldr	r3, [pc, #188]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	4a2e      	ldr	r2, [pc, #184]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001dec:	f043 0308 	orr.w	r3, r3, #8
 8001df0:	6313      	str	r3, [r2, #48]	; 0x30
 8001df2:	4b2c      	ldr	r3, [pc, #176]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	f003 0308 	and.w	r3, r3, #8
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001dfe:	4b29      	ldr	r3, [pc, #164]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	4a28      	ldr	r2, [pc, #160]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001e04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e08:	6313      	str	r3, [r2, #48]	; 0x30
 8001e0a:	4b26      	ldr	r3, [pc, #152]	; (8001ea4 <MX_GPIO_Init+0x134>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e12:	607b      	str	r3, [r7, #4]
 8001e14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001e16:	2200      	movs	r2, #0
 8001e18:	f244 0181 	movw	r1, #16513	; 0x4081
 8001e1c:	4822      	ldr	r0, [pc, #136]	; (8001ea8 <MX_GPIO_Init+0x138>)
 8001e1e:	f001 fb13 	bl	8003448 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001e22:	2200      	movs	r2, #0
 8001e24:	2140      	movs	r1, #64	; 0x40
 8001e26:	4821      	ldr	r0, [pc, #132]	; (8001eac <MX_GPIO_Init+0x13c>)
 8001e28:	f001 fb0e 	bl	8003448 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001e2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e32:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001e3c:	f107 031c 	add.w	r3, r7, #28
 8001e40:	4619      	mov	r1, r3
 8001e42:	481b      	ldr	r0, [pc, #108]	; (8001eb0 <MX_GPIO_Init+0x140>)
 8001e44:	f001 f954 	bl	80030f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001e48:	f244 0381 	movw	r3, #16513	; 0x4081
 8001e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e56:	2300      	movs	r3, #0
 8001e58:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e5a:	f107 031c 	add.w	r3, r7, #28
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4811      	ldr	r0, [pc, #68]	; (8001ea8 <MX_GPIO_Init+0x138>)
 8001e62:	f001 f945 	bl	80030f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001e66:	2340      	movs	r3, #64	; 0x40
 8001e68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e72:	2300      	movs	r3, #0
 8001e74:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001e76:	f107 031c 	add.w	r3, r7, #28
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	480b      	ldr	r0, [pc, #44]	; (8001eac <MX_GPIO_Init+0x13c>)
 8001e7e:	f001 f937 	bl	80030f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001e82:	2380      	movs	r3, #128	; 0x80
 8001e84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e86:	2300      	movs	r3, #0
 8001e88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001e8e:	f107 031c 	add.w	r3, r7, #28
 8001e92:	4619      	mov	r1, r3
 8001e94:	4805      	ldr	r0, [pc, #20]	; (8001eac <MX_GPIO_Init+0x13c>)
 8001e96:	f001 f92b 	bl	80030f0 <HAL_GPIO_Init>

}
 8001e9a:	bf00      	nop
 8001e9c:	3730      	adds	r7, #48	; 0x30
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	40023800 	.word	0x40023800
 8001ea8:	40020400 	.word	0x40020400
 8001eac:	40021800 	.word	0x40021800
 8001eb0:	40020800 	.word	0x40020800

08001eb4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af02      	add	r7, sp, #8
 8001eba:	6078      	str	r0, [r7, #4]
	  BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 8001ebc:	492e      	ldr	r1, [pc, #184]	; (8001f78 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001ebe:	482f      	ldr	r0, [pc, #188]	; (8001f7c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001ec0:	f7ff fa46 	bl	8001350 <BMP280_ReadTemperatureAndPressure>
	  snprintf(text, sizeof(text), "{\"temperature\":\"%.2f\"}\n", temperature);
 8001ec4:	4b2d      	ldr	r3, [pc, #180]	; (8001f7c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7fe fb5d 	bl	8000588 <__aeabi_f2d>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	e9cd 2300 	strd	r2, r3, [sp]
 8001ed6:	4a2a      	ldr	r2, [pc, #168]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001ed8:	2164      	movs	r1, #100	; 0x64
 8001eda:	482a      	ldr	r0, [pc, #168]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001edc:	f006 f8e8 	bl	80080b0 <sniprintf>
	  if(temperature > (desired_temperature + H/2))
 8001ee0:	4b29      	ldr	r3, [pc, #164]	; (8001f88 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001ee2:	edd3 7a00 	vldr	s15, [r3]
 8001ee6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001eea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001eee:	4b27      	ldr	r3, [pc, #156]	; (8001f8c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001ef0:	edd3 7a00 	vldr	s15, [r3]
 8001ef4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ef8:	4b20      	ldr	r3, [pc, #128]	; (8001f7c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001efa:	edd3 7a00 	vldr	s15, [r3]
 8001efe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f06:	d507      	bpl.n	8001f18 <HAL_TIM_PeriodElapsedCallback+0x64>
	  {
		  pwm_duty = 0;
 8001f08:	4b21      	ldr	r3, [pc, #132]	; (8001f90 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pwm_duty);
 8001f0e:	4b20      	ldr	r3, [pc, #128]	; (8001f90 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	4b20      	ldr	r3, [pc, #128]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	63da      	str	r2, [r3, #60]	; 0x3c
	  }
	  if(temperature < (desired_temperature - H/2))
 8001f18:	4b1c      	ldr	r3, [pc, #112]	; (8001f8c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001f1a:	ed93 7a00 	vldr	s14, [r3]
 8001f1e:	4b1a      	ldr	r3, [pc, #104]	; (8001f88 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001f20:	edd3 6a00 	vldr	s13, [r3]
 8001f24:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001f28:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001f2c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f30:	4b12      	ldr	r3, [pc, #72]	; (8001f7c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001f32:	edd3 7a00 	vldr	s15, [r3]
 8001f36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f3e:	dd08      	ble.n	8001f52 <HAL_TIM_PeriodElapsedCallback+0x9e>
	  {
		  pwm_duty = 900;
 8001f40:	4b13      	ldr	r3, [pc, #76]	; (8001f90 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001f42:	f44f 7261 	mov.w	r2, #900	; 0x384
 8001f46:	601a      	str	r2, [r3, #0]
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pwm_duty);
 8001f48:	4b11      	ldr	r3, [pc, #68]	; (8001f90 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	4b11      	ldr	r3, [pc, #68]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	63da      	str	r2, [r3, #60]	; 0x3c
	  }
	  HAL_UART_Transmit(&huart3, (uint8_t*)text, strlen(text), 1000);
 8001f52:	480c      	ldr	r0, [pc, #48]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001f54:	f7fe f95c 	bl	8000210 <strlen>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f60:	4908      	ldr	r1, [pc, #32]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001f62:	480d      	ldr	r0, [pc, #52]	; (8001f98 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001f64:	f004 fc8c 	bl	8006880 <HAL_UART_Transmit>
	  text[0] = 0;
 8001f68:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	701a      	strb	r2, [r3, #0]
}
 8001f6e:	bf00      	nop
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	20000ad0 	.word	0x20000ad0
 8001f7c:	20000acc 	.word	0x20000acc
 8001f80:	0800a5e0 	.word	0x0800a5e0
 8001f84:	20000ad4 	.word	0x20000ad4
 8001f88:	20000008 	.word	0x20000008
 8001f8c:	20000000 	.word	0x20000000
 8001f90:	20000004 	.word	0x20000004
 8001f94:	200004f0 	.word	0x200004f0
 8001f98:	2000053c 	.word	0x2000053c

08001f9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fa0:	b672      	cpsid	i
}
 8001fa2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fa4:	e7fe      	b.n	8001fa4 <Error_Handler+0x8>
	...

08001fa8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001fae:	4b0f      	ldr	r3, [pc, #60]	; (8001fec <HAL_MspInit+0x44>)
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb2:	4a0e      	ldr	r2, [pc, #56]	; (8001fec <HAL_MspInit+0x44>)
 8001fb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fb8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fba:	4b0c      	ldr	r3, [pc, #48]	; (8001fec <HAL_MspInit+0x44>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc2:	607b      	str	r3, [r7, #4]
 8001fc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fc6:	4b09      	ldr	r3, [pc, #36]	; (8001fec <HAL_MspInit+0x44>)
 8001fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fca:	4a08      	ldr	r2, [pc, #32]	; (8001fec <HAL_MspInit+0x44>)
 8001fcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fd0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fd2:	4b06      	ldr	r3, [pc, #24]	; (8001fec <HAL_MspInit+0x44>)
 8001fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fda:	603b      	str	r3, [r7, #0]
 8001fdc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	40023800 	.word	0x40023800

08001ff0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b08e      	sub	sp, #56	; 0x38
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a4e      	ldr	r2, [pc, #312]	; (8002148 <HAL_ETH_MspInit+0x158>)
 800200e:	4293      	cmp	r3, r2
 8002010:	f040 8096 	bne.w	8002140 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002014:	4b4d      	ldr	r3, [pc, #308]	; (800214c <HAL_ETH_MspInit+0x15c>)
 8002016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002018:	4a4c      	ldr	r2, [pc, #304]	; (800214c <HAL_ETH_MspInit+0x15c>)
 800201a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800201e:	6313      	str	r3, [r2, #48]	; 0x30
 8002020:	4b4a      	ldr	r3, [pc, #296]	; (800214c <HAL_ETH_MspInit+0x15c>)
 8002022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002024:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002028:	623b      	str	r3, [r7, #32]
 800202a:	6a3b      	ldr	r3, [r7, #32]
 800202c:	4b47      	ldr	r3, [pc, #284]	; (800214c <HAL_ETH_MspInit+0x15c>)
 800202e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002030:	4a46      	ldr	r2, [pc, #280]	; (800214c <HAL_ETH_MspInit+0x15c>)
 8002032:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002036:	6313      	str	r3, [r2, #48]	; 0x30
 8002038:	4b44      	ldr	r3, [pc, #272]	; (800214c <HAL_ETH_MspInit+0x15c>)
 800203a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002040:	61fb      	str	r3, [r7, #28]
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	4b41      	ldr	r3, [pc, #260]	; (800214c <HAL_ETH_MspInit+0x15c>)
 8002046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002048:	4a40      	ldr	r2, [pc, #256]	; (800214c <HAL_ETH_MspInit+0x15c>)
 800204a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800204e:	6313      	str	r3, [r2, #48]	; 0x30
 8002050:	4b3e      	ldr	r3, [pc, #248]	; (800214c <HAL_ETH_MspInit+0x15c>)
 8002052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002054:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002058:	61bb      	str	r3, [r7, #24]
 800205a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800205c:	4b3b      	ldr	r3, [pc, #236]	; (800214c <HAL_ETH_MspInit+0x15c>)
 800205e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002060:	4a3a      	ldr	r2, [pc, #232]	; (800214c <HAL_ETH_MspInit+0x15c>)
 8002062:	f043 0304 	orr.w	r3, r3, #4
 8002066:	6313      	str	r3, [r2, #48]	; 0x30
 8002068:	4b38      	ldr	r3, [pc, #224]	; (800214c <HAL_ETH_MspInit+0x15c>)
 800206a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206c:	f003 0304 	and.w	r3, r3, #4
 8002070:	617b      	str	r3, [r7, #20]
 8002072:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002074:	4b35      	ldr	r3, [pc, #212]	; (800214c <HAL_ETH_MspInit+0x15c>)
 8002076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002078:	4a34      	ldr	r2, [pc, #208]	; (800214c <HAL_ETH_MspInit+0x15c>)
 800207a:	f043 0301 	orr.w	r3, r3, #1
 800207e:	6313      	str	r3, [r2, #48]	; 0x30
 8002080:	4b32      	ldr	r3, [pc, #200]	; (800214c <HAL_ETH_MspInit+0x15c>)
 8002082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002084:	f003 0301 	and.w	r3, r3, #1
 8002088:	613b      	str	r3, [r7, #16]
 800208a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800208c:	4b2f      	ldr	r3, [pc, #188]	; (800214c <HAL_ETH_MspInit+0x15c>)
 800208e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002090:	4a2e      	ldr	r2, [pc, #184]	; (800214c <HAL_ETH_MspInit+0x15c>)
 8002092:	f043 0302 	orr.w	r3, r3, #2
 8002096:	6313      	str	r3, [r2, #48]	; 0x30
 8002098:	4b2c      	ldr	r3, [pc, #176]	; (800214c <HAL_ETH_MspInit+0x15c>)
 800209a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209c:	f003 0302 	and.w	r3, r3, #2
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80020a4:	4b29      	ldr	r3, [pc, #164]	; (800214c <HAL_ETH_MspInit+0x15c>)
 80020a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a8:	4a28      	ldr	r2, [pc, #160]	; (800214c <HAL_ETH_MspInit+0x15c>)
 80020aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020ae:	6313      	str	r3, [r2, #48]	; 0x30
 80020b0:	4b26      	ldr	r3, [pc, #152]	; (800214c <HAL_ETH_MspInit+0x15c>)
 80020b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020b8:	60bb      	str	r3, [r7, #8]
 80020ba:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80020bc:	2332      	movs	r3, #50	; 0x32
 80020be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c0:	2302      	movs	r3, #2
 80020c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c4:	2300      	movs	r3, #0
 80020c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c8:	2303      	movs	r3, #3
 80020ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020cc:	230b      	movs	r3, #11
 80020ce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020d4:	4619      	mov	r1, r3
 80020d6:	481e      	ldr	r0, [pc, #120]	; (8002150 <HAL_ETH_MspInit+0x160>)
 80020d8:	f001 f80a 	bl	80030f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80020dc:	2386      	movs	r3, #134	; 0x86
 80020de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e0:	2302      	movs	r3, #2
 80020e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e4:	2300      	movs	r3, #0
 80020e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e8:	2303      	movs	r3, #3
 80020ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020ec:	230b      	movs	r3, #11
 80020ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020f4:	4619      	mov	r1, r3
 80020f6:	4817      	ldr	r0, [pc, #92]	; (8002154 <HAL_ETH_MspInit+0x164>)
 80020f8:	f000 fffa 	bl	80030f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80020fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002100:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002102:	2302      	movs	r3, #2
 8002104:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800210a:	2303      	movs	r3, #3
 800210c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800210e:	230b      	movs	r3, #11
 8002110:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002112:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002116:	4619      	mov	r1, r3
 8002118:	480f      	ldr	r0, [pc, #60]	; (8002158 <HAL_ETH_MspInit+0x168>)
 800211a:	f000 ffe9 	bl	80030f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800211e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002122:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002124:	2302      	movs	r3, #2
 8002126:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212c:	2303      	movs	r3, #3
 800212e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002130:	230b      	movs	r3, #11
 8002132:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002134:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002138:	4619      	mov	r1, r3
 800213a:	4808      	ldr	r0, [pc, #32]	; (800215c <HAL_ETH_MspInit+0x16c>)
 800213c:	f000 ffd8 	bl	80030f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8002140:	bf00      	nop
 8002142:	3738      	adds	r7, #56	; 0x38
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	40028000 	.word	0x40028000
 800214c:	40023800 	.word	0x40023800
 8002150:	40020800 	.word	0x40020800
 8002154:	40020000 	.word	0x40020000
 8002158:	40020400 	.word	0x40020400
 800215c:	40021800 	.word	0x40021800

08002160 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b0aa      	sub	sp, #168	; 0xa8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002168:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]
 8002170:	605a      	str	r2, [r3, #4]
 8002172:	609a      	str	r2, [r3, #8]
 8002174:	60da      	str	r2, [r3, #12]
 8002176:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002178:	f107 0310 	add.w	r3, r7, #16
 800217c:	2284      	movs	r2, #132	; 0x84
 800217e:	2100      	movs	r1, #0
 8002180:	4618      	mov	r0, r3
 8002182:	f005 fb23 	bl	80077cc <memset>
  if(hi2c->Instance==I2C1)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a22      	ldr	r2, [pc, #136]	; (8002214 <HAL_I2C_MspInit+0xb4>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d13c      	bne.n	800220a <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002190:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002194:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002196:	2300      	movs	r3, #0
 8002198:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800219a:	f107 0310 	add.w	r3, r7, #16
 800219e:	4618      	mov	r0, r3
 80021a0:	f002 fd7e 	bl	8004ca0 <HAL_RCCEx_PeriphCLKConfig>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80021aa:	f7ff fef7 	bl	8001f9c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ae:	4b1a      	ldr	r3, [pc, #104]	; (8002218 <HAL_I2C_MspInit+0xb8>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	4a19      	ldr	r2, [pc, #100]	; (8002218 <HAL_I2C_MspInit+0xb8>)
 80021b4:	f043 0302 	orr.w	r3, r3, #2
 80021b8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ba:	4b17      	ldr	r3, [pc, #92]	; (8002218 <HAL_I2C_MspInit+0xb8>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80021c6:	f44f 7310 	mov.w	r3, #576	; 0x240
 80021ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021ce:	2312      	movs	r3, #18
 80021d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021da:	2303      	movs	r3, #3
 80021dc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021e0:	2304      	movs	r3, #4
 80021e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80021ea:	4619      	mov	r1, r3
 80021ec:	480b      	ldr	r0, [pc, #44]	; (800221c <HAL_I2C_MspInit+0xbc>)
 80021ee:	f000 ff7f 	bl	80030f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021f2:	4b09      	ldr	r3, [pc, #36]	; (8002218 <HAL_I2C_MspInit+0xb8>)
 80021f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f6:	4a08      	ldr	r2, [pc, #32]	; (8002218 <HAL_I2C_MspInit+0xb8>)
 80021f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021fc:	6413      	str	r3, [r2, #64]	; 0x40
 80021fe:	4b06      	ldr	r3, [pc, #24]	; (8002218 <HAL_I2C_MspInit+0xb8>)
 8002200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002202:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002206:	60bb      	str	r3, [r7, #8]
 8002208:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800220a:	bf00      	nop
 800220c:	37a8      	adds	r7, #168	; 0xa8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40005400 	.word	0x40005400
 8002218:	40023800 	.word	0x40023800
 800221c:	40020400 	.word	0x40020400

08002220 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002230:	d113      	bne.n	800225a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002232:	4b0c      	ldr	r3, [pc, #48]	; (8002264 <HAL_TIM_Base_MspInit+0x44>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	4a0b      	ldr	r2, [pc, #44]	; (8002264 <HAL_TIM_Base_MspInit+0x44>)
 8002238:	f043 0301 	orr.w	r3, r3, #1
 800223c:	6413      	str	r3, [r2, #64]	; 0x40
 800223e:	4b09      	ldr	r3, [pc, #36]	; (8002264 <HAL_TIM_Base_MspInit+0x44>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800224a:	2200      	movs	r2, #0
 800224c:	2100      	movs	r1, #0
 800224e:	201c      	movs	r0, #28
 8002250:	f000 fbf1 	bl	8002a36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002254:	201c      	movs	r0, #28
 8002256:	f000 fc0a 	bl	8002a6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800225a:	bf00      	nop
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40023800 	.word	0x40023800

08002268 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b08a      	sub	sp, #40	; 0x28
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002270:	f107 0314 	add.w	r3, r7, #20
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	605a      	str	r2, [r3, #4]
 800227a:	609a      	str	r2, [r3, #8]
 800227c:	60da      	str	r2, [r3, #12]
 800227e:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM3)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a17      	ldr	r2, [pc, #92]	; (80022e4 <HAL_TIM_PWM_MspInit+0x7c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d127      	bne.n	80022da <HAL_TIM_PWM_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800228a:	4b17      	ldr	r3, [pc, #92]	; (80022e8 <HAL_TIM_PWM_MspInit+0x80>)
 800228c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228e:	4a16      	ldr	r2, [pc, #88]	; (80022e8 <HAL_TIM_PWM_MspInit+0x80>)
 8002290:	f043 0302 	orr.w	r3, r3, #2
 8002294:	6413      	str	r3, [r2, #64]	; 0x40
 8002296:	4b14      	ldr	r3, [pc, #80]	; (80022e8 <HAL_TIM_PWM_MspInit+0x80>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	613b      	str	r3, [r7, #16]
 80022a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022a2:	4b11      	ldr	r3, [pc, #68]	; (80022e8 <HAL_TIM_PWM_MspInit+0x80>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a6:	4a10      	ldr	r2, [pc, #64]	; (80022e8 <HAL_TIM_PWM_MspInit+0x80>)
 80022a8:	f043 0304 	orr.w	r3, r3, #4
 80022ac:	6313      	str	r3, [r2, #48]	; 0x30
 80022ae:	4b0e      	ldr	r3, [pc, #56]	; (80022e8 <HAL_TIM_PWM_MspInit+0x80>)
 80022b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b2:	f003 0304 	and.w	r3, r3, #4
 80022b6:	60fb      	str	r3, [r7, #12]
 80022b8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80022ba:	2340      	movs	r3, #64	; 0x40
 80022bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022be:	2302      	movs	r3, #2
 80022c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c6:	2300      	movs	r3, #0
 80022c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022ca:	2302      	movs	r3, #2
 80022cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022ce:	f107 0314 	add.w	r3, r7, #20
 80022d2:	4619      	mov	r1, r3
 80022d4:	4805      	ldr	r0, [pc, #20]	; (80022ec <HAL_TIM_PWM_MspInit+0x84>)
 80022d6:	f000 ff0b 	bl	80030f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80022da:	bf00      	nop
 80022dc:	3728      	adds	r7, #40	; 0x28
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	40000400 	.word	0x40000400
 80022e8:	40023800 	.word	0x40023800
 80022ec:	40020800 	.word	0x40020800

080022f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b088      	sub	sp, #32
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 030c 	add.w	r3, r7, #12
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a11      	ldr	r2, [pc, #68]	; (8002354 <HAL_TIM_MspPostInit+0x64>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d11c      	bne.n	800234c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002312:	4b11      	ldr	r3, [pc, #68]	; (8002358 <HAL_TIM_MspPostInit+0x68>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002316:	4a10      	ldr	r2, [pc, #64]	; (8002358 <HAL_TIM_MspPostInit+0x68>)
 8002318:	f043 0304 	orr.w	r3, r3, #4
 800231c:	6313      	str	r3, [r2, #48]	; 0x30
 800231e:	4b0e      	ldr	r3, [pc, #56]	; (8002358 <HAL_TIM_MspPostInit+0x68>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	f003 0304 	and.w	r3, r3, #4
 8002326:	60bb      	str	r3, [r7, #8]
 8002328:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800232a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800232e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002330:	2302      	movs	r3, #2
 8002332:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002334:	2300      	movs	r3, #0
 8002336:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002338:	2300      	movs	r3, #0
 800233a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800233c:	2302      	movs	r3, #2
 800233e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002340:	f107 030c 	add.w	r3, r7, #12
 8002344:	4619      	mov	r1, r3
 8002346:	4805      	ldr	r0, [pc, #20]	; (800235c <HAL_TIM_MspPostInit+0x6c>)
 8002348:	f000 fed2 	bl	80030f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800234c:	bf00      	nop
 800234e:	3720      	adds	r7, #32
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	40000400 	.word	0x40000400
 8002358:	40023800 	.word	0x40023800
 800235c:	40020800 	.word	0x40020800

08002360 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b0aa      	sub	sp, #168	; 0xa8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002368:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
 8002376:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002378:	f107 0310 	add.w	r3, r7, #16
 800237c:	2284      	movs	r2, #132	; 0x84
 800237e:	2100      	movs	r1, #0
 8002380:	4618      	mov	r0, r3
 8002382:	f005 fa23 	bl	80077cc <memset>
  if(huart->Instance==USART3)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a22      	ldr	r2, [pc, #136]	; (8002414 <HAL_UART_MspInit+0xb4>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d13c      	bne.n	800240a <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002390:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002394:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002396:	2300      	movs	r3, #0
 8002398:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800239a:	f107 0310 	add.w	r3, r7, #16
 800239e:	4618      	mov	r0, r3
 80023a0:	f002 fc7e 	bl	8004ca0 <HAL_RCCEx_PeriphCLKConfig>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80023aa:	f7ff fdf7 	bl	8001f9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80023ae:	4b1a      	ldr	r3, [pc, #104]	; (8002418 <HAL_UART_MspInit+0xb8>)
 80023b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b2:	4a19      	ldr	r2, [pc, #100]	; (8002418 <HAL_UART_MspInit+0xb8>)
 80023b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023b8:	6413      	str	r3, [r2, #64]	; 0x40
 80023ba:	4b17      	ldr	r3, [pc, #92]	; (8002418 <HAL_UART_MspInit+0xb8>)
 80023bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023c2:	60fb      	str	r3, [r7, #12]
 80023c4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023c6:	4b14      	ldr	r3, [pc, #80]	; (8002418 <HAL_UART_MspInit+0xb8>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4a13      	ldr	r2, [pc, #76]	; (8002418 <HAL_UART_MspInit+0xb8>)
 80023cc:	f043 0308 	orr.w	r3, r3, #8
 80023d0:	6313      	str	r3, [r2, #48]	; 0x30
 80023d2:	4b11      	ldr	r3, [pc, #68]	; (8002418 <HAL_UART_MspInit+0xb8>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	60bb      	str	r3, [r7, #8]
 80023dc:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80023de:	f44f 7340 	mov.w	r3, #768	; 0x300
 80023e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e6:	2302      	movs	r3, #2
 80023e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023ec:	2301      	movs	r3, #1
 80023ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f2:	2303      	movs	r3, #3
 80023f4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80023f8:	2307      	movs	r3, #7
 80023fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023fe:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002402:	4619      	mov	r1, r3
 8002404:	4805      	ldr	r0, [pc, #20]	; (800241c <HAL_UART_MspInit+0xbc>)
 8002406:	f000 fe73 	bl	80030f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800240a:	bf00      	nop
 800240c:	37a8      	adds	r7, #168	; 0xa8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	40004800 	.word	0x40004800
 8002418:	40023800 	.word	0x40023800
 800241c:	40020c00 	.word	0x40020c00

08002420 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b0ac      	sub	sp, #176	; 0xb0
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002428:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
 8002430:	605a      	str	r2, [r3, #4]
 8002432:	609a      	str	r2, [r3, #8]
 8002434:	60da      	str	r2, [r3, #12]
 8002436:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002438:	f107 0318 	add.w	r3, r7, #24
 800243c:	2284      	movs	r2, #132	; 0x84
 800243e:	2100      	movs	r1, #0
 8002440:	4618      	mov	r0, r3
 8002442:	f005 f9c3 	bl	80077cc <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800244e:	d159      	bne.n	8002504 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002450:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002454:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002456:	2300      	movs	r3, #0
 8002458:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800245c:	f107 0318 	add.w	r3, r7, #24
 8002460:	4618      	mov	r0, r3
 8002462:	f002 fc1d 	bl	8004ca0 <HAL_RCCEx_PeriphCLKConfig>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800246c:	f7ff fd96 	bl	8001f9c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002470:	4b26      	ldr	r3, [pc, #152]	; (800250c <HAL_PCD_MspInit+0xec>)
 8002472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002474:	4a25      	ldr	r2, [pc, #148]	; (800250c <HAL_PCD_MspInit+0xec>)
 8002476:	f043 0301 	orr.w	r3, r3, #1
 800247a:	6313      	str	r3, [r2, #48]	; 0x30
 800247c:	4b23      	ldr	r3, [pc, #140]	; (800250c <HAL_PCD_MspInit+0xec>)
 800247e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	617b      	str	r3, [r7, #20]
 8002486:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002488:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800248c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002490:	2302      	movs	r3, #2
 8002492:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002496:	2300      	movs	r3, #0
 8002498:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800249c:	2303      	movs	r3, #3
 800249e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80024a2:	230a      	movs	r3, #10
 80024a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80024ac:	4619      	mov	r1, r3
 80024ae:	4818      	ldr	r0, [pc, #96]	; (8002510 <HAL_PCD_MspInit+0xf0>)
 80024b0:	f000 fe1e 	bl	80030f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80024b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024b8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024bc:	2300      	movs	r3, #0
 80024be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80024c8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80024cc:	4619      	mov	r1, r3
 80024ce:	4810      	ldr	r0, [pc, #64]	; (8002510 <HAL_PCD_MspInit+0xf0>)
 80024d0:	f000 fe0e 	bl	80030f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80024d4:	4b0d      	ldr	r3, [pc, #52]	; (800250c <HAL_PCD_MspInit+0xec>)
 80024d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024d8:	4a0c      	ldr	r2, [pc, #48]	; (800250c <HAL_PCD_MspInit+0xec>)
 80024da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024de:	6353      	str	r3, [r2, #52]	; 0x34
 80024e0:	4b0a      	ldr	r3, [pc, #40]	; (800250c <HAL_PCD_MspInit+0xec>)
 80024e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024e8:	613b      	str	r3, [r7, #16]
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	4b07      	ldr	r3, [pc, #28]	; (800250c <HAL_PCD_MspInit+0xec>)
 80024ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f0:	4a06      	ldr	r2, [pc, #24]	; (800250c <HAL_PCD_MspInit+0xec>)
 80024f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024f6:	6453      	str	r3, [r2, #68]	; 0x44
 80024f8:	4b04      	ldr	r3, [pc, #16]	; (800250c <HAL_PCD_MspInit+0xec>)
 80024fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002504:	bf00      	nop
 8002506:	37b0      	adds	r7, #176	; 0xb0
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40023800 	.word	0x40023800
 8002510:	40020000 	.word	0x40020000

08002514 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002518:	e7fe      	b.n	8002518 <NMI_Handler+0x4>

0800251a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800251a:	b480      	push	{r7}
 800251c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800251e:	e7fe      	b.n	800251e <HardFault_Handler+0x4>

08002520 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002524:	e7fe      	b.n	8002524 <MemManage_Handler+0x4>

08002526 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002526:	b480      	push	{r7}
 8002528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800252a:	e7fe      	b.n	800252a <BusFault_Handler+0x4>

0800252c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002530:	e7fe      	b.n	8002530 <UsageFault_Handler+0x4>

08002532 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002532:	b480      	push	{r7}
 8002534:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002536:	bf00      	nop
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr

0800254e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800254e:	b480      	push	{r7}
 8002550:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002560:	f000 f94a 	bl	80027f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002564:	bf00      	nop
 8002566:	bd80      	pop	{r7, pc}

08002568 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800256c:	4802      	ldr	r0, [pc, #8]	; (8002578 <TIM2_IRQHandler+0x10>)
 800256e:	f003 f9a9 	bl	80058c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	200004a4 	.word	0x200004a4

0800257c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  return 1;
 8002580:	2301      	movs	r3, #1
}
 8002582:	4618      	mov	r0, r3
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <_kill>:

int _kill(int pid, int sig)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002596:	f005 f8ef 	bl	8007778 <__errno>
 800259a:	4603      	mov	r3, r0
 800259c:	2216      	movs	r2, #22
 800259e:	601a      	str	r2, [r3, #0]
  return -1;
 80025a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3708      	adds	r7, #8
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <_exit>:

void _exit (int status)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80025b4:	f04f 31ff 	mov.w	r1, #4294967295
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f7ff ffe7 	bl	800258c <_kill>
  while (1) {}    /* Make sure we hang here */
 80025be:	e7fe      	b.n	80025be <_exit+0x12>

080025c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025cc:	2300      	movs	r3, #0
 80025ce:	617b      	str	r3, [r7, #20]
 80025d0:	e00a      	b.n	80025e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025d2:	f3af 8000 	nop.w
 80025d6:	4601      	mov	r1, r0
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	1c5a      	adds	r2, r3, #1
 80025dc:	60ba      	str	r2, [r7, #8]
 80025de:	b2ca      	uxtb	r2, r1
 80025e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	3301      	adds	r3, #1
 80025e6:	617b      	str	r3, [r7, #20]
 80025e8:	697a      	ldr	r2, [r7, #20]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	dbf0      	blt.n	80025d2 <_read+0x12>
  }

  return len;
 80025f0:	687b      	ldr	r3, [r7, #4]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b086      	sub	sp, #24
 80025fe:	af00      	add	r7, sp, #0
 8002600:	60f8      	str	r0, [r7, #12]
 8002602:	60b9      	str	r1, [r7, #8]
 8002604:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002606:	2300      	movs	r3, #0
 8002608:	617b      	str	r3, [r7, #20]
 800260a:	e009      	b.n	8002620 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	1c5a      	adds	r2, r3, #1
 8002610:	60ba      	str	r2, [r7, #8]
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	4618      	mov	r0, r3
 8002616:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	3301      	adds	r3, #1
 800261e:	617b      	str	r3, [r7, #20]
 8002620:	697a      	ldr	r2, [r7, #20]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	429a      	cmp	r2, r3
 8002626:	dbf1      	blt.n	800260c <_write+0x12>
  }
  return len;
 8002628:	687b      	ldr	r3, [r7, #4]
}
 800262a:	4618      	mov	r0, r3
 800262c:	3718      	adds	r7, #24
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <_close>:

int _close(int file)
{
 8002632:	b480      	push	{r7}
 8002634:	b083      	sub	sp, #12
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800263a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800263e:	4618      	mov	r0, r3
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr

0800264a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800264a:	b480      	push	{r7}
 800264c:	b083      	sub	sp, #12
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
 8002652:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800265a:	605a      	str	r2, [r3, #4]
  return 0;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <_isatty>:

int _isatty(int file)
{
 800266a:	b480      	push	{r7}
 800266c:	b083      	sub	sp, #12
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002672:	2301      	movs	r3, #1
}
 8002674:	4618      	mov	r0, r3
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	3714      	adds	r7, #20
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
	...

0800269c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026a4:	4a14      	ldr	r2, [pc, #80]	; (80026f8 <_sbrk+0x5c>)
 80026a6:	4b15      	ldr	r3, [pc, #84]	; (80026fc <_sbrk+0x60>)
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026b0:	4b13      	ldr	r3, [pc, #76]	; (8002700 <_sbrk+0x64>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d102      	bne.n	80026be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026b8:	4b11      	ldr	r3, [pc, #68]	; (8002700 <_sbrk+0x64>)
 80026ba:	4a12      	ldr	r2, [pc, #72]	; (8002704 <_sbrk+0x68>)
 80026bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026be:	4b10      	ldr	r3, [pc, #64]	; (8002700 <_sbrk+0x64>)
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4413      	add	r3, r2
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d207      	bcs.n	80026dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026cc:	f005 f854 	bl	8007778 <__errno>
 80026d0:	4603      	mov	r3, r0
 80026d2:	220c      	movs	r2, #12
 80026d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026d6:	f04f 33ff 	mov.w	r3, #4294967295
 80026da:	e009      	b.n	80026f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026dc:	4b08      	ldr	r3, [pc, #32]	; (8002700 <_sbrk+0x64>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026e2:	4b07      	ldr	r3, [pc, #28]	; (8002700 <_sbrk+0x64>)
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4413      	add	r3, r2
 80026ea:	4a05      	ldr	r2, [pc, #20]	; (8002700 <_sbrk+0x64>)
 80026ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026ee:	68fb      	ldr	r3, [r7, #12]
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3718      	adds	r7, #24
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	20050000 	.word	0x20050000
 80026fc:	00000400 	.word	0x00000400
 8002700:	20000b40 	.word	0x20000b40
 8002704:	20000b58 	.word	0x20000b58

08002708 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800270c:	4b06      	ldr	r3, [pc, #24]	; (8002728 <SystemInit+0x20>)
 800270e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002712:	4a05      	ldr	r2, [pc, #20]	; (8002728 <SystemInit+0x20>)
 8002714:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002718:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800271c:	bf00      	nop
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	e000ed00 	.word	0xe000ed00

0800272c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800272c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002764 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002730:	480d      	ldr	r0, [pc, #52]	; (8002768 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002732:	490e      	ldr	r1, [pc, #56]	; (800276c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002734:	4a0e      	ldr	r2, [pc, #56]	; (8002770 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002736:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002738:	e002      	b.n	8002740 <LoopCopyDataInit>

0800273a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800273a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800273c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800273e:	3304      	adds	r3, #4

08002740 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002740:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002742:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002744:	d3f9      	bcc.n	800273a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002746:	4a0b      	ldr	r2, [pc, #44]	; (8002774 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002748:	4c0b      	ldr	r4, [pc, #44]	; (8002778 <LoopFillZerobss+0x26>)
  movs r3, #0
 800274a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800274c:	e001      	b.n	8002752 <LoopFillZerobss>

0800274e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800274e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002750:	3204      	adds	r2, #4

08002752 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002752:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002754:	d3fb      	bcc.n	800274e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002756:	f7ff ffd7 	bl	8002708 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800275a:	f005 f813 	bl	8007784 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800275e:	f7ff f8e1 	bl	8001924 <main>
  bx  lr    
 8002762:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002764:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002768:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800276c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002770:	0800a9fc 	.word	0x0800a9fc
  ldr r2, =_sbss
 8002774:	20000328 	.word	0x20000328
  ldr r4, =_ebss
 8002778:	20000b58 	.word	0x20000b58

0800277c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800277c:	e7fe      	b.n	800277c <ADC_IRQHandler>

0800277e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002782:	2003      	movs	r0, #3
 8002784:	f000 f94c 	bl	8002a20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002788:	2000      	movs	r0, #0
 800278a:	f000 f805 	bl	8002798 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800278e:	f7ff fc0b 	bl	8001fa8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	bd80      	pop	{r7, pc}

08002798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027a0:	4b12      	ldr	r3, [pc, #72]	; (80027ec <HAL_InitTick+0x54>)
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	4b12      	ldr	r3, [pc, #72]	; (80027f0 <HAL_InitTick+0x58>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	4619      	mov	r1, r3
 80027aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80027b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 f967 	bl	8002a8a <HAL_SYSTICK_Config>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e00e      	b.n	80027e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b0f      	cmp	r3, #15
 80027ca:	d80a      	bhi.n	80027e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027cc:	2200      	movs	r2, #0
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	f04f 30ff 	mov.w	r0, #4294967295
 80027d4:	f000 f92f 	bl	8002a36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027d8:	4a06      	ldr	r2, [pc, #24]	; (80027f4 <HAL_InitTick+0x5c>)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027de:	2300      	movs	r3, #0
 80027e0:	e000      	b.n	80027e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	2000000c 	.word	0x2000000c
 80027f0:	20000014 	.word	0x20000014
 80027f4:	20000010 	.word	0x20000010

080027f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027fc:	4b06      	ldr	r3, [pc, #24]	; (8002818 <HAL_IncTick+0x20>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	461a      	mov	r2, r3
 8002802:	4b06      	ldr	r3, [pc, #24]	; (800281c <HAL_IncTick+0x24>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4413      	add	r3, r2
 8002808:	4a04      	ldr	r2, [pc, #16]	; (800281c <HAL_IncTick+0x24>)
 800280a:	6013      	str	r3, [r2, #0]
}
 800280c:	bf00      	nop
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	20000014 	.word	0x20000014
 800281c:	20000b44 	.word	0x20000b44

08002820 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  return uwTick;
 8002824:	4b03      	ldr	r3, [pc, #12]	; (8002834 <HAL_GetTick+0x14>)
 8002826:	681b      	ldr	r3, [r3, #0]
}
 8002828:	4618      	mov	r0, r3
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	20000b44 	.word	0x20000b44

08002838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002840:	f7ff ffee 	bl	8002820 <HAL_GetTick>
 8002844:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002850:	d005      	beq.n	800285e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002852:	4b0a      	ldr	r3, [pc, #40]	; (800287c <HAL_Delay+0x44>)
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	461a      	mov	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	4413      	add	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800285e:	bf00      	nop
 8002860:	f7ff ffde 	bl	8002820 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	429a      	cmp	r2, r3
 800286e:	d8f7      	bhi.n	8002860 <HAL_Delay+0x28>
  {
  }
}
 8002870:	bf00      	nop
 8002872:	bf00      	nop
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	20000014 	.word	0x20000014

08002880 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002880:	b480      	push	{r7}
 8002882:	b085      	sub	sp, #20
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f003 0307 	and.w	r3, r3, #7
 800288e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002890:	4b0b      	ldr	r3, [pc, #44]	; (80028c0 <__NVIC_SetPriorityGrouping+0x40>)
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002896:	68ba      	ldr	r2, [r7, #8]
 8002898:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800289c:	4013      	ands	r3, r2
 800289e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80028a8:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <__NVIC_SetPriorityGrouping+0x44>)
 80028aa:	4313      	orrs	r3, r2
 80028ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028ae:	4a04      	ldr	r2, [pc, #16]	; (80028c0 <__NVIC_SetPriorityGrouping+0x40>)
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	60d3      	str	r3, [r2, #12]
}
 80028b4:	bf00      	nop
 80028b6:	3714      	adds	r7, #20
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	e000ed00 	.word	0xe000ed00
 80028c4:	05fa0000 	.word	0x05fa0000

080028c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028cc:	4b04      	ldr	r3, [pc, #16]	; (80028e0 <__NVIC_GetPriorityGrouping+0x18>)
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	0a1b      	lsrs	r3, r3, #8
 80028d2:	f003 0307 	and.w	r3, r3, #7
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr
 80028e0:	e000ed00 	.word	0xe000ed00

080028e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4603      	mov	r3, r0
 80028ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	db0b      	blt.n	800290e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028f6:	79fb      	ldrb	r3, [r7, #7]
 80028f8:	f003 021f 	and.w	r2, r3, #31
 80028fc:	4907      	ldr	r1, [pc, #28]	; (800291c <__NVIC_EnableIRQ+0x38>)
 80028fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002902:	095b      	lsrs	r3, r3, #5
 8002904:	2001      	movs	r0, #1
 8002906:	fa00 f202 	lsl.w	r2, r0, r2
 800290a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800290e:	bf00      	nop
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	e000e100 	.word	0xe000e100

08002920 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	4603      	mov	r3, r0
 8002928:	6039      	str	r1, [r7, #0]
 800292a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800292c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002930:	2b00      	cmp	r3, #0
 8002932:	db0a      	blt.n	800294a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	b2da      	uxtb	r2, r3
 8002938:	490c      	ldr	r1, [pc, #48]	; (800296c <__NVIC_SetPriority+0x4c>)
 800293a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293e:	0112      	lsls	r2, r2, #4
 8002940:	b2d2      	uxtb	r2, r2
 8002942:	440b      	add	r3, r1
 8002944:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002948:	e00a      	b.n	8002960 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	b2da      	uxtb	r2, r3
 800294e:	4908      	ldr	r1, [pc, #32]	; (8002970 <__NVIC_SetPriority+0x50>)
 8002950:	79fb      	ldrb	r3, [r7, #7]
 8002952:	f003 030f 	and.w	r3, r3, #15
 8002956:	3b04      	subs	r3, #4
 8002958:	0112      	lsls	r2, r2, #4
 800295a:	b2d2      	uxtb	r2, r2
 800295c:	440b      	add	r3, r1
 800295e:	761a      	strb	r2, [r3, #24]
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	e000e100 	.word	0xe000e100
 8002970:	e000ed00 	.word	0xe000ed00

08002974 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002974:	b480      	push	{r7}
 8002976:	b089      	sub	sp, #36	; 0x24
 8002978:	af00      	add	r7, sp, #0
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	60b9      	str	r1, [r7, #8]
 800297e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f003 0307 	and.w	r3, r3, #7
 8002986:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	f1c3 0307 	rsb	r3, r3, #7
 800298e:	2b04      	cmp	r3, #4
 8002990:	bf28      	it	cs
 8002992:	2304      	movcs	r3, #4
 8002994:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	3304      	adds	r3, #4
 800299a:	2b06      	cmp	r3, #6
 800299c:	d902      	bls.n	80029a4 <NVIC_EncodePriority+0x30>
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	3b03      	subs	r3, #3
 80029a2:	e000      	b.n	80029a6 <NVIC_EncodePriority+0x32>
 80029a4:	2300      	movs	r3, #0
 80029a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029a8:	f04f 32ff 	mov.w	r2, #4294967295
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	43da      	mvns	r2, r3
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	401a      	ands	r2, r3
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029bc:	f04f 31ff 	mov.w	r1, #4294967295
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	fa01 f303 	lsl.w	r3, r1, r3
 80029c6:	43d9      	mvns	r1, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029cc:	4313      	orrs	r3, r2
         );
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3724      	adds	r7, #36	; 0x24
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
	...

080029dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	3b01      	subs	r3, #1
 80029e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029ec:	d301      	bcc.n	80029f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029ee:	2301      	movs	r3, #1
 80029f0:	e00f      	b.n	8002a12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029f2:	4a0a      	ldr	r2, [pc, #40]	; (8002a1c <SysTick_Config+0x40>)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	3b01      	subs	r3, #1
 80029f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029fa:	210f      	movs	r1, #15
 80029fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002a00:	f7ff ff8e 	bl	8002920 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a04:	4b05      	ldr	r3, [pc, #20]	; (8002a1c <SysTick_Config+0x40>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a0a:	4b04      	ldr	r3, [pc, #16]	; (8002a1c <SysTick_Config+0x40>)
 8002a0c:	2207      	movs	r2, #7
 8002a0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	e000e010 	.word	0xe000e010

08002a20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f7ff ff29 	bl	8002880 <__NVIC_SetPriorityGrouping>
}
 8002a2e:	bf00      	nop
 8002a30:	3708      	adds	r7, #8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b086      	sub	sp, #24
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	60b9      	str	r1, [r7, #8]
 8002a40:	607a      	str	r2, [r7, #4]
 8002a42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a44:	2300      	movs	r3, #0
 8002a46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a48:	f7ff ff3e 	bl	80028c8 <__NVIC_GetPriorityGrouping>
 8002a4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	68b9      	ldr	r1, [r7, #8]
 8002a52:	6978      	ldr	r0, [r7, #20]
 8002a54:	f7ff ff8e 	bl	8002974 <NVIC_EncodePriority>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a5e:	4611      	mov	r1, r2
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff ff5d 	bl	8002920 <__NVIC_SetPriority>
}
 8002a66:	bf00      	nop
 8002a68:	3718      	adds	r7, #24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b082      	sub	sp, #8
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	4603      	mov	r3, r0
 8002a76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7ff ff31 	bl	80028e4 <__NVIC_EnableIRQ>
}
 8002a82:	bf00      	nop
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b082      	sub	sp, #8
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f7ff ffa2 	bl	80029dc <SysTick_Config>
 8002a98:	4603      	mov	r3, r0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
	...

08002aa4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e06a      	b.n	8002b8c <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d106      	bne.n	8002ace <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2223      	movs	r2, #35	; 0x23
 8002ac4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f7ff fa91 	bl	8001ff0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ace:	4b31      	ldr	r3, [pc, #196]	; (8002b94 <HAL_ETH_Init+0xf0>)
 8002ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad2:	4a30      	ldr	r2, [pc, #192]	; (8002b94 <HAL_ETH_Init+0xf0>)
 8002ad4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ad8:	6453      	str	r3, [r2, #68]	; 0x44
 8002ada:	4b2e      	ldr	r3, [pc, #184]	; (8002b94 <HAL_ETH_Init+0xf0>)
 8002adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ade:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ae2:	60bb      	str	r3, [r7, #8]
 8002ae4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002ae6:	4b2c      	ldr	r3, [pc, #176]	; (8002b98 <HAL_ETH_Init+0xf4>)
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	4a2b      	ldr	r2, [pc, #172]	; (8002b98 <HAL_ETH_Init+0xf4>)
 8002aec:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002af0:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002af2:	4b29      	ldr	r3, [pc, #164]	; (8002b98 <HAL_ETH_Init+0xf4>)
 8002af4:	685a      	ldr	r2, [r3, #4]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	4927      	ldr	r1, [pc, #156]	; (8002b98 <HAL_ETH_Init+0xf4>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002b00:	4b25      	ldr	r3, [pc, #148]	; (8002b98 <HAL_ETH_Init+0xf4>)
 8002b02:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	6812      	ldr	r2, [r2, #0]
 8002b12:	f043 0301 	orr.w	r3, r3, #1
 8002b16:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002b1a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b1c:	f7ff fe80 	bl	8002820 <HAL_GetTick>
 8002b20:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002b22:	e011      	b.n	8002b48 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002b24:	f7ff fe7c 	bl	8002820 <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002b32:	d909      	bls.n	8002b48 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2204      	movs	r2, #4
 8002b38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	22e0      	movs	r2, #224	; 0xe0
 8002b40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e021      	b.n	8002b8c <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1e4      	bne.n	8002b24 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f000 f958 	bl	8002e10 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f000 f9ff 	bl	8002f64 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f000 fa55 	bl	8003016 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	461a      	mov	r2, r3
 8002b72:	2100      	movs	r1, #0
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f000 f9bd 	bl	8002ef4 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2210      	movs	r2, #16
 8002b86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3710      	adds	r7, #16
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	40023800 	.word	0x40023800
 8002b98:	40013800 	.word	0x40013800

08002b9c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002bae:	68fa      	ldr	r2, [r7, #12]
 8002bb0:	4b51      	ldr	r3, [pc, #324]	; (8002cf8 <ETH_SetMACConfig+0x15c>)
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	7c1b      	ldrb	r3, [r3, #16]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d102      	bne.n	8002bc4 <ETH_SetMACConfig+0x28>
 8002bbe:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002bc2:	e000      	b.n	8002bc6 <ETH_SetMACConfig+0x2a>
 8002bc4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	7c5b      	ldrb	r3, [r3, #17]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d102      	bne.n	8002bd4 <ETH_SetMACConfig+0x38>
 8002bce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002bd2:	e000      	b.n	8002bd6 <ETH_SetMACConfig+0x3a>
 8002bd4:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002bd6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002bdc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	7fdb      	ldrb	r3, [r3, #31]
 8002be2:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002be4:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002bea:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002bec:	683a      	ldr	r2, [r7, #0]
 8002bee:	7f92      	ldrb	r2, [r2, #30]
 8002bf0:	2a00      	cmp	r2, #0
 8002bf2:	d102      	bne.n	8002bfa <ETH_SetMACConfig+0x5e>
 8002bf4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bf8:	e000      	b.n	8002bfc <ETH_SetMACConfig+0x60>
 8002bfa:	2200      	movs	r2, #0
                        macconf->Speed |
 8002bfc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	7f1b      	ldrb	r3, [r3, #28]
 8002c02:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002c04:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002c0a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	791b      	ldrb	r3, [r3, #4]
 8002c10:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002c12:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002c1a:	2a00      	cmp	r2, #0
 8002c1c:	d102      	bne.n	8002c24 <ETH_SetMACConfig+0x88>
 8002c1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c22:	e000      	b.n	8002c26 <ETH_SetMACConfig+0x8a>
 8002c24:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002c26:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	7bdb      	ldrb	r3, [r3, #15]
 8002c2c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002c2e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002c34:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002c3c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	68fa      	ldr	r2, [r7, #12]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c56:	2001      	movs	r0, #1
 8002c58:	f7ff fdee 	bl	8002838 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	68fa      	ldr	r2, [r7, #12]
 8002c62:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002c6c:	68fa      	ldr	r2, [r7, #12]
 8002c6e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002c72:	4013      	ands	r3, r2
 8002c74:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c7a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002c7c:	683a      	ldr	r2, [r7, #0]
 8002c7e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002c82:	2a00      	cmp	r2, #0
 8002c84:	d101      	bne.n	8002c8a <ETH_SetMACConfig+0xee>
 8002c86:	2280      	movs	r2, #128	; 0x80
 8002c88:	e000      	b.n	8002c8c <ETH_SetMACConfig+0xf0>
 8002c8a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002c8c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002c92:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002c94:	683a      	ldr	r2, [r7, #0]
 8002c96:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8002c9a:	2a01      	cmp	r2, #1
 8002c9c:	d101      	bne.n	8002ca2 <ETH_SetMACConfig+0x106>
 8002c9e:	2208      	movs	r2, #8
 8002ca0:	e000      	b.n	8002ca4 <ETH_SetMACConfig+0x108>
 8002ca2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002ca4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002ca6:	683a      	ldr	r2, [r7, #0]
 8002ca8:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002cac:	2a01      	cmp	r2, #1
 8002cae:	d101      	bne.n	8002cb4 <ETH_SetMACConfig+0x118>
 8002cb0:	2204      	movs	r2, #4
 8002cb2:	e000      	b.n	8002cb6 <ETH_SetMACConfig+0x11a>
 8002cb4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002cb6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002cb8:	683a      	ldr	r2, [r7, #0]
 8002cba:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8002cbe:	2a01      	cmp	r2, #1
 8002cc0:	d101      	bne.n	8002cc6 <ETH_SetMACConfig+0x12a>
 8002cc2:	2202      	movs	r2, #2
 8002cc4:	e000      	b.n	8002cc8 <ETH_SetMACConfig+0x12c>
 8002cc6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	68fa      	ldr	r2, [r7, #12]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ce0:	2001      	movs	r0, #1
 8002ce2:	f7ff fda9 	bl	8002838 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	619a      	str	r2, [r3, #24]
}
 8002cee:	bf00      	nop
 8002cf0:	3710      	adds	r7, #16
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	ff20810f 	.word	0xff20810f

08002cfc <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002d12:	68fa      	ldr	r2, [r7, #12]
 8002d14:	4b3d      	ldr	r3, [pc, #244]	; (8002e0c <ETH_SetDMAConfig+0x110>)
 8002d16:	4013      	ands	r3, r2
 8002d18:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	7b1b      	ldrb	r3, [r3, #12]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d102      	bne.n	8002d28 <ETH_SetDMAConfig+0x2c>
 8002d22:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002d26:	e000      	b.n	8002d2a <ETH_SetDMAConfig+0x2e>
 8002d28:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	7b5b      	ldrb	r3, [r3, #13]
 8002d2e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002d30:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002d32:	683a      	ldr	r2, [r7, #0]
 8002d34:	7f52      	ldrb	r2, [r2, #29]
 8002d36:	2a00      	cmp	r2, #0
 8002d38:	d102      	bne.n	8002d40 <ETH_SetDMAConfig+0x44>
 8002d3a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002d3e:	e000      	b.n	8002d42 <ETH_SetDMAConfig+0x46>
 8002d40:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002d42:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	7b9b      	ldrb	r3, [r3, #14]
 8002d48:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002d4a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002d50:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	7f1b      	ldrb	r3, [r3, #28]
 8002d56:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002d58:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	7f9b      	ldrb	r3, [r3, #30]
 8002d5e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002d60:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002d66:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d6e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002d70:	4313      	orrs	r3, r2
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d80:	461a      	mov	r2, r3
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d92:	2001      	movs	r0, #1
 8002d94:	f7ff fd50 	bl	8002838 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002da0:	461a      	mov	r2, r3
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	791b      	ldrb	r3, [r3, #4]
 8002daa:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002db0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002db6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002dbc:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002dc4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002dc6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dcc:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002dce:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002dd4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	6812      	ldr	r2, [r2, #0]
 8002dda:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002dde:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002de2:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002df0:	2001      	movs	r0, #1
 8002df2:	f7ff fd21 	bl	8002838 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002dfe:	461a      	mov	r2, r3
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6013      	str	r3, [r2, #0]
}
 8002e04:	bf00      	nop
 8002e06:	3710      	adds	r7, #16
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	f8de3f23 	.word	0xf8de3f23

08002e10 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b0a6      	sub	sp, #152	; 0x98
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002e24:	2300      	movs	r3, #0
 8002e26:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002e34:	2300      	movs	r3, #0
 8002e36:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002e40:	2300      	movs	r3, #0
 8002e42:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002e46:	2300      	movs	r3, #0
 8002e48:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002e50:	2300      	movs	r3, #0
 8002e52:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002e56:	2300      	movs	r3, #0
 8002e58:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002e60:	2300      	movs	r3, #0
 8002e62:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002e66:	2300      	movs	r3, #0
 8002e68:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002e72:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e76:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002e78:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002e7c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002e84:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002e88:	4619      	mov	r1, r3
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f7ff fe86 	bl	8002b9c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002e90:	2301      	movs	r3, #1
 8002e92:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002e94:	2301      	movs	r3, #1
 8002e96:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002eac:	2300      	movs	r3, #0
 8002eae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002ec0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ec4:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002ec6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002eca:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002ecc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ed0:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002edc:	2300      	movs	r3, #0
 8002ede:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002ee0:	f107 0308 	add.w	r3, r7, #8
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f7ff ff08 	bl	8002cfc <ETH_SetDMAConfig>
}
 8002eec:	bf00      	nop
 8002eee:	3798      	adds	r7, #152	; 0x98
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b087      	sub	sp, #28
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	3305      	adds	r3, #5
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	021b      	lsls	r3, r3, #8
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	3204      	adds	r2, #4
 8002f0c:	7812      	ldrb	r2, [r2, #0]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002f12:	68ba      	ldr	r2, [r7, #8]
 8002f14:	4b11      	ldr	r3, [pc, #68]	; (8002f5c <ETH_MACAddressConfig+0x68>)
 8002f16:	4413      	add	r3, r2
 8002f18:	461a      	mov	r2, r3
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	3303      	adds	r3, #3
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	061a      	lsls	r2, r3, #24
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	3302      	adds	r3, #2
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	041b      	lsls	r3, r3, #16
 8002f2e:	431a      	orrs	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	3301      	adds	r3, #1
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	021b      	lsls	r3, r3, #8
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	7812      	ldrb	r2, [r2, #0]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002f42:	68ba      	ldr	r2, [r7, #8]
 8002f44:	4b06      	ldr	r3, [pc, #24]	; (8002f60 <ETH_MACAddressConfig+0x6c>)
 8002f46:	4413      	add	r3, r2
 8002f48:	461a      	mov	r2, r3
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	6013      	str	r3, [r2, #0]
}
 8002f4e:	bf00      	nop
 8002f50:	371c      	adds	r7, #28
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	40028040 	.word	0x40028040
 8002f60:	40028044 	.word	0x40028044

08002f64 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b085      	sub	sp, #20
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	60fb      	str	r3, [r7, #12]
 8002f70:	e03e      	b.n	8002ff0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	68d9      	ldr	r1, [r3, #12]
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	4613      	mov	r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	4413      	add	r3, r2
 8002f7e:	00db      	lsls	r3, r3, #3
 8002f80:	440b      	add	r3, r1
 8002f82:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	2200      	movs	r2, #0
 8002f88:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	2200      	movs	r2, #0
 8002f94:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002f9c:	68b9      	ldr	r1, [r7, #8]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68fa      	ldr	r2, [r7, #12]
 8002fa2:	3206      	adds	r2, #6
 8002fa4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d80c      	bhi.n	8002fd4 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	68d9      	ldr	r1, [r3, #12]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	1c5a      	adds	r2, r3, #1
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	00db      	lsls	r3, r3, #3
 8002fca:	440b      	add	r3, r1
 8002fcc:	461a      	mov	r2, r3
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	60da      	str	r2, [r3, #12]
 8002fd2:	e004      	b.n	8002fde <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	461a      	mov	r2, r3
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	3301      	adds	r3, #1
 8002fee:	60fb      	str	r3, [r7, #12]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2b03      	cmp	r3, #3
 8002ff4:	d9bd      	bls.n	8002f72 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	68da      	ldr	r2, [r3, #12]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003008:	611a      	str	r2, [r3, #16]
}
 800300a:	bf00      	nop
 800300c:	3714      	adds	r7, #20
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr

08003016 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003016:	b480      	push	{r7}
 8003018:	b085      	sub	sp, #20
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800301e:	2300      	movs	r3, #0
 8003020:	60fb      	str	r3, [r7, #12]
 8003022:	e046      	b.n	80030b2 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6919      	ldr	r1, [r3, #16]
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	4613      	mov	r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	4413      	add	r3, r2
 8003030:	00db      	lsls	r3, r3, #3
 8003032:	440b      	add	r3, r1
 8003034:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	2200      	movs	r2, #0
 8003040:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	2200      	movs	r2, #0
 8003046:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	2200      	movs	r2, #0
 800304c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	2200      	movs	r2, #0
 8003052:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	2200      	movs	r2, #0
 8003058:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003060:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8003068:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003076:	68b9      	ldr	r1, [r7, #8]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68fa      	ldr	r2, [r7, #12]
 800307c:	3212      	adds	r2, #18
 800307e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2b02      	cmp	r3, #2
 8003086:	d80c      	bhi.n	80030a2 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6919      	ldr	r1, [r3, #16]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	1c5a      	adds	r2, r3, #1
 8003090:	4613      	mov	r3, r2
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	4413      	add	r3, r2
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	440b      	add	r3, r1
 800309a:	461a      	mov	r2, r3
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	60da      	str	r2, [r3, #12]
 80030a0:	e004      	b.n	80030ac <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	461a      	mov	r2, r3
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	3301      	adds	r3, #1
 80030b0:	60fb      	str	r3, [r7, #12]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2b03      	cmp	r3, #3
 80030b6:	d9b5      	bls.n	8003024 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	691a      	ldr	r2, [r3, #16]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80030e2:	60da      	str	r2, [r3, #12]
}
 80030e4:	bf00      	nop
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr

080030f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b089      	sub	sp, #36	; 0x24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80030fa:	2300      	movs	r3, #0
 80030fc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80030fe:	2300      	movs	r3, #0
 8003100:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003102:	2300      	movs	r3, #0
 8003104:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003106:	2300      	movs	r3, #0
 8003108:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800310a:	2300      	movs	r3, #0
 800310c:	61fb      	str	r3, [r7, #28]
 800310e:	e175      	b.n	80033fc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003110:	2201      	movs	r2, #1
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	fa02 f303 	lsl.w	r3, r2, r3
 8003118:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	697a      	ldr	r2, [r7, #20]
 8003120:	4013      	ands	r3, r2
 8003122:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	429a      	cmp	r2, r3
 800312a:	f040 8164 	bne.w	80033f6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f003 0303 	and.w	r3, r3, #3
 8003136:	2b01      	cmp	r3, #1
 8003138:	d005      	beq.n	8003146 <HAL_GPIO_Init+0x56>
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f003 0303 	and.w	r3, r3, #3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d130      	bne.n	80031a8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	2203      	movs	r2, #3
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	43db      	mvns	r3, r3
 8003158:	69ba      	ldr	r2, [r7, #24]
 800315a:	4013      	ands	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	68da      	ldr	r2, [r3, #12]
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	fa02 f303 	lsl.w	r3, r2, r3
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	4313      	orrs	r3, r2
 800316e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800317c:	2201      	movs	r2, #1
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	43db      	mvns	r3, r3
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	4013      	ands	r3, r2
 800318a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	091b      	lsrs	r3, r3, #4
 8003192:	f003 0201 	and.w	r2, r3, #1
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	4313      	orrs	r3, r2
 80031a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f003 0303 	and.w	r3, r3, #3
 80031b0:	2b03      	cmp	r3, #3
 80031b2:	d017      	beq.n	80031e4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	2203      	movs	r2, #3
 80031c0:	fa02 f303 	lsl.w	r3, r2, r3
 80031c4:	43db      	mvns	r3, r3
 80031c6:	69ba      	ldr	r2, [r7, #24]
 80031c8:	4013      	ands	r3, r2
 80031ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	689a      	ldr	r2, [r3, #8]
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	005b      	lsls	r3, r3, #1
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	69ba      	ldr	r2, [r7, #24]
 80031da:	4313      	orrs	r3, r2
 80031dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f003 0303 	and.w	r3, r3, #3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d123      	bne.n	8003238 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	08da      	lsrs	r2, r3, #3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	3208      	adds	r2, #8
 80031f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	220f      	movs	r2, #15
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	43db      	mvns	r3, r3
 800320e:	69ba      	ldr	r2, [r7, #24]
 8003210:	4013      	ands	r3, r2
 8003212:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	691a      	ldr	r2, [r3, #16]
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	f003 0307 	and.w	r3, r3, #7
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	4313      	orrs	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	08da      	lsrs	r2, r3, #3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	3208      	adds	r2, #8
 8003232:	69b9      	ldr	r1, [r7, #24]
 8003234:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	005b      	lsls	r3, r3, #1
 8003242:	2203      	movs	r2, #3
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43db      	mvns	r3, r3
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	4013      	ands	r3, r2
 800324e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f003 0203 	and.w	r2, r3, #3
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4313      	orrs	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003274:	2b00      	cmp	r3, #0
 8003276:	f000 80be 	beq.w	80033f6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800327a:	4b66      	ldr	r3, [pc, #408]	; (8003414 <HAL_GPIO_Init+0x324>)
 800327c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327e:	4a65      	ldr	r2, [pc, #404]	; (8003414 <HAL_GPIO_Init+0x324>)
 8003280:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003284:	6453      	str	r3, [r2, #68]	; 0x44
 8003286:	4b63      	ldr	r3, [pc, #396]	; (8003414 <HAL_GPIO_Init+0x324>)
 8003288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800328e:	60fb      	str	r3, [r7, #12]
 8003290:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003292:	4a61      	ldr	r2, [pc, #388]	; (8003418 <HAL_GPIO_Init+0x328>)
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	089b      	lsrs	r3, r3, #2
 8003298:	3302      	adds	r3, #2
 800329a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800329e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	f003 0303 	and.w	r3, r3, #3
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	220f      	movs	r2, #15
 80032aa:	fa02 f303 	lsl.w	r3, r2, r3
 80032ae:	43db      	mvns	r3, r3
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	4013      	ands	r3, r2
 80032b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a58      	ldr	r2, [pc, #352]	; (800341c <HAL_GPIO_Init+0x32c>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d037      	beq.n	800332e <HAL_GPIO_Init+0x23e>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a57      	ldr	r2, [pc, #348]	; (8003420 <HAL_GPIO_Init+0x330>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d031      	beq.n	800332a <HAL_GPIO_Init+0x23a>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a56      	ldr	r2, [pc, #344]	; (8003424 <HAL_GPIO_Init+0x334>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d02b      	beq.n	8003326 <HAL_GPIO_Init+0x236>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a55      	ldr	r2, [pc, #340]	; (8003428 <HAL_GPIO_Init+0x338>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d025      	beq.n	8003322 <HAL_GPIO_Init+0x232>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a54      	ldr	r2, [pc, #336]	; (800342c <HAL_GPIO_Init+0x33c>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d01f      	beq.n	800331e <HAL_GPIO_Init+0x22e>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a53      	ldr	r2, [pc, #332]	; (8003430 <HAL_GPIO_Init+0x340>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d019      	beq.n	800331a <HAL_GPIO_Init+0x22a>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a52      	ldr	r2, [pc, #328]	; (8003434 <HAL_GPIO_Init+0x344>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d013      	beq.n	8003316 <HAL_GPIO_Init+0x226>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a51      	ldr	r2, [pc, #324]	; (8003438 <HAL_GPIO_Init+0x348>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d00d      	beq.n	8003312 <HAL_GPIO_Init+0x222>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a50      	ldr	r2, [pc, #320]	; (800343c <HAL_GPIO_Init+0x34c>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d007      	beq.n	800330e <HAL_GPIO_Init+0x21e>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a4f      	ldr	r2, [pc, #316]	; (8003440 <HAL_GPIO_Init+0x350>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d101      	bne.n	800330a <HAL_GPIO_Init+0x21a>
 8003306:	2309      	movs	r3, #9
 8003308:	e012      	b.n	8003330 <HAL_GPIO_Init+0x240>
 800330a:	230a      	movs	r3, #10
 800330c:	e010      	b.n	8003330 <HAL_GPIO_Init+0x240>
 800330e:	2308      	movs	r3, #8
 8003310:	e00e      	b.n	8003330 <HAL_GPIO_Init+0x240>
 8003312:	2307      	movs	r3, #7
 8003314:	e00c      	b.n	8003330 <HAL_GPIO_Init+0x240>
 8003316:	2306      	movs	r3, #6
 8003318:	e00a      	b.n	8003330 <HAL_GPIO_Init+0x240>
 800331a:	2305      	movs	r3, #5
 800331c:	e008      	b.n	8003330 <HAL_GPIO_Init+0x240>
 800331e:	2304      	movs	r3, #4
 8003320:	e006      	b.n	8003330 <HAL_GPIO_Init+0x240>
 8003322:	2303      	movs	r3, #3
 8003324:	e004      	b.n	8003330 <HAL_GPIO_Init+0x240>
 8003326:	2302      	movs	r3, #2
 8003328:	e002      	b.n	8003330 <HAL_GPIO_Init+0x240>
 800332a:	2301      	movs	r3, #1
 800332c:	e000      	b.n	8003330 <HAL_GPIO_Init+0x240>
 800332e:	2300      	movs	r3, #0
 8003330:	69fa      	ldr	r2, [r7, #28]
 8003332:	f002 0203 	and.w	r2, r2, #3
 8003336:	0092      	lsls	r2, r2, #2
 8003338:	4093      	lsls	r3, r2
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	4313      	orrs	r3, r2
 800333e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003340:	4935      	ldr	r1, [pc, #212]	; (8003418 <HAL_GPIO_Init+0x328>)
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	089b      	lsrs	r3, r3, #2
 8003346:	3302      	adds	r3, #2
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800334e:	4b3d      	ldr	r3, [pc, #244]	; (8003444 <HAL_GPIO_Init+0x354>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	43db      	mvns	r3, r3
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	4013      	ands	r3, r2
 800335c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d003      	beq.n	8003372 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800336a:	69ba      	ldr	r2, [r7, #24]
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	4313      	orrs	r3, r2
 8003370:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003372:	4a34      	ldr	r2, [pc, #208]	; (8003444 <HAL_GPIO_Init+0x354>)
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003378:	4b32      	ldr	r3, [pc, #200]	; (8003444 <HAL_GPIO_Init+0x354>)
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	43db      	mvns	r3, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4013      	ands	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d003      	beq.n	800339c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	4313      	orrs	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800339c:	4a29      	ldr	r2, [pc, #164]	; (8003444 <HAL_GPIO_Init+0x354>)
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033a2:	4b28      	ldr	r3, [pc, #160]	; (8003444 <HAL_GPIO_Init+0x354>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	43db      	mvns	r3, r3
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	4013      	ands	r3, r2
 80033b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d003      	beq.n	80033c6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033c6:	4a1f      	ldr	r2, [pc, #124]	; (8003444 <HAL_GPIO_Init+0x354>)
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033cc:	4b1d      	ldr	r3, [pc, #116]	; (8003444 <HAL_GPIO_Init+0x354>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	43db      	mvns	r3, r3
 80033d6:	69ba      	ldr	r2, [r7, #24]
 80033d8:	4013      	ands	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d003      	beq.n	80033f0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033f0:	4a14      	ldr	r2, [pc, #80]	; (8003444 <HAL_GPIO_Init+0x354>)
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	3301      	adds	r3, #1
 80033fa:	61fb      	str	r3, [r7, #28]
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	2b0f      	cmp	r3, #15
 8003400:	f67f ae86 	bls.w	8003110 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003404:	bf00      	nop
 8003406:	bf00      	nop
 8003408:	3724      	adds	r7, #36	; 0x24
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	40023800 	.word	0x40023800
 8003418:	40013800 	.word	0x40013800
 800341c:	40020000 	.word	0x40020000
 8003420:	40020400 	.word	0x40020400
 8003424:	40020800 	.word	0x40020800
 8003428:	40020c00 	.word	0x40020c00
 800342c:	40021000 	.word	0x40021000
 8003430:	40021400 	.word	0x40021400
 8003434:	40021800 	.word	0x40021800
 8003438:	40021c00 	.word	0x40021c00
 800343c:	40022000 	.word	0x40022000
 8003440:	40022400 	.word	0x40022400
 8003444:	40013c00 	.word	0x40013c00

08003448 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	460b      	mov	r3, r1
 8003452:	807b      	strh	r3, [r7, #2]
 8003454:	4613      	mov	r3, r2
 8003456:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003458:	787b      	ldrb	r3, [r7, #1]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d003      	beq.n	8003466 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800345e:	887a      	ldrh	r2, [r7, #2]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003464:	e003      	b.n	800346e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003466:	887b      	ldrh	r3, [r7, #2]
 8003468:	041a      	lsls	r2, r3, #16
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	619a      	str	r2, [r3, #24]
}
 800346e:	bf00      	nop
 8003470:	370c      	adds	r7, #12
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
	...

0800347c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d101      	bne.n	800348e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e07f      	b.n	800358e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003494:	b2db      	uxtb	r3, r3
 8003496:	2b00      	cmp	r3, #0
 8003498:	d106      	bne.n	80034a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7fe fe5c 	bl	8002160 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2224      	movs	r2, #36	; 0x24
 80034ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0201 	bic.w	r2, r2, #1
 80034be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685a      	ldr	r2, [r3, #4]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	689a      	ldr	r2, [r3, #8]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d107      	bne.n	80034f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	689a      	ldr	r2, [r3, #8]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034f2:	609a      	str	r2, [r3, #8]
 80034f4:	e006      	b.n	8003504 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	689a      	ldr	r2, [r3, #8]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003502:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	2b02      	cmp	r3, #2
 800350a:	d104      	bne.n	8003516 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003514:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	6859      	ldr	r1, [r3, #4]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	4b1d      	ldr	r3, [pc, #116]	; (8003598 <HAL_I2C_Init+0x11c>)
 8003522:	430b      	orrs	r3, r1
 8003524:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68da      	ldr	r2, [r3, #12]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003534:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	691a      	ldr	r2, [r3, #16]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	430a      	orrs	r2, r1
 800354e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	69d9      	ldr	r1, [r3, #28]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a1a      	ldr	r2, [r3, #32]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f042 0201 	orr.w	r2, r2, #1
 800356e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2220      	movs	r2, #32
 800357a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2200      	movs	r2, #0
 8003582:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	3708      	adds	r7, #8
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	02008000 	.word	0x02008000

0800359c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b088      	sub	sp, #32
 80035a0:	af02      	add	r7, sp, #8
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	4608      	mov	r0, r1
 80035a6:	4611      	mov	r1, r2
 80035a8:	461a      	mov	r2, r3
 80035aa:	4603      	mov	r3, r0
 80035ac:	817b      	strh	r3, [r7, #10]
 80035ae:	460b      	mov	r3, r1
 80035b0:	813b      	strh	r3, [r7, #8]
 80035b2:	4613      	mov	r3, r2
 80035b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b20      	cmp	r3, #32
 80035c0:	f040 80f9 	bne.w	80037b6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80035c4:	6a3b      	ldr	r3, [r7, #32]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d002      	beq.n	80035d0 <HAL_I2C_Mem_Write+0x34>
 80035ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d105      	bne.n	80035dc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035d6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e0ed      	b.n	80037b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d101      	bne.n	80035ea <HAL_I2C_Mem_Write+0x4e>
 80035e6:	2302      	movs	r3, #2
 80035e8:	e0e6      	b.n	80037b8 <HAL_I2C_Mem_Write+0x21c>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80035f2:	f7ff f915 	bl	8002820 <HAL_GetTick>
 80035f6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	9300      	str	r3, [sp, #0]
 80035fc:	2319      	movs	r3, #25
 80035fe:	2201      	movs	r2, #1
 8003600:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003604:	68f8      	ldr	r0, [r7, #12]
 8003606:	f000 fac3 	bl	8003b90 <I2C_WaitOnFlagUntilTimeout>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e0d1      	b.n	80037b8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2221      	movs	r2, #33	; 0x21
 8003618:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2240      	movs	r2, #64	; 0x40
 8003620:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6a3a      	ldr	r2, [r7, #32]
 800362e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003634:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2200      	movs	r2, #0
 800363a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800363c:	88f8      	ldrh	r0, [r7, #6]
 800363e:	893a      	ldrh	r2, [r7, #8]
 8003640:	8979      	ldrh	r1, [r7, #10]
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	9301      	str	r3, [sp, #4]
 8003646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003648:	9300      	str	r3, [sp, #0]
 800364a:	4603      	mov	r3, r0
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	f000 f9d3 	bl	80039f8 <I2C_RequestMemoryWrite>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d005      	beq.n	8003664 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e0a9      	b.n	80037b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003668:	b29b      	uxth	r3, r3
 800366a:	2bff      	cmp	r3, #255	; 0xff
 800366c:	d90e      	bls.n	800368c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	22ff      	movs	r2, #255	; 0xff
 8003672:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003678:	b2da      	uxtb	r2, r3
 800367a:	8979      	ldrh	r1, [r7, #10]
 800367c:	2300      	movs	r3, #0
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003684:	68f8      	ldr	r0, [r7, #12]
 8003686:	f000 fc1f 	bl	8003ec8 <I2C_TransferConfig>
 800368a:	e00f      	b.n	80036ac <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003690:	b29a      	uxth	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800369a:	b2da      	uxtb	r2, r3
 800369c:	8979      	ldrh	r1, [r7, #10]
 800369e:	2300      	movs	r3, #0
 80036a0:	9300      	str	r3, [sp, #0]
 80036a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036a6:	68f8      	ldr	r0, [r7, #12]
 80036a8:	f000 fc0e 	bl	8003ec8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036ac:	697a      	ldr	r2, [r7, #20]
 80036ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80036b0:	68f8      	ldr	r0, [r7, #12]
 80036b2:	f000 faad 	bl	8003c10 <I2C_WaitOnTXISFlagUntilTimeout>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d001      	beq.n	80036c0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e07b      	b.n	80037b8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c4:	781a      	ldrb	r2, [r3, #0]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d0:	1c5a      	adds	r2, r3, #1
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036da:	b29b      	uxth	r3, r3
 80036dc:	3b01      	subs	r3, #1
 80036de:	b29a      	uxth	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e8:	3b01      	subs	r3, #1
 80036ea:	b29a      	uxth	r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d034      	beq.n	8003764 <HAL_I2C_Mem_Write+0x1c8>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d130      	bne.n	8003764 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	9300      	str	r3, [sp, #0]
 8003706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003708:	2200      	movs	r2, #0
 800370a:	2180      	movs	r1, #128	; 0x80
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	f000 fa3f 	bl	8003b90 <I2C_WaitOnFlagUntilTimeout>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d001      	beq.n	800371c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e04d      	b.n	80037b8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003720:	b29b      	uxth	r3, r3
 8003722:	2bff      	cmp	r3, #255	; 0xff
 8003724:	d90e      	bls.n	8003744 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	22ff      	movs	r2, #255	; 0xff
 800372a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003730:	b2da      	uxtb	r2, r3
 8003732:	8979      	ldrh	r1, [r7, #10]
 8003734:	2300      	movs	r3, #0
 8003736:	9300      	str	r3, [sp, #0]
 8003738:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800373c:	68f8      	ldr	r0, [r7, #12]
 800373e:	f000 fbc3 	bl	8003ec8 <I2C_TransferConfig>
 8003742:	e00f      	b.n	8003764 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003748:	b29a      	uxth	r2, r3
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003752:	b2da      	uxtb	r2, r3
 8003754:	8979      	ldrh	r1, [r7, #10]
 8003756:	2300      	movs	r3, #0
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800375e:	68f8      	ldr	r0, [r7, #12]
 8003760:	f000 fbb2 	bl	8003ec8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003768:	b29b      	uxth	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	d19e      	bne.n	80036ac <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003772:	68f8      	ldr	r0, [r7, #12]
 8003774:	f000 fa8c 	bl	8003c90 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e01a      	b.n	80037b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2220      	movs	r2, #32
 8003788:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	6859      	ldr	r1, [r3, #4]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	4b0a      	ldr	r3, [pc, #40]	; (80037c0 <HAL_I2C_Mem_Write+0x224>)
 8003796:	400b      	ands	r3, r1
 8003798:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2220      	movs	r2, #32
 800379e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80037b2:	2300      	movs	r3, #0
 80037b4:	e000      	b.n	80037b8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80037b6:	2302      	movs	r3, #2
  }
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3718      	adds	r7, #24
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	fe00e800 	.word	0xfe00e800

080037c4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b088      	sub	sp, #32
 80037c8:	af02      	add	r7, sp, #8
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	4608      	mov	r0, r1
 80037ce:	4611      	mov	r1, r2
 80037d0:	461a      	mov	r2, r3
 80037d2:	4603      	mov	r3, r0
 80037d4:	817b      	strh	r3, [r7, #10]
 80037d6:	460b      	mov	r3, r1
 80037d8:	813b      	strh	r3, [r7, #8]
 80037da:	4613      	mov	r3, r2
 80037dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	2b20      	cmp	r3, #32
 80037e8:	f040 80fd 	bne.w	80039e6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80037ec:	6a3b      	ldr	r3, [r7, #32]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d002      	beq.n	80037f8 <HAL_I2C_Mem_Read+0x34>
 80037f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d105      	bne.n	8003804 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037fe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e0f1      	b.n	80039e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800380a:	2b01      	cmp	r3, #1
 800380c:	d101      	bne.n	8003812 <HAL_I2C_Mem_Read+0x4e>
 800380e:	2302      	movs	r3, #2
 8003810:	e0ea      	b.n	80039e8 <HAL_I2C_Mem_Read+0x224>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800381a:	f7ff f801 	bl	8002820 <HAL_GetTick>
 800381e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	9300      	str	r3, [sp, #0]
 8003824:	2319      	movs	r3, #25
 8003826:	2201      	movs	r2, #1
 8003828:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f000 f9af 	bl	8003b90 <I2C_WaitOnFlagUntilTimeout>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d001      	beq.n	800383c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e0d5      	b.n	80039e8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2222      	movs	r2, #34	; 0x22
 8003840:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2240      	movs	r2, #64	; 0x40
 8003848:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2200      	movs	r2, #0
 8003850:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a3a      	ldr	r2, [r7, #32]
 8003856:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800385c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003864:	88f8      	ldrh	r0, [r7, #6]
 8003866:	893a      	ldrh	r2, [r7, #8]
 8003868:	8979      	ldrh	r1, [r7, #10]
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	9301      	str	r3, [sp, #4]
 800386e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003870:	9300      	str	r3, [sp, #0]
 8003872:	4603      	mov	r3, r0
 8003874:	68f8      	ldr	r0, [r7, #12]
 8003876:	f000 f913 	bl	8003aa0 <I2C_RequestMemoryRead>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d005      	beq.n	800388c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e0ad      	b.n	80039e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003890:	b29b      	uxth	r3, r3
 8003892:	2bff      	cmp	r3, #255	; 0xff
 8003894:	d90e      	bls.n	80038b4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	22ff      	movs	r2, #255	; 0xff
 800389a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038a0:	b2da      	uxtb	r2, r3
 80038a2:	8979      	ldrh	r1, [r7, #10]
 80038a4:	4b52      	ldr	r3, [pc, #328]	; (80039f0 <HAL_I2C_Mem_Read+0x22c>)
 80038a6:	9300      	str	r3, [sp, #0]
 80038a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f000 fb0b 	bl	8003ec8 <I2C_TransferConfig>
 80038b2:	e00f      	b.n	80038d4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038b8:	b29a      	uxth	r2, r3
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038c2:	b2da      	uxtb	r2, r3
 80038c4:	8979      	ldrh	r1, [r7, #10]
 80038c6:	4b4a      	ldr	r3, [pc, #296]	; (80039f0 <HAL_I2C_Mem_Read+0x22c>)
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f000 fafa 	bl	8003ec8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	9300      	str	r3, [sp, #0]
 80038d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038da:	2200      	movs	r2, #0
 80038dc:	2104      	movs	r1, #4
 80038de:	68f8      	ldr	r0, [r7, #12]
 80038e0:	f000 f956 	bl	8003b90 <I2C_WaitOnFlagUntilTimeout>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e07c      	b.n	80039e8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f8:	b2d2      	uxtb	r2, r2
 80038fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003900:	1c5a      	adds	r2, r3, #1
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800390a:	3b01      	subs	r3, #1
 800390c:	b29a      	uxth	r2, r3
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003916:	b29b      	uxth	r3, r3
 8003918:	3b01      	subs	r3, #1
 800391a:	b29a      	uxth	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003924:	b29b      	uxth	r3, r3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d034      	beq.n	8003994 <HAL_I2C_Mem_Read+0x1d0>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800392e:	2b00      	cmp	r3, #0
 8003930:	d130      	bne.n	8003994 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	9300      	str	r3, [sp, #0]
 8003936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003938:	2200      	movs	r2, #0
 800393a:	2180      	movs	r1, #128	; 0x80
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	f000 f927 	bl	8003b90 <I2C_WaitOnFlagUntilTimeout>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e04d      	b.n	80039e8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003950:	b29b      	uxth	r3, r3
 8003952:	2bff      	cmp	r3, #255	; 0xff
 8003954:	d90e      	bls.n	8003974 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	22ff      	movs	r2, #255	; 0xff
 800395a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003960:	b2da      	uxtb	r2, r3
 8003962:	8979      	ldrh	r1, [r7, #10]
 8003964:	2300      	movs	r3, #0
 8003966:	9300      	str	r3, [sp, #0]
 8003968:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800396c:	68f8      	ldr	r0, [r7, #12]
 800396e:	f000 faab 	bl	8003ec8 <I2C_TransferConfig>
 8003972:	e00f      	b.n	8003994 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003978:	b29a      	uxth	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003982:	b2da      	uxtb	r2, r3
 8003984:	8979      	ldrh	r1, [r7, #10]
 8003986:	2300      	movs	r3, #0
 8003988:	9300      	str	r3, [sp, #0]
 800398a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800398e:	68f8      	ldr	r0, [r7, #12]
 8003990:	f000 fa9a 	bl	8003ec8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003998:	b29b      	uxth	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d19a      	bne.n	80038d4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800399e:	697a      	ldr	r2, [r7, #20]
 80039a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f000 f974 	bl	8003c90 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e01a      	b.n	80039e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2220      	movs	r2, #32
 80039b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	6859      	ldr	r1, [r3, #4]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	4b0b      	ldr	r3, [pc, #44]	; (80039f4 <HAL_I2C_Mem_Read+0x230>)
 80039c6:	400b      	ands	r3, r1
 80039c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2220      	movs	r2, #32
 80039ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80039e2:	2300      	movs	r3, #0
 80039e4:	e000      	b.n	80039e8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80039e6:	2302      	movs	r3, #2
  }
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3718      	adds	r7, #24
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	80002400 	.word	0x80002400
 80039f4:	fe00e800 	.word	0xfe00e800

080039f8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b086      	sub	sp, #24
 80039fc:	af02      	add	r7, sp, #8
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	4608      	mov	r0, r1
 8003a02:	4611      	mov	r1, r2
 8003a04:	461a      	mov	r2, r3
 8003a06:	4603      	mov	r3, r0
 8003a08:	817b      	strh	r3, [r7, #10]
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	813b      	strh	r3, [r7, #8]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003a12:	88fb      	ldrh	r3, [r7, #6]
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	8979      	ldrh	r1, [r7, #10]
 8003a18:	4b20      	ldr	r3, [pc, #128]	; (8003a9c <I2C_RequestMemoryWrite+0xa4>)
 8003a1a:	9300      	str	r3, [sp, #0]
 8003a1c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a20:	68f8      	ldr	r0, [r7, #12]
 8003a22:	f000 fa51 	bl	8003ec8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a26:	69fa      	ldr	r2, [r7, #28]
 8003a28:	69b9      	ldr	r1, [r7, #24]
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f000 f8f0 	bl	8003c10 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d001      	beq.n	8003a3a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e02c      	b.n	8003a94 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a3a:	88fb      	ldrh	r3, [r7, #6]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d105      	bne.n	8003a4c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a40:	893b      	ldrh	r3, [r7, #8]
 8003a42:	b2da      	uxtb	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	629a      	str	r2, [r3, #40]	; 0x28
 8003a4a:	e015      	b.n	8003a78 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003a4c:	893b      	ldrh	r3, [r7, #8]
 8003a4e:	0a1b      	lsrs	r3, r3, #8
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	b2da      	uxtb	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a5a:	69fa      	ldr	r2, [r7, #28]
 8003a5c:	69b9      	ldr	r1, [r7, #24]
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 f8d6 	bl	8003c10 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e012      	b.n	8003a94 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a6e:	893b      	ldrh	r3, [r7, #8]
 8003a70:	b2da      	uxtb	r2, r3
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	2180      	movs	r1, #128	; 0x80
 8003a82:	68f8      	ldr	r0, [r7, #12]
 8003a84:	f000 f884 	bl	8003b90 <I2C_WaitOnFlagUntilTimeout>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e000      	b.n	8003a94 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	80002000 	.word	0x80002000

08003aa0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b086      	sub	sp, #24
 8003aa4:	af02      	add	r7, sp, #8
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	4608      	mov	r0, r1
 8003aaa:	4611      	mov	r1, r2
 8003aac:	461a      	mov	r2, r3
 8003aae:	4603      	mov	r3, r0
 8003ab0:	817b      	strh	r3, [r7, #10]
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	813b      	strh	r3, [r7, #8]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003aba:	88fb      	ldrh	r3, [r7, #6]
 8003abc:	b2da      	uxtb	r2, r3
 8003abe:	8979      	ldrh	r1, [r7, #10]
 8003ac0:	4b20      	ldr	r3, [pc, #128]	; (8003b44 <I2C_RequestMemoryRead+0xa4>)
 8003ac2:	9300      	str	r3, [sp, #0]
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	68f8      	ldr	r0, [r7, #12]
 8003ac8:	f000 f9fe 	bl	8003ec8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003acc:	69fa      	ldr	r2, [r7, #28]
 8003ace:	69b9      	ldr	r1, [r7, #24]
 8003ad0:	68f8      	ldr	r0, [r7, #12]
 8003ad2:	f000 f89d 	bl	8003c10 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e02c      	b.n	8003b3a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ae0:	88fb      	ldrh	r3, [r7, #6]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d105      	bne.n	8003af2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ae6:	893b      	ldrh	r3, [r7, #8]
 8003ae8:	b2da      	uxtb	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	629a      	str	r2, [r3, #40]	; 0x28
 8003af0:	e015      	b.n	8003b1e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003af2:	893b      	ldrh	r3, [r7, #8]
 8003af4:	0a1b      	lsrs	r3, r3, #8
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	b2da      	uxtb	r2, r3
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b00:	69fa      	ldr	r2, [r7, #28]
 8003b02:	69b9      	ldr	r1, [r7, #24]
 8003b04:	68f8      	ldr	r0, [r7, #12]
 8003b06:	f000 f883 	bl	8003c10 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d001      	beq.n	8003b14 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e012      	b.n	8003b3a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b14:	893b      	ldrh	r3, [r7, #8]
 8003b16:	b2da      	uxtb	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	9300      	str	r3, [sp, #0]
 8003b22:	69bb      	ldr	r3, [r7, #24]
 8003b24:	2200      	movs	r2, #0
 8003b26:	2140      	movs	r1, #64	; 0x40
 8003b28:	68f8      	ldr	r0, [r7, #12]
 8003b2a:	f000 f831 	bl	8003b90 <I2C_WaitOnFlagUntilTimeout>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d001      	beq.n	8003b38 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e000      	b.n	8003b3a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3710      	adds	r7, #16
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	80002000 	.word	0x80002000

08003b48 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d103      	bne.n	8003b66 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2200      	movs	r2, #0
 8003b64:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d007      	beq.n	8003b84 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	699a      	ldr	r2, [r3, #24]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	619a      	str	r2, [r3, #24]
  }
}
 8003b84:	bf00      	nop
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	603b      	str	r3, [r7, #0]
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ba0:	e022      	b.n	8003be8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba8:	d01e      	beq.n	8003be8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003baa:	f7fe fe39 	bl	8002820 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d302      	bcc.n	8003bc0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d113      	bne.n	8003be8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc4:	f043 0220 	orr.w	r2, r3, #32
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2220      	movs	r2, #32
 8003bd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e00f      	b.n	8003c08 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	699a      	ldr	r2, [r3, #24]
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	68ba      	ldr	r2, [r7, #8]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	bf0c      	ite	eq
 8003bf8:	2301      	moveq	r3, #1
 8003bfa:	2300      	movne	r3, #0
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	461a      	mov	r2, r3
 8003c00:	79fb      	ldrb	r3, [r7, #7]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d0cd      	beq.n	8003ba2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3710      	adds	r7, #16
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c1c:	e02c      	b.n	8003c78 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	68b9      	ldr	r1, [r7, #8]
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	f000 f870 	bl	8003d08 <I2C_IsErrorOccurred>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d001      	beq.n	8003c32 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e02a      	b.n	8003c88 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c38:	d01e      	beq.n	8003c78 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c3a:	f7fe fdf1 	bl	8002820 <HAL_GetTick>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	68ba      	ldr	r2, [r7, #8]
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d302      	bcc.n	8003c50 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d113      	bne.n	8003c78 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c54:	f043 0220 	orr.w	r2, r3, #32
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2220      	movs	r2, #32
 8003c60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e007      	b.n	8003c88 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	699b      	ldr	r3, [r3, #24]
 8003c7e:	f003 0302 	and.w	r3, r3, #2
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d1cb      	bne.n	8003c1e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c9c:	e028      	b.n	8003cf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	68b9      	ldr	r1, [r7, #8]
 8003ca2:	68f8      	ldr	r0, [r7, #12]
 8003ca4:	f000 f830 	bl	8003d08 <I2C_IsErrorOccurred>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d001      	beq.n	8003cb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e026      	b.n	8003d00 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cb2:	f7fe fdb5 	bl	8002820 <HAL_GetTick>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	68ba      	ldr	r2, [r7, #8]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d302      	bcc.n	8003cc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d113      	bne.n	8003cf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ccc:	f043 0220 	orr.w	r2, r3, #32
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2220      	movs	r2, #32
 8003cd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e007      	b.n	8003d00 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	699b      	ldr	r3, [r3, #24]
 8003cf6:	f003 0320 	and.w	r3, r3, #32
 8003cfa:	2b20      	cmp	r3, #32
 8003cfc:	d1cf      	bne.n	8003c9e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b08a      	sub	sp, #40	; 0x28
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	60b9      	str	r1, [r7, #8]
 8003d12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d14:	2300      	movs	r3, #0
 8003d16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	699b      	ldr	r3, [r3, #24]
 8003d20:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003d22:	2300      	movs	r3, #0
 8003d24:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	f003 0310 	and.w	r3, r3, #16
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d068      	beq.n	8003e06 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2210      	movs	r2, #16
 8003d3a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003d3c:	e049      	b.n	8003dd2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d44:	d045      	beq.n	8003dd2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d46:	f7fe fd6b 	bl	8002820 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	68ba      	ldr	r2, [r7, #8]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d302      	bcc.n	8003d5c <I2C_IsErrorOccurred+0x54>
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d13a      	bne.n	8003dd2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d66:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003d6e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	699b      	ldr	r3, [r3, #24]
 8003d76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d7e:	d121      	bne.n	8003dc4 <I2C_IsErrorOccurred+0xbc>
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d86:	d01d      	beq.n	8003dc4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003d88:	7cfb      	ldrb	r3, [r7, #19]
 8003d8a:	2b20      	cmp	r3, #32
 8003d8c:	d01a      	beq.n	8003dc4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d9c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003d9e:	f7fe fd3f 	bl	8002820 <HAL_GetTick>
 8003da2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003da4:	e00e      	b.n	8003dc4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003da6:	f7fe fd3b 	bl	8002820 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	2b19      	cmp	r3, #25
 8003db2:	d907      	bls.n	8003dc4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8003db4:	6a3b      	ldr	r3, [r7, #32]
 8003db6:	f043 0320 	orr.w	r3, r3, #32
 8003dba:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003dc2:	e006      	b.n	8003dd2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	f003 0320 	and.w	r3, r3, #32
 8003dce:	2b20      	cmp	r3, #32
 8003dd0:	d1e9      	bne.n	8003da6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	f003 0320 	and.w	r3, r3, #32
 8003ddc:	2b20      	cmp	r3, #32
 8003dde:	d003      	beq.n	8003de8 <I2C_IsErrorOccurred+0xe0>
 8003de0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d0aa      	beq.n	8003d3e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003de8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d103      	bne.n	8003df8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2220      	movs	r2, #32
 8003df6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003df8:	6a3b      	ldr	r3, [r7, #32]
 8003dfa:	f043 0304 	orr.w	r3, r3, #4
 8003dfe:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003e0e:	69bb      	ldr	r3, [r7, #24]
 8003e10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00b      	beq.n	8003e30 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003e18:	6a3b      	ldr	r3, [r7, #32]
 8003e1a:	f043 0301 	orr.w	r3, r3, #1
 8003e1e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e28:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00b      	beq.n	8003e52 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003e3a:	6a3b      	ldr	r3, [r7, #32]
 8003e3c:	f043 0308 	orr.w	r3, r3, #8
 8003e40:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e4a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00b      	beq.n	8003e74 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003e5c:	6a3b      	ldr	r3, [r7, #32]
 8003e5e:	f043 0302 	orr.w	r3, r3, #2
 8003e62:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e6c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003e74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d01c      	beq.n	8003eb6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003e7c:	68f8      	ldr	r0, [r7, #12]
 8003e7e:	f7ff fe63 	bl	8003b48 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	6859      	ldr	r1, [r3, #4]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	4b0d      	ldr	r3, [pc, #52]	; (8003ec4 <I2C_IsErrorOccurred+0x1bc>)
 8003e8e:	400b      	ands	r3, r1
 8003e90:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e96:	6a3b      	ldr	r3, [r7, #32]
 8003e98:	431a      	orrs	r2, r3
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2220      	movs	r2, #32
 8003ea2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003eb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3728      	adds	r7, #40	; 0x28
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	fe00e800 	.word	0xfe00e800

08003ec8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b087      	sub	sp, #28
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	607b      	str	r3, [r7, #4]
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	817b      	strh	r3, [r7, #10]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003eda:	897b      	ldrh	r3, [r7, #10]
 8003edc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ee0:	7a7b      	ldrb	r3, [r7, #9]
 8003ee2:	041b      	lsls	r3, r3, #16
 8003ee4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ee8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003eee:	6a3b      	ldr	r3, [r7, #32]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ef6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	685a      	ldr	r2, [r3, #4]
 8003efe:	6a3b      	ldr	r3, [r7, #32]
 8003f00:	0d5b      	lsrs	r3, r3, #21
 8003f02:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003f06:	4b08      	ldr	r3, [pc, #32]	; (8003f28 <I2C_TransferConfig+0x60>)
 8003f08:	430b      	orrs	r3, r1
 8003f0a:	43db      	mvns	r3, r3
 8003f0c:	ea02 0103 	and.w	r1, r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	697a      	ldr	r2, [r7, #20]
 8003f16:	430a      	orrs	r2, r1
 8003f18:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003f1a:	bf00      	nop
 8003f1c:	371c      	adds	r7, #28
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop
 8003f28:	03ff63ff 	.word	0x03ff63ff

08003f2c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2b20      	cmp	r3, #32
 8003f40:	d138      	bne.n	8003fb4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d101      	bne.n	8003f50 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	e032      	b.n	8003fb6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2224      	movs	r2, #36	; 0x24
 8003f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f022 0201 	bic.w	r2, r2, #1
 8003f6e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003f7e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	6819      	ldr	r1, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	683a      	ldr	r2, [r7, #0]
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f042 0201 	orr.w	r2, r2, #1
 8003f9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	e000      	b.n	8003fb6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003fb4:	2302      	movs	r3, #2
  }
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr

08003fc2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	b085      	sub	sp, #20
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
 8003fca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2b20      	cmp	r3, #32
 8003fd6:	d139      	bne.n	800404c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d101      	bne.n	8003fe6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	e033      	b.n	800404e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2224      	movs	r2, #36	; 0x24
 8003ff2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 0201 	bic.w	r2, r2, #1
 8004004:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004014:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	021b      	lsls	r3, r3, #8
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	4313      	orrs	r3, r2
 800401e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f042 0201 	orr.w	r2, r2, #1
 8004036:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2220      	movs	r2, #32
 800403c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004048:	2300      	movs	r3, #0
 800404a:	e000      	b.n	800404e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800404c:	2302      	movs	r3, #2
  }
}
 800404e:	4618      	mov	r0, r3
 8004050:	3714      	adds	r7, #20
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr

0800405a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800405a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800405c:	b08f      	sub	sp, #60	; 0x3c
 800405e:	af0a      	add	r7, sp, #40	; 0x28
 8004060:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d101      	bne.n	800406c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e116      	b.n	800429a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004078:	b2db      	uxtb	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	d106      	bne.n	800408c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f7fe f9ca 	bl	8002420 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2203      	movs	r2, #3
 8004090:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800409c:	2b00      	cmp	r3, #0
 800409e:	d102      	bne.n	80040a6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4618      	mov	r0, r3
 80040ac:	f003 f8c8 	bl	8007240 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	603b      	str	r3, [r7, #0]
 80040b6:	687e      	ldr	r6, [r7, #4]
 80040b8:	466d      	mov	r5, sp
 80040ba:	f106 0410 	add.w	r4, r6, #16
 80040be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040c6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80040ca:	e885 0003 	stmia.w	r5, {r0, r1}
 80040ce:	1d33      	adds	r3, r6, #4
 80040d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040d2:	6838      	ldr	r0, [r7, #0]
 80040d4:	f003 f85c 	bl	8007190 <USB_CoreInit>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d005      	beq.n	80040ea <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2202      	movs	r2, #2
 80040e2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e0d7      	b.n	800429a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2100      	movs	r1, #0
 80040f0:	4618      	mov	r0, r3
 80040f2:	f003 f8b6 	bl	8007262 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040f6:	2300      	movs	r3, #0
 80040f8:	73fb      	strb	r3, [r7, #15]
 80040fa:	e04a      	b.n	8004192 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80040fc:	7bfa      	ldrb	r2, [r7, #15]
 80040fe:	6879      	ldr	r1, [r7, #4]
 8004100:	4613      	mov	r3, r2
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	4413      	add	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	440b      	add	r3, r1
 800410a:	333d      	adds	r3, #61	; 0x3d
 800410c:	2201      	movs	r2, #1
 800410e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004110:	7bfa      	ldrb	r2, [r7, #15]
 8004112:	6879      	ldr	r1, [r7, #4]
 8004114:	4613      	mov	r3, r2
 8004116:	00db      	lsls	r3, r3, #3
 8004118:	4413      	add	r3, r2
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	440b      	add	r3, r1
 800411e:	333c      	adds	r3, #60	; 0x3c
 8004120:	7bfa      	ldrb	r2, [r7, #15]
 8004122:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004124:	7bfa      	ldrb	r2, [r7, #15]
 8004126:	7bfb      	ldrb	r3, [r7, #15]
 8004128:	b298      	uxth	r0, r3
 800412a:	6879      	ldr	r1, [r7, #4]
 800412c:	4613      	mov	r3, r2
 800412e:	00db      	lsls	r3, r3, #3
 8004130:	4413      	add	r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	440b      	add	r3, r1
 8004136:	3344      	adds	r3, #68	; 0x44
 8004138:	4602      	mov	r2, r0
 800413a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800413c:	7bfa      	ldrb	r2, [r7, #15]
 800413e:	6879      	ldr	r1, [r7, #4]
 8004140:	4613      	mov	r3, r2
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	4413      	add	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	440b      	add	r3, r1
 800414a:	3340      	adds	r3, #64	; 0x40
 800414c:	2200      	movs	r2, #0
 800414e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004150:	7bfa      	ldrb	r2, [r7, #15]
 8004152:	6879      	ldr	r1, [r7, #4]
 8004154:	4613      	mov	r3, r2
 8004156:	00db      	lsls	r3, r3, #3
 8004158:	4413      	add	r3, r2
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	440b      	add	r3, r1
 800415e:	3348      	adds	r3, #72	; 0x48
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004164:	7bfa      	ldrb	r2, [r7, #15]
 8004166:	6879      	ldr	r1, [r7, #4]
 8004168:	4613      	mov	r3, r2
 800416a:	00db      	lsls	r3, r3, #3
 800416c:	4413      	add	r3, r2
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	440b      	add	r3, r1
 8004172:	334c      	adds	r3, #76	; 0x4c
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004178:	7bfa      	ldrb	r2, [r7, #15]
 800417a:	6879      	ldr	r1, [r7, #4]
 800417c:	4613      	mov	r3, r2
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	4413      	add	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	440b      	add	r3, r1
 8004186:	3354      	adds	r3, #84	; 0x54
 8004188:	2200      	movs	r2, #0
 800418a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800418c:	7bfb      	ldrb	r3, [r7, #15]
 800418e:	3301      	adds	r3, #1
 8004190:	73fb      	strb	r3, [r7, #15]
 8004192:	7bfa      	ldrb	r2, [r7, #15]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	429a      	cmp	r2, r3
 800419a:	d3af      	bcc.n	80040fc <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800419c:	2300      	movs	r3, #0
 800419e:	73fb      	strb	r3, [r7, #15]
 80041a0:	e044      	b.n	800422c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80041a2:	7bfa      	ldrb	r2, [r7, #15]
 80041a4:	6879      	ldr	r1, [r7, #4]
 80041a6:	4613      	mov	r3, r2
 80041a8:	00db      	lsls	r3, r3, #3
 80041aa:	4413      	add	r3, r2
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	440b      	add	r3, r1
 80041b0:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80041b4:	2200      	movs	r2, #0
 80041b6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80041b8:	7bfa      	ldrb	r2, [r7, #15]
 80041ba:	6879      	ldr	r1, [r7, #4]
 80041bc:	4613      	mov	r3, r2
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	4413      	add	r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	440b      	add	r3, r1
 80041c6:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80041ca:	7bfa      	ldrb	r2, [r7, #15]
 80041cc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80041ce:	7bfa      	ldrb	r2, [r7, #15]
 80041d0:	6879      	ldr	r1, [r7, #4]
 80041d2:	4613      	mov	r3, r2
 80041d4:	00db      	lsls	r3, r3, #3
 80041d6:	4413      	add	r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	440b      	add	r3, r1
 80041dc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80041e0:	2200      	movs	r2, #0
 80041e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80041e4:	7bfa      	ldrb	r2, [r7, #15]
 80041e6:	6879      	ldr	r1, [r7, #4]
 80041e8:	4613      	mov	r3, r2
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	4413      	add	r3, r2
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	440b      	add	r3, r1
 80041f2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80041f6:	2200      	movs	r2, #0
 80041f8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80041fa:	7bfa      	ldrb	r2, [r7, #15]
 80041fc:	6879      	ldr	r1, [r7, #4]
 80041fe:	4613      	mov	r3, r2
 8004200:	00db      	lsls	r3, r3, #3
 8004202:	4413      	add	r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	440b      	add	r3, r1
 8004208:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800420c:	2200      	movs	r2, #0
 800420e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004210:	7bfa      	ldrb	r2, [r7, #15]
 8004212:	6879      	ldr	r1, [r7, #4]
 8004214:	4613      	mov	r3, r2
 8004216:	00db      	lsls	r3, r3, #3
 8004218:	4413      	add	r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	440b      	add	r3, r1
 800421e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004222:	2200      	movs	r2, #0
 8004224:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004226:	7bfb      	ldrb	r3, [r7, #15]
 8004228:	3301      	adds	r3, #1
 800422a:	73fb      	strb	r3, [r7, #15]
 800422c:	7bfa      	ldrb	r2, [r7, #15]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	429a      	cmp	r2, r3
 8004234:	d3b5      	bcc.n	80041a2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	603b      	str	r3, [r7, #0]
 800423c:	687e      	ldr	r6, [r7, #4]
 800423e:	466d      	mov	r5, sp
 8004240:	f106 0410 	add.w	r4, r6, #16
 8004244:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004246:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004248:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800424a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800424c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004250:	e885 0003 	stmia.w	r5, {r0, r1}
 8004254:	1d33      	adds	r3, r6, #4
 8004256:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004258:	6838      	ldr	r0, [r7, #0]
 800425a:	f003 f84f 	bl	80072fc <USB_DevInit>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d005      	beq.n	8004270 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2202      	movs	r2, #2
 8004268:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e014      	b.n	800429a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004284:	2b01      	cmp	r3, #1
 8004286:	d102      	bne.n	800428e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f000 f80b 	bl	80042a4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4618      	mov	r0, r3
 8004294:	f003 fa0d 	bl	80076b2 <USB_DevDisconnect>

  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3714      	adds	r7, #20
 800429e:	46bd      	mov	sp, r7
 80042a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080042a4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80042d2:	4b05      	ldr	r3, [pc, #20]	; (80042e8 <HAL_PCDEx_ActivateLPM+0x44>)
 80042d4:	4313      	orrs	r3, r2
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80042da:	2300      	movs	r3, #0
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3714      	adds	r7, #20
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr
 80042e8:	10000003 	.word	0x10000003

080042ec <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80042ec:	b480      	push	{r7}
 80042ee:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042f0:	4b05      	ldr	r3, [pc, #20]	; (8004308 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a04      	ldr	r2, [pc, #16]	; (8004308 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042fa:	6013      	str	r3, [r2, #0]
}
 80042fc:	bf00      	nop
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	40007000 	.word	0x40007000

0800430c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b086      	sub	sp, #24
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004314:	2300      	movs	r3, #0
 8004316:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e291      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0301 	and.w	r3, r3, #1
 800432a:	2b00      	cmp	r3, #0
 800432c:	f000 8087 	beq.w	800443e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004330:	4b96      	ldr	r3, [pc, #600]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	f003 030c 	and.w	r3, r3, #12
 8004338:	2b04      	cmp	r3, #4
 800433a:	d00c      	beq.n	8004356 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800433c:	4b93      	ldr	r3, [pc, #588]	; (800458c <HAL_RCC_OscConfig+0x280>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f003 030c 	and.w	r3, r3, #12
 8004344:	2b08      	cmp	r3, #8
 8004346:	d112      	bne.n	800436e <HAL_RCC_OscConfig+0x62>
 8004348:	4b90      	ldr	r3, [pc, #576]	; (800458c <HAL_RCC_OscConfig+0x280>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004350:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004354:	d10b      	bne.n	800436e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004356:	4b8d      	ldr	r3, [pc, #564]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d06c      	beq.n	800443c <HAL_RCC_OscConfig+0x130>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d168      	bne.n	800443c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e26b      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004376:	d106      	bne.n	8004386 <HAL_RCC_OscConfig+0x7a>
 8004378:	4b84      	ldr	r3, [pc, #528]	; (800458c <HAL_RCC_OscConfig+0x280>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a83      	ldr	r2, [pc, #524]	; (800458c <HAL_RCC_OscConfig+0x280>)
 800437e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004382:	6013      	str	r3, [r2, #0]
 8004384:	e02e      	b.n	80043e4 <HAL_RCC_OscConfig+0xd8>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d10c      	bne.n	80043a8 <HAL_RCC_OscConfig+0x9c>
 800438e:	4b7f      	ldr	r3, [pc, #508]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a7e      	ldr	r2, [pc, #504]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004394:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004398:	6013      	str	r3, [r2, #0]
 800439a:	4b7c      	ldr	r3, [pc, #496]	; (800458c <HAL_RCC_OscConfig+0x280>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a7b      	ldr	r2, [pc, #492]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80043a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043a4:	6013      	str	r3, [r2, #0]
 80043a6:	e01d      	b.n	80043e4 <HAL_RCC_OscConfig+0xd8>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043b0:	d10c      	bne.n	80043cc <HAL_RCC_OscConfig+0xc0>
 80043b2:	4b76      	ldr	r3, [pc, #472]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a75      	ldr	r2, [pc, #468]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80043b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043bc:	6013      	str	r3, [r2, #0]
 80043be:	4b73      	ldr	r3, [pc, #460]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a72      	ldr	r2, [pc, #456]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80043c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043c8:	6013      	str	r3, [r2, #0]
 80043ca:	e00b      	b.n	80043e4 <HAL_RCC_OscConfig+0xd8>
 80043cc:	4b6f      	ldr	r3, [pc, #444]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a6e      	ldr	r2, [pc, #440]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80043d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043d6:	6013      	str	r3, [r2, #0]
 80043d8:	4b6c      	ldr	r3, [pc, #432]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a6b      	ldr	r2, [pc, #428]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80043de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d013      	beq.n	8004414 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ec:	f7fe fa18 	bl	8002820 <HAL_GetTick>
 80043f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043f2:	e008      	b.n	8004406 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043f4:	f7fe fa14 	bl	8002820 <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	2b64      	cmp	r3, #100	; 0x64
 8004400:	d901      	bls.n	8004406 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e21f      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004406:	4b61      	ldr	r3, [pc, #388]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d0f0      	beq.n	80043f4 <HAL_RCC_OscConfig+0xe8>
 8004412:	e014      	b.n	800443e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004414:	f7fe fa04 	bl	8002820 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800441c:	f7fe fa00 	bl	8002820 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b64      	cmp	r3, #100	; 0x64
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e20b      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800442e:	4b57      	ldr	r3, [pc, #348]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004436:	2b00      	cmp	r3, #0
 8004438:	d1f0      	bne.n	800441c <HAL_RCC_OscConfig+0x110>
 800443a:	e000      	b.n	800443e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800443c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0302 	and.w	r3, r3, #2
 8004446:	2b00      	cmp	r3, #0
 8004448:	d069      	beq.n	800451e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800444a:	4b50      	ldr	r3, [pc, #320]	; (800458c <HAL_RCC_OscConfig+0x280>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f003 030c 	and.w	r3, r3, #12
 8004452:	2b00      	cmp	r3, #0
 8004454:	d00b      	beq.n	800446e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004456:	4b4d      	ldr	r3, [pc, #308]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	f003 030c 	and.w	r3, r3, #12
 800445e:	2b08      	cmp	r3, #8
 8004460:	d11c      	bne.n	800449c <HAL_RCC_OscConfig+0x190>
 8004462:	4b4a      	ldr	r3, [pc, #296]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d116      	bne.n	800449c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800446e:	4b47      	ldr	r3, [pc, #284]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0302 	and.w	r3, r3, #2
 8004476:	2b00      	cmp	r3, #0
 8004478:	d005      	beq.n	8004486 <HAL_RCC_OscConfig+0x17a>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	2b01      	cmp	r3, #1
 8004480:	d001      	beq.n	8004486 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e1df      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004486:	4b41      	ldr	r3, [pc, #260]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	00db      	lsls	r3, r3, #3
 8004494:	493d      	ldr	r1, [pc, #244]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004496:	4313      	orrs	r3, r2
 8004498:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800449a:	e040      	b.n	800451e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d023      	beq.n	80044ec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044a4:	4b39      	ldr	r3, [pc, #228]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a38      	ldr	r2, [pc, #224]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80044aa:	f043 0301 	orr.w	r3, r3, #1
 80044ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b0:	f7fe f9b6 	bl	8002820 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044b8:	f7fe f9b2 	bl	8002820 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e1bd      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044ca:	4b30      	ldr	r3, [pc, #192]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d0f0      	beq.n	80044b8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044d6:	4b2d      	ldr	r3, [pc, #180]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	00db      	lsls	r3, r3, #3
 80044e4:	4929      	ldr	r1, [pc, #164]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	600b      	str	r3, [r1, #0]
 80044ea:	e018      	b.n	800451e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044ec:	4b27      	ldr	r3, [pc, #156]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a26      	ldr	r2, [pc, #152]	; (800458c <HAL_RCC_OscConfig+0x280>)
 80044f2:	f023 0301 	bic.w	r3, r3, #1
 80044f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f8:	f7fe f992 	bl	8002820 <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004500:	f7fe f98e 	bl	8002820 <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e199      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004512:	4b1e      	ldr	r3, [pc, #120]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1f0      	bne.n	8004500 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0308 	and.w	r3, r3, #8
 8004526:	2b00      	cmp	r3, #0
 8004528:	d038      	beq.n	800459c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d019      	beq.n	8004566 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004532:	4b16      	ldr	r3, [pc, #88]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004534:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004536:	4a15      	ldr	r2, [pc, #84]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004538:	f043 0301 	orr.w	r3, r3, #1
 800453c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800453e:	f7fe f96f 	bl	8002820 <HAL_GetTick>
 8004542:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004544:	e008      	b.n	8004558 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004546:	f7fe f96b 	bl	8002820 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	2b02      	cmp	r3, #2
 8004552:	d901      	bls.n	8004558 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e176      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004558:	4b0c      	ldr	r3, [pc, #48]	; (800458c <HAL_RCC_OscConfig+0x280>)
 800455a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d0f0      	beq.n	8004546 <HAL_RCC_OscConfig+0x23a>
 8004564:	e01a      	b.n	800459c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004566:	4b09      	ldr	r3, [pc, #36]	; (800458c <HAL_RCC_OscConfig+0x280>)
 8004568:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800456a:	4a08      	ldr	r2, [pc, #32]	; (800458c <HAL_RCC_OscConfig+0x280>)
 800456c:	f023 0301 	bic.w	r3, r3, #1
 8004570:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004572:	f7fe f955 	bl	8002820 <HAL_GetTick>
 8004576:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004578:	e00a      	b.n	8004590 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800457a:	f7fe f951 	bl	8002820 <HAL_GetTick>
 800457e:	4602      	mov	r2, r0
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	2b02      	cmp	r3, #2
 8004586:	d903      	bls.n	8004590 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e15c      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
 800458c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004590:	4b91      	ldr	r3, [pc, #580]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004592:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004594:	f003 0302 	and.w	r3, r3, #2
 8004598:	2b00      	cmp	r3, #0
 800459a:	d1ee      	bne.n	800457a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0304 	and.w	r3, r3, #4
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f000 80a4 	beq.w	80046f2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045aa:	4b8b      	ldr	r3, [pc, #556]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 80045ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10d      	bne.n	80045d2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80045b6:	4b88      	ldr	r3, [pc, #544]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 80045b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ba:	4a87      	ldr	r2, [pc, #540]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 80045bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045c0:	6413      	str	r3, [r2, #64]	; 0x40
 80045c2:	4b85      	ldr	r3, [pc, #532]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 80045c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ca:	60bb      	str	r3, [r7, #8]
 80045cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045ce:	2301      	movs	r3, #1
 80045d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045d2:	4b82      	ldr	r3, [pc, #520]	; (80047dc <HAL_RCC_OscConfig+0x4d0>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d118      	bne.n	8004610 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80045de:	4b7f      	ldr	r3, [pc, #508]	; (80047dc <HAL_RCC_OscConfig+0x4d0>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a7e      	ldr	r2, [pc, #504]	; (80047dc <HAL_RCC_OscConfig+0x4d0>)
 80045e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045ea:	f7fe f919 	bl	8002820 <HAL_GetTick>
 80045ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045f0:	e008      	b.n	8004604 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045f2:	f7fe f915 	bl	8002820 <HAL_GetTick>
 80045f6:	4602      	mov	r2, r0
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	2b64      	cmp	r3, #100	; 0x64
 80045fe:	d901      	bls.n	8004604 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e120      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004604:	4b75      	ldr	r3, [pc, #468]	; (80047dc <HAL_RCC_OscConfig+0x4d0>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800460c:	2b00      	cmp	r3, #0
 800460e:	d0f0      	beq.n	80045f2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	2b01      	cmp	r3, #1
 8004616:	d106      	bne.n	8004626 <HAL_RCC_OscConfig+0x31a>
 8004618:	4b6f      	ldr	r3, [pc, #444]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 800461a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800461c:	4a6e      	ldr	r2, [pc, #440]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 800461e:	f043 0301 	orr.w	r3, r3, #1
 8004622:	6713      	str	r3, [r2, #112]	; 0x70
 8004624:	e02d      	b.n	8004682 <HAL_RCC_OscConfig+0x376>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d10c      	bne.n	8004648 <HAL_RCC_OscConfig+0x33c>
 800462e:	4b6a      	ldr	r3, [pc, #424]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004632:	4a69      	ldr	r2, [pc, #420]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004634:	f023 0301 	bic.w	r3, r3, #1
 8004638:	6713      	str	r3, [r2, #112]	; 0x70
 800463a:	4b67      	ldr	r3, [pc, #412]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 800463c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800463e:	4a66      	ldr	r2, [pc, #408]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004640:	f023 0304 	bic.w	r3, r3, #4
 8004644:	6713      	str	r3, [r2, #112]	; 0x70
 8004646:	e01c      	b.n	8004682 <HAL_RCC_OscConfig+0x376>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	2b05      	cmp	r3, #5
 800464e:	d10c      	bne.n	800466a <HAL_RCC_OscConfig+0x35e>
 8004650:	4b61      	ldr	r3, [pc, #388]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004652:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004654:	4a60      	ldr	r2, [pc, #384]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004656:	f043 0304 	orr.w	r3, r3, #4
 800465a:	6713      	str	r3, [r2, #112]	; 0x70
 800465c:	4b5e      	ldr	r3, [pc, #376]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 800465e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004660:	4a5d      	ldr	r2, [pc, #372]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004662:	f043 0301 	orr.w	r3, r3, #1
 8004666:	6713      	str	r3, [r2, #112]	; 0x70
 8004668:	e00b      	b.n	8004682 <HAL_RCC_OscConfig+0x376>
 800466a:	4b5b      	ldr	r3, [pc, #364]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 800466c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800466e:	4a5a      	ldr	r2, [pc, #360]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004670:	f023 0301 	bic.w	r3, r3, #1
 8004674:	6713      	str	r3, [r2, #112]	; 0x70
 8004676:	4b58      	ldr	r3, [pc, #352]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800467a:	4a57      	ldr	r2, [pc, #348]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 800467c:	f023 0304 	bic.w	r3, r3, #4
 8004680:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d015      	beq.n	80046b6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800468a:	f7fe f8c9 	bl	8002820 <HAL_GetTick>
 800468e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004690:	e00a      	b.n	80046a8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004692:	f7fe f8c5 	bl	8002820 <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	f241 3288 	movw	r2, #5000	; 0x1388
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d901      	bls.n	80046a8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80046a4:	2303      	movs	r3, #3
 80046a6:	e0ce      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046a8:	4b4b      	ldr	r3, [pc, #300]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 80046aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d0ee      	beq.n	8004692 <HAL_RCC_OscConfig+0x386>
 80046b4:	e014      	b.n	80046e0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046b6:	f7fe f8b3 	bl	8002820 <HAL_GetTick>
 80046ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046bc:	e00a      	b.n	80046d4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046be:	f7fe f8af 	bl	8002820 <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d901      	bls.n	80046d4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e0b8      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046d4:	4b40      	ldr	r3, [pc, #256]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 80046d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046d8:	f003 0302 	and.w	r3, r3, #2
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1ee      	bne.n	80046be <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046e0:	7dfb      	ldrb	r3, [r7, #23]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d105      	bne.n	80046f2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046e6:	4b3c      	ldr	r3, [pc, #240]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 80046e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ea:	4a3b      	ldr	r2, [pc, #236]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 80046ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046f0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	699b      	ldr	r3, [r3, #24]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f000 80a4 	beq.w	8004844 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046fc:	4b36      	ldr	r3, [pc, #216]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f003 030c 	and.w	r3, r3, #12
 8004704:	2b08      	cmp	r3, #8
 8004706:	d06b      	beq.n	80047e0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	2b02      	cmp	r3, #2
 800470e:	d149      	bne.n	80047a4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004710:	4b31      	ldr	r3, [pc, #196]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a30      	ldr	r2, [pc, #192]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004716:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800471a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800471c:	f7fe f880 	bl	8002820 <HAL_GetTick>
 8004720:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004722:	e008      	b.n	8004736 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004724:	f7fe f87c 	bl	8002820 <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	2b02      	cmp	r3, #2
 8004730:	d901      	bls.n	8004736 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e087      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004736:	4b28      	ldr	r3, [pc, #160]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d1f0      	bne.n	8004724 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	69da      	ldr	r2, [r3, #28]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	431a      	orrs	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004750:	019b      	lsls	r3, r3, #6
 8004752:	431a      	orrs	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004758:	085b      	lsrs	r3, r3, #1
 800475a:	3b01      	subs	r3, #1
 800475c:	041b      	lsls	r3, r3, #16
 800475e:	431a      	orrs	r2, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004764:	061b      	lsls	r3, r3, #24
 8004766:	4313      	orrs	r3, r2
 8004768:	4a1b      	ldr	r2, [pc, #108]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 800476a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800476e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004770:	4b19      	ldr	r3, [pc, #100]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a18      	ldr	r2, [pc, #96]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004776:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800477a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800477c:	f7fe f850 	bl	8002820 <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004782:	e008      	b.n	8004796 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004784:	f7fe f84c 	bl	8002820 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b02      	cmp	r3, #2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e057      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004796:	4b10      	ldr	r3, [pc, #64]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d0f0      	beq.n	8004784 <HAL_RCC_OscConfig+0x478>
 80047a2:	e04f      	b.n	8004844 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047a4:	4b0c      	ldr	r3, [pc, #48]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a0b      	ldr	r2, [pc, #44]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 80047aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047b0:	f7fe f836 	bl	8002820 <HAL_GetTick>
 80047b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047b6:	e008      	b.n	80047ca <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047b8:	f7fe f832 	bl	8002820 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e03d      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047ca:	4b03      	ldr	r3, [pc, #12]	; (80047d8 <HAL_RCC_OscConfig+0x4cc>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d1f0      	bne.n	80047b8 <HAL_RCC_OscConfig+0x4ac>
 80047d6:	e035      	b.n	8004844 <HAL_RCC_OscConfig+0x538>
 80047d8:	40023800 	.word	0x40023800
 80047dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80047e0:	4b1b      	ldr	r3, [pc, #108]	; (8004850 <HAL_RCC_OscConfig+0x544>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	699b      	ldr	r3, [r3, #24]
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d028      	beq.n	8004840 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d121      	bne.n	8004840 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004806:	429a      	cmp	r2, r3
 8004808:	d11a      	bne.n	8004840 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004810:	4013      	ands	r3, r2
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004816:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004818:	4293      	cmp	r3, r2
 800481a:	d111      	bne.n	8004840 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004826:	085b      	lsrs	r3, r3, #1
 8004828:	3b01      	subs	r3, #1
 800482a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800482c:	429a      	cmp	r2, r3
 800482e:	d107      	bne.n	8004840 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800483a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800483c:	429a      	cmp	r2, r3
 800483e:	d001      	beq.n	8004844 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e000      	b.n	8004846 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3718      	adds	r7, #24
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	40023800 	.word	0x40023800

08004854 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800485e:	2300      	movs	r3, #0
 8004860:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d101      	bne.n	800486c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e0d0      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800486c:	4b6a      	ldr	r3, [pc, #424]	; (8004a18 <HAL_RCC_ClockConfig+0x1c4>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 030f 	and.w	r3, r3, #15
 8004874:	683a      	ldr	r2, [r7, #0]
 8004876:	429a      	cmp	r2, r3
 8004878:	d910      	bls.n	800489c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800487a:	4b67      	ldr	r3, [pc, #412]	; (8004a18 <HAL_RCC_ClockConfig+0x1c4>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f023 020f 	bic.w	r2, r3, #15
 8004882:	4965      	ldr	r1, [pc, #404]	; (8004a18 <HAL_RCC_ClockConfig+0x1c4>)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	4313      	orrs	r3, r2
 8004888:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800488a:	4b63      	ldr	r3, [pc, #396]	; (8004a18 <HAL_RCC_ClockConfig+0x1c4>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 030f 	and.w	r3, r3, #15
 8004892:	683a      	ldr	r2, [r7, #0]
 8004894:	429a      	cmp	r2, r3
 8004896:	d001      	beq.n	800489c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e0b8      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0302 	and.w	r3, r3, #2
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d020      	beq.n	80048ea <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0304 	and.w	r3, r3, #4
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d005      	beq.n	80048c0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048b4:	4b59      	ldr	r3, [pc, #356]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	4a58      	ldr	r2, [pc, #352]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 80048ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80048be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0308 	and.w	r3, r3, #8
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d005      	beq.n	80048d8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048cc:	4b53      	ldr	r3, [pc, #332]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	4a52      	ldr	r2, [pc, #328]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 80048d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80048d6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048d8:	4b50      	ldr	r3, [pc, #320]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	494d      	ldr	r1, [pc, #308]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d040      	beq.n	8004978 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d107      	bne.n	800490e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048fe:	4b47      	ldr	r3, [pc, #284]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d115      	bne.n	8004936 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e07f      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	2b02      	cmp	r3, #2
 8004914:	d107      	bne.n	8004926 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004916:	4b41      	ldr	r3, [pc, #260]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d109      	bne.n	8004936 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e073      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004926:	4b3d      	ldr	r3, [pc, #244]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d101      	bne.n	8004936 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e06b      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004936:	4b39      	ldr	r3, [pc, #228]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f023 0203 	bic.w	r2, r3, #3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	4936      	ldr	r1, [pc, #216]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 8004944:	4313      	orrs	r3, r2
 8004946:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004948:	f7fd ff6a 	bl	8002820 <HAL_GetTick>
 800494c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800494e:	e00a      	b.n	8004966 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004950:	f7fd ff66 	bl	8002820 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	f241 3288 	movw	r2, #5000	; 0x1388
 800495e:	4293      	cmp	r3, r2
 8004960:	d901      	bls.n	8004966 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e053      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004966:	4b2d      	ldr	r3, [pc, #180]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f003 020c 	and.w	r2, r3, #12
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	429a      	cmp	r2, r3
 8004976:	d1eb      	bne.n	8004950 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004978:	4b27      	ldr	r3, [pc, #156]	; (8004a18 <HAL_RCC_ClockConfig+0x1c4>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 030f 	and.w	r3, r3, #15
 8004980:	683a      	ldr	r2, [r7, #0]
 8004982:	429a      	cmp	r2, r3
 8004984:	d210      	bcs.n	80049a8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004986:	4b24      	ldr	r3, [pc, #144]	; (8004a18 <HAL_RCC_ClockConfig+0x1c4>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f023 020f 	bic.w	r2, r3, #15
 800498e:	4922      	ldr	r1, [pc, #136]	; (8004a18 <HAL_RCC_ClockConfig+0x1c4>)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	4313      	orrs	r3, r2
 8004994:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004996:	4b20      	ldr	r3, [pc, #128]	; (8004a18 <HAL_RCC_ClockConfig+0x1c4>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 030f 	and.w	r3, r3, #15
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d001      	beq.n	80049a8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e032      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0304 	and.w	r3, r3, #4
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d008      	beq.n	80049c6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049b4:	4b19      	ldr	r3, [pc, #100]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	4916      	ldr	r1, [pc, #88]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 80049c2:	4313      	orrs	r3, r2
 80049c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0308 	and.w	r3, r3, #8
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d009      	beq.n	80049e6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80049d2:	4b12      	ldr	r3, [pc, #72]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	00db      	lsls	r3, r3, #3
 80049e0:	490e      	ldr	r1, [pc, #56]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 80049e2:	4313      	orrs	r3, r2
 80049e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049e6:	f000 f821 	bl	8004a2c <HAL_RCC_GetSysClockFreq>
 80049ea:	4602      	mov	r2, r0
 80049ec:	4b0b      	ldr	r3, [pc, #44]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	091b      	lsrs	r3, r3, #4
 80049f2:	f003 030f 	and.w	r3, r3, #15
 80049f6:	490a      	ldr	r1, [pc, #40]	; (8004a20 <HAL_RCC_ClockConfig+0x1cc>)
 80049f8:	5ccb      	ldrb	r3, [r1, r3]
 80049fa:	fa22 f303 	lsr.w	r3, r2, r3
 80049fe:	4a09      	ldr	r2, [pc, #36]	; (8004a24 <HAL_RCC_ClockConfig+0x1d0>)
 8004a00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a02:	4b09      	ldr	r3, [pc, #36]	; (8004a28 <HAL_RCC_ClockConfig+0x1d4>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7fd fec6 	bl	8002798 <HAL_InitTick>

  return HAL_OK;
 8004a0c:	2300      	movs	r3, #0
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3710      	adds	r7, #16
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	40023c00 	.word	0x40023c00
 8004a1c:	40023800 	.word	0x40023800
 8004a20:	0800a5f8 	.word	0x0800a5f8
 8004a24:	2000000c 	.word	0x2000000c
 8004a28:	20000010 	.word	0x20000010

08004a2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a30:	b094      	sub	sp, #80	; 0x50
 8004a32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004a34:	2300      	movs	r3, #0
 8004a36:	647b      	str	r3, [r7, #68]	; 0x44
 8004a38:	2300      	movs	r3, #0
 8004a3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004a40:	2300      	movs	r3, #0
 8004a42:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a44:	4b79      	ldr	r3, [pc, #484]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x200>)
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	f003 030c 	and.w	r3, r3, #12
 8004a4c:	2b08      	cmp	r3, #8
 8004a4e:	d00d      	beq.n	8004a6c <HAL_RCC_GetSysClockFreq+0x40>
 8004a50:	2b08      	cmp	r3, #8
 8004a52:	f200 80e1 	bhi.w	8004c18 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d002      	beq.n	8004a60 <HAL_RCC_GetSysClockFreq+0x34>
 8004a5a:	2b04      	cmp	r3, #4
 8004a5c:	d003      	beq.n	8004a66 <HAL_RCC_GetSysClockFreq+0x3a>
 8004a5e:	e0db      	b.n	8004c18 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a60:	4b73      	ldr	r3, [pc, #460]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a62:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a64:	e0db      	b.n	8004c1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a66:	4b73      	ldr	r3, [pc, #460]	; (8004c34 <HAL_RCC_GetSysClockFreq+0x208>)
 8004a68:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a6a:	e0d8      	b.n	8004c1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a6c:	4b6f      	ldr	r3, [pc, #444]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x200>)
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a74:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004a76:	4b6d      	ldr	r3, [pc, #436]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x200>)
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d063      	beq.n	8004b4a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a82:	4b6a      	ldr	r3, [pc, #424]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x200>)
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	099b      	lsrs	r3, r3, #6
 8004a88:	2200      	movs	r2, #0
 8004a8a:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a8c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a94:	633b      	str	r3, [r7, #48]	; 0x30
 8004a96:	2300      	movs	r3, #0
 8004a98:	637b      	str	r3, [r7, #52]	; 0x34
 8004a9a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004a9e:	4622      	mov	r2, r4
 8004aa0:	462b      	mov	r3, r5
 8004aa2:	f04f 0000 	mov.w	r0, #0
 8004aa6:	f04f 0100 	mov.w	r1, #0
 8004aaa:	0159      	lsls	r1, r3, #5
 8004aac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ab0:	0150      	lsls	r0, r2, #5
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	460b      	mov	r3, r1
 8004ab6:	4621      	mov	r1, r4
 8004ab8:	1a51      	subs	r1, r2, r1
 8004aba:	6139      	str	r1, [r7, #16]
 8004abc:	4629      	mov	r1, r5
 8004abe:	eb63 0301 	sbc.w	r3, r3, r1
 8004ac2:	617b      	str	r3, [r7, #20]
 8004ac4:	f04f 0200 	mov.w	r2, #0
 8004ac8:	f04f 0300 	mov.w	r3, #0
 8004acc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ad0:	4659      	mov	r1, fp
 8004ad2:	018b      	lsls	r3, r1, #6
 8004ad4:	4651      	mov	r1, sl
 8004ad6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ada:	4651      	mov	r1, sl
 8004adc:	018a      	lsls	r2, r1, #6
 8004ade:	4651      	mov	r1, sl
 8004ae0:	ebb2 0801 	subs.w	r8, r2, r1
 8004ae4:	4659      	mov	r1, fp
 8004ae6:	eb63 0901 	sbc.w	r9, r3, r1
 8004aea:	f04f 0200 	mov.w	r2, #0
 8004aee:	f04f 0300 	mov.w	r3, #0
 8004af2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004af6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004afa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004afe:	4690      	mov	r8, r2
 8004b00:	4699      	mov	r9, r3
 8004b02:	4623      	mov	r3, r4
 8004b04:	eb18 0303 	adds.w	r3, r8, r3
 8004b08:	60bb      	str	r3, [r7, #8]
 8004b0a:	462b      	mov	r3, r5
 8004b0c:	eb49 0303 	adc.w	r3, r9, r3
 8004b10:	60fb      	str	r3, [r7, #12]
 8004b12:	f04f 0200 	mov.w	r2, #0
 8004b16:	f04f 0300 	mov.w	r3, #0
 8004b1a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b1e:	4629      	mov	r1, r5
 8004b20:	024b      	lsls	r3, r1, #9
 8004b22:	4621      	mov	r1, r4
 8004b24:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b28:	4621      	mov	r1, r4
 8004b2a:	024a      	lsls	r2, r1, #9
 8004b2c:	4610      	mov	r0, r2
 8004b2e:	4619      	mov	r1, r3
 8004b30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b32:	2200      	movs	r2, #0
 8004b34:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b36:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b38:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b3c:	f7fc f8a4 	bl	8000c88 <__aeabi_uldivmod>
 8004b40:	4602      	mov	r2, r0
 8004b42:	460b      	mov	r3, r1
 8004b44:	4613      	mov	r3, r2
 8004b46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b48:	e058      	b.n	8004bfc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b4a:	4b38      	ldr	r3, [pc, #224]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	099b      	lsrs	r3, r3, #6
 8004b50:	2200      	movs	r2, #0
 8004b52:	4618      	mov	r0, r3
 8004b54:	4611      	mov	r1, r2
 8004b56:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b5a:	623b      	str	r3, [r7, #32]
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b60:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b64:	4642      	mov	r2, r8
 8004b66:	464b      	mov	r3, r9
 8004b68:	f04f 0000 	mov.w	r0, #0
 8004b6c:	f04f 0100 	mov.w	r1, #0
 8004b70:	0159      	lsls	r1, r3, #5
 8004b72:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b76:	0150      	lsls	r0, r2, #5
 8004b78:	4602      	mov	r2, r0
 8004b7a:	460b      	mov	r3, r1
 8004b7c:	4641      	mov	r1, r8
 8004b7e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b82:	4649      	mov	r1, r9
 8004b84:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b88:	f04f 0200 	mov.w	r2, #0
 8004b8c:	f04f 0300 	mov.w	r3, #0
 8004b90:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b94:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b98:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b9c:	ebb2 040a 	subs.w	r4, r2, sl
 8004ba0:	eb63 050b 	sbc.w	r5, r3, fp
 8004ba4:	f04f 0200 	mov.w	r2, #0
 8004ba8:	f04f 0300 	mov.w	r3, #0
 8004bac:	00eb      	lsls	r3, r5, #3
 8004bae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004bb2:	00e2      	lsls	r2, r4, #3
 8004bb4:	4614      	mov	r4, r2
 8004bb6:	461d      	mov	r5, r3
 8004bb8:	4643      	mov	r3, r8
 8004bba:	18e3      	adds	r3, r4, r3
 8004bbc:	603b      	str	r3, [r7, #0]
 8004bbe:	464b      	mov	r3, r9
 8004bc0:	eb45 0303 	adc.w	r3, r5, r3
 8004bc4:	607b      	str	r3, [r7, #4]
 8004bc6:	f04f 0200 	mov.w	r2, #0
 8004bca:	f04f 0300 	mov.w	r3, #0
 8004bce:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004bd2:	4629      	mov	r1, r5
 8004bd4:	028b      	lsls	r3, r1, #10
 8004bd6:	4621      	mov	r1, r4
 8004bd8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bdc:	4621      	mov	r1, r4
 8004bde:	028a      	lsls	r2, r1, #10
 8004be0:	4610      	mov	r0, r2
 8004be2:	4619      	mov	r1, r3
 8004be4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004be6:	2200      	movs	r2, #0
 8004be8:	61bb      	str	r3, [r7, #24]
 8004bea:	61fa      	str	r2, [r7, #28]
 8004bec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bf0:	f7fc f84a 	bl	8000c88 <__aeabi_uldivmod>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004bfc:	4b0b      	ldr	r3, [pc, #44]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x200>)
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	0c1b      	lsrs	r3, r3, #16
 8004c02:	f003 0303 	and.w	r3, r3, #3
 8004c06:	3301      	adds	r3, #1
 8004c08:	005b      	lsls	r3, r3, #1
 8004c0a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004c0c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c14:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c16:	e002      	b.n	8004c1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c18:	4b05      	ldr	r3, [pc, #20]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c1a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3750      	adds	r7, #80	; 0x50
 8004c24:	46bd      	mov	sp, r7
 8004c26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c2a:	bf00      	nop
 8004c2c:	40023800 	.word	0x40023800
 8004c30:	00f42400 	.word	0x00f42400
 8004c34:	007a1200 	.word	0x007a1200

08004c38 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c3c:	4b03      	ldr	r3, [pc, #12]	; (8004c4c <HAL_RCC_GetHCLKFreq+0x14>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	2000000c 	.word	0x2000000c

08004c50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c54:	f7ff fff0 	bl	8004c38 <HAL_RCC_GetHCLKFreq>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	4b05      	ldr	r3, [pc, #20]	; (8004c70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	0a9b      	lsrs	r3, r3, #10
 8004c60:	f003 0307 	and.w	r3, r3, #7
 8004c64:	4903      	ldr	r1, [pc, #12]	; (8004c74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c66:	5ccb      	ldrb	r3, [r1, r3]
 8004c68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	40023800 	.word	0x40023800
 8004c74:	0800a608 	.word	0x0800a608

08004c78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c7c:	f7ff ffdc 	bl	8004c38 <HAL_RCC_GetHCLKFreq>
 8004c80:	4602      	mov	r2, r0
 8004c82:	4b05      	ldr	r3, [pc, #20]	; (8004c98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	0b5b      	lsrs	r3, r3, #13
 8004c88:	f003 0307 	and.w	r3, r3, #7
 8004c8c:	4903      	ldr	r1, [pc, #12]	; (8004c9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c8e:	5ccb      	ldrb	r3, [r1, r3]
 8004c90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	40023800 	.word	0x40023800
 8004c9c:	0800a608 	.word	0x0800a608

08004ca0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b088      	sub	sp, #32
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004cac:	2300      	movs	r3, #0
 8004cae:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 0301 	and.w	r3, r3, #1
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d012      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004cc8:	4b69      	ldr	r3, [pc, #420]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	4a68      	ldr	r2, [pc, #416]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cce:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004cd2:	6093      	str	r3, [r2, #8]
 8004cd4:	4b66      	ldr	r3, [pc, #408]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cd6:	689a      	ldr	r2, [r3, #8]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cdc:	4964      	ldr	r1, [pc, #400]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d101      	bne.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004cea:	2301      	movs	r3, #1
 8004cec:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d017      	beq.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004cfa:	4b5d      	ldr	r3, [pc, #372]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d00:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d08:	4959      	ldr	r1, [pc, #356]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d18:	d101      	bne.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d101      	bne.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004d26:	2301      	movs	r3, #1
 8004d28:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d017      	beq.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004d36:	4b4e      	ldr	r3, [pc, #312]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d3c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d44:	494a      	ldr	r1, [pc, #296]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d46:	4313      	orrs	r3, r2
 8004d48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d54:	d101      	bne.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004d56:	2301      	movs	r3, #1
 8004d58:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004d62:	2301      	movs	r3, #1
 8004d64:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d001      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004d72:	2301      	movs	r3, #1
 8004d74:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0320 	and.w	r3, r3, #32
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	f000 808b 	beq.w	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d84:	4b3a      	ldr	r3, [pc, #232]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d88:	4a39      	ldr	r2, [pc, #228]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d8e:	6413      	str	r3, [r2, #64]	; 0x40
 8004d90:	4b37      	ldr	r3, [pc, #220]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d98:	60bb      	str	r3, [r7, #8]
 8004d9a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004d9c:	4b35      	ldr	r3, [pc, #212]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a34      	ldr	r2, [pc, #208]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004da2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004da6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004da8:	f7fd fd3a 	bl	8002820 <HAL_GetTick>
 8004dac:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004dae:	e008      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004db0:	f7fd fd36 	bl	8002820 <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	2b64      	cmp	r3, #100	; 0x64
 8004dbc:	d901      	bls.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	e357      	b.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004dc2:	4b2c      	ldr	r3, [pc, #176]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d0f0      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004dce:	4b28      	ldr	r3, [pc, #160]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dd6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d035      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d02e      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004dec:	4b20      	ldr	r3, [pc, #128]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004df0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004df4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004df6:	4b1e      	ldr	r3, [pc, #120]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004df8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dfa:	4a1d      	ldr	r2, [pc, #116]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e00:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e02:	4b1b      	ldr	r3, [pc, #108]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e06:	4a1a      	ldr	r2, [pc, #104]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e0c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004e0e:	4a18      	ldr	r2, [pc, #96]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e14:	4b16      	ldr	r3, [pc, #88]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e18:	f003 0301 	and.w	r3, r3, #1
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d114      	bne.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e20:	f7fd fcfe 	bl	8002820 <HAL_GetTick>
 8004e24:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e26:	e00a      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e28:	f7fd fcfa 	bl	8002820 <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d901      	bls.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e319      	b.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e3e:	4b0c      	ldr	r3, [pc, #48]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d0ee      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e56:	d111      	bne.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004e58:	4b05      	ldr	r3, [pc, #20]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e64:	4b04      	ldr	r3, [pc, #16]	; (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004e66:	400b      	ands	r3, r1
 8004e68:	4901      	ldr	r1, [pc, #4]	; (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	608b      	str	r3, [r1, #8]
 8004e6e:	e00b      	b.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004e70:	40023800 	.word	0x40023800
 8004e74:	40007000 	.word	0x40007000
 8004e78:	0ffffcff 	.word	0x0ffffcff
 8004e7c:	4baa      	ldr	r3, [pc, #680]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	4aa9      	ldr	r2, [pc, #676]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e82:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004e86:	6093      	str	r3, [r2, #8]
 8004e88:	4ba7      	ldr	r3, [pc, #668]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e8a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e94:	49a4      	ldr	r1, [pc, #656]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0310 	and.w	r3, r3, #16
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d010      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004ea6:	4ba0      	ldr	r3, [pc, #640]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ea8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004eac:	4a9e      	ldr	r2, [pc, #632]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004eae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004eb2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004eb6:	4b9c      	ldr	r3, [pc, #624]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004eb8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec0:	4999      	ldr	r1, [pc, #612]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00a      	beq.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ed4:	4b94      	ldr	r3, [pc, #592]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eda:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ee2:	4991      	ldr	r1, [pc, #580]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00a      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ef6:	4b8c      	ldr	r3, [pc, #560]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004efc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f04:	4988      	ldr	r1, [pc, #544]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d00a      	beq.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f18:	4b83      	ldr	r3, [pc, #524]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f1e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f26:	4980      	ldr	r1, [pc, #512]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00a      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004f3a:	4b7b      	ldr	r3, [pc, #492]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f40:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f48:	4977      	ldr	r1, [pc, #476]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00a      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f5c:	4b72      	ldr	r3, [pc, #456]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f62:	f023 0203 	bic.w	r2, r3, #3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f6a:	496f      	ldr	r1, [pc, #444]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00a      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f7e:	4b6a      	ldr	r3, [pc, #424]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f84:	f023 020c 	bic.w	r2, r3, #12
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f8c:	4966      	ldr	r1, [pc, #408]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d00a      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004fa0:	4b61      	ldr	r3, [pc, #388]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fa6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fae:	495e      	ldr	r1, [pc, #376]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d00a      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004fc2:	4b59      	ldr	r3, [pc, #356]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fc8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fd0:	4955      	ldr	r1, [pc, #340]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00a      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004fe4:	4b50      	ldr	r3, [pc, #320]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ff2:	494d      	ldr	r1, [pc, #308]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00a      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005006:	4b48      	ldr	r3, [pc, #288]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005008:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800500c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005014:	4944      	ldr	r1, [pc, #272]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005016:	4313      	orrs	r3, r2
 8005018:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d00a      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005028:	4b3f      	ldr	r3, [pc, #252]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800502a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800502e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005036:	493c      	ldr	r1, [pc, #240]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005038:	4313      	orrs	r3, r2
 800503a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00a      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800504a:	4b37      	ldr	r3, [pc, #220]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800504c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005050:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005058:	4933      	ldr	r1, [pc, #204]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800505a:	4313      	orrs	r3, r2
 800505c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00a      	beq.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800506c:	4b2e      	ldr	r3, [pc, #184]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800506e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005072:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800507a:	492b      	ldr	r1, [pc, #172]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800507c:	4313      	orrs	r3, r2
 800507e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d011      	beq.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800508e:	4b26      	ldr	r3, [pc, #152]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005090:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005094:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800509c:	4922      	ldr	r1, [pc, #136]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80050a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050ac:	d101      	bne.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80050ae:	2301      	movs	r3, #1
 80050b0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0308 	and.w	r3, r3, #8
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d001      	beq.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80050be:	2301      	movs	r3, #1
 80050c0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00a      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050ce:	4b16      	ldr	r3, [pc, #88]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050d4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050dc:	4912      	ldr	r1, [pc, #72]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00b      	beq.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80050f0:	4b0d      	ldr	r3, [pc, #52]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050f6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005100:	4909      	ldr	r1, [pc, #36]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005102:	4313      	orrs	r3, r2
 8005104:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d006      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005116:	2b00      	cmp	r3, #0
 8005118:	f000 80d9 	beq.w	80052ce <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800511c:	4b02      	ldr	r3, [pc, #8]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a01      	ldr	r2, [pc, #4]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005122:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005126:	e001      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005128:	40023800 	.word	0x40023800
 800512c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800512e:	f7fd fb77 	bl	8002820 <HAL_GetTick>
 8005132:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005134:	e008      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005136:	f7fd fb73 	bl	8002820 <HAL_GetTick>
 800513a:	4602      	mov	r2, r0
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	1ad3      	subs	r3, r2, r3
 8005140:	2b64      	cmp	r3, #100	; 0x64
 8005142:	d901      	bls.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e194      	b.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005148:	4b6c      	ldr	r3, [pc, #432]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d1f0      	bne.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0301 	and.w	r3, r3, #1
 800515c:	2b00      	cmp	r3, #0
 800515e:	d021      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005164:	2b00      	cmp	r3, #0
 8005166:	d11d      	bne.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005168:	4b64      	ldr	r3, [pc, #400]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800516a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800516e:	0c1b      	lsrs	r3, r3, #16
 8005170:	f003 0303 	and.w	r3, r3, #3
 8005174:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005176:	4b61      	ldr	r3, [pc, #388]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005178:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800517c:	0e1b      	lsrs	r3, r3, #24
 800517e:	f003 030f 	and.w	r3, r3, #15
 8005182:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	019a      	lsls	r2, r3, #6
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	041b      	lsls	r3, r3, #16
 800518e:	431a      	orrs	r2, r3
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	061b      	lsls	r3, r3, #24
 8005194:	431a      	orrs	r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	071b      	lsls	r3, r3, #28
 800519c:	4957      	ldr	r1, [pc, #348]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d004      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80051b8:	d00a      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d02e      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051ce:	d129      	bne.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80051d0:	4b4a      	ldr	r3, [pc, #296]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051d6:	0c1b      	lsrs	r3, r3, #16
 80051d8:	f003 0303 	and.w	r3, r3, #3
 80051dc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80051de:	4b47      	ldr	r3, [pc, #284]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051e4:	0f1b      	lsrs	r3, r3, #28
 80051e6:	f003 0307 	and.w	r3, r3, #7
 80051ea:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	019a      	lsls	r2, r3, #6
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	041b      	lsls	r3, r3, #16
 80051f6:	431a      	orrs	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	061b      	lsls	r3, r3, #24
 80051fe:	431a      	orrs	r2, r3
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	071b      	lsls	r3, r3, #28
 8005204:	493d      	ldr	r1, [pc, #244]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005206:	4313      	orrs	r3, r2
 8005208:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800520c:	4b3b      	ldr	r3, [pc, #236]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800520e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005212:	f023 021f 	bic.w	r2, r3, #31
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521a:	3b01      	subs	r3, #1
 800521c:	4937      	ldr	r1, [pc, #220]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800521e:	4313      	orrs	r3, r2
 8005220:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800522c:	2b00      	cmp	r3, #0
 800522e:	d01d      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005230:	4b32      	ldr	r3, [pc, #200]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005232:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005236:	0e1b      	lsrs	r3, r3, #24
 8005238:	f003 030f 	and.w	r3, r3, #15
 800523c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800523e:	4b2f      	ldr	r3, [pc, #188]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005240:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005244:	0f1b      	lsrs	r3, r3, #28
 8005246:	f003 0307 	and.w	r3, r3, #7
 800524a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	019a      	lsls	r2, r3, #6
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	041b      	lsls	r3, r3, #16
 8005258:	431a      	orrs	r2, r3
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	061b      	lsls	r3, r3, #24
 800525e:	431a      	orrs	r2, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	071b      	lsls	r3, r3, #28
 8005264:	4925      	ldr	r1, [pc, #148]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005266:	4313      	orrs	r3, r2
 8005268:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005274:	2b00      	cmp	r3, #0
 8005276:	d011      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	019a      	lsls	r2, r3, #6
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	691b      	ldr	r3, [r3, #16]
 8005282:	041b      	lsls	r3, r3, #16
 8005284:	431a      	orrs	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	061b      	lsls	r3, r3, #24
 800528c:	431a      	orrs	r2, r3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	071b      	lsls	r3, r3, #28
 8005294:	4919      	ldr	r1, [pc, #100]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005296:	4313      	orrs	r3, r2
 8005298:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800529c:	4b17      	ldr	r3, [pc, #92]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a16      	ldr	r2, [pc, #88]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80052a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052a8:	f7fd faba 	bl	8002820 <HAL_GetTick>
 80052ac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80052ae:	e008      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80052b0:	f7fd fab6 	bl	8002820 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b64      	cmp	r3, #100	; 0x64
 80052bc:	d901      	bls.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e0d7      	b.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80052c2:	4b0e      	ldr	r3, [pc, #56]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d0f0      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	f040 80cd 	bne.w	8005470 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80052d6:	4b09      	ldr	r3, [pc, #36]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a08      	ldr	r2, [pc, #32]	; (80052fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052e2:	f7fd fa9d 	bl	8002820 <HAL_GetTick>
 80052e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052e8:	e00a      	b.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80052ea:	f7fd fa99 	bl	8002820 <HAL_GetTick>
 80052ee:	4602      	mov	r2, r0
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	2b64      	cmp	r3, #100	; 0x64
 80052f6:	d903      	bls.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	e0ba      	b.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80052fc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005300:	4b5e      	ldr	r3, [pc, #376]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005308:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800530c:	d0ed      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d003      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800531e:	2b00      	cmp	r3, #0
 8005320:	d009      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800532a:	2b00      	cmp	r3, #0
 800532c:	d02e      	beq.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005332:	2b00      	cmp	r3, #0
 8005334:	d12a      	bne.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005336:	4b51      	ldr	r3, [pc, #324]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005338:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800533c:	0c1b      	lsrs	r3, r3, #16
 800533e:	f003 0303 	and.w	r3, r3, #3
 8005342:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005344:	4b4d      	ldr	r3, [pc, #308]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800534a:	0f1b      	lsrs	r3, r3, #28
 800534c:	f003 0307 	and.w	r3, r3, #7
 8005350:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	695b      	ldr	r3, [r3, #20]
 8005356:	019a      	lsls	r2, r3, #6
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	041b      	lsls	r3, r3, #16
 800535c:	431a      	orrs	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	699b      	ldr	r3, [r3, #24]
 8005362:	061b      	lsls	r3, r3, #24
 8005364:	431a      	orrs	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	071b      	lsls	r3, r3, #28
 800536a:	4944      	ldr	r1, [pc, #272]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800536c:	4313      	orrs	r3, r2
 800536e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005372:	4b42      	ldr	r3, [pc, #264]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005374:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005378:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005380:	3b01      	subs	r3, #1
 8005382:	021b      	lsls	r3, r3, #8
 8005384:	493d      	ldr	r1, [pc, #244]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005386:	4313      	orrs	r3, r2
 8005388:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d022      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800539c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053a0:	d11d      	bne.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80053a2:	4b36      	ldr	r3, [pc, #216]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a8:	0e1b      	lsrs	r3, r3, #24
 80053aa:	f003 030f 	and.w	r3, r3, #15
 80053ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80053b0:	4b32      	ldr	r3, [pc, #200]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053b6:	0f1b      	lsrs	r3, r3, #28
 80053b8:	f003 0307 	and.w	r3, r3, #7
 80053bc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	695b      	ldr	r3, [r3, #20]
 80053c2:	019a      	lsls	r2, r3, #6
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a1b      	ldr	r3, [r3, #32]
 80053c8:	041b      	lsls	r3, r3, #16
 80053ca:	431a      	orrs	r2, r3
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	061b      	lsls	r3, r3, #24
 80053d0:	431a      	orrs	r2, r3
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	071b      	lsls	r3, r3, #28
 80053d6:	4929      	ldr	r1, [pc, #164]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0308 	and.w	r3, r3, #8
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d028      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80053ea:	4b24      	ldr	r3, [pc, #144]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053f0:	0e1b      	lsrs	r3, r3, #24
 80053f2:	f003 030f 	and.w	r3, r3, #15
 80053f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80053f8:	4b20      	ldr	r3, [pc, #128]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053fe:	0c1b      	lsrs	r3, r3, #16
 8005400:	f003 0303 	and.w	r3, r3, #3
 8005404:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	019a      	lsls	r2, r3, #6
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	041b      	lsls	r3, r3, #16
 8005410:	431a      	orrs	r2, r3
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	061b      	lsls	r3, r3, #24
 8005416:	431a      	orrs	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	69db      	ldr	r3, [r3, #28]
 800541c:	071b      	lsls	r3, r3, #28
 800541e:	4917      	ldr	r1, [pc, #92]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005420:	4313      	orrs	r3, r2
 8005422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005426:	4b15      	ldr	r3, [pc, #84]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005428:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800542c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005434:	4911      	ldr	r1, [pc, #68]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005436:	4313      	orrs	r3, r2
 8005438:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800543c:	4b0f      	ldr	r3, [pc, #60]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a0e      	ldr	r2, [pc, #56]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005446:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005448:	f7fd f9ea 	bl	8002820 <HAL_GetTick>
 800544c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800544e:	e008      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005450:	f7fd f9e6 	bl	8002820 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b64      	cmp	r3, #100	; 0x64
 800545c:	d901      	bls.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e007      	b.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005462:	4b06      	ldr	r3, [pc, #24]	; (800547c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800546a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800546e:	d1ef      	bne.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3720      	adds	r7, #32
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	40023800 	.word	0x40023800

08005480 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b082      	sub	sp, #8
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d101      	bne.n	8005492 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e049      	b.n	8005526 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005498:	b2db      	uxtb	r3, r3
 800549a:	2b00      	cmp	r3, #0
 800549c:	d106      	bne.n	80054ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f7fc feba 	bl	8002220 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2202      	movs	r2, #2
 80054b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	3304      	adds	r3, #4
 80054bc:	4619      	mov	r1, r3
 80054be:	4610      	mov	r0, r2
 80054c0:	f000 fd26 	bl	8005f10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005524:	2300      	movs	r3, #0
}
 8005526:	4618      	mov	r0, r3
 8005528:	3708      	adds	r7, #8
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
	...

08005530 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800553e:	b2db      	uxtb	r3, r3
 8005540:	2b01      	cmp	r3, #1
 8005542:	d001      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	e054      	b.n	80055f2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2202      	movs	r2, #2
 800554c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	68da      	ldr	r2, [r3, #12]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f042 0201 	orr.w	r2, r2, #1
 800555e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a26      	ldr	r2, [pc, #152]	; (8005600 <HAL_TIM_Base_Start_IT+0xd0>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d022      	beq.n	80055b0 <HAL_TIM_Base_Start_IT+0x80>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005572:	d01d      	beq.n	80055b0 <HAL_TIM_Base_Start_IT+0x80>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a22      	ldr	r2, [pc, #136]	; (8005604 <HAL_TIM_Base_Start_IT+0xd4>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d018      	beq.n	80055b0 <HAL_TIM_Base_Start_IT+0x80>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a21      	ldr	r2, [pc, #132]	; (8005608 <HAL_TIM_Base_Start_IT+0xd8>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d013      	beq.n	80055b0 <HAL_TIM_Base_Start_IT+0x80>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a1f      	ldr	r2, [pc, #124]	; (800560c <HAL_TIM_Base_Start_IT+0xdc>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d00e      	beq.n	80055b0 <HAL_TIM_Base_Start_IT+0x80>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a1e      	ldr	r2, [pc, #120]	; (8005610 <HAL_TIM_Base_Start_IT+0xe0>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d009      	beq.n	80055b0 <HAL_TIM_Base_Start_IT+0x80>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a1c      	ldr	r2, [pc, #112]	; (8005614 <HAL_TIM_Base_Start_IT+0xe4>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d004      	beq.n	80055b0 <HAL_TIM_Base_Start_IT+0x80>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a1b      	ldr	r2, [pc, #108]	; (8005618 <HAL_TIM_Base_Start_IT+0xe8>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d115      	bne.n	80055dc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	689a      	ldr	r2, [r3, #8]
 80055b6:	4b19      	ldr	r3, [pc, #100]	; (800561c <HAL_TIM_Base_Start_IT+0xec>)
 80055b8:	4013      	ands	r3, r2
 80055ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2b06      	cmp	r3, #6
 80055c0:	d015      	beq.n	80055ee <HAL_TIM_Base_Start_IT+0xbe>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055c8:	d011      	beq.n	80055ee <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f042 0201 	orr.w	r2, r2, #1
 80055d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055da:	e008      	b.n	80055ee <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f042 0201 	orr.w	r2, r2, #1
 80055ea:	601a      	str	r2, [r3, #0]
 80055ec:	e000      	b.n	80055f0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80055f0:	2300      	movs	r3, #0
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3714      	adds	r7, #20
 80055f6:	46bd      	mov	sp, r7
 80055f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fc:	4770      	bx	lr
 80055fe:	bf00      	nop
 8005600:	40010000 	.word	0x40010000
 8005604:	40000400 	.word	0x40000400
 8005608:	40000800 	.word	0x40000800
 800560c:	40000c00 	.word	0x40000c00
 8005610:	40010400 	.word	0x40010400
 8005614:	40014000 	.word	0x40014000
 8005618:	40001800 	.word	0x40001800
 800561c:	00010007 	.word	0x00010007

08005620 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d101      	bne.n	8005632 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e049      	b.n	80056c6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005638:	b2db      	uxtb	r3, r3
 800563a:	2b00      	cmp	r3, #0
 800563c:	d106      	bne.n	800564c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f7fc fe0e 	bl	8002268 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2202      	movs	r2, #2
 8005650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	3304      	adds	r3, #4
 800565c:	4619      	mov	r1, r3
 800565e:	4610      	mov	r0, r2
 8005660:	f000 fc56 	bl	8005f10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80056c4:	2300      	movs	r3, #0
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3708      	adds	r7, #8
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
	...

080056d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b084      	sub	sp, #16
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d109      	bne.n	80056f4 <HAL_TIM_PWM_Start+0x24>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	bf14      	ite	ne
 80056ec:	2301      	movne	r3, #1
 80056ee:	2300      	moveq	r3, #0
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	e03c      	b.n	800576e <HAL_TIM_PWM_Start+0x9e>
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	2b04      	cmp	r3, #4
 80056f8:	d109      	bne.n	800570e <HAL_TIM_PWM_Start+0x3e>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005700:	b2db      	uxtb	r3, r3
 8005702:	2b01      	cmp	r3, #1
 8005704:	bf14      	ite	ne
 8005706:	2301      	movne	r3, #1
 8005708:	2300      	moveq	r3, #0
 800570a:	b2db      	uxtb	r3, r3
 800570c:	e02f      	b.n	800576e <HAL_TIM_PWM_Start+0x9e>
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	2b08      	cmp	r3, #8
 8005712:	d109      	bne.n	8005728 <HAL_TIM_PWM_Start+0x58>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800571a:	b2db      	uxtb	r3, r3
 800571c:	2b01      	cmp	r3, #1
 800571e:	bf14      	ite	ne
 8005720:	2301      	movne	r3, #1
 8005722:	2300      	moveq	r3, #0
 8005724:	b2db      	uxtb	r3, r3
 8005726:	e022      	b.n	800576e <HAL_TIM_PWM_Start+0x9e>
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	2b0c      	cmp	r3, #12
 800572c:	d109      	bne.n	8005742 <HAL_TIM_PWM_Start+0x72>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005734:	b2db      	uxtb	r3, r3
 8005736:	2b01      	cmp	r3, #1
 8005738:	bf14      	ite	ne
 800573a:	2301      	movne	r3, #1
 800573c:	2300      	moveq	r3, #0
 800573e:	b2db      	uxtb	r3, r3
 8005740:	e015      	b.n	800576e <HAL_TIM_PWM_Start+0x9e>
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	2b10      	cmp	r3, #16
 8005746:	d109      	bne.n	800575c <HAL_TIM_PWM_Start+0x8c>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800574e:	b2db      	uxtb	r3, r3
 8005750:	2b01      	cmp	r3, #1
 8005752:	bf14      	ite	ne
 8005754:	2301      	movne	r3, #1
 8005756:	2300      	moveq	r3, #0
 8005758:	b2db      	uxtb	r3, r3
 800575a:	e008      	b.n	800576e <HAL_TIM_PWM_Start+0x9e>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005762:	b2db      	uxtb	r3, r3
 8005764:	2b01      	cmp	r3, #1
 8005766:	bf14      	ite	ne
 8005768:	2301      	movne	r3, #1
 800576a:	2300      	moveq	r3, #0
 800576c:	b2db      	uxtb	r3, r3
 800576e:	2b00      	cmp	r3, #0
 8005770:	d001      	beq.n	8005776 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e092      	b.n	800589c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d104      	bne.n	8005786 <HAL_TIM_PWM_Start+0xb6>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2202      	movs	r2, #2
 8005780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005784:	e023      	b.n	80057ce <HAL_TIM_PWM_Start+0xfe>
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	2b04      	cmp	r3, #4
 800578a:	d104      	bne.n	8005796 <HAL_TIM_PWM_Start+0xc6>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2202      	movs	r2, #2
 8005790:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005794:	e01b      	b.n	80057ce <HAL_TIM_PWM_Start+0xfe>
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	2b08      	cmp	r3, #8
 800579a:	d104      	bne.n	80057a6 <HAL_TIM_PWM_Start+0xd6>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2202      	movs	r2, #2
 80057a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057a4:	e013      	b.n	80057ce <HAL_TIM_PWM_Start+0xfe>
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	2b0c      	cmp	r3, #12
 80057aa:	d104      	bne.n	80057b6 <HAL_TIM_PWM_Start+0xe6>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2202      	movs	r2, #2
 80057b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80057b4:	e00b      	b.n	80057ce <HAL_TIM_PWM_Start+0xfe>
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	2b10      	cmp	r3, #16
 80057ba:	d104      	bne.n	80057c6 <HAL_TIM_PWM_Start+0xf6>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2202      	movs	r2, #2
 80057c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80057c4:	e003      	b.n	80057ce <HAL_TIM_PWM_Start+0xfe>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2202      	movs	r2, #2
 80057ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	2201      	movs	r2, #1
 80057d4:	6839      	ldr	r1, [r7, #0]
 80057d6:	4618      	mov	r0, r3
 80057d8:	f000 ff32 	bl	8006640 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a30      	ldr	r2, [pc, #192]	; (80058a4 <HAL_TIM_PWM_Start+0x1d4>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d004      	beq.n	80057f0 <HAL_TIM_PWM_Start+0x120>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a2f      	ldr	r2, [pc, #188]	; (80058a8 <HAL_TIM_PWM_Start+0x1d8>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d101      	bne.n	80057f4 <HAL_TIM_PWM_Start+0x124>
 80057f0:	2301      	movs	r3, #1
 80057f2:	e000      	b.n	80057f6 <HAL_TIM_PWM_Start+0x126>
 80057f4:	2300      	movs	r3, #0
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d007      	beq.n	800580a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005808:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a25      	ldr	r2, [pc, #148]	; (80058a4 <HAL_TIM_PWM_Start+0x1d4>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d022      	beq.n	800585a <HAL_TIM_PWM_Start+0x18a>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800581c:	d01d      	beq.n	800585a <HAL_TIM_PWM_Start+0x18a>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a22      	ldr	r2, [pc, #136]	; (80058ac <HAL_TIM_PWM_Start+0x1dc>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d018      	beq.n	800585a <HAL_TIM_PWM_Start+0x18a>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a20      	ldr	r2, [pc, #128]	; (80058b0 <HAL_TIM_PWM_Start+0x1e0>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d013      	beq.n	800585a <HAL_TIM_PWM_Start+0x18a>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a1f      	ldr	r2, [pc, #124]	; (80058b4 <HAL_TIM_PWM_Start+0x1e4>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d00e      	beq.n	800585a <HAL_TIM_PWM_Start+0x18a>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a19      	ldr	r2, [pc, #100]	; (80058a8 <HAL_TIM_PWM_Start+0x1d8>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d009      	beq.n	800585a <HAL_TIM_PWM_Start+0x18a>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a1b      	ldr	r2, [pc, #108]	; (80058b8 <HAL_TIM_PWM_Start+0x1e8>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d004      	beq.n	800585a <HAL_TIM_PWM_Start+0x18a>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a19      	ldr	r2, [pc, #100]	; (80058bc <HAL_TIM_PWM_Start+0x1ec>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d115      	bne.n	8005886 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	689a      	ldr	r2, [r3, #8]
 8005860:	4b17      	ldr	r3, [pc, #92]	; (80058c0 <HAL_TIM_PWM_Start+0x1f0>)
 8005862:	4013      	ands	r3, r2
 8005864:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2b06      	cmp	r3, #6
 800586a:	d015      	beq.n	8005898 <HAL_TIM_PWM_Start+0x1c8>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005872:	d011      	beq.n	8005898 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f042 0201 	orr.w	r2, r2, #1
 8005882:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005884:	e008      	b.n	8005898 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f042 0201 	orr.w	r2, r2, #1
 8005894:	601a      	str	r2, [r3, #0]
 8005896:	e000      	b.n	800589a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005898:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3710      	adds	r7, #16
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	40010000 	.word	0x40010000
 80058a8:	40010400 	.word	0x40010400
 80058ac:	40000400 	.word	0x40000400
 80058b0:	40000800 	.word	0x40000800
 80058b4:	40000c00 	.word	0x40000c00
 80058b8:	40014000 	.word	0x40014000
 80058bc:	40001800 	.word	0x40001800
 80058c0:	00010007 	.word	0x00010007

080058c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b082      	sub	sp, #8
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	f003 0302 	and.w	r3, r3, #2
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d122      	bne.n	8005920 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d11b      	bne.n	8005920 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f06f 0202 	mvn.w	r2, #2
 80058f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2201      	movs	r2, #1
 80058f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	699b      	ldr	r3, [r3, #24]
 80058fe:	f003 0303 	and.w	r3, r3, #3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d003      	beq.n	800590e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 fae4 	bl	8005ed4 <HAL_TIM_IC_CaptureCallback>
 800590c:	e005      	b.n	800591a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f000 fad6 	bl	8005ec0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f000 fae7 	bl	8005ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	f003 0304 	and.w	r3, r3, #4
 800592a:	2b04      	cmp	r3, #4
 800592c:	d122      	bne.n	8005974 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	f003 0304 	and.w	r3, r3, #4
 8005938:	2b04      	cmp	r3, #4
 800593a:	d11b      	bne.n	8005974 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f06f 0204 	mvn.w	r2, #4
 8005944:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2202      	movs	r2, #2
 800594a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005956:	2b00      	cmp	r3, #0
 8005958:	d003      	beq.n	8005962 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 faba 	bl	8005ed4 <HAL_TIM_IC_CaptureCallback>
 8005960:	e005      	b.n	800596e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f000 faac 	bl	8005ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f000 fabd 	bl	8005ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	f003 0308 	and.w	r3, r3, #8
 800597e:	2b08      	cmp	r3, #8
 8005980:	d122      	bne.n	80059c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	f003 0308 	and.w	r3, r3, #8
 800598c:	2b08      	cmp	r3, #8
 800598e:	d11b      	bne.n	80059c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f06f 0208 	mvn.w	r2, #8
 8005998:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2204      	movs	r2, #4
 800599e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	69db      	ldr	r3, [r3, #28]
 80059a6:	f003 0303 	and.w	r3, r3, #3
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d003      	beq.n	80059b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 fa90 	bl	8005ed4 <HAL_TIM_IC_CaptureCallback>
 80059b4:	e005      	b.n	80059c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 fa82 	bl	8005ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 fa93 	bl	8005ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	f003 0310 	and.w	r3, r3, #16
 80059d2:	2b10      	cmp	r3, #16
 80059d4:	d122      	bne.n	8005a1c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	f003 0310 	and.w	r3, r3, #16
 80059e0:	2b10      	cmp	r3, #16
 80059e2:	d11b      	bne.n	8005a1c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f06f 0210 	mvn.w	r2, #16
 80059ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2208      	movs	r2, #8
 80059f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	69db      	ldr	r3, [r3, #28]
 80059fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d003      	beq.n	8005a0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f000 fa66 	bl	8005ed4 <HAL_TIM_IC_CaptureCallback>
 8005a08:	e005      	b.n	8005a16 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f000 fa58 	bl	8005ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 fa69 	bl	8005ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	f003 0301 	and.w	r3, r3, #1
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d10e      	bne.n	8005a48 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d107      	bne.n	8005a48 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f06f 0201 	mvn.w	r2, #1
 8005a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f7fc fa36 	bl	8001eb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a52:	2b80      	cmp	r3, #128	; 0x80
 8005a54:	d10e      	bne.n	8005a74 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a60:	2b80      	cmp	r3, #128	; 0x80
 8005a62:	d107      	bne.n	8005a74 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 fea4 	bl	80067bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a82:	d10e      	bne.n	8005aa2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a8e:	2b80      	cmp	r3, #128	; 0x80
 8005a90:	d107      	bne.n	8005aa2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005a9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f000 fe97 	bl	80067d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aac:	2b40      	cmp	r3, #64	; 0x40
 8005aae:	d10e      	bne.n	8005ace <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aba:	2b40      	cmp	r3, #64	; 0x40
 8005abc:	d107      	bne.n	8005ace <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ac6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f000 fa17 	bl	8005efc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	691b      	ldr	r3, [r3, #16]
 8005ad4:	f003 0320 	and.w	r3, r3, #32
 8005ad8:	2b20      	cmp	r3, #32
 8005ada:	d10e      	bne.n	8005afa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	68db      	ldr	r3, [r3, #12]
 8005ae2:	f003 0320 	and.w	r3, r3, #32
 8005ae6:	2b20      	cmp	r3, #32
 8005ae8:	d107      	bne.n	8005afa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f06f 0220 	mvn.w	r2, #32
 8005af2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 fe57 	bl	80067a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005afa:	bf00      	nop
 8005afc:	3708      	adds	r7, #8
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
	...

08005b04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b10:	2300      	movs	r3, #0
 8005b12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d101      	bne.n	8005b22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b1e:	2302      	movs	r3, #2
 8005b20:	e0ff      	b.n	8005d22 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2b14      	cmp	r3, #20
 8005b2e:	f200 80f0 	bhi.w	8005d12 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005b32:	a201      	add	r2, pc, #4	; (adr r2, 8005b38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b38:	08005b8d 	.word	0x08005b8d
 8005b3c:	08005d13 	.word	0x08005d13
 8005b40:	08005d13 	.word	0x08005d13
 8005b44:	08005d13 	.word	0x08005d13
 8005b48:	08005bcd 	.word	0x08005bcd
 8005b4c:	08005d13 	.word	0x08005d13
 8005b50:	08005d13 	.word	0x08005d13
 8005b54:	08005d13 	.word	0x08005d13
 8005b58:	08005c0f 	.word	0x08005c0f
 8005b5c:	08005d13 	.word	0x08005d13
 8005b60:	08005d13 	.word	0x08005d13
 8005b64:	08005d13 	.word	0x08005d13
 8005b68:	08005c4f 	.word	0x08005c4f
 8005b6c:	08005d13 	.word	0x08005d13
 8005b70:	08005d13 	.word	0x08005d13
 8005b74:	08005d13 	.word	0x08005d13
 8005b78:	08005c91 	.word	0x08005c91
 8005b7c:	08005d13 	.word	0x08005d13
 8005b80:	08005d13 	.word	0x08005d13
 8005b84:	08005d13 	.word	0x08005d13
 8005b88:	08005cd1 	.word	0x08005cd1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68b9      	ldr	r1, [r7, #8]
 8005b92:	4618      	mov	r0, r3
 8005b94:	f000 fa5c 	bl	8006050 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	699a      	ldr	r2, [r3, #24]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f042 0208 	orr.w	r2, r2, #8
 8005ba6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	699a      	ldr	r2, [r3, #24]
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f022 0204 	bic.w	r2, r2, #4
 8005bb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	6999      	ldr	r1, [r3, #24]
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	691a      	ldr	r2, [r3, #16]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	619a      	str	r2, [r3, #24]
      break;
 8005bca:	e0a5      	b.n	8005d18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68b9      	ldr	r1, [r7, #8]
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f000 faae 	bl	8006134 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	699a      	ldr	r2, [r3, #24]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005be6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	699a      	ldr	r2, [r3, #24]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	6999      	ldr	r1, [r3, #24]
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	021a      	lsls	r2, r3, #8
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	430a      	orrs	r2, r1
 8005c0a:	619a      	str	r2, [r3, #24]
      break;
 8005c0c:	e084      	b.n	8005d18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68b9      	ldr	r1, [r7, #8]
 8005c14:	4618      	mov	r0, r3
 8005c16:	f000 fb05 	bl	8006224 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	69da      	ldr	r2, [r3, #28]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f042 0208 	orr.w	r2, r2, #8
 8005c28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	69da      	ldr	r2, [r3, #28]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f022 0204 	bic.w	r2, r2, #4
 8005c38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	69d9      	ldr	r1, [r3, #28]
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	691a      	ldr	r2, [r3, #16]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	61da      	str	r2, [r3, #28]
      break;
 8005c4c:	e064      	b.n	8005d18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	68b9      	ldr	r1, [r7, #8]
 8005c54:	4618      	mov	r0, r3
 8005c56:	f000 fb5b 	bl	8006310 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	69da      	ldr	r2, [r3, #28]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	69da      	ldr	r2, [r3, #28]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	69d9      	ldr	r1, [r3, #28]
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	691b      	ldr	r3, [r3, #16]
 8005c84:	021a      	lsls	r2, r3, #8
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	61da      	str	r2, [r3, #28]
      break;
 8005c8e:	e043      	b.n	8005d18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	68b9      	ldr	r1, [r7, #8]
 8005c96:	4618      	mov	r0, r3
 8005c98:	f000 fb92 	bl	80063c0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f042 0208 	orr.w	r2, r2, #8
 8005caa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 0204 	bic.w	r2, r2, #4
 8005cba:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	691a      	ldr	r2, [r3, #16]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	430a      	orrs	r2, r1
 8005ccc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005cce:	e023      	b.n	8005d18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	68b9      	ldr	r1, [r7, #8]
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f000 fbc4 	bl	8006464 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cfa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	691b      	ldr	r3, [r3, #16]
 8005d06:	021a      	lsls	r2, r3, #8
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	430a      	orrs	r2, r1
 8005d0e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005d10:	e002      	b.n	8005d18 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	75fb      	strb	r3, [r7, #23]
      break;
 8005d16:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005d20:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3718      	adds	r7, #24
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}
 8005d2a:	bf00      	nop

08005d2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d36:	2300      	movs	r3, #0
 8005d38:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d101      	bne.n	8005d48 <HAL_TIM_ConfigClockSource+0x1c>
 8005d44:	2302      	movs	r3, #2
 8005d46:	e0b4      	b.n	8005eb2 <HAL_TIM_ConfigClockSource+0x186>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2202      	movs	r2, #2
 8005d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	4b56      	ldr	r3, [pc, #344]	; (8005ebc <HAL_TIM_ConfigClockSource+0x190>)
 8005d64:	4013      	ands	r3, r2
 8005d66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	68ba      	ldr	r2, [r7, #8]
 8005d76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d80:	d03e      	beq.n	8005e00 <HAL_TIM_ConfigClockSource+0xd4>
 8005d82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d86:	f200 8087 	bhi.w	8005e98 <HAL_TIM_ConfigClockSource+0x16c>
 8005d8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d8e:	f000 8086 	beq.w	8005e9e <HAL_TIM_ConfigClockSource+0x172>
 8005d92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d96:	d87f      	bhi.n	8005e98 <HAL_TIM_ConfigClockSource+0x16c>
 8005d98:	2b70      	cmp	r3, #112	; 0x70
 8005d9a:	d01a      	beq.n	8005dd2 <HAL_TIM_ConfigClockSource+0xa6>
 8005d9c:	2b70      	cmp	r3, #112	; 0x70
 8005d9e:	d87b      	bhi.n	8005e98 <HAL_TIM_ConfigClockSource+0x16c>
 8005da0:	2b60      	cmp	r3, #96	; 0x60
 8005da2:	d050      	beq.n	8005e46 <HAL_TIM_ConfigClockSource+0x11a>
 8005da4:	2b60      	cmp	r3, #96	; 0x60
 8005da6:	d877      	bhi.n	8005e98 <HAL_TIM_ConfigClockSource+0x16c>
 8005da8:	2b50      	cmp	r3, #80	; 0x50
 8005daa:	d03c      	beq.n	8005e26 <HAL_TIM_ConfigClockSource+0xfa>
 8005dac:	2b50      	cmp	r3, #80	; 0x50
 8005dae:	d873      	bhi.n	8005e98 <HAL_TIM_ConfigClockSource+0x16c>
 8005db0:	2b40      	cmp	r3, #64	; 0x40
 8005db2:	d058      	beq.n	8005e66 <HAL_TIM_ConfigClockSource+0x13a>
 8005db4:	2b40      	cmp	r3, #64	; 0x40
 8005db6:	d86f      	bhi.n	8005e98 <HAL_TIM_ConfigClockSource+0x16c>
 8005db8:	2b30      	cmp	r3, #48	; 0x30
 8005dba:	d064      	beq.n	8005e86 <HAL_TIM_ConfigClockSource+0x15a>
 8005dbc:	2b30      	cmp	r3, #48	; 0x30
 8005dbe:	d86b      	bhi.n	8005e98 <HAL_TIM_ConfigClockSource+0x16c>
 8005dc0:	2b20      	cmp	r3, #32
 8005dc2:	d060      	beq.n	8005e86 <HAL_TIM_ConfigClockSource+0x15a>
 8005dc4:	2b20      	cmp	r3, #32
 8005dc6:	d867      	bhi.n	8005e98 <HAL_TIM_ConfigClockSource+0x16c>
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d05c      	beq.n	8005e86 <HAL_TIM_ConfigClockSource+0x15a>
 8005dcc:	2b10      	cmp	r3, #16
 8005dce:	d05a      	beq.n	8005e86 <HAL_TIM_ConfigClockSource+0x15a>
 8005dd0:	e062      	b.n	8005e98 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6818      	ldr	r0, [r3, #0]
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	6899      	ldr	r1, [r3, #8]
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	685a      	ldr	r2, [r3, #4]
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	f000 fc0d 	bl	8006600 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005df4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68ba      	ldr	r2, [r7, #8]
 8005dfc:	609a      	str	r2, [r3, #8]
      break;
 8005dfe:	e04f      	b.n	8005ea0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6818      	ldr	r0, [r3, #0]
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	6899      	ldr	r1, [r3, #8]
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	685a      	ldr	r2, [r3, #4]
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	f000 fbf6 	bl	8006600 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	689a      	ldr	r2, [r3, #8]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e22:	609a      	str	r2, [r3, #8]
      break;
 8005e24:	e03c      	b.n	8005ea0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6818      	ldr	r0, [r3, #0]
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	6859      	ldr	r1, [r3, #4]
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	461a      	mov	r2, r3
 8005e34:	f000 fb6a 	bl	800650c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2150      	movs	r1, #80	; 0x50
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f000 fbc3 	bl	80065ca <TIM_ITRx_SetConfig>
      break;
 8005e44:	e02c      	b.n	8005ea0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6818      	ldr	r0, [r3, #0]
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	6859      	ldr	r1, [r3, #4]
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	68db      	ldr	r3, [r3, #12]
 8005e52:	461a      	mov	r2, r3
 8005e54:	f000 fb89 	bl	800656a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2160      	movs	r1, #96	; 0x60
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f000 fbb3 	bl	80065ca <TIM_ITRx_SetConfig>
      break;
 8005e64:	e01c      	b.n	8005ea0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6818      	ldr	r0, [r3, #0]
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	6859      	ldr	r1, [r3, #4]
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	461a      	mov	r2, r3
 8005e74:	f000 fb4a 	bl	800650c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2140      	movs	r1, #64	; 0x40
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f000 fba3 	bl	80065ca <TIM_ITRx_SetConfig>
      break;
 8005e84:	e00c      	b.n	8005ea0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4619      	mov	r1, r3
 8005e90:	4610      	mov	r0, r2
 8005e92:	f000 fb9a 	bl	80065ca <TIM_ITRx_SetConfig>
      break;
 8005e96:	e003      	b.n	8005ea0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	73fb      	strb	r3, [r7, #15]
      break;
 8005e9c:	e000      	b.n	8005ea0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3710      	adds	r7, #16
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	fffeff88 	.word	0xfffeff88

08005ec0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f04:	bf00      	nop
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b085      	sub	sp, #20
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	4a40      	ldr	r2, [pc, #256]	; (8006024 <TIM_Base_SetConfig+0x114>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d013      	beq.n	8005f50 <TIM_Base_SetConfig+0x40>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f2e:	d00f      	beq.n	8005f50 <TIM_Base_SetConfig+0x40>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4a3d      	ldr	r2, [pc, #244]	; (8006028 <TIM_Base_SetConfig+0x118>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d00b      	beq.n	8005f50 <TIM_Base_SetConfig+0x40>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4a3c      	ldr	r2, [pc, #240]	; (800602c <TIM_Base_SetConfig+0x11c>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d007      	beq.n	8005f50 <TIM_Base_SetConfig+0x40>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4a3b      	ldr	r2, [pc, #236]	; (8006030 <TIM_Base_SetConfig+0x120>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d003      	beq.n	8005f50 <TIM_Base_SetConfig+0x40>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4a3a      	ldr	r2, [pc, #232]	; (8006034 <TIM_Base_SetConfig+0x124>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d108      	bne.n	8005f62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	68fa      	ldr	r2, [r7, #12]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a2f      	ldr	r2, [pc, #188]	; (8006024 <TIM_Base_SetConfig+0x114>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d02b      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f70:	d027      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a2c      	ldr	r2, [pc, #176]	; (8006028 <TIM_Base_SetConfig+0x118>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d023      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a2b      	ldr	r2, [pc, #172]	; (800602c <TIM_Base_SetConfig+0x11c>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d01f      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a2a      	ldr	r2, [pc, #168]	; (8006030 <TIM_Base_SetConfig+0x120>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d01b      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a29      	ldr	r2, [pc, #164]	; (8006034 <TIM_Base_SetConfig+0x124>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d017      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a28      	ldr	r2, [pc, #160]	; (8006038 <TIM_Base_SetConfig+0x128>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d013      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a27      	ldr	r2, [pc, #156]	; (800603c <TIM_Base_SetConfig+0x12c>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d00f      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a26      	ldr	r2, [pc, #152]	; (8006040 <TIM_Base_SetConfig+0x130>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d00b      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a25      	ldr	r2, [pc, #148]	; (8006044 <TIM_Base_SetConfig+0x134>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d007      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a24      	ldr	r2, [pc, #144]	; (8006048 <TIM_Base_SetConfig+0x138>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d003      	beq.n	8005fc2 <TIM_Base_SetConfig+0xb2>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a23      	ldr	r2, [pc, #140]	; (800604c <TIM_Base_SetConfig+0x13c>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d108      	bne.n	8005fd4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	68db      	ldr	r3, [r3, #12]
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	689a      	ldr	r2, [r3, #8]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a0a      	ldr	r2, [pc, #40]	; (8006024 <TIM_Base_SetConfig+0x114>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d003      	beq.n	8006008 <TIM_Base_SetConfig+0xf8>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a0c      	ldr	r2, [pc, #48]	; (8006034 <TIM_Base_SetConfig+0x124>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d103      	bne.n	8006010 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	691a      	ldr	r2, [r3, #16]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	615a      	str	r2, [r3, #20]
}
 8006016:	bf00      	nop
 8006018:	3714      	adds	r7, #20
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	40010000 	.word	0x40010000
 8006028:	40000400 	.word	0x40000400
 800602c:	40000800 	.word	0x40000800
 8006030:	40000c00 	.word	0x40000c00
 8006034:	40010400 	.word	0x40010400
 8006038:	40014000 	.word	0x40014000
 800603c:	40014400 	.word	0x40014400
 8006040:	40014800 	.word	0x40014800
 8006044:	40001800 	.word	0x40001800
 8006048:	40001c00 	.word	0x40001c00
 800604c:	40002000 	.word	0x40002000

08006050 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006050:	b480      	push	{r7}
 8006052:	b087      	sub	sp, #28
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6a1b      	ldr	r3, [r3, #32]
 800605e:	f023 0201 	bic.w	r2, r3, #1
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a1b      	ldr	r3, [r3, #32]
 800606a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	699b      	ldr	r3, [r3, #24]
 8006076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006078:	68fa      	ldr	r2, [r7, #12]
 800607a:	4b2b      	ldr	r3, [pc, #172]	; (8006128 <TIM_OC1_SetConfig+0xd8>)
 800607c:	4013      	ands	r3, r2
 800607e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f023 0303 	bic.w	r3, r3, #3
 8006086:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	4313      	orrs	r3, r2
 8006090:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	f023 0302 	bic.w	r3, r3, #2
 8006098:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	4a21      	ldr	r2, [pc, #132]	; (800612c <TIM_OC1_SetConfig+0xdc>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d003      	beq.n	80060b4 <TIM_OC1_SetConfig+0x64>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a20      	ldr	r2, [pc, #128]	; (8006130 <TIM_OC1_SetConfig+0xe0>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d10c      	bne.n	80060ce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	f023 0308 	bic.w	r3, r3, #8
 80060ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	697a      	ldr	r2, [r7, #20]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	f023 0304 	bic.w	r3, r3, #4
 80060cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a16      	ldr	r2, [pc, #88]	; (800612c <TIM_OC1_SetConfig+0xdc>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d003      	beq.n	80060de <TIM_OC1_SetConfig+0x8e>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a15      	ldr	r2, [pc, #84]	; (8006130 <TIM_OC1_SetConfig+0xe0>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d111      	bne.n	8006102 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80060ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	693a      	ldr	r2, [r7, #16]
 80060f4:	4313      	orrs	r3, r2
 80060f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	699b      	ldr	r3, [r3, #24]
 80060fc:	693a      	ldr	r2, [r7, #16]
 80060fe:	4313      	orrs	r3, r2
 8006100:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	693a      	ldr	r2, [r7, #16]
 8006106:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	685a      	ldr	r2, [r3, #4]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	697a      	ldr	r2, [r7, #20]
 800611a:	621a      	str	r2, [r3, #32]
}
 800611c:	bf00      	nop
 800611e:	371c      	adds	r7, #28
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr
 8006128:	fffeff8f 	.word	0xfffeff8f
 800612c:	40010000 	.word	0x40010000
 8006130:	40010400 	.word	0x40010400

08006134 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006134:	b480      	push	{r7}
 8006136:	b087      	sub	sp, #28
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a1b      	ldr	r3, [r3, #32]
 8006142:	f023 0210 	bic.w	r2, r3, #16
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a1b      	ldr	r3, [r3, #32]
 800614e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800615c:	68fa      	ldr	r2, [r7, #12]
 800615e:	4b2e      	ldr	r3, [pc, #184]	; (8006218 <TIM_OC2_SetConfig+0xe4>)
 8006160:	4013      	ands	r3, r2
 8006162:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800616a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	021b      	lsls	r3, r3, #8
 8006172:	68fa      	ldr	r2, [r7, #12]
 8006174:	4313      	orrs	r3, r2
 8006176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	f023 0320 	bic.w	r3, r3, #32
 800617e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	011b      	lsls	r3, r3, #4
 8006186:	697a      	ldr	r2, [r7, #20]
 8006188:	4313      	orrs	r3, r2
 800618a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a23      	ldr	r2, [pc, #140]	; (800621c <TIM_OC2_SetConfig+0xe8>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d003      	beq.n	800619c <TIM_OC2_SetConfig+0x68>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	4a22      	ldr	r2, [pc, #136]	; (8006220 <TIM_OC2_SetConfig+0xec>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d10d      	bne.n	80061b8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	011b      	lsls	r3, r3, #4
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061b6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a18      	ldr	r2, [pc, #96]	; (800621c <TIM_OC2_SetConfig+0xe8>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d003      	beq.n	80061c8 <TIM_OC2_SetConfig+0x94>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a17      	ldr	r2, [pc, #92]	; (8006220 <TIM_OC2_SetConfig+0xec>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d113      	bne.n	80061f0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	695b      	ldr	r3, [r3, #20]
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	693a      	ldr	r2, [r7, #16]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	699b      	ldr	r3, [r3, #24]
 80061e8:	009b      	lsls	r3, r3, #2
 80061ea:	693a      	ldr	r2, [r7, #16]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	685a      	ldr	r2, [r3, #4]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	697a      	ldr	r2, [r7, #20]
 8006208:	621a      	str	r2, [r3, #32]
}
 800620a:	bf00      	nop
 800620c:	371c      	adds	r7, #28
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	feff8fff 	.word	0xfeff8fff
 800621c:	40010000 	.word	0x40010000
 8006220:	40010400 	.word	0x40010400

08006224 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006224:	b480      	push	{r7}
 8006226:	b087      	sub	sp, #28
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a1b      	ldr	r3, [r3, #32]
 800623e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	69db      	ldr	r3, [r3, #28]
 800624a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	4b2d      	ldr	r3, [pc, #180]	; (8006304 <TIM_OC3_SetConfig+0xe0>)
 8006250:	4013      	ands	r3, r2
 8006252:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f023 0303 	bic.w	r3, r3, #3
 800625a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	68fa      	ldr	r2, [r7, #12]
 8006262:	4313      	orrs	r3, r2
 8006264:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800626c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	021b      	lsls	r3, r3, #8
 8006274:	697a      	ldr	r2, [r7, #20]
 8006276:	4313      	orrs	r3, r2
 8006278:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a22      	ldr	r2, [pc, #136]	; (8006308 <TIM_OC3_SetConfig+0xe4>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d003      	beq.n	800628a <TIM_OC3_SetConfig+0x66>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a21      	ldr	r2, [pc, #132]	; (800630c <TIM_OC3_SetConfig+0xe8>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d10d      	bne.n	80062a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006290:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	021b      	lsls	r3, r3, #8
 8006298:	697a      	ldr	r2, [r7, #20]
 800629a:	4313      	orrs	r3, r2
 800629c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80062a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	4a17      	ldr	r2, [pc, #92]	; (8006308 <TIM_OC3_SetConfig+0xe4>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d003      	beq.n	80062b6 <TIM_OC3_SetConfig+0x92>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	4a16      	ldr	r2, [pc, #88]	; (800630c <TIM_OC3_SetConfig+0xe8>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d113      	bne.n	80062de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80062bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	695b      	ldr	r3, [r3, #20]
 80062ca:	011b      	lsls	r3, r3, #4
 80062cc:	693a      	ldr	r2, [r7, #16]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	699b      	ldr	r3, [r3, #24]
 80062d6:	011b      	lsls	r3, r3, #4
 80062d8:	693a      	ldr	r2, [r7, #16]
 80062da:	4313      	orrs	r3, r2
 80062dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	693a      	ldr	r2, [r7, #16]
 80062e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	68fa      	ldr	r2, [r7, #12]
 80062e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	685a      	ldr	r2, [r3, #4]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	697a      	ldr	r2, [r7, #20]
 80062f6:	621a      	str	r2, [r3, #32]
}
 80062f8:	bf00      	nop
 80062fa:	371c      	adds	r7, #28
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr
 8006304:	fffeff8f 	.word	0xfffeff8f
 8006308:	40010000 	.word	0x40010000
 800630c:	40010400 	.word	0x40010400

08006310 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006310:	b480      	push	{r7}
 8006312:	b087      	sub	sp, #28
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a1b      	ldr	r3, [r3, #32]
 800631e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a1b      	ldr	r3, [r3, #32]
 800632a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	69db      	ldr	r3, [r3, #28]
 8006336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	4b1e      	ldr	r3, [pc, #120]	; (80063b4 <TIM_OC4_SetConfig+0xa4>)
 800633c:	4013      	ands	r3, r2
 800633e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006346:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	021b      	lsls	r3, r3, #8
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	4313      	orrs	r3, r2
 8006352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800635a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	031b      	lsls	r3, r3, #12
 8006362:	693a      	ldr	r2, [r7, #16]
 8006364:	4313      	orrs	r3, r2
 8006366:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a13      	ldr	r2, [pc, #76]	; (80063b8 <TIM_OC4_SetConfig+0xa8>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d003      	beq.n	8006378 <TIM_OC4_SetConfig+0x68>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4a12      	ldr	r2, [pc, #72]	; (80063bc <TIM_OC4_SetConfig+0xac>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d109      	bne.n	800638c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800637e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	695b      	ldr	r3, [r3, #20]
 8006384:	019b      	lsls	r3, r3, #6
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	4313      	orrs	r3, r2
 800638a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	697a      	ldr	r2, [r7, #20]
 8006390:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	685a      	ldr	r2, [r3, #4]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	693a      	ldr	r2, [r7, #16]
 80063a4:	621a      	str	r2, [r3, #32]
}
 80063a6:	bf00      	nop
 80063a8:	371c      	adds	r7, #28
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr
 80063b2:	bf00      	nop
 80063b4:	feff8fff 	.word	0xfeff8fff
 80063b8:	40010000 	.word	0x40010000
 80063bc:	40010400 	.word	0x40010400

080063c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b087      	sub	sp, #28
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6a1b      	ldr	r3, [r3, #32]
 80063ce:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a1b      	ldr	r3, [r3, #32]
 80063da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	4b1b      	ldr	r3, [pc, #108]	; (8006458 <TIM_OC5_SetConfig+0x98>)
 80063ec:	4013      	ands	r3, r2
 80063ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	68fa      	ldr	r2, [r7, #12]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006400:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	041b      	lsls	r3, r3, #16
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	4313      	orrs	r3, r2
 800640c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a12      	ldr	r2, [pc, #72]	; (800645c <TIM_OC5_SetConfig+0x9c>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d003      	beq.n	800641e <TIM_OC5_SetConfig+0x5e>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a11      	ldr	r2, [pc, #68]	; (8006460 <TIM_OC5_SetConfig+0xa0>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d109      	bne.n	8006432 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006424:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	021b      	lsls	r3, r3, #8
 800642c:	697a      	ldr	r2, [r7, #20]
 800642e:	4313      	orrs	r3, r2
 8006430:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	697a      	ldr	r2, [r7, #20]
 8006436:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	685a      	ldr	r2, [r3, #4]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	693a      	ldr	r2, [r7, #16]
 800644a:	621a      	str	r2, [r3, #32]
}
 800644c:	bf00      	nop
 800644e:	371c      	adds	r7, #28
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr
 8006458:	fffeff8f 	.word	0xfffeff8f
 800645c:	40010000 	.word	0x40010000
 8006460:	40010400 	.word	0x40010400

08006464 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006464:	b480      	push	{r7}
 8006466:	b087      	sub	sp, #28
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a1b      	ldr	r3, [r3, #32]
 8006472:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a1b      	ldr	r3, [r3, #32]
 800647e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800648a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800648c:	68fa      	ldr	r2, [r7, #12]
 800648e:	4b1c      	ldr	r3, [pc, #112]	; (8006500 <TIM_OC6_SetConfig+0x9c>)
 8006490:	4013      	ands	r3, r2
 8006492:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	021b      	lsls	r3, r3, #8
 800649a:	68fa      	ldr	r2, [r7, #12]
 800649c:	4313      	orrs	r3, r2
 800649e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80064a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	051b      	lsls	r3, r3, #20
 80064ae:	693a      	ldr	r2, [r7, #16]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	4a13      	ldr	r2, [pc, #76]	; (8006504 <TIM_OC6_SetConfig+0xa0>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d003      	beq.n	80064c4 <TIM_OC6_SetConfig+0x60>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a12      	ldr	r2, [pc, #72]	; (8006508 <TIM_OC6_SetConfig+0xa4>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d109      	bne.n	80064d8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80064ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	695b      	ldr	r3, [r3, #20]
 80064d0:	029b      	lsls	r3, r3, #10
 80064d2:	697a      	ldr	r2, [r7, #20]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	697a      	ldr	r2, [r7, #20]
 80064dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	68fa      	ldr	r2, [r7, #12]
 80064e2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	685a      	ldr	r2, [r3, #4]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	693a      	ldr	r2, [r7, #16]
 80064f0:	621a      	str	r2, [r3, #32]
}
 80064f2:	bf00      	nop
 80064f4:	371c      	adds	r7, #28
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	feff8fff 	.word	0xfeff8fff
 8006504:	40010000 	.word	0x40010000
 8006508:	40010400 	.word	0x40010400

0800650c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800650c:	b480      	push	{r7}
 800650e:	b087      	sub	sp, #28
 8006510:	af00      	add	r7, sp, #0
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	60b9      	str	r1, [r7, #8]
 8006516:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6a1b      	ldr	r3, [r3, #32]
 800651c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6a1b      	ldr	r3, [r3, #32]
 8006522:	f023 0201 	bic.w	r2, r3, #1
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	699b      	ldr	r3, [r3, #24]
 800652e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006536:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	011b      	lsls	r3, r3, #4
 800653c:	693a      	ldr	r2, [r7, #16]
 800653e:	4313      	orrs	r3, r2
 8006540:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	f023 030a 	bic.w	r3, r3, #10
 8006548:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800654a:	697a      	ldr	r2, [r7, #20]
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	4313      	orrs	r3, r2
 8006550:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	693a      	ldr	r2, [r7, #16]
 8006556:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	697a      	ldr	r2, [r7, #20]
 800655c:	621a      	str	r2, [r3, #32]
}
 800655e:	bf00      	nop
 8006560:	371c      	adds	r7, #28
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr

0800656a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800656a:	b480      	push	{r7}
 800656c:	b087      	sub	sp, #28
 800656e:	af00      	add	r7, sp, #0
 8006570:	60f8      	str	r0, [r7, #12]
 8006572:	60b9      	str	r1, [r7, #8]
 8006574:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6a1b      	ldr	r3, [r3, #32]
 800657a:	f023 0210 	bic.w	r2, r3, #16
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6a1b      	ldr	r3, [r3, #32]
 800658c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006594:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	031b      	lsls	r3, r3, #12
 800659a:	697a      	ldr	r2, [r7, #20]
 800659c:	4313      	orrs	r3, r2
 800659e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80065a6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	011b      	lsls	r3, r3, #4
 80065ac:	693a      	ldr	r2, [r7, #16]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	697a      	ldr	r2, [r7, #20]
 80065b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	693a      	ldr	r2, [r7, #16]
 80065bc:	621a      	str	r2, [r3, #32]
}
 80065be:	bf00      	nop
 80065c0:	371c      	adds	r7, #28
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr

080065ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80065ca:	b480      	push	{r7}
 80065cc:	b085      	sub	sp, #20
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
 80065d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80065e2:	683a      	ldr	r2, [r7, #0]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	4313      	orrs	r3, r2
 80065e8:	f043 0307 	orr.w	r3, r3, #7
 80065ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	68fa      	ldr	r2, [r7, #12]
 80065f2:	609a      	str	r2, [r3, #8]
}
 80065f4:	bf00      	nop
 80065f6:	3714      	adds	r7, #20
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr

08006600 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006600:	b480      	push	{r7}
 8006602:	b087      	sub	sp, #28
 8006604:	af00      	add	r7, sp, #0
 8006606:	60f8      	str	r0, [r7, #12]
 8006608:	60b9      	str	r1, [r7, #8]
 800660a:	607a      	str	r2, [r7, #4]
 800660c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800661a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	021a      	lsls	r2, r3, #8
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	431a      	orrs	r2, r3
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	4313      	orrs	r3, r2
 8006628:	697a      	ldr	r2, [r7, #20]
 800662a:	4313      	orrs	r3, r2
 800662c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	609a      	str	r2, [r3, #8]
}
 8006634:	bf00      	nop
 8006636:	371c      	adds	r7, #28
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr

08006640 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006640:	b480      	push	{r7}
 8006642:	b087      	sub	sp, #28
 8006644:	af00      	add	r7, sp, #0
 8006646:	60f8      	str	r0, [r7, #12]
 8006648:	60b9      	str	r1, [r7, #8]
 800664a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	f003 031f 	and.w	r3, r3, #31
 8006652:	2201      	movs	r2, #1
 8006654:	fa02 f303 	lsl.w	r3, r2, r3
 8006658:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6a1a      	ldr	r2, [r3, #32]
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	43db      	mvns	r3, r3
 8006662:	401a      	ands	r2, r3
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6a1a      	ldr	r2, [r3, #32]
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	f003 031f 	and.w	r3, r3, #31
 8006672:	6879      	ldr	r1, [r7, #4]
 8006674:	fa01 f303 	lsl.w	r3, r1, r3
 8006678:	431a      	orrs	r2, r3
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	621a      	str	r2, [r3, #32]
}
 800667e:	bf00      	nop
 8006680:	371c      	adds	r7, #28
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr
	...

0800668c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800668c:	b480      	push	{r7}
 800668e:	b085      	sub	sp, #20
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800669c:	2b01      	cmp	r3, #1
 800669e:	d101      	bne.n	80066a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066a0:	2302      	movs	r3, #2
 80066a2:	e06d      	b.n	8006780 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2202      	movs	r2, #2
 80066b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a30      	ldr	r2, [pc, #192]	; (800678c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d004      	beq.n	80066d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a2f      	ldr	r2, [pc, #188]	; (8006790 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d108      	bne.n	80066ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80066de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	68fa      	ldr	r2, [r7, #12]
 80066e6:	4313      	orrs	r3, r2
 80066e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	68fa      	ldr	r2, [r7, #12]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68fa      	ldr	r2, [r7, #12]
 8006702:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a20      	ldr	r2, [pc, #128]	; (800678c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d022      	beq.n	8006754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006716:	d01d      	beq.n	8006754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a1d      	ldr	r2, [pc, #116]	; (8006794 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d018      	beq.n	8006754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a1c      	ldr	r2, [pc, #112]	; (8006798 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d013      	beq.n	8006754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a1a      	ldr	r2, [pc, #104]	; (800679c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d00e      	beq.n	8006754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a15      	ldr	r2, [pc, #84]	; (8006790 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d009      	beq.n	8006754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a16      	ldr	r2, [pc, #88]	; (80067a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d004      	beq.n	8006754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a15      	ldr	r2, [pc, #84]	; (80067a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d10c      	bne.n	800676e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800675a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	68ba      	ldr	r2, [r7, #8]
 8006762:	4313      	orrs	r3, r2
 8006764:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	68ba      	ldr	r2, [r7, #8]
 800676c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2201      	movs	r2, #1
 8006772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800677e:	2300      	movs	r3, #0
}
 8006780:	4618      	mov	r0, r3
 8006782:	3714      	adds	r7, #20
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr
 800678c:	40010000 	.word	0x40010000
 8006790:	40010400 	.word	0x40010400
 8006794:	40000400 	.word	0x40000400
 8006798:	40000800 	.word	0x40000800
 800679c:	40000c00 	.word	0x40000c00
 80067a0:	40014000 	.word	0x40014000
 80067a4:	40001800 	.word	0x40001800

080067a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b083      	sub	sp, #12
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80067b0:	bf00      	nop
 80067b2:	370c      	adds	r7, #12
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr

080067bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80067bc:	b480      	push	{r7}
 80067be:	b083      	sub	sp, #12
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80067c4:	bf00      	nop
 80067c6:	370c      	adds	r7, #12
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr

080067d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b083      	sub	sp, #12
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80067d8:	bf00      	nop
 80067da:	370c      	adds	r7, #12
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d101      	bne.n	80067f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	e040      	b.n	8006878 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d106      	bne.n	800680c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f7fb fdaa 	bl	8002360 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2224      	movs	r2, #36	; 0x24
 8006810:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f022 0201 	bic.w	r2, r2, #1
 8006820:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 f8b0 	bl	8006988 <UART_SetConfig>
 8006828:	4603      	mov	r3, r0
 800682a:	2b01      	cmp	r3, #1
 800682c:	d101      	bne.n	8006832 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e022      	b.n	8006878 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006836:	2b00      	cmp	r3, #0
 8006838:	d002      	beq.n	8006840 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 fb08 	bl	8006e50 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	685a      	ldr	r2, [r3, #4]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800684e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	689a      	ldr	r2, [r3, #8]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800685e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f042 0201 	orr.w	r2, r2, #1
 800686e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f000 fb8f 	bl	8006f94 <UART_CheckIdleState>
 8006876:	4603      	mov	r3, r0
}
 8006878:	4618      	mov	r0, r3
 800687a:	3708      	adds	r7, #8
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}

08006880 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b08a      	sub	sp, #40	; 0x28
 8006884:	af02      	add	r7, sp, #8
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	603b      	str	r3, [r7, #0]
 800688c:	4613      	mov	r3, r2
 800688e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006894:	2b20      	cmp	r3, #32
 8006896:	d171      	bne.n	800697c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d002      	beq.n	80068a4 <HAL_UART_Transmit+0x24>
 800689e:	88fb      	ldrh	r3, [r7, #6]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d101      	bne.n	80068a8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	e06a      	b.n	800697e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2200      	movs	r2, #0
 80068ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2221      	movs	r2, #33	; 0x21
 80068b4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80068b6:	f7fb ffb3 	bl	8002820 <HAL_GetTick>
 80068ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	88fa      	ldrh	r2, [r7, #6]
 80068c0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	88fa      	ldrh	r2, [r7, #6]
 80068c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068d4:	d108      	bne.n	80068e8 <HAL_UART_Transmit+0x68>
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d104      	bne.n	80068e8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80068de:	2300      	movs	r3, #0
 80068e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	61bb      	str	r3, [r7, #24]
 80068e6:	e003      	b.n	80068f0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80068ec:	2300      	movs	r3, #0
 80068ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80068f0:	e02c      	b.n	800694c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	9300      	str	r3, [sp, #0]
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	2200      	movs	r2, #0
 80068fa:	2180      	movs	r1, #128	; 0x80
 80068fc:	68f8      	ldr	r0, [r7, #12]
 80068fe:	f000 fb80 	bl	8007002 <UART_WaitOnFlagUntilTimeout>
 8006902:	4603      	mov	r3, r0
 8006904:	2b00      	cmp	r3, #0
 8006906:	d001      	beq.n	800690c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8006908:	2303      	movs	r3, #3
 800690a:	e038      	b.n	800697e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d10b      	bne.n	800692a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	881b      	ldrh	r3, [r3, #0]
 8006916:	461a      	mov	r2, r3
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006920:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	3302      	adds	r3, #2
 8006926:	61bb      	str	r3, [r7, #24]
 8006928:	e007      	b.n	800693a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	781a      	ldrb	r2, [r3, #0]
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006934:	69fb      	ldr	r3, [r7, #28]
 8006936:	3301      	adds	r3, #1
 8006938:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006940:	b29b      	uxth	r3, r3
 8006942:	3b01      	subs	r3, #1
 8006944:	b29a      	uxth	r2, r3
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006952:	b29b      	uxth	r3, r3
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1cc      	bne.n	80068f2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	9300      	str	r3, [sp, #0]
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	2200      	movs	r2, #0
 8006960:	2140      	movs	r1, #64	; 0x40
 8006962:	68f8      	ldr	r0, [r7, #12]
 8006964:	f000 fb4d 	bl	8007002 <UART_WaitOnFlagUntilTimeout>
 8006968:	4603      	mov	r3, r0
 800696a:	2b00      	cmp	r3, #0
 800696c:	d001      	beq.n	8006972 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800696e:	2303      	movs	r3, #3
 8006970:	e005      	b.n	800697e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2220      	movs	r2, #32
 8006976:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006978:	2300      	movs	r3, #0
 800697a:	e000      	b.n	800697e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800697c:	2302      	movs	r3, #2
  }
}
 800697e:	4618      	mov	r0, r3
 8006980:	3720      	adds	r7, #32
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}
	...

08006988 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b088      	sub	sp, #32
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006990:	2300      	movs	r3, #0
 8006992:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	689a      	ldr	r2, [r3, #8]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	691b      	ldr	r3, [r3, #16]
 800699c:	431a      	orrs	r2, r3
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	431a      	orrs	r2, r3
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	69db      	ldr	r3, [r3, #28]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	4ba6      	ldr	r3, [pc, #664]	; (8006c4c <UART_SetConfig+0x2c4>)
 80069b4:	4013      	ands	r3, r2
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	6812      	ldr	r2, [r2, #0]
 80069ba:	6979      	ldr	r1, [r7, #20]
 80069bc:	430b      	orrs	r3, r1
 80069be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	68da      	ldr	r2, [r3, #12]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	430a      	orrs	r2, r1
 80069d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6a1b      	ldr	r3, [r3, #32]
 80069e0:	697a      	ldr	r2, [r7, #20]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	697a      	ldr	r2, [r7, #20]
 80069f6:	430a      	orrs	r2, r1
 80069f8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a94      	ldr	r2, [pc, #592]	; (8006c50 <UART_SetConfig+0x2c8>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d120      	bne.n	8006a46 <UART_SetConfig+0xbe>
 8006a04:	4b93      	ldr	r3, [pc, #588]	; (8006c54 <UART_SetConfig+0x2cc>)
 8006a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a0a:	f003 0303 	and.w	r3, r3, #3
 8006a0e:	2b03      	cmp	r3, #3
 8006a10:	d816      	bhi.n	8006a40 <UART_SetConfig+0xb8>
 8006a12:	a201      	add	r2, pc, #4	; (adr r2, 8006a18 <UART_SetConfig+0x90>)
 8006a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a18:	08006a29 	.word	0x08006a29
 8006a1c:	08006a35 	.word	0x08006a35
 8006a20:	08006a2f 	.word	0x08006a2f
 8006a24:	08006a3b 	.word	0x08006a3b
 8006a28:	2301      	movs	r3, #1
 8006a2a:	77fb      	strb	r3, [r7, #31]
 8006a2c:	e150      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006a2e:	2302      	movs	r3, #2
 8006a30:	77fb      	strb	r3, [r7, #31]
 8006a32:	e14d      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006a34:	2304      	movs	r3, #4
 8006a36:	77fb      	strb	r3, [r7, #31]
 8006a38:	e14a      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006a3a:	2308      	movs	r3, #8
 8006a3c:	77fb      	strb	r3, [r7, #31]
 8006a3e:	e147      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006a40:	2310      	movs	r3, #16
 8006a42:	77fb      	strb	r3, [r7, #31]
 8006a44:	e144      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a83      	ldr	r2, [pc, #524]	; (8006c58 <UART_SetConfig+0x2d0>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d132      	bne.n	8006ab6 <UART_SetConfig+0x12e>
 8006a50:	4b80      	ldr	r3, [pc, #512]	; (8006c54 <UART_SetConfig+0x2cc>)
 8006a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a56:	f003 030c 	and.w	r3, r3, #12
 8006a5a:	2b0c      	cmp	r3, #12
 8006a5c:	d828      	bhi.n	8006ab0 <UART_SetConfig+0x128>
 8006a5e:	a201      	add	r2, pc, #4	; (adr r2, 8006a64 <UART_SetConfig+0xdc>)
 8006a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a64:	08006a99 	.word	0x08006a99
 8006a68:	08006ab1 	.word	0x08006ab1
 8006a6c:	08006ab1 	.word	0x08006ab1
 8006a70:	08006ab1 	.word	0x08006ab1
 8006a74:	08006aa5 	.word	0x08006aa5
 8006a78:	08006ab1 	.word	0x08006ab1
 8006a7c:	08006ab1 	.word	0x08006ab1
 8006a80:	08006ab1 	.word	0x08006ab1
 8006a84:	08006a9f 	.word	0x08006a9f
 8006a88:	08006ab1 	.word	0x08006ab1
 8006a8c:	08006ab1 	.word	0x08006ab1
 8006a90:	08006ab1 	.word	0x08006ab1
 8006a94:	08006aab 	.word	0x08006aab
 8006a98:	2300      	movs	r3, #0
 8006a9a:	77fb      	strb	r3, [r7, #31]
 8006a9c:	e118      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006a9e:	2302      	movs	r3, #2
 8006aa0:	77fb      	strb	r3, [r7, #31]
 8006aa2:	e115      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006aa4:	2304      	movs	r3, #4
 8006aa6:	77fb      	strb	r3, [r7, #31]
 8006aa8:	e112      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006aaa:	2308      	movs	r3, #8
 8006aac:	77fb      	strb	r3, [r7, #31]
 8006aae:	e10f      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006ab0:	2310      	movs	r3, #16
 8006ab2:	77fb      	strb	r3, [r7, #31]
 8006ab4:	e10c      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a68      	ldr	r2, [pc, #416]	; (8006c5c <UART_SetConfig+0x2d4>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d120      	bne.n	8006b02 <UART_SetConfig+0x17a>
 8006ac0:	4b64      	ldr	r3, [pc, #400]	; (8006c54 <UART_SetConfig+0x2cc>)
 8006ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ac6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006aca:	2b30      	cmp	r3, #48	; 0x30
 8006acc:	d013      	beq.n	8006af6 <UART_SetConfig+0x16e>
 8006ace:	2b30      	cmp	r3, #48	; 0x30
 8006ad0:	d814      	bhi.n	8006afc <UART_SetConfig+0x174>
 8006ad2:	2b20      	cmp	r3, #32
 8006ad4:	d009      	beq.n	8006aea <UART_SetConfig+0x162>
 8006ad6:	2b20      	cmp	r3, #32
 8006ad8:	d810      	bhi.n	8006afc <UART_SetConfig+0x174>
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d002      	beq.n	8006ae4 <UART_SetConfig+0x15c>
 8006ade:	2b10      	cmp	r3, #16
 8006ae0:	d006      	beq.n	8006af0 <UART_SetConfig+0x168>
 8006ae2:	e00b      	b.n	8006afc <UART_SetConfig+0x174>
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	77fb      	strb	r3, [r7, #31]
 8006ae8:	e0f2      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006aea:	2302      	movs	r3, #2
 8006aec:	77fb      	strb	r3, [r7, #31]
 8006aee:	e0ef      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006af0:	2304      	movs	r3, #4
 8006af2:	77fb      	strb	r3, [r7, #31]
 8006af4:	e0ec      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006af6:	2308      	movs	r3, #8
 8006af8:	77fb      	strb	r3, [r7, #31]
 8006afa:	e0e9      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006afc:	2310      	movs	r3, #16
 8006afe:	77fb      	strb	r3, [r7, #31]
 8006b00:	e0e6      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a56      	ldr	r2, [pc, #344]	; (8006c60 <UART_SetConfig+0x2d8>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d120      	bne.n	8006b4e <UART_SetConfig+0x1c6>
 8006b0c:	4b51      	ldr	r3, [pc, #324]	; (8006c54 <UART_SetConfig+0x2cc>)
 8006b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b12:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006b16:	2bc0      	cmp	r3, #192	; 0xc0
 8006b18:	d013      	beq.n	8006b42 <UART_SetConfig+0x1ba>
 8006b1a:	2bc0      	cmp	r3, #192	; 0xc0
 8006b1c:	d814      	bhi.n	8006b48 <UART_SetConfig+0x1c0>
 8006b1e:	2b80      	cmp	r3, #128	; 0x80
 8006b20:	d009      	beq.n	8006b36 <UART_SetConfig+0x1ae>
 8006b22:	2b80      	cmp	r3, #128	; 0x80
 8006b24:	d810      	bhi.n	8006b48 <UART_SetConfig+0x1c0>
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d002      	beq.n	8006b30 <UART_SetConfig+0x1a8>
 8006b2a:	2b40      	cmp	r3, #64	; 0x40
 8006b2c:	d006      	beq.n	8006b3c <UART_SetConfig+0x1b4>
 8006b2e:	e00b      	b.n	8006b48 <UART_SetConfig+0x1c0>
 8006b30:	2300      	movs	r3, #0
 8006b32:	77fb      	strb	r3, [r7, #31]
 8006b34:	e0cc      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006b36:	2302      	movs	r3, #2
 8006b38:	77fb      	strb	r3, [r7, #31]
 8006b3a:	e0c9      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006b3c:	2304      	movs	r3, #4
 8006b3e:	77fb      	strb	r3, [r7, #31]
 8006b40:	e0c6      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006b42:	2308      	movs	r3, #8
 8006b44:	77fb      	strb	r3, [r7, #31]
 8006b46:	e0c3      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006b48:	2310      	movs	r3, #16
 8006b4a:	77fb      	strb	r3, [r7, #31]
 8006b4c:	e0c0      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a44      	ldr	r2, [pc, #272]	; (8006c64 <UART_SetConfig+0x2dc>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d125      	bne.n	8006ba4 <UART_SetConfig+0x21c>
 8006b58:	4b3e      	ldr	r3, [pc, #248]	; (8006c54 <UART_SetConfig+0x2cc>)
 8006b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b66:	d017      	beq.n	8006b98 <UART_SetConfig+0x210>
 8006b68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b6c:	d817      	bhi.n	8006b9e <UART_SetConfig+0x216>
 8006b6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b72:	d00b      	beq.n	8006b8c <UART_SetConfig+0x204>
 8006b74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b78:	d811      	bhi.n	8006b9e <UART_SetConfig+0x216>
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d003      	beq.n	8006b86 <UART_SetConfig+0x1fe>
 8006b7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b82:	d006      	beq.n	8006b92 <UART_SetConfig+0x20a>
 8006b84:	e00b      	b.n	8006b9e <UART_SetConfig+0x216>
 8006b86:	2300      	movs	r3, #0
 8006b88:	77fb      	strb	r3, [r7, #31]
 8006b8a:	e0a1      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006b8c:	2302      	movs	r3, #2
 8006b8e:	77fb      	strb	r3, [r7, #31]
 8006b90:	e09e      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006b92:	2304      	movs	r3, #4
 8006b94:	77fb      	strb	r3, [r7, #31]
 8006b96:	e09b      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006b98:	2308      	movs	r3, #8
 8006b9a:	77fb      	strb	r3, [r7, #31]
 8006b9c:	e098      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006b9e:	2310      	movs	r3, #16
 8006ba0:	77fb      	strb	r3, [r7, #31]
 8006ba2:	e095      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a2f      	ldr	r2, [pc, #188]	; (8006c68 <UART_SetConfig+0x2e0>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d125      	bne.n	8006bfa <UART_SetConfig+0x272>
 8006bae:	4b29      	ldr	r3, [pc, #164]	; (8006c54 <UART_SetConfig+0x2cc>)
 8006bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bb4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006bb8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006bbc:	d017      	beq.n	8006bee <UART_SetConfig+0x266>
 8006bbe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006bc2:	d817      	bhi.n	8006bf4 <UART_SetConfig+0x26c>
 8006bc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bc8:	d00b      	beq.n	8006be2 <UART_SetConfig+0x25a>
 8006bca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bce:	d811      	bhi.n	8006bf4 <UART_SetConfig+0x26c>
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d003      	beq.n	8006bdc <UART_SetConfig+0x254>
 8006bd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bd8:	d006      	beq.n	8006be8 <UART_SetConfig+0x260>
 8006bda:	e00b      	b.n	8006bf4 <UART_SetConfig+0x26c>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	77fb      	strb	r3, [r7, #31]
 8006be0:	e076      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006be2:	2302      	movs	r3, #2
 8006be4:	77fb      	strb	r3, [r7, #31]
 8006be6:	e073      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006be8:	2304      	movs	r3, #4
 8006bea:	77fb      	strb	r3, [r7, #31]
 8006bec:	e070      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006bee:	2308      	movs	r3, #8
 8006bf0:	77fb      	strb	r3, [r7, #31]
 8006bf2:	e06d      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006bf4:	2310      	movs	r3, #16
 8006bf6:	77fb      	strb	r3, [r7, #31]
 8006bf8:	e06a      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a1b      	ldr	r2, [pc, #108]	; (8006c6c <UART_SetConfig+0x2e4>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d138      	bne.n	8006c76 <UART_SetConfig+0x2ee>
 8006c04:	4b13      	ldr	r3, [pc, #76]	; (8006c54 <UART_SetConfig+0x2cc>)
 8006c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c0a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006c0e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006c12:	d017      	beq.n	8006c44 <UART_SetConfig+0x2bc>
 8006c14:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006c18:	d82a      	bhi.n	8006c70 <UART_SetConfig+0x2e8>
 8006c1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c1e:	d00b      	beq.n	8006c38 <UART_SetConfig+0x2b0>
 8006c20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c24:	d824      	bhi.n	8006c70 <UART_SetConfig+0x2e8>
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d003      	beq.n	8006c32 <UART_SetConfig+0x2aa>
 8006c2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c2e:	d006      	beq.n	8006c3e <UART_SetConfig+0x2b6>
 8006c30:	e01e      	b.n	8006c70 <UART_SetConfig+0x2e8>
 8006c32:	2300      	movs	r3, #0
 8006c34:	77fb      	strb	r3, [r7, #31]
 8006c36:	e04b      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006c38:	2302      	movs	r3, #2
 8006c3a:	77fb      	strb	r3, [r7, #31]
 8006c3c:	e048      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006c3e:	2304      	movs	r3, #4
 8006c40:	77fb      	strb	r3, [r7, #31]
 8006c42:	e045      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006c44:	2308      	movs	r3, #8
 8006c46:	77fb      	strb	r3, [r7, #31]
 8006c48:	e042      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006c4a:	bf00      	nop
 8006c4c:	efff69f3 	.word	0xefff69f3
 8006c50:	40011000 	.word	0x40011000
 8006c54:	40023800 	.word	0x40023800
 8006c58:	40004400 	.word	0x40004400
 8006c5c:	40004800 	.word	0x40004800
 8006c60:	40004c00 	.word	0x40004c00
 8006c64:	40005000 	.word	0x40005000
 8006c68:	40011400 	.word	0x40011400
 8006c6c:	40007800 	.word	0x40007800
 8006c70:	2310      	movs	r3, #16
 8006c72:	77fb      	strb	r3, [r7, #31]
 8006c74:	e02c      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a72      	ldr	r2, [pc, #456]	; (8006e44 <UART_SetConfig+0x4bc>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d125      	bne.n	8006ccc <UART_SetConfig+0x344>
 8006c80:	4b71      	ldr	r3, [pc, #452]	; (8006e48 <UART_SetConfig+0x4c0>)
 8006c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c86:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006c8a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006c8e:	d017      	beq.n	8006cc0 <UART_SetConfig+0x338>
 8006c90:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006c94:	d817      	bhi.n	8006cc6 <UART_SetConfig+0x33e>
 8006c96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c9a:	d00b      	beq.n	8006cb4 <UART_SetConfig+0x32c>
 8006c9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ca0:	d811      	bhi.n	8006cc6 <UART_SetConfig+0x33e>
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d003      	beq.n	8006cae <UART_SetConfig+0x326>
 8006ca6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006caa:	d006      	beq.n	8006cba <UART_SetConfig+0x332>
 8006cac:	e00b      	b.n	8006cc6 <UART_SetConfig+0x33e>
 8006cae:	2300      	movs	r3, #0
 8006cb0:	77fb      	strb	r3, [r7, #31]
 8006cb2:	e00d      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006cb4:	2302      	movs	r3, #2
 8006cb6:	77fb      	strb	r3, [r7, #31]
 8006cb8:	e00a      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006cba:	2304      	movs	r3, #4
 8006cbc:	77fb      	strb	r3, [r7, #31]
 8006cbe:	e007      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006cc0:	2308      	movs	r3, #8
 8006cc2:	77fb      	strb	r3, [r7, #31]
 8006cc4:	e004      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006cc6:	2310      	movs	r3, #16
 8006cc8:	77fb      	strb	r3, [r7, #31]
 8006cca:	e001      	b.n	8006cd0 <UART_SetConfig+0x348>
 8006ccc:	2310      	movs	r3, #16
 8006cce:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	69db      	ldr	r3, [r3, #28]
 8006cd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cd8:	d15b      	bne.n	8006d92 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006cda:	7ffb      	ldrb	r3, [r7, #31]
 8006cdc:	2b08      	cmp	r3, #8
 8006cde:	d828      	bhi.n	8006d32 <UART_SetConfig+0x3aa>
 8006ce0:	a201      	add	r2, pc, #4	; (adr r2, 8006ce8 <UART_SetConfig+0x360>)
 8006ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce6:	bf00      	nop
 8006ce8:	08006d0d 	.word	0x08006d0d
 8006cec:	08006d15 	.word	0x08006d15
 8006cf0:	08006d1d 	.word	0x08006d1d
 8006cf4:	08006d33 	.word	0x08006d33
 8006cf8:	08006d23 	.word	0x08006d23
 8006cfc:	08006d33 	.word	0x08006d33
 8006d00:	08006d33 	.word	0x08006d33
 8006d04:	08006d33 	.word	0x08006d33
 8006d08:	08006d2b 	.word	0x08006d2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d0c:	f7fd ffa0 	bl	8004c50 <HAL_RCC_GetPCLK1Freq>
 8006d10:	61b8      	str	r0, [r7, #24]
        break;
 8006d12:	e013      	b.n	8006d3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d14:	f7fd ffb0 	bl	8004c78 <HAL_RCC_GetPCLK2Freq>
 8006d18:	61b8      	str	r0, [r7, #24]
        break;
 8006d1a:	e00f      	b.n	8006d3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d1c:	4b4b      	ldr	r3, [pc, #300]	; (8006e4c <UART_SetConfig+0x4c4>)
 8006d1e:	61bb      	str	r3, [r7, #24]
        break;
 8006d20:	e00c      	b.n	8006d3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d22:	f7fd fe83 	bl	8004a2c <HAL_RCC_GetSysClockFreq>
 8006d26:	61b8      	str	r0, [r7, #24]
        break;
 8006d28:	e008      	b.n	8006d3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d2e:	61bb      	str	r3, [r7, #24]
        break;
 8006d30:	e004      	b.n	8006d3c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006d32:	2300      	movs	r3, #0
 8006d34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	77bb      	strb	r3, [r7, #30]
        break;
 8006d3a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006d3c:	69bb      	ldr	r3, [r7, #24]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d074      	beq.n	8006e2c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006d42:	69bb      	ldr	r3, [r7, #24]
 8006d44:	005a      	lsls	r2, r3, #1
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	085b      	lsrs	r3, r3, #1
 8006d4c:	441a      	add	r2, r3
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d56:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	2b0f      	cmp	r3, #15
 8006d5c:	d916      	bls.n	8006d8c <UART_SetConfig+0x404>
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d64:	d212      	bcs.n	8006d8c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	f023 030f 	bic.w	r3, r3, #15
 8006d6e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	085b      	lsrs	r3, r3, #1
 8006d74:	b29b      	uxth	r3, r3
 8006d76:	f003 0307 	and.w	r3, r3, #7
 8006d7a:	b29a      	uxth	r2, r3
 8006d7c:	89fb      	ldrh	r3, [r7, #14]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	89fa      	ldrh	r2, [r7, #14]
 8006d88:	60da      	str	r2, [r3, #12]
 8006d8a:	e04f      	b.n	8006e2c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	77bb      	strb	r3, [r7, #30]
 8006d90:	e04c      	b.n	8006e2c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006d92:	7ffb      	ldrb	r3, [r7, #31]
 8006d94:	2b08      	cmp	r3, #8
 8006d96:	d828      	bhi.n	8006dea <UART_SetConfig+0x462>
 8006d98:	a201      	add	r2, pc, #4	; (adr r2, 8006da0 <UART_SetConfig+0x418>)
 8006d9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d9e:	bf00      	nop
 8006da0:	08006dc5 	.word	0x08006dc5
 8006da4:	08006dcd 	.word	0x08006dcd
 8006da8:	08006dd5 	.word	0x08006dd5
 8006dac:	08006deb 	.word	0x08006deb
 8006db0:	08006ddb 	.word	0x08006ddb
 8006db4:	08006deb 	.word	0x08006deb
 8006db8:	08006deb 	.word	0x08006deb
 8006dbc:	08006deb 	.word	0x08006deb
 8006dc0:	08006de3 	.word	0x08006de3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006dc4:	f7fd ff44 	bl	8004c50 <HAL_RCC_GetPCLK1Freq>
 8006dc8:	61b8      	str	r0, [r7, #24]
        break;
 8006dca:	e013      	b.n	8006df4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006dcc:	f7fd ff54 	bl	8004c78 <HAL_RCC_GetPCLK2Freq>
 8006dd0:	61b8      	str	r0, [r7, #24]
        break;
 8006dd2:	e00f      	b.n	8006df4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006dd4:	4b1d      	ldr	r3, [pc, #116]	; (8006e4c <UART_SetConfig+0x4c4>)
 8006dd6:	61bb      	str	r3, [r7, #24]
        break;
 8006dd8:	e00c      	b.n	8006df4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006dda:	f7fd fe27 	bl	8004a2c <HAL_RCC_GetSysClockFreq>
 8006dde:	61b8      	str	r0, [r7, #24]
        break;
 8006de0:	e008      	b.n	8006df4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006de2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006de6:	61bb      	str	r3, [r7, #24]
        break;
 8006de8:	e004      	b.n	8006df4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006dea:	2300      	movs	r3, #0
 8006dec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	77bb      	strb	r3, [r7, #30]
        break;
 8006df2:	bf00      	nop
    }

    if (pclk != 0U)
 8006df4:	69bb      	ldr	r3, [r7, #24]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d018      	beq.n	8006e2c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	085a      	lsrs	r2, r3, #1
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	441a      	add	r2, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e0c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	2b0f      	cmp	r3, #15
 8006e12:	d909      	bls.n	8006e28 <UART_SetConfig+0x4a0>
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e1a:	d205      	bcs.n	8006e28 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	b29a      	uxth	r2, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	60da      	str	r2, [r3, #12]
 8006e26:	e001      	b.n	8006e2c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006e38:	7fbb      	ldrb	r3, [r7, #30]
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3720      	adds	r7, #32
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop
 8006e44:	40007c00 	.word	0x40007c00
 8006e48:	40023800 	.word	0x40023800
 8006e4c:	00f42400 	.word	0x00f42400

08006e50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e5c:	f003 0301 	and.w	r3, r3, #1
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d00a      	beq.n	8006e7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	430a      	orrs	r2, r1
 8006e78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7e:	f003 0302 	and.w	r3, r3, #2
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d00a      	beq.n	8006e9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	685b      	ldr	r3, [r3, #4]
 8006e8c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	430a      	orrs	r2, r1
 8006e9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea0:	f003 0304 	and.w	r3, r3, #4
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d00a      	beq.n	8006ebe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	430a      	orrs	r2, r1
 8006ebc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec2:	f003 0308 	and.w	r3, r3, #8
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d00a      	beq.n	8006ee0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	430a      	orrs	r2, r1
 8006ede:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee4:	f003 0310 	and.w	r3, r3, #16
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d00a      	beq.n	8006f02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	430a      	orrs	r2, r1
 8006f00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f06:	f003 0320 	and.w	r3, r3, #32
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d00a      	beq.n	8006f24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	430a      	orrs	r2, r1
 8006f22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d01a      	beq.n	8006f66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	430a      	orrs	r2, r1
 8006f44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f4e:	d10a      	bne.n	8006f66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	430a      	orrs	r2, r1
 8006f64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d00a      	beq.n	8006f88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	430a      	orrs	r2, r1
 8006f86:	605a      	str	r2, [r3, #4]
  }
}
 8006f88:	bf00      	nop
 8006f8a:	370c      	adds	r7, #12
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr

08006f94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b086      	sub	sp, #24
 8006f98:	af02      	add	r7, sp, #8
 8006f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006fa4:	f7fb fc3c 	bl	8002820 <HAL_GetTick>
 8006fa8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0308 	and.w	r3, r3, #8
 8006fb4:	2b08      	cmp	r3, #8
 8006fb6:	d10e      	bne.n	8006fd6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fb8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006fbc:	9300      	str	r3, [sp, #0]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 f81b 	bl	8007002 <UART_WaitOnFlagUntilTimeout>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d001      	beq.n	8006fd6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fd2:	2303      	movs	r3, #3
 8006fd4:	e011      	b.n	8006ffa <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2220      	movs	r2, #32
 8006fda:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2220      	movs	r2, #32
 8006fe0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006ff8:	2300      	movs	r3, #0
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3710      	adds	r7, #16
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}

08007002 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007002:	b580      	push	{r7, lr}
 8007004:	b09c      	sub	sp, #112	; 0x70
 8007006:	af00      	add	r7, sp, #0
 8007008:	60f8      	str	r0, [r7, #12]
 800700a:	60b9      	str	r1, [r7, #8]
 800700c:	603b      	str	r3, [r7, #0]
 800700e:	4613      	mov	r3, r2
 8007010:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007012:	e0a7      	b.n	8007164 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007014:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800701a:	f000 80a3 	beq.w	8007164 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800701e:	f7fb fbff 	bl	8002820 <HAL_GetTick>
 8007022:	4602      	mov	r2, r0
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	1ad3      	subs	r3, r2, r3
 8007028:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800702a:	429a      	cmp	r2, r3
 800702c:	d302      	bcc.n	8007034 <UART_WaitOnFlagUntilTimeout+0x32>
 800702e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007030:	2b00      	cmp	r3, #0
 8007032:	d13f      	bne.n	80070b4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800703a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800703c:	e853 3f00 	ldrex	r3, [r3]
 8007040:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007042:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007044:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007048:	667b      	str	r3, [r7, #100]	; 0x64
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	461a      	mov	r2, r3
 8007050:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007052:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007054:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007056:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007058:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800705a:	e841 2300 	strex	r3, r2, [r1]
 800705e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007060:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007062:	2b00      	cmp	r3, #0
 8007064:	d1e6      	bne.n	8007034 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	3308      	adds	r3, #8
 800706c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007070:	e853 3f00 	ldrex	r3, [r3]
 8007074:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007078:	f023 0301 	bic.w	r3, r3, #1
 800707c:	663b      	str	r3, [r7, #96]	; 0x60
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	3308      	adds	r3, #8
 8007084:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007086:	64ba      	str	r2, [r7, #72]	; 0x48
 8007088:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800708a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800708c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800708e:	e841 2300 	strex	r3, r2, [r1]
 8007092:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007094:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007096:	2b00      	cmp	r3, #0
 8007098:	d1e5      	bne.n	8007066 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2220      	movs	r2, #32
 800709e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2220      	movs	r2, #32
 80070a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2200      	movs	r2, #0
 80070ac:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80070b0:	2303      	movs	r3, #3
 80070b2:	e068      	b.n	8007186 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f003 0304 	and.w	r3, r3, #4
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d050      	beq.n	8007164 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	69db      	ldr	r3, [r3, #28]
 80070c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070d0:	d148      	bne.n	8007164 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80070da:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070e4:	e853 3f00 	ldrex	r3, [r3]
 80070e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80070ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80070f0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	461a      	mov	r2, r3
 80070f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070fa:	637b      	str	r3, [r7, #52]	; 0x34
 80070fc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007100:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007102:	e841 2300 	strex	r3, r2, [r1]
 8007106:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1e6      	bne.n	80070dc <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	3308      	adds	r3, #8
 8007114:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	e853 3f00 	ldrex	r3, [r3]
 800711c:	613b      	str	r3, [r7, #16]
   return(result);
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	f023 0301 	bic.w	r3, r3, #1
 8007124:	66bb      	str	r3, [r7, #104]	; 0x68
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	3308      	adds	r3, #8
 800712c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800712e:	623a      	str	r2, [r7, #32]
 8007130:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007132:	69f9      	ldr	r1, [r7, #28]
 8007134:	6a3a      	ldr	r2, [r7, #32]
 8007136:	e841 2300 	strex	r3, r2, [r1]
 800713a:	61bb      	str	r3, [r7, #24]
   return(result);
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d1e5      	bne.n	800710e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2220      	movs	r2, #32
 8007146:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2220      	movs	r2, #32
 800714c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2220      	movs	r2, #32
 8007154:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2200      	movs	r2, #0
 800715c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007160:	2303      	movs	r3, #3
 8007162:	e010      	b.n	8007186 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	69da      	ldr	r2, [r3, #28]
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	4013      	ands	r3, r2
 800716e:	68ba      	ldr	r2, [r7, #8]
 8007170:	429a      	cmp	r2, r3
 8007172:	bf0c      	ite	eq
 8007174:	2301      	moveq	r3, #1
 8007176:	2300      	movne	r3, #0
 8007178:	b2db      	uxtb	r3, r3
 800717a:	461a      	mov	r2, r3
 800717c:	79fb      	ldrb	r3, [r7, #7]
 800717e:	429a      	cmp	r2, r3
 8007180:	f43f af48 	beq.w	8007014 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007184:	2300      	movs	r3, #0
}
 8007186:	4618      	mov	r0, r3
 8007188:	3770      	adds	r7, #112	; 0x70
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
	...

08007190 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007190:	b084      	sub	sp, #16
 8007192:	b580      	push	{r7, lr}
 8007194:	b084      	sub	sp, #16
 8007196:	af00      	add	r7, sp, #0
 8007198:	6078      	str	r0, [r7, #4]
 800719a:	f107 001c 	add.w	r0, r7, #28
 800719e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80071a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d120      	bne.n	80071ea <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	68da      	ldr	r2, [r3, #12]
 80071b8:	4b20      	ldr	r3, [pc, #128]	; (800723c <USB_CoreInit+0xac>)
 80071ba:	4013      	ands	r3, r2
 80071bc:	687a      	ldr	r2, [r7, #4]
 80071be:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80071cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d105      	bne.n	80071de <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 fa96 	bl	8007710 <USB_CoreReset>
 80071e4:	4603      	mov	r3, r0
 80071e6:	73fb      	strb	r3, [r7, #15]
 80071e8:	e010      	b.n	800720c <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 fa8a 	bl	8007710 <USB_CoreReset>
 80071fc:	4603      	mov	r3, r0
 80071fe:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007204:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800720c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800720e:	2b01      	cmp	r3, #1
 8007210:	d10b      	bne.n	800722a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	f043 0206 	orr.w	r2, r3, #6
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	f043 0220 	orr.w	r2, r3, #32
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800722a:	7bfb      	ldrb	r3, [r7, #15]
}
 800722c:	4618      	mov	r0, r3
 800722e:	3710      	adds	r7, #16
 8007230:	46bd      	mov	sp, r7
 8007232:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007236:	b004      	add	sp, #16
 8007238:	4770      	bx	lr
 800723a:	bf00      	nop
 800723c:	ffbdffbf 	.word	0xffbdffbf

08007240 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	f023 0201 	bic.w	r2, r3, #1
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007254:	2300      	movs	r3, #0
}
 8007256:	4618      	mov	r0, r3
 8007258:	370c      	adds	r7, #12
 800725a:	46bd      	mov	sp, r7
 800725c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007260:	4770      	bx	lr

08007262 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007262:	b580      	push	{r7, lr}
 8007264:	b084      	sub	sp, #16
 8007266:	af00      	add	r7, sp, #0
 8007268:	6078      	str	r0, [r7, #4]
 800726a:	460b      	mov	r3, r1
 800726c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800726e:	2300      	movs	r3, #0
 8007270:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800727e:	78fb      	ldrb	r3, [r7, #3]
 8007280:	2b01      	cmp	r3, #1
 8007282:	d115      	bne.n	80072b0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007290:	2001      	movs	r0, #1
 8007292:	f7fb fad1 	bl	8002838 <HAL_Delay>
      ms++;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	3301      	adds	r3, #1
 800729a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f000 fa29 	bl	80076f4 <USB_GetMode>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d01e      	beq.n	80072e6 <USB_SetCurrentMode+0x84>
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2b31      	cmp	r3, #49	; 0x31
 80072ac:	d9f0      	bls.n	8007290 <USB_SetCurrentMode+0x2e>
 80072ae:	e01a      	b.n	80072e6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80072b0:	78fb      	ldrb	r3, [r7, #3]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d115      	bne.n	80072e2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80072c2:	2001      	movs	r0, #1
 80072c4:	f7fb fab8 	bl	8002838 <HAL_Delay>
      ms++;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	3301      	adds	r3, #1
 80072cc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 fa10 	bl	80076f4 <USB_GetMode>
 80072d4:	4603      	mov	r3, r0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d005      	beq.n	80072e6 <USB_SetCurrentMode+0x84>
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2b31      	cmp	r3, #49	; 0x31
 80072de:	d9f0      	bls.n	80072c2 <USB_SetCurrentMode+0x60>
 80072e0:	e001      	b.n	80072e6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	e005      	b.n	80072f2 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2b32      	cmp	r3, #50	; 0x32
 80072ea:	d101      	bne.n	80072f0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80072ec:	2301      	movs	r3, #1
 80072ee:	e000      	b.n	80072f2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3710      	adds	r7, #16
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
	...

080072fc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072fc:	b084      	sub	sp, #16
 80072fe:	b580      	push	{r7, lr}
 8007300:	b086      	sub	sp, #24
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
 8007306:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800730a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800730e:	2300      	movs	r3, #0
 8007310:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007316:	2300      	movs	r3, #0
 8007318:	613b      	str	r3, [r7, #16]
 800731a:	e009      	b.n	8007330 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	3340      	adds	r3, #64	; 0x40
 8007322:	009b      	lsls	r3, r3, #2
 8007324:	4413      	add	r3, r2
 8007326:	2200      	movs	r2, #0
 8007328:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	3301      	adds	r3, #1
 800732e:	613b      	str	r3, [r7, #16]
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	2b0e      	cmp	r3, #14
 8007334:	d9f2      	bls.n	800731c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007336:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007338:	2b00      	cmp	r3, #0
 800733a:	d11c      	bne.n	8007376 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	68fa      	ldr	r2, [r7, #12]
 8007346:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800734a:	f043 0302 	orr.w	r3, r3, #2
 800734e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007354:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	601a      	str	r2, [r3, #0]
 8007374:	e005      	b.n	8007382 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800737a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007388:	461a      	mov	r2, r3
 800738a:	2300      	movs	r3, #0
 800738c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007394:	4619      	mov	r1, r3
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800739c:	461a      	mov	r2, r3
 800739e:	680b      	ldr	r3, [r1, #0]
 80073a0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80073a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073a4:	2b01      	cmp	r3, #1
 80073a6:	d10c      	bne.n	80073c2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80073a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d104      	bne.n	80073b8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80073ae:	2100      	movs	r1, #0
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 f965 	bl	8007680 <USB_SetDevSpeed>
 80073b6:	e008      	b.n	80073ca <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80073b8:	2101      	movs	r1, #1
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 f960 	bl	8007680 <USB_SetDevSpeed>
 80073c0:	e003      	b.n	80073ca <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80073c2:	2103      	movs	r1, #3
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f000 f95b 	bl	8007680 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80073ca:	2110      	movs	r1, #16
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f000 f8f3 	bl	80075b8 <USB_FlushTxFifo>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d001      	beq.n	80073dc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
 80073da:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 f91f 	bl	8007620 <USB_FlushRxFifo>
 80073e2:	4603      	mov	r3, r0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d001      	beq.n	80073ec <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073f2:	461a      	mov	r2, r3
 80073f4:	2300      	movs	r3, #0
 80073f6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073fe:	461a      	mov	r2, r3
 8007400:	2300      	movs	r3, #0
 8007402:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800740a:	461a      	mov	r2, r3
 800740c:	2300      	movs	r3, #0
 800740e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007410:	2300      	movs	r3, #0
 8007412:	613b      	str	r3, [r7, #16]
 8007414:	e043      	b.n	800749e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	015a      	lsls	r2, r3, #5
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	4413      	add	r3, r2
 800741e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007428:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800742c:	d118      	bne.n	8007460 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d10a      	bne.n	800744a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	015a      	lsls	r2, r3, #5
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	4413      	add	r3, r2
 800743c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007440:	461a      	mov	r2, r3
 8007442:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007446:	6013      	str	r3, [r2, #0]
 8007448:	e013      	b.n	8007472 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	015a      	lsls	r2, r3, #5
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	4413      	add	r3, r2
 8007452:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007456:	461a      	mov	r2, r3
 8007458:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800745c:	6013      	str	r3, [r2, #0]
 800745e:	e008      	b.n	8007472 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	015a      	lsls	r2, r3, #5
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	4413      	add	r3, r2
 8007468:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800746c:	461a      	mov	r2, r3
 800746e:	2300      	movs	r3, #0
 8007470:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	015a      	lsls	r2, r3, #5
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	4413      	add	r3, r2
 800747a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800747e:	461a      	mov	r2, r3
 8007480:	2300      	movs	r3, #0
 8007482:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	015a      	lsls	r2, r3, #5
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	4413      	add	r3, r2
 800748c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007490:	461a      	mov	r2, r3
 8007492:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007496:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	3301      	adds	r3, #1
 800749c:	613b      	str	r3, [r7, #16]
 800749e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a0:	693a      	ldr	r2, [r7, #16]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d3b7      	bcc.n	8007416 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074a6:	2300      	movs	r3, #0
 80074a8:	613b      	str	r3, [r7, #16]
 80074aa:	e043      	b.n	8007534 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	015a      	lsls	r2, r3, #5
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	4413      	add	r3, r2
 80074b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80074be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80074c2:	d118      	bne.n	80074f6 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d10a      	bne.n	80074e0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	015a      	lsls	r2, r3, #5
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	4413      	add	r3, r2
 80074d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074d6:	461a      	mov	r2, r3
 80074d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80074dc:	6013      	str	r3, [r2, #0]
 80074de:	e013      	b.n	8007508 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	015a      	lsls	r2, r3, #5
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	4413      	add	r3, r2
 80074e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074ec:	461a      	mov	r2, r3
 80074ee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80074f2:	6013      	str	r3, [r2, #0]
 80074f4:	e008      	b.n	8007508 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	015a      	lsls	r2, r3, #5
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	4413      	add	r3, r2
 80074fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007502:	461a      	mov	r2, r3
 8007504:	2300      	movs	r3, #0
 8007506:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	015a      	lsls	r2, r3, #5
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	4413      	add	r3, r2
 8007510:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007514:	461a      	mov	r2, r3
 8007516:	2300      	movs	r3, #0
 8007518:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	015a      	lsls	r2, r3, #5
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	4413      	add	r3, r2
 8007522:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007526:	461a      	mov	r2, r3
 8007528:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800752c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	3301      	adds	r3, #1
 8007532:	613b      	str	r3, [r7, #16]
 8007534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007536:	693a      	ldr	r2, [r7, #16]
 8007538:	429a      	cmp	r2, r3
 800753a:	d3b7      	bcc.n	80074ac <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007542:	691b      	ldr	r3, [r3, #16]
 8007544:	68fa      	ldr	r2, [r7, #12]
 8007546:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800754a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800754e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2200      	movs	r2, #0
 8007554:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800755c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800755e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007560:	2b00      	cmp	r3, #0
 8007562:	d105      	bne.n	8007570 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	699b      	ldr	r3, [r3, #24]
 8007568:	f043 0210 	orr.w	r2, r3, #16
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	699a      	ldr	r2, [r3, #24]
 8007574:	4b0e      	ldr	r3, [pc, #56]	; (80075b0 <USB_DevInit+0x2b4>)
 8007576:	4313      	orrs	r3, r2
 8007578:	687a      	ldr	r2, [r7, #4]
 800757a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800757c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800757e:	2b00      	cmp	r3, #0
 8007580:	d005      	beq.n	800758e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	699b      	ldr	r3, [r3, #24]
 8007586:	f043 0208 	orr.w	r2, r3, #8
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800758e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007590:	2b01      	cmp	r3, #1
 8007592:	d105      	bne.n	80075a0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	699a      	ldr	r2, [r3, #24]
 8007598:	4b06      	ldr	r3, [pc, #24]	; (80075b4 <USB_DevInit+0x2b8>)
 800759a:	4313      	orrs	r3, r2
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80075a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3718      	adds	r7, #24
 80075a6:	46bd      	mov	sp, r7
 80075a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80075ac:	b004      	add	sp, #16
 80075ae:	4770      	bx	lr
 80075b0:	803c3800 	.word	0x803c3800
 80075b4:	40000004 	.word	0x40000004

080075b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b085      	sub	sp, #20
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80075c2:	2300      	movs	r3, #0
 80075c4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	3301      	adds	r3, #1
 80075ca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	4a13      	ldr	r2, [pc, #76]	; (800761c <USB_FlushTxFifo+0x64>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d901      	bls.n	80075d8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80075d4:	2303      	movs	r3, #3
 80075d6:	e01b      	b.n	8007610 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	691b      	ldr	r3, [r3, #16]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	daf2      	bge.n	80075c6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80075e0:	2300      	movs	r3, #0
 80075e2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	019b      	lsls	r3, r3, #6
 80075e8:	f043 0220 	orr.w	r2, r3, #32
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	3301      	adds	r3, #1
 80075f4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	4a08      	ldr	r2, [pc, #32]	; (800761c <USB_FlushTxFifo+0x64>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d901      	bls.n	8007602 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80075fe:	2303      	movs	r3, #3
 8007600:	e006      	b.n	8007610 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	691b      	ldr	r3, [r3, #16]
 8007606:	f003 0320 	and.w	r3, r3, #32
 800760a:	2b20      	cmp	r3, #32
 800760c:	d0f0      	beq.n	80075f0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800760e:	2300      	movs	r3, #0
}
 8007610:	4618      	mov	r0, r3
 8007612:	3714      	adds	r7, #20
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr
 800761c:	00030d40 	.word	0x00030d40

08007620 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007620:	b480      	push	{r7}
 8007622:	b085      	sub	sp, #20
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007628:	2300      	movs	r3, #0
 800762a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	3301      	adds	r3, #1
 8007630:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	4a11      	ldr	r2, [pc, #68]	; (800767c <USB_FlushRxFifo+0x5c>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d901      	bls.n	800763e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800763a:	2303      	movs	r3, #3
 800763c:	e018      	b.n	8007670 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	691b      	ldr	r3, [r3, #16]
 8007642:	2b00      	cmp	r3, #0
 8007644:	daf2      	bge.n	800762c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007646:	2300      	movs	r3, #0
 8007648:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2210      	movs	r2, #16
 800764e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	3301      	adds	r3, #1
 8007654:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	4a08      	ldr	r2, [pc, #32]	; (800767c <USB_FlushRxFifo+0x5c>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d901      	bls.n	8007662 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800765e:	2303      	movs	r3, #3
 8007660:	e006      	b.n	8007670 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	691b      	ldr	r3, [r3, #16]
 8007666:	f003 0310 	and.w	r3, r3, #16
 800766a:	2b10      	cmp	r3, #16
 800766c:	d0f0      	beq.n	8007650 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800766e:	2300      	movs	r3, #0
}
 8007670:	4618      	mov	r0, r3
 8007672:	3714      	adds	r7, #20
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr
 800767c:	00030d40 	.word	0x00030d40

08007680 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007680:	b480      	push	{r7}
 8007682:	b085      	sub	sp, #20
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	460b      	mov	r3, r1
 800768a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	78fb      	ldrb	r3, [r7, #3]
 800769a:	68f9      	ldr	r1, [r7, #12]
 800769c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80076a0:	4313      	orrs	r3, r2
 80076a2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80076a4:	2300      	movs	r3, #0
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3714      	adds	r7, #20
 80076aa:	46bd      	mov	sp, r7
 80076ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b0:	4770      	bx	lr

080076b2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80076b2:	b480      	push	{r7}
 80076b4:	b085      	sub	sp, #20
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	68fa      	ldr	r2, [r7, #12]
 80076c8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80076cc:	f023 0303 	bic.w	r3, r3, #3
 80076d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	68fa      	ldr	r2, [r7, #12]
 80076dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80076e0:	f043 0302 	orr.w	r3, r3, #2
 80076e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80076e6:	2300      	movs	r3, #0
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3714      	adds	r7, #20
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr

080076f4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b083      	sub	sp, #12
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	695b      	ldr	r3, [r3, #20]
 8007700:	f003 0301 	and.w	r3, r3, #1
}
 8007704:	4618      	mov	r0, r3
 8007706:	370c      	adds	r7, #12
 8007708:	46bd      	mov	sp, r7
 800770a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770e:	4770      	bx	lr

08007710 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007710:	b480      	push	{r7}
 8007712:	b085      	sub	sp, #20
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007718:	2300      	movs	r3, #0
 800771a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	3301      	adds	r3, #1
 8007720:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	4a13      	ldr	r2, [pc, #76]	; (8007774 <USB_CoreReset+0x64>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d901      	bls.n	800772e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800772a:	2303      	movs	r3, #3
 800772c:	e01b      	b.n	8007766 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	691b      	ldr	r3, [r3, #16]
 8007732:	2b00      	cmp	r3, #0
 8007734:	daf2      	bge.n	800771c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007736:	2300      	movs	r3, #0
 8007738:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	691b      	ldr	r3, [r3, #16]
 800773e:	f043 0201 	orr.w	r2, r3, #1
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	3301      	adds	r3, #1
 800774a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	4a09      	ldr	r2, [pc, #36]	; (8007774 <USB_CoreReset+0x64>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d901      	bls.n	8007758 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007754:	2303      	movs	r3, #3
 8007756:	e006      	b.n	8007766 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	691b      	ldr	r3, [r3, #16]
 800775c:	f003 0301 	and.w	r3, r3, #1
 8007760:	2b01      	cmp	r3, #1
 8007762:	d0f0      	beq.n	8007746 <USB_CoreReset+0x36>

  return HAL_OK;
 8007764:	2300      	movs	r3, #0
}
 8007766:	4618      	mov	r0, r3
 8007768:	3714      	adds	r7, #20
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr
 8007772:	bf00      	nop
 8007774:	00030d40 	.word	0x00030d40

08007778 <__errno>:
 8007778:	4b01      	ldr	r3, [pc, #4]	; (8007780 <__errno+0x8>)
 800777a:	6818      	ldr	r0, [r3, #0]
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop
 8007780:	20000018 	.word	0x20000018

08007784 <__libc_init_array>:
 8007784:	b570      	push	{r4, r5, r6, lr}
 8007786:	4d0d      	ldr	r5, [pc, #52]	; (80077bc <__libc_init_array+0x38>)
 8007788:	4c0d      	ldr	r4, [pc, #52]	; (80077c0 <__libc_init_array+0x3c>)
 800778a:	1b64      	subs	r4, r4, r5
 800778c:	10a4      	asrs	r4, r4, #2
 800778e:	2600      	movs	r6, #0
 8007790:	42a6      	cmp	r6, r4
 8007792:	d109      	bne.n	80077a8 <__libc_init_array+0x24>
 8007794:	4d0b      	ldr	r5, [pc, #44]	; (80077c4 <__libc_init_array+0x40>)
 8007796:	4c0c      	ldr	r4, [pc, #48]	; (80077c8 <__libc_init_array+0x44>)
 8007798:	f002 ff16 	bl	800a5c8 <_init>
 800779c:	1b64      	subs	r4, r4, r5
 800779e:	10a4      	asrs	r4, r4, #2
 80077a0:	2600      	movs	r6, #0
 80077a2:	42a6      	cmp	r6, r4
 80077a4:	d105      	bne.n	80077b2 <__libc_init_array+0x2e>
 80077a6:	bd70      	pop	{r4, r5, r6, pc}
 80077a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80077ac:	4798      	blx	r3
 80077ae:	3601      	adds	r6, #1
 80077b0:	e7ee      	b.n	8007790 <__libc_init_array+0xc>
 80077b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80077b6:	4798      	blx	r3
 80077b8:	3601      	adds	r6, #1
 80077ba:	e7f2      	b.n	80077a2 <__libc_init_array+0x1e>
 80077bc:	0800a9f4 	.word	0x0800a9f4
 80077c0:	0800a9f4 	.word	0x0800a9f4
 80077c4:	0800a9f4 	.word	0x0800a9f4
 80077c8:	0800a9f8 	.word	0x0800a9f8

080077cc <memset>:
 80077cc:	4402      	add	r2, r0
 80077ce:	4603      	mov	r3, r0
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d100      	bne.n	80077d6 <memset+0xa>
 80077d4:	4770      	bx	lr
 80077d6:	f803 1b01 	strb.w	r1, [r3], #1
 80077da:	e7f9      	b.n	80077d0 <memset+0x4>

080077dc <__cvt>:
 80077dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077e0:	ec55 4b10 	vmov	r4, r5, d0
 80077e4:	2d00      	cmp	r5, #0
 80077e6:	460e      	mov	r6, r1
 80077e8:	4619      	mov	r1, r3
 80077ea:	462b      	mov	r3, r5
 80077ec:	bfbb      	ittet	lt
 80077ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80077f2:	461d      	movlt	r5, r3
 80077f4:	2300      	movge	r3, #0
 80077f6:	232d      	movlt	r3, #45	; 0x2d
 80077f8:	700b      	strb	r3, [r1, #0]
 80077fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80077fc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007800:	4691      	mov	r9, r2
 8007802:	f023 0820 	bic.w	r8, r3, #32
 8007806:	bfbc      	itt	lt
 8007808:	4622      	movlt	r2, r4
 800780a:	4614      	movlt	r4, r2
 800780c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007810:	d005      	beq.n	800781e <__cvt+0x42>
 8007812:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007816:	d100      	bne.n	800781a <__cvt+0x3e>
 8007818:	3601      	adds	r6, #1
 800781a:	2102      	movs	r1, #2
 800781c:	e000      	b.n	8007820 <__cvt+0x44>
 800781e:	2103      	movs	r1, #3
 8007820:	ab03      	add	r3, sp, #12
 8007822:	9301      	str	r3, [sp, #4]
 8007824:	ab02      	add	r3, sp, #8
 8007826:	9300      	str	r3, [sp, #0]
 8007828:	ec45 4b10 	vmov	d0, r4, r5
 800782c:	4653      	mov	r3, sl
 800782e:	4632      	mov	r2, r6
 8007830:	f000 fcfe 	bl	8008230 <_dtoa_r>
 8007834:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007838:	4607      	mov	r7, r0
 800783a:	d102      	bne.n	8007842 <__cvt+0x66>
 800783c:	f019 0f01 	tst.w	r9, #1
 8007840:	d022      	beq.n	8007888 <__cvt+0xac>
 8007842:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007846:	eb07 0906 	add.w	r9, r7, r6
 800784a:	d110      	bne.n	800786e <__cvt+0x92>
 800784c:	783b      	ldrb	r3, [r7, #0]
 800784e:	2b30      	cmp	r3, #48	; 0x30
 8007850:	d10a      	bne.n	8007868 <__cvt+0x8c>
 8007852:	2200      	movs	r2, #0
 8007854:	2300      	movs	r3, #0
 8007856:	4620      	mov	r0, r4
 8007858:	4629      	mov	r1, r5
 800785a:	f7f9 f955 	bl	8000b08 <__aeabi_dcmpeq>
 800785e:	b918      	cbnz	r0, 8007868 <__cvt+0x8c>
 8007860:	f1c6 0601 	rsb	r6, r6, #1
 8007864:	f8ca 6000 	str.w	r6, [sl]
 8007868:	f8da 3000 	ldr.w	r3, [sl]
 800786c:	4499      	add	r9, r3
 800786e:	2200      	movs	r2, #0
 8007870:	2300      	movs	r3, #0
 8007872:	4620      	mov	r0, r4
 8007874:	4629      	mov	r1, r5
 8007876:	f7f9 f947 	bl	8000b08 <__aeabi_dcmpeq>
 800787a:	b108      	cbz	r0, 8007880 <__cvt+0xa4>
 800787c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007880:	2230      	movs	r2, #48	; 0x30
 8007882:	9b03      	ldr	r3, [sp, #12]
 8007884:	454b      	cmp	r3, r9
 8007886:	d307      	bcc.n	8007898 <__cvt+0xbc>
 8007888:	9b03      	ldr	r3, [sp, #12]
 800788a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800788c:	1bdb      	subs	r3, r3, r7
 800788e:	4638      	mov	r0, r7
 8007890:	6013      	str	r3, [r2, #0]
 8007892:	b004      	add	sp, #16
 8007894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007898:	1c59      	adds	r1, r3, #1
 800789a:	9103      	str	r1, [sp, #12]
 800789c:	701a      	strb	r2, [r3, #0]
 800789e:	e7f0      	b.n	8007882 <__cvt+0xa6>

080078a0 <__exponent>:
 80078a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078a2:	4603      	mov	r3, r0
 80078a4:	2900      	cmp	r1, #0
 80078a6:	bfb8      	it	lt
 80078a8:	4249      	neglt	r1, r1
 80078aa:	f803 2b02 	strb.w	r2, [r3], #2
 80078ae:	bfb4      	ite	lt
 80078b0:	222d      	movlt	r2, #45	; 0x2d
 80078b2:	222b      	movge	r2, #43	; 0x2b
 80078b4:	2909      	cmp	r1, #9
 80078b6:	7042      	strb	r2, [r0, #1]
 80078b8:	dd2a      	ble.n	8007910 <__exponent+0x70>
 80078ba:	f10d 0407 	add.w	r4, sp, #7
 80078be:	46a4      	mov	ip, r4
 80078c0:	270a      	movs	r7, #10
 80078c2:	46a6      	mov	lr, r4
 80078c4:	460a      	mov	r2, r1
 80078c6:	fb91 f6f7 	sdiv	r6, r1, r7
 80078ca:	fb07 1516 	mls	r5, r7, r6, r1
 80078ce:	3530      	adds	r5, #48	; 0x30
 80078d0:	2a63      	cmp	r2, #99	; 0x63
 80078d2:	f104 34ff 	add.w	r4, r4, #4294967295
 80078d6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80078da:	4631      	mov	r1, r6
 80078dc:	dcf1      	bgt.n	80078c2 <__exponent+0x22>
 80078de:	3130      	adds	r1, #48	; 0x30
 80078e0:	f1ae 0502 	sub.w	r5, lr, #2
 80078e4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80078e8:	1c44      	adds	r4, r0, #1
 80078ea:	4629      	mov	r1, r5
 80078ec:	4561      	cmp	r1, ip
 80078ee:	d30a      	bcc.n	8007906 <__exponent+0x66>
 80078f0:	f10d 0209 	add.w	r2, sp, #9
 80078f4:	eba2 020e 	sub.w	r2, r2, lr
 80078f8:	4565      	cmp	r5, ip
 80078fa:	bf88      	it	hi
 80078fc:	2200      	movhi	r2, #0
 80078fe:	4413      	add	r3, r2
 8007900:	1a18      	subs	r0, r3, r0
 8007902:	b003      	add	sp, #12
 8007904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007906:	f811 2b01 	ldrb.w	r2, [r1], #1
 800790a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800790e:	e7ed      	b.n	80078ec <__exponent+0x4c>
 8007910:	2330      	movs	r3, #48	; 0x30
 8007912:	3130      	adds	r1, #48	; 0x30
 8007914:	7083      	strb	r3, [r0, #2]
 8007916:	70c1      	strb	r1, [r0, #3]
 8007918:	1d03      	adds	r3, r0, #4
 800791a:	e7f1      	b.n	8007900 <__exponent+0x60>

0800791c <_printf_float>:
 800791c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007920:	ed2d 8b02 	vpush	{d8}
 8007924:	b08d      	sub	sp, #52	; 0x34
 8007926:	460c      	mov	r4, r1
 8007928:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800792c:	4616      	mov	r6, r2
 800792e:	461f      	mov	r7, r3
 8007930:	4605      	mov	r5, r0
 8007932:	f001 fa6b 	bl	8008e0c <_localeconv_r>
 8007936:	f8d0 a000 	ldr.w	sl, [r0]
 800793a:	4650      	mov	r0, sl
 800793c:	f7f8 fc68 	bl	8000210 <strlen>
 8007940:	2300      	movs	r3, #0
 8007942:	930a      	str	r3, [sp, #40]	; 0x28
 8007944:	6823      	ldr	r3, [r4, #0]
 8007946:	9305      	str	r3, [sp, #20]
 8007948:	f8d8 3000 	ldr.w	r3, [r8]
 800794c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007950:	3307      	adds	r3, #7
 8007952:	f023 0307 	bic.w	r3, r3, #7
 8007956:	f103 0208 	add.w	r2, r3, #8
 800795a:	f8c8 2000 	str.w	r2, [r8]
 800795e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007962:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007966:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800796a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800796e:	9307      	str	r3, [sp, #28]
 8007970:	f8cd 8018 	str.w	r8, [sp, #24]
 8007974:	ee08 0a10 	vmov	s16, r0
 8007978:	4b9f      	ldr	r3, [pc, #636]	; (8007bf8 <_printf_float+0x2dc>)
 800797a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800797e:	f04f 32ff 	mov.w	r2, #4294967295
 8007982:	f7f9 f8f3 	bl	8000b6c <__aeabi_dcmpun>
 8007986:	bb88      	cbnz	r0, 80079ec <_printf_float+0xd0>
 8007988:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800798c:	4b9a      	ldr	r3, [pc, #616]	; (8007bf8 <_printf_float+0x2dc>)
 800798e:	f04f 32ff 	mov.w	r2, #4294967295
 8007992:	f7f9 f8cd 	bl	8000b30 <__aeabi_dcmple>
 8007996:	bb48      	cbnz	r0, 80079ec <_printf_float+0xd0>
 8007998:	2200      	movs	r2, #0
 800799a:	2300      	movs	r3, #0
 800799c:	4640      	mov	r0, r8
 800799e:	4649      	mov	r1, r9
 80079a0:	f7f9 f8bc 	bl	8000b1c <__aeabi_dcmplt>
 80079a4:	b110      	cbz	r0, 80079ac <_printf_float+0x90>
 80079a6:	232d      	movs	r3, #45	; 0x2d
 80079a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079ac:	4b93      	ldr	r3, [pc, #588]	; (8007bfc <_printf_float+0x2e0>)
 80079ae:	4894      	ldr	r0, [pc, #592]	; (8007c00 <_printf_float+0x2e4>)
 80079b0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80079b4:	bf94      	ite	ls
 80079b6:	4698      	movls	r8, r3
 80079b8:	4680      	movhi	r8, r0
 80079ba:	2303      	movs	r3, #3
 80079bc:	6123      	str	r3, [r4, #16]
 80079be:	9b05      	ldr	r3, [sp, #20]
 80079c0:	f023 0204 	bic.w	r2, r3, #4
 80079c4:	6022      	str	r2, [r4, #0]
 80079c6:	f04f 0900 	mov.w	r9, #0
 80079ca:	9700      	str	r7, [sp, #0]
 80079cc:	4633      	mov	r3, r6
 80079ce:	aa0b      	add	r2, sp, #44	; 0x2c
 80079d0:	4621      	mov	r1, r4
 80079d2:	4628      	mov	r0, r5
 80079d4:	f000 f9d8 	bl	8007d88 <_printf_common>
 80079d8:	3001      	adds	r0, #1
 80079da:	f040 8090 	bne.w	8007afe <_printf_float+0x1e2>
 80079de:	f04f 30ff 	mov.w	r0, #4294967295
 80079e2:	b00d      	add	sp, #52	; 0x34
 80079e4:	ecbd 8b02 	vpop	{d8}
 80079e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079ec:	4642      	mov	r2, r8
 80079ee:	464b      	mov	r3, r9
 80079f0:	4640      	mov	r0, r8
 80079f2:	4649      	mov	r1, r9
 80079f4:	f7f9 f8ba 	bl	8000b6c <__aeabi_dcmpun>
 80079f8:	b140      	cbz	r0, 8007a0c <_printf_float+0xf0>
 80079fa:	464b      	mov	r3, r9
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	bfbc      	itt	lt
 8007a00:	232d      	movlt	r3, #45	; 0x2d
 8007a02:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007a06:	487f      	ldr	r0, [pc, #508]	; (8007c04 <_printf_float+0x2e8>)
 8007a08:	4b7f      	ldr	r3, [pc, #508]	; (8007c08 <_printf_float+0x2ec>)
 8007a0a:	e7d1      	b.n	80079b0 <_printf_float+0x94>
 8007a0c:	6863      	ldr	r3, [r4, #4]
 8007a0e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007a12:	9206      	str	r2, [sp, #24]
 8007a14:	1c5a      	adds	r2, r3, #1
 8007a16:	d13f      	bne.n	8007a98 <_printf_float+0x17c>
 8007a18:	2306      	movs	r3, #6
 8007a1a:	6063      	str	r3, [r4, #4]
 8007a1c:	9b05      	ldr	r3, [sp, #20]
 8007a1e:	6861      	ldr	r1, [r4, #4]
 8007a20:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007a24:	2300      	movs	r3, #0
 8007a26:	9303      	str	r3, [sp, #12]
 8007a28:	ab0a      	add	r3, sp, #40	; 0x28
 8007a2a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007a2e:	ab09      	add	r3, sp, #36	; 0x24
 8007a30:	ec49 8b10 	vmov	d0, r8, r9
 8007a34:	9300      	str	r3, [sp, #0]
 8007a36:	6022      	str	r2, [r4, #0]
 8007a38:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007a3c:	4628      	mov	r0, r5
 8007a3e:	f7ff fecd 	bl	80077dc <__cvt>
 8007a42:	9b06      	ldr	r3, [sp, #24]
 8007a44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a46:	2b47      	cmp	r3, #71	; 0x47
 8007a48:	4680      	mov	r8, r0
 8007a4a:	d108      	bne.n	8007a5e <_printf_float+0x142>
 8007a4c:	1cc8      	adds	r0, r1, #3
 8007a4e:	db02      	blt.n	8007a56 <_printf_float+0x13a>
 8007a50:	6863      	ldr	r3, [r4, #4]
 8007a52:	4299      	cmp	r1, r3
 8007a54:	dd41      	ble.n	8007ada <_printf_float+0x1be>
 8007a56:	f1ab 0b02 	sub.w	fp, fp, #2
 8007a5a:	fa5f fb8b 	uxtb.w	fp, fp
 8007a5e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007a62:	d820      	bhi.n	8007aa6 <_printf_float+0x18a>
 8007a64:	3901      	subs	r1, #1
 8007a66:	465a      	mov	r2, fp
 8007a68:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007a6c:	9109      	str	r1, [sp, #36]	; 0x24
 8007a6e:	f7ff ff17 	bl	80078a0 <__exponent>
 8007a72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a74:	1813      	adds	r3, r2, r0
 8007a76:	2a01      	cmp	r2, #1
 8007a78:	4681      	mov	r9, r0
 8007a7a:	6123      	str	r3, [r4, #16]
 8007a7c:	dc02      	bgt.n	8007a84 <_printf_float+0x168>
 8007a7e:	6822      	ldr	r2, [r4, #0]
 8007a80:	07d2      	lsls	r2, r2, #31
 8007a82:	d501      	bpl.n	8007a88 <_printf_float+0x16c>
 8007a84:	3301      	adds	r3, #1
 8007a86:	6123      	str	r3, [r4, #16]
 8007a88:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d09c      	beq.n	80079ca <_printf_float+0xae>
 8007a90:	232d      	movs	r3, #45	; 0x2d
 8007a92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a96:	e798      	b.n	80079ca <_printf_float+0xae>
 8007a98:	9a06      	ldr	r2, [sp, #24]
 8007a9a:	2a47      	cmp	r2, #71	; 0x47
 8007a9c:	d1be      	bne.n	8007a1c <_printf_float+0x100>
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d1bc      	bne.n	8007a1c <_printf_float+0x100>
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	e7b9      	b.n	8007a1a <_printf_float+0xfe>
 8007aa6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007aaa:	d118      	bne.n	8007ade <_printf_float+0x1c2>
 8007aac:	2900      	cmp	r1, #0
 8007aae:	6863      	ldr	r3, [r4, #4]
 8007ab0:	dd0b      	ble.n	8007aca <_printf_float+0x1ae>
 8007ab2:	6121      	str	r1, [r4, #16]
 8007ab4:	b913      	cbnz	r3, 8007abc <_printf_float+0x1a0>
 8007ab6:	6822      	ldr	r2, [r4, #0]
 8007ab8:	07d0      	lsls	r0, r2, #31
 8007aba:	d502      	bpl.n	8007ac2 <_printf_float+0x1a6>
 8007abc:	3301      	adds	r3, #1
 8007abe:	440b      	add	r3, r1
 8007ac0:	6123      	str	r3, [r4, #16]
 8007ac2:	65a1      	str	r1, [r4, #88]	; 0x58
 8007ac4:	f04f 0900 	mov.w	r9, #0
 8007ac8:	e7de      	b.n	8007a88 <_printf_float+0x16c>
 8007aca:	b913      	cbnz	r3, 8007ad2 <_printf_float+0x1b6>
 8007acc:	6822      	ldr	r2, [r4, #0]
 8007ace:	07d2      	lsls	r2, r2, #31
 8007ad0:	d501      	bpl.n	8007ad6 <_printf_float+0x1ba>
 8007ad2:	3302      	adds	r3, #2
 8007ad4:	e7f4      	b.n	8007ac0 <_printf_float+0x1a4>
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	e7f2      	b.n	8007ac0 <_printf_float+0x1a4>
 8007ada:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007ade:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ae0:	4299      	cmp	r1, r3
 8007ae2:	db05      	blt.n	8007af0 <_printf_float+0x1d4>
 8007ae4:	6823      	ldr	r3, [r4, #0]
 8007ae6:	6121      	str	r1, [r4, #16]
 8007ae8:	07d8      	lsls	r0, r3, #31
 8007aea:	d5ea      	bpl.n	8007ac2 <_printf_float+0x1a6>
 8007aec:	1c4b      	adds	r3, r1, #1
 8007aee:	e7e7      	b.n	8007ac0 <_printf_float+0x1a4>
 8007af0:	2900      	cmp	r1, #0
 8007af2:	bfd4      	ite	le
 8007af4:	f1c1 0202 	rsble	r2, r1, #2
 8007af8:	2201      	movgt	r2, #1
 8007afa:	4413      	add	r3, r2
 8007afc:	e7e0      	b.n	8007ac0 <_printf_float+0x1a4>
 8007afe:	6823      	ldr	r3, [r4, #0]
 8007b00:	055a      	lsls	r2, r3, #21
 8007b02:	d407      	bmi.n	8007b14 <_printf_float+0x1f8>
 8007b04:	6923      	ldr	r3, [r4, #16]
 8007b06:	4642      	mov	r2, r8
 8007b08:	4631      	mov	r1, r6
 8007b0a:	4628      	mov	r0, r5
 8007b0c:	47b8      	blx	r7
 8007b0e:	3001      	adds	r0, #1
 8007b10:	d12c      	bne.n	8007b6c <_printf_float+0x250>
 8007b12:	e764      	b.n	80079de <_printf_float+0xc2>
 8007b14:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007b18:	f240 80e0 	bls.w	8007cdc <_printf_float+0x3c0>
 8007b1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007b20:	2200      	movs	r2, #0
 8007b22:	2300      	movs	r3, #0
 8007b24:	f7f8 fff0 	bl	8000b08 <__aeabi_dcmpeq>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	d034      	beq.n	8007b96 <_printf_float+0x27a>
 8007b2c:	4a37      	ldr	r2, [pc, #220]	; (8007c0c <_printf_float+0x2f0>)
 8007b2e:	2301      	movs	r3, #1
 8007b30:	4631      	mov	r1, r6
 8007b32:	4628      	mov	r0, r5
 8007b34:	47b8      	blx	r7
 8007b36:	3001      	adds	r0, #1
 8007b38:	f43f af51 	beq.w	80079de <_printf_float+0xc2>
 8007b3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b40:	429a      	cmp	r2, r3
 8007b42:	db02      	blt.n	8007b4a <_printf_float+0x22e>
 8007b44:	6823      	ldr	r3, [r4, #0]
 8007b46:	07d8      	lsls	r0, r3, #31
 8007b48:	d510      	bpl.n	8007b6c <_printf_float+0x250>
 8007b4a:	ee18 3a10 	vmov	r3, s16
 8007b4e:	4652      	mov	r2, sl
 8007b50:	4631      	mov	r1, r6
 8007b52:	4628      	mov	r0, r5
 8007b54:	47b8      	blx	r7
 8007b56:	3001      	adds	r0, #1
 8007b58:	f43f af41 	beq.w	80079de <_printf_float+0xc2>
 8007b5c:	f04f 0800 	mov.w	r8, #0
 8007b60:	f104 091a 	add.w	r9, r4, #26
 8007b64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b66:	3b01      	subs	r3, #1
 8007b68:	4543      	cmp	r3, r8
 8007b6a:	dc09      	bgt.n	8007b80 <_printf_float+0x264>
 8007b6c:	6823      	ldr	r3, [r4, #0]
 8007b6e:	079b      	lsls	r3, r3, #30
 8007b70:	f100 8105 	bmi.w	8007d7e <_printf_float+0x462>
 8007b74:	68e0      	ldr	r0, [r4, #12]
 8007b76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b78:	4298      	cmp	r0, r3
 8007b7a:	bfb8      	it	lt
 8007b7c:	4618      	movlt	r0, r3
 8007b7e:	e730      	b.n	80079e2 <_printf_float+0xc6>
 8007b80:	2301      	movs	r3, #1
 8007b82:	464a      	mov	r2, r9
 8007b84:	4631      	mov	r1, r6
 8007b86:	4628      	mov	r0, r5
 8007b88:	47b8      	blx	r7
 8007b8a:	3001      	adds	r0, #1
 8007b8c:	f43f af27 	beq.w	80079de <_printf_float+0xc2>
 8007b90:	f108 0801 	add.w	r8, r8, #1
 8007b94:	e7e6      	b.n	8007b64 <_printf_float+0x248>
 8007b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	dc39      	bgt.n	8007c10 <_printf_float+0x2f4>
 8007b9c:	4a1b      	ldr	r2, [pc, #108]	; (8007c0c <_printf_float+0x2f0>)
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	4631      	mov	r1, r6
 8007ba2:	4628      	mov	r0, r5
 8007ba4:	47b8      	blx	r7
 8007ba6:	3001      	adds	r0, #1
 8007ba8:	f43f af19 	beq.w	80079de <_printf_float+0xc2>
 8007bac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	d102      	bne.n	8007bba <_printf_float+0x29e>
 8007bb4:	6823      	ldr	r3, [r4, #0]
 8007bb6:	07d9      	lsls	r1, r3, #31
 8007bb8:	d5d8      	bpl.n	8007b6c <_printf_float+0x250>
 8007bba:	ee18 3a10 	vmov	r3, s16
 8007bbe:	4652      	mov	r2, sl
 8007bc0:	4631      	mov	r1, r6
 8007bc2:	4628      	mov	r0, r5
 8007bc4:	47b8      	blx	r7
 8007bc6:	3001      	adds	r0, #1
 8007bc8:	f43f af09 	beq.w	80079de <_printf_float+0xc2>
 8007bcc:	f04f 0900 	mov.w	r9, #0
 8007bd0:	f104 0a1a 	add.w	sl, r4, #26
 8007bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd6:	425b      	negs	r3, r3
 8007bd8:	454b      	cmp	r3, r9
 8007bda:	dc01      	bgt.n	8007be0 <_printf_float+0x2c4>
 8007bdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bde:	e792      	b.n	8007b06 <_printf_float+0x1ea>
 8007be0:	2301      	movs	r3, #1
 8007be2:	4652      	mov	r2, sl
 8007be4:	4631      	mov	r1, r6
 8007be6:	4628      	mov	r0, r5
 8007be8:	47b8      	blx	r7
 8007bea:	3001      	adds	r0, #1
 8007bec:	f43f aef7 	beq.w	80079de <_printf_float+0xc2>
 8007bf0:	f109 0901 	add.w	r9, r9, #1
 8007bf4:	e7ee      	b.n	8007bd4 <_printf_float+0x2b8>
 8007bf6:	bf00      	nop
 8007bf8:	7fefffff 	.word	0x7fefffff
 8007bfc:	0800a614 	.word	0x0800a614
 8007c00:	0800a618 	.word	0x0800a618
 8007c04:	0800a620 	.word	0x0800a620
 8007c08:	0800a61c 	.word	0x0800a61c
 8007c0c:	0800a624 	.word	0x0800a624
 8007c10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c14:	429a      	cmp	r2, r3
 8007c16:	bfa8      	it	ge
 8007c18:	461a      	movge	r2, r3
 8007c1a:	2a00      	cmp	r2, #0
 8007c1c:	4691      	mov	r9, r2
 8007c1e:	dc37      	bgt.n	8007c90 <_printf_float+0x374>
 8007c20:	f04f 0b00 	mov.w	fp, #0
 8007c24:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c28:	f104 021a 	add.w	r2, r4, #26
 8007c2c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c2e:	9305      	str	r3, [sp, #20]
 8007c30:	eba3 0309 	sub.w	r3, r3, r9
 8007c34:	455b      	cmp	r3, fp
 8007c36:	dc33      	bgt.n	8007ca0 <_printf_float+0x384>
 8007c38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c3c:	429a      	cmp	r2, r3
 8007c3e:	db3b      	blt.n	8007cb8 <_printf_float+0x39c>
 8007c40:	6823      	ldr	r3, [r4, #0]
 8007c42:	07da      	lsls	r2, r3, #31
 8007c44:	d438      	bmi.n	8007cb8 <_printf_float+0x39c>
 8007c46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c48:	9a05      	ldr	r2, [sp, #20]
 8007c4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c4c:	1a9a      	subs	r2, r3, r2
 8007c4e:	eba3 0901 	sub.w	r9, r3, r1
 8007c52:	4591      	cmp	r9, r2
 8007c54:	bfa8      	it	ge
 8007c56:	4691      	movge	r9, r2
 8007c58:	f1b9 0f00 	cmp.w	r9, #0
 8007c5c:	dc35      	bgt.n	8007cca <_printf_float+0x3ae>
 8007c5e:	f04f 0800 	mov.w	r8, #0
 8007c62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c66:	f104 0a1a 	add.w	sl, r4, #26
 8007c6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c6e:	1a9b      	subs	r3, r3, r2
 8007c70:	eba3 0309 	sub.w	r3, r3, r9
 8007c74:	4543      	cmp	r3, r8
 8007c76:	f77f af79 	ble.w	8007b6c <_printf_float+0x250>
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	4652      	mov	r2, sl
 8007c7e:	4631      	mov	r1, r6
 8007c80:	4628      	mov	r0, r5
 8007c82:	47b8      	blx	r7
 8007c84:	3001      	adds	r0, #1
 8007c86:	f43f aeaa 	beq.w	80079de <_printf_float+0xc2>
 8007c8a:	f108 0801 	add.w	r8, r8, #1
 8007c8e:	e7ec      	b.n	8007c6a <_printf_float+0x34e>
 8007c90:	4613      	mov	r3, r2
 8007c92:	4631      	mov	r1, r6
 8007c94:	4642      	mov	r2, r8
 8007c96:	4628      	mov	r0, r5
 8007c98:	47b8      	blx	r7
 8007c9a:	3001      	adds	r0, #1
 8007c9c:	d1c0      	bne.n	8007c20 <_printf_float+0x304>
 8007c9e:	e69e      	b.n	80079de <_printf_float+0xc2>
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	4631      	mov	r1, r6
 8007ca4:	4628      	mov	r0, r5
 8007ca6:	9205      	str	r2, [sp, #20]
 8007ca8:	47b8      	blx	r7
 8007caa:	3001      	adds	r0, #1
 8007cac:	f43f ae97 	beq.w	80079de <_printf_float+0xc2>
 8007cb0:	9a05      	ldr	r2, [sp, #20]
 8007cb2:	f10b 0b01 	add.w	fp, fp, #1
 8007cb6:	e7b9      	b.n	8007c2c <_printf_float+0x310>
 8007cb8:	ee18 3a10 	vmov	r3, s16
 8007cbc:	4652      	mov	r2, sl
 8007cbe:	4631      	mov	r1, r6
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	47b8      	blx	r7
 8007cc4:	3001      	adds	r0, #1
 8007cc6:	d1be      	bne.n	8007c46 <_printf_float+0x32a>
 8007cc8:	e689      	b.n	80079de <_printf_float+0xc2>
 8007cca:	9a05      	ldr	r2, [sp, #20]
 8007ccc:	464b      	mov	r3, r9
 8007cce:	4442      	add	r2, r8
 8007cd0:	4631      	mov	r1, r6
 8007cd2:	4628      	mov	r0, r5
 8007cd4:	47b8      	blx	r7
 8007cd6:	3001      	adds	r0, #1
 8007cd8:	d1c1      	bne.n	8007c5e <_printf_float+0x342>
 8007cda:	e680      	b.n	80079de <_printf_float+0xc2>
 8007cdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007cde:	2a01      	cmp	r2, #1
 8007ce0:	dc01      	bgt.n	8007ce6 <_printf_float+0x3ca>
 8007ce2:	07db      	lsls	r3, r3, #31
 8007ce4:	d538      	bpl.n	8007d58 <_printf_float+0x43c>
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	4642      	mov	r2, r8
 8007cea:	4631      	mov	r1, r6
 8007cec:	4628      	mov	r0, r5
 8007cee:	47b8      	blx	r7
 8007cf0:	3001      	adds	r0, #1
 8007cf2:	f43f ae74 	beq.w	80079de <_printf_float+0xc2>
 8007cf6:	ee18 3a10 	vmov	r3, s16
 8007cfa:	4652      	mov	r2, sl
 8007cfc:	4631      	mov	r1, r6
 8007cfe:	4628      	mov	r0, r5
 8007d00:	47b8      	blx	r7
 8007d02:	3001      	adds	r0, #1
 8007d04:	f43f ae6b 	beq.w	80079de <_printf_float+0xc2>
 8007d08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	2300      	movs	r3, #0
 8007d10:	f7f8 fefa 	bl	8000b08 <__aeabi_dcmpeq>
 8007d14:	b9d8      	cbnz	r0, 8007d4e <_printf_float+0x432>
 8007d16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d18:	f108 0201 	add.w	r2, r8, #1
 8007d1c:	3b01      	subs	r3, #1
 8007d1e:	4631      	mov	r1, r6
 8007d20:	4628      	mov	r0, r5
 8007d22:	47b8      	blx	r7
 8007d24:	3001      	adds	r0, #1
 8007d26:	d10e      	bne.n	8007d46 <_printf_float+0x42a>
 8007d28:	e659      	b.n	80079de <_printf_float+0xc2>
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	4652      	mov	r2, sl
 8007d2e:	4631      	mov	r1, r6
 8007d30:	4628      	mov	r0, r5
 8007d32:	47b8      	blx	r7
 8007d34:	3001      	adds	r0, #1
 8007d36:	f43f ae52 	beq.w	80079de <_printf_float+0xc2>
 8007d3a:	f108 0801 	add.w	r8, r8, #1
 8007d3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d40:	3b01      	subs	r3, #1
 8007d42:	4543      	cmp	r3, r8
 8007d44:	dcf1      	bgt.n	8007d2a <_printf_float+0x40e>
 8007d46:	464b      	mov	r3, r9
 8007d48:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007d4c:	e6dc      	b.n	8007b08 <_printf_float+0x1ec>
 8007d4e:	f04f 0800 	mov.w	r8, #0
 8007d52:	f104 0a1a 	add.w	sl, r4, #26
 8007d56:	e7f2      	b.n	8007d3e <_printf_float+0x422>
 8007d58:	2301      	movs	r3, #1
 8007d5a:	4642      	mov	r2, r8
 8007d5c:	e7df      	b.n	8007d1e <_printf_float+0x402>
 8007d5e:	2301      	movs	r3, #1
 8007d60:	464a      	mov	r2, r9
 8007d62:	4631      	mov	r1, r6
 8007d64:	4628      	mov	r0, r5
 8007d66:	47b8      	blx	r7
 8007d68:	3001      	adds	r0, #1
 8007d6a:	f43f ae38 	beq.w	80079de <_printf_float+0xc2>
 8007d6e:	f108 0801 	add.w	r8, r8, #1
 8007d72:	68e3      	ldr	r3, [r4, #12]
 8007d74:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d76:	1a5b      	subs	r3, r3, r1
 8007d78:	4543      	cmp	r3, r8
 8007d7a:	dcf0      	bgt.n	8007d5e <_printf_float+0x442>
 8007d7c:	e6fa      	b.n	8007b74 <_printf_float+0x258>
 8007d7e:	f04f 0800 	mov.w	r8, #0
 8007d82:	f104 0919 	add.w	r9, r4, #25
 8007d86:	e7f4      	b.n	8007d72 <_printf_float+0x456>

08007d88 <_printf_common>:
 8007d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d8c:	4616      	mov	r6, r2
 8007d8e:	4699      	mov	r9, r3
 8007d90:	688a      	ldr	r2, [r1, #8]
 8007d92:	690b      	ldr	r3, [r1, #16]
 8007d94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	bfb8      	it	lt
 8007d9c:	4613      	movlt	r3, r2
 8007d9e:	6033      	str	r3, [r6, #0]
 8007da0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007da4:	4607      	mov	r7, r0
 8007da6:	460c      	mov	r4, r1
 8007da8:	b10a      	cbz	r2, 8007dae <_printf_common+0x26>
 8007daa:	3301      	adds	r3, #1
 8007dac:	6033      	str	r3, [r6, #0]
 8007dae:	6823      	ldr	r3, [r4, #0]
 8007db0:	0699      	lsls	r1, r3, #26
 8007db2:	bf42      	ittt	mi
 8007db4:	6833      	ldrmi	r3, [r6, #0]
 8007db6:	3302      	addmi	r3, #2
 8007db8:	6033      	strmi	r3, [r6, #0]
 8007dba:	6825      	ldr	r5, [r4, #0]
 8007dbc:	f015 0506 	ands.w	r5, r5, #6
 8007dc0:	d106      	bne.n	8007dd0 <_printf_common+0x48>
 8007dc2:	f104 0a19 	add.w	sl, r4, #25
 8007dc6:	68e3      	ldr	r3, [r4, #12]
 8007dc8:	6832      	ldr	r2, [r6, #0]
 8007dca:	1a9b      	subs	r3, r3, r2
 8007dcc:	42ab      	cmp	r3, r5
 8007dce:	dc26      	bgt.n	8007e1e <_printf_common+0x96>
 8007dd0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007dd4:	1e13      	subs	r3, r2, #0
 8007dd6:	6822      	ldr	r2, [r4, #0]
 8007dd8:	bf18      	it	ne
 8007dda:	2301      	movne	r3, #1
 8007ddc:	0692      	lsls	r2, r2, #26
 8007dde:	d42b      	bmi.n	8007e38 <_printf_common+0xb0>
 8007de0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007de4:	4649      	mov	r1, r9
 8007de6:	4638      	mov	r0, r7
 8007de8:	47c0      	blx	r8
 8007dea:	3001      	adds	r0, #1
 8007dec:	d01e      	beq.n	8007e2c <_printf_common+0xa4>
 8007dee:	6823      	ldr	r3, [r4, #0]
 8007df0:	68e5      	ldr	r5, [r4, #12]
 8007df2:	6832      	ldr	r2, [r6, #0]
 8007df4:	f003 0306 	and.w	r3, r3, #6
 8007df8:	2b04      	cmp	r3, #4
 8007dfa:	bf08      	it	eq
 8007dfc:	1aad      	subeq	r5, r5, r2
 8007dfe:	68a3      	ldr	r3, [r4, #8]
 8007e00:	6922      	ldr	r2, [r4, #16]
 8007e02:	bf0c      	ite	eq
 8007e04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e08:	2500      	movne	r5, #0
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	bfc4      	itt	gt
 8007e0e:	1a9b      	subgt	r3, r3, r2
 8007e10:	18ed      	addgt	r5, r5, r3
 8007e12:	2600      	movs	r6, #0
 8007e14:	341a      	adds	r4, #26
 8007e16:	42b5      	cmp	r5, r6
 8007e18:	d11a      	bne.n	8007e50 <_printf_common+0xc8>
 8007e1a:	2000      	movs	r0, #0
 8007e1c:	e008      	b.n	8007e30 <_printf_common+0xa8>
 8007e1e:	2301      	movs	r3, #1
 8007e20:	4652      	mov	r2, sl
 8007e22:	4649      	mov	r1, r9
 8007e24:	4638      	mov	r0, r7
 8007e26:	47c0      	blx	r8
 8007e28:	3001      	adds	r0, #1
 8007e2a:	d103      	bne.n	8007e34 <_printf_common+0xac>
 8007e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e34:	3501      	adds	r5, #1
 8007e36:	e7c6      	b.n	8007dc6 <_printf_common+0x3e>
 8007e38:	18e1      	adds	r1, r4, r3
 8007e3a:	1c5a      	adds	r2, r3, #1
 8007e3c:	2030      	movs	r0, #48	; 0x30
 8007e3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007e42:	4422      	add	r2, r4
 8007e44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007e4c:	3302      	adds	r3, #2
 8007e4e:	e7c7      	b.n	8007de0 <_printf_common+0x58>
 8007e50:	2301      	movs	r3, #1
 8007e52:	4622      	mov	r2, r4
 8007e54:	4649      	mov	r1, r9
 8007e56:	4638      	mov	r0, r7
 8007e58:	47c0      	blx	r8
 8007e5a:	3001      	adds	r0, #1
 8007e5c:	d0e6      	beq.n	8007e2c <_printf_common+0xa4>
 8007e5e:	3601      	adds	r6, #1
 8007e60:	e7d9      	b.n	8007e16 <_printf_common+0x8e>
	...

08007e64 <_printf_i>:
 8007e64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e68:	7e0f      	ldrb	r7, [r1, #24]
 8007e6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007e6c:	2f78      	cmp	r7, #120	; 0x78
 8007e6e:	4691      	mov	r9, r2
 8007e70:	4680      	mov	r8, r0
 8007e72:	460c      	mov	r4, r1
 8007e74:	469a      	mov	sl, r3
 8007e76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007e7a:	d807      	bhi.n	8007e8c <_printf_i+0x28>
 8007e7c:	2f62      	cmp	r7, #98	; 0x62
 8007e7e:	d80a      	bhi.n	8007e96 <_printf_i+0x32>
 8007e80:	2f00      	cmp	r7, #0
 8007e82:	f000 80d8 	beq.w	8008036 <_printf_i+0x1d2>
 8007e86:	2f58      	cmp	r7, #88	; 0x58
 8007e88:	f000 80a3 	beq.w	8007fd2 <_printf_i+0x16e>
 8007e8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007e94:	e03a      	b.n	8007f0c <_printf_i+0xa8>
 8007e96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007e9a:	2b15      	cmp	r3, #21
 8007e9c:	d8f6      	bhi.n	8007e8c <_printf_i+0x28>
 8007e9e:	a101      	add	r1, pc, #4	; (adr r1, 8007ea4 <_printf_i+0x40>)
 8007ea0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ea4:	08007efd 	.word	0x08007efd
 8007ea8:	08007f11 	.word	0x08007f11
 8007eac:	08007e8d 	.word	0x08007e8d
 8007eb0:	08007e8d 	.word	0x08007e8d
 8007eb4:	08007e8d 	.word	0x08007e8d
 8007eb8:	08007e8d 	.word	0x08007e8d
 8007ebc:	08007f11 	.word	0x08007f11
 8007ec0:	08007e8d 	.word	0x08007e8d
 8007ec4:	08007e8d 	.word	0x08007e8d
 8007ec8:	08007e8d 	.word	0x08007e8d
 8007ecc:	08007e8d 	.word	0x08007e8d
 8007ed0:	0800801d 	.word	0x0800801d
 8007ed4:	08007f41 	.word	0x08007f41
 8007ed8:	08007fff 	.word	0x08007fff
 8007edc:	08007e8d 	.word	0x08007e8d
 8007ee0:	08007e8d 	.word	0x08007e8d
 8007ee4:	0800803f 	.word	0x0800803f
 8007ee8:	08007e8d 	.word	0x08007e8d
 8007eec:	08007f41 	.word	0x08007f41
 8007ef0:	08007e8d 	.word	0x08007e8d
 8007ef4:	08007e8d 	.word	0x08007e8d
 8007ef8:	08008007 	.word	0x08008007
 8007efc:	682b      	ldr	r3, [r5, #0]
 8007efe:	1d1a      	adds	r2, r3, #4
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	602a      	str	r2, [r5, #0]
 8007f04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	e0a3      	b.n	8008058 <_printf_i+0x1f4>
 8007f10:	6820      	ldr	r0, [r4, #0]
 8007f12:	6829      	ldr	r1, [r5, #0]
 8007f14:	0606      	lsls	r6, r0, #24
 8007f16:	f101 0304 	add.w	r3, r1, #4
 8007f1a:	d50a      	bpl.n	8007f32 <_printf_i+0xce>
 8007f1c:	680e      	ldr	r6, [r1, #0]
 8007f1e:	602b      	str	r3, [r5, #0]
 8007f20:	2e00      	cmp	r6, #0
 8007f22:	da03      	bge.n	8007f2c <_printf_i+0xc8>
 8007f24:	232d      	movs	r3, #45	; 0x2d
 8007f26:	4276      	negs	r6, r6
 8007f28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f2c:	485e      	ldr	r0, [pc, #376]	; (80080a8 <_printf_i+0x244>)
 8007f2e:	230a      	movs	r3, #10
 8007f30:	e019      	b.n	8007f66 <_printf_i+0x102>
 8007f32:	680e      	ldr	r6, [r1, #0]
 8007f34:	602b      	str	r3, [r5, #0]
 8007f36:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f3a:	bf18      	it	ne
 8007f3c:	b236      	sxthne	r6, r6
 8007f3e:	e7ef      	b.n	8007f20 <_printf_i+0xbc>
 8007f40:	682b      	ldr	r3, [r5, #0]
 8007f42:	6820      	ldr	r0, [r4, #0]
 8007f44:	1d19      	adds	r1, r3, #4
 8007f46:	6029      	str	r1, [r5, #0]
 8007f48:	0601      	lsls	r1, r0, #24
 8007f4a:	d501      	bpl.n	8007f50 <_printf_i+0xec>
 8007f4c:	681e      	ldr	r6, [r3, #0]
 8007f4e:	e002      	b.n	8007f56 <_printf_i+0xf2>
 8007f50:	0646      	lsls	r6, r0, #25
 8007f52:	d5fb      	bpl.n	8007f4c <_printf_i+0xe8>
 8007f54:	881e      	ldrh	r6, [r3, #0]
 8007f56:	4854      	ldr	r0, [pc, #336]	; (80080a8 <_printf_i+0x244>)
 8007f58:	2f6f      	cmp	r7, #111	; 0x6f
 8007f5a:	bf0c      	ite	eq
 8007f5c:	2308      	moveq	r3, #8
 8007f5e:	230a      	movne	r3, #10
 8007f60:	2100      	movs	r1, #0
 8007f62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007f66:	6865      	ldr	r5, [r4, #4]
 8007f68:	60a5      	str	r5, [r4, #8]
 8007f6a:	2d00      	cmp	r5, #0
 8007f6c:	bfa2      	ittt	ge
 8007f6e:	6821      	ldrge	r1, [r4, #0]
 8007f70:	f021 0104 	bicge.w	r1, r1, #4
 8007f74:	6021      	strge	r1, [r4, #0]
 8007f76:	b90e      	cbnz	r6, 8007f7c <_printf_i+0x118>
 8007f78:	2d00      	cmp	r5, #0
 8007f7a:	d04d      	beq.n	8008018 <_printf_i+0x1b4>
 8007f7c:	4615      	mov	r5, r2
 8007f7e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007f82:	fb03 6711 	mls	r7, r3, r1, r6
 8007f86:	5dc7      	ldrb	r7, [r0, r7]
 8007f88:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007f8c:	4637      	mov	r7, r6
 8007f8e:	42bb      	cmp	r3, r7
 8007f90:	460e      	mov	r6, r1
 8007f92:	d9f4      	bls.n	8007f7e <_printf_i+0x11a>
 8007f94:	2b08      	cmp	r3, #8
 8007f96:	d10b      	bne.n	8007fb0 <_printf_i+0x14c>
 8007f98:	6823      	ldr	r3, [r4, #0]
 8007f9a:	07de      	lsls	r6, r3, #31
 8007f9c:	d508      	bpl.n	8007fb0 <_printf_i+0x14c>
 8007f9e:	6923      	ldr	r3, [r4, #16]
 8007fa0:	6861      	ldr	r1, [r4, #4]
 8007fa2:	4299      	cmp	r1, r3
 8007fa4:	bfde      	ittt	le
 8007fa6:	2330      	movle	r3, #48	; 0x30
 8007fa8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007fac:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007fb0:	1b52      	subs	r2, r2, r5
 8007fb2:	6122      	str	r2, [r4, #16]
 8007fb4:	f8cd a000 	str.w	sl, [sp]
 8007fb8:	464b      	mov	r3, r9
 8007fba:	aa03      	add	r2, sp, #12
 8007fbc:	4621      	mov	r1, r4
 8007fbe:	4640      	mov	r0, r8
 8007fc0:	f7ff fee2 	bl	8007d88 <_printf_common>
 8007fc4:	3001      	adds	r0, #1
 8007fc6:	d14c      	bne.n	8008062 <_printf_i+0x1fe>
 8007fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007fcc:	b004      	add	sp, #16
 8007fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fd2:	4835      	ldr	r0, [pc, #212]	; (80080a8 <_printf_i+0x244>)
 8007fd4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007fd8:	6829      	ldr	r1, [r5, #0]
 8007fda:	6823      	ldr	r3, [r4, #0]
 8007fdc:	f851 6b04 	ldr.w	r6, [r1], #4
 8007fe0:	6029      	str	r1, [r5, #0]
 8007fe2:	061d      	lsls	r5, r3, #24
 8007fe4:	d514      	bpl.n	8008010 <_printf_i+0x1ac>
 8007fe6:	07df      	lsls	r7, r3, #31
 8007fe8:	bf44      	itt	mi
 8007fea:	f043 0320 	orrmi.w	r3, r3, #32
 8007fee:	6023      	strmi	r3, [r4, #0]
 8007ff0:	b91e      	cbnz	r6, 8007ffa <_printf_i+0x196>
 8007ff2:	6823      	ldr	r3, [r4, #0]
 8007ff4:	f023 0320 	bic.w	r3, r3, #32
 8007ff8:	6023      	str	r3, [r4, #0]
 8007ffa:	2310      	movs	r3, #16
 8007ffc:	e7b0      	b.n	8007f60 <_printf_i+0xfc>
 8007ffe:	6823      	ldr	r3, [r4, #0]
 8008000:	f043 0320 	orr.w	r3, r3, #32
 8008004:	6023      	str	r3, [r4, #0]
 8008006:	2378      	movs	r3, #120	; 0x78
 8008008:	4828      	ldr	r0, [pc, #160]	; (80080ac <_printf_i+0x248>)
 800800a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800800e:	e7e3      	b.n	8007fd8 <_printf_i+0x174>
 8008010:	0659      	lsls	r1, r3, #25
 8008012:	bf48      	it	mi
 8008014:	b2b6      	uxthmi	r6, r6
 8008016:	e7e6      	b.n	8007fe6 <_printf_i+0x182>
 8008018:	4615      	mov	r5, r2
 800801a:	e7bb      	b.n	8007f94 <_printf_i+0x130>
 800801c:	682b      	ldr	r3, [r5, #0]
 800801e:	6826      	ldr	r6, [r4, #0]
 8008020:	6961      	ldr	r1, [r4, #20]
 8008022:	1d18      	adds	r0, r3, #4
 8008024:	6028      	str	r0, [r5, #0]
 8008026:	0635      	lsls	r5, r6, #24
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	d501      	bpl.n	8008030 <_printf_i+0x1cc>
 800802c:	6019      	str	r1, [r3, #0]
 800802e:	e002      	b.n	8008036 <_printf_i+0x1d2>
 8008030:	0670      	lsls	r0, r6, #25
 8008032:	d5fb      	bpl.n	800802c <_printf_i+0x1c8>
 8008034:	8019      	strh	r1, [r3, #0]
 8008036:	2300      	movs	r3, #0
 8008038:	6123      	str	r3, [r4, #16]
 800803a:	4615      	mov	r5, r2
 800803c:	e7ba      	b.n	8007fb4 <_printf_i+0x150>
 800803e:	682b      	ldr	r3, [r5, #0]
 8008040:	1d1a      	adds	r2, r3, #4
 8008042:	602a      	str	r2, [r5, #0]
 8008044:	681d      	ldr	r5, [r3, #0]
 8008046:	6862      	ldr	r2, [r4, #4]
 8008048:	2100      	movs	r1, #0
 800804a:	4628      	mov	r0, r5
 800804c:	f7f8 f8e8 	bl	8000220 <memchr>
 8008050:	b108      	cbz	r0, 8008056 <_printf_i+0x1f2>
 8008052:	1b40      	subs	r0, r0, r5
 8008054:	6060      	str	r0, [r4, #4]
 8008056:	6863      	ldr	r3, [r4, #4]
 8008058:	6123      	str	r3, [r4, #16]
 800805a:	2300      	movs	r3, #0
 800805c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008060:	e7a8      	b.n	8007fb4 <_printf_i+0x150>
 8008062:	6923      	ldr	r3, [r4, #16]
 8008064:	462a      	mov	r2, r5
 8008066:	4649      	mov	r1, r9
 8008068:	4640      	mov	r0, r8
 800806a:	47d0      	blx	sl
 800806c:	3001      	adds	r0, #1
 800806e:	d0ab      	beq.n	8007fc8 <_printf_i+0x164>
 8008070:	6823      	ldr	r3, [r4, #0]
 8008072:	079b      	lsls	r3, r3, #30
 8008074:	d413      	bmi.n	800809e <_printf_i+0x23a>
 8008076:	68e0      	ldr	r0, [r4, #12]
 8008078:	9b03      	ldr	r3, [sp, #12]
 800807a:	4298      	cmp	r0, r3
 800807c:	bfb8      	it	lt
 800807e:	4618      	movlt	r0, r3
 8008080:	e7a4      	b.n	8007fcc <_printf_i+0x168>
 8008082:	2301      	movs	r3, #1
 8008084:	4632      	mov	r2, r6
 8008086:	4649      	mov	r1, r9
 8008088:	4640      	mov	r0, r8
 800808a:	47d0      	blx	sl
 800808c:	3001      	adds	r0, #1
 800808e:	d09b      	beq.n	8007fc8 <_printf_i+0x164>
 8008090:	3501      	adds	r5, #1
 8008092:	68e3      	ldr	r3, [r4, #12]
 8008094:	9903      	ldr	r1, [sp, #12]
 8008096:	1a5b      	subs	r3, r3, r1
 8008098:	42ab      	cmp	r3, r5
 800809a:	dcf2      	bgt.n	8008082 <_printf_i+0x21e>
 800809c:	e7eb      	b.n	8008076 <_printf_i+0x212>
 800809e:	2500      	movs	r5, #0
 80080a0:	f104 0619 	add.w	r6, r4, #25
 80080a4:	e7f5      	b.n	8008092 <_printf_i+0x22e>
 80080a6:	bf00      	nop
 80080a8:	0800a626 	.word	0x0800a626
 80080ac:	0800a637 	.word	0x0800a637

080080b0 <sniprintf>:
 80080b0:	b40c      	push	{r2, r3}
 80080b2:	b530      	push	{r4, r5, lr}
 80080b4:	4b17      	ldr	r3, [pc, #92]	; (8008114 <sniprintf+0x64>)
 80080b6:	1e0c      	subs	r4, r1, #0
 80080b8:	681d      	ldr	r5, [r3, #0]
 80080ba:	b09d      	sub	sp, #116	; 0x74
 80080bc:	da08      	bge.n	80080d0 <sniprintf+0x20>
 80080be:	238b      	movs	r3, #139	; 0x8b
 80080c0:	602b      	str	r3, [r5, #0]
 80080c2:	f04f 30ff 	mov.w	r0, #4294967295
 80080c6:	b01d      	add	sp, #116	; 0x74
 80080c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080cc:	b002      	add	sp, #8
 80080ce:	4770      	bx	lr
 80080d0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80080d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80080d8:	bf14      	ite	ne
 80080da:	f104 33ff 	addne.w	r3, r4, #4294967295
 80080de:	4623      	moveq	r3, r4
 80080e0:	9304      	str	r3, [sp, #16]
 80080e2:	9307      	str	r3, [sp, #28]
 80080e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80080e8:	9002      	str	r0, [sp, #8]
 80080ea:	9006      	str	r0, [sp, #24]
 80080ec:	f8ad 3016 	strh.w	r3, [sp, #22]
 80080f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80080f2:	ab21      	add	r3, sp, #132	; 0x84
 80080f4:	a902      	add	r1, sp, #8
 80080f6:	4628      	mov	r0, r5
 80080f8:	9301      	str	r3, [sp, #4]
 80080fa:	f001 fb77 	bl	80097ec <_svfiprintf_r>
 80080fe:	1c43      	adds	r3, r0, #1
 8008100:	bfbc      	itt	lt
 8008102:	238b      	movlt	r3, #139	; 0x8b
 8008104:	602b      	strlt	r3, [r5, #0]
 8008106:	2c00      	cmp	r4, #0
 8008108:	d0dd      	beq.n	80080c6 <sniprintf+0x16>
 800810a:	9b02      	ldr	r3, [sp, #8]
 800810c:	2200      	movs	r2, #0
 800810e:	701a      	strb	r2, [r3, #0]
 8008110:	e7d9      	b.n	80080c6 <sniprintf+0x16>
 8008112:	bf00      	nop
 8008114:	20000018 	.word	0x20000018

08008118 <quorem>:
 8008118:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800811c:	6903      	ldr	r3, [r0, #16]
 800811e:	690c      	ldr	r4, [r1, #16]
 8008120:	42a3      	cmp	r3, r4
 8008122:	4607      	mov	r7, r0
 8008124:	f2c0 8081 	blt.w	800822a <quorem+0x112>
 8008128:	3c01      	subs	r4, #1
 800812a:	f101 0814 	add.w	r8, r1, #20
 800812e:	f100 0514 	add.w	r5, r0, #20
 8008132:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008136:	9301      	str	r3, [sp, #4]
 8008138:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800813c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008140:	3301      	adds	r3, #1
 8008142:	429a      	cmp	r2, r3
 8008144:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008148:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800814c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008150:	d331      	bcc.n	80081b6 <quorem+0x9e>
 8008152:	f04f 0e00 	mov.w	lr, #0
 8008156:	4640      	mov	r0, r8
 8008158:	46ac      	mov	ip, r5
 800815a:	46f2      	mov	sl, lr
 800815c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008160:	b293      	uxth	r3, r2
 8008162:	fb06 e303 	mla	r3, r6, r3, lr
 8008166:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800816a:	b29b      	uxth	r3, r3
 800816c:	ebaa 0303 	sub.w	r3, sl, r3
 8008170:	f8dc a000 	ldr.w	sl, [ip]
 8008174:	0c12      	lsrs	r2, r2, #16
 8008176:	fa13 f38a 	uxtah	r3, r3, sl
 800817a:	fb06 e202 	mla	r2, r6, r2, lr
 800817e:	9300      	str	r3, [sp, #0]
 8008180:	9b00      	ldr	r3, [sp, #0]
 8008182:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008186:	b292      	uxth	r2, r2
 8008188:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800818c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008190:	f8bd 3000 	ldrh.w	r3, [sp]
 8008194:	4581      	cmp	r9, r0
 8008196:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800819a:	f84c 3b04 	str.w	r3, [ip], #4
 800819e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80081a2:	d2db      	bcs.n	800815c <quorem+0x44>
 80081a4:	f855 300b 	ldr.w	r3, [r5, fp]
 80081a8:	b92b      	cbnz	r3, 80081b6 <quorem+0x9e>
 80081aa:	9b01      	ldr	r3, [sp, #4]
 80081ac:	3b04      	subs	r3, #4
 80081ae:	429d      	cmp	r5, r3
 80081b0:	461a      	mov	r2, r3
 80081b2:	d32e      	bcc.n	8008212 <quorem+0xfa>
 80081b4:	613c      	str	r4, [r7, #16]
 80081b6:	4638      	mov	r0, r7
 80081b8:	f001 f8c4 	bl	8009344 <__mcmp>
 80081bc:	2800      	cmp	r0, #0
 80081be:	db24      	blt.n	800820a <quorem+0xf2>
 80081c0:	3601      	adds	r6, #1
 80081c2:	4628      	mov	r0, r5
 80081c4:	f04f 0c00 	mov.w	ip, #0
 80081c8:	f858 2b04 	ldr.w	r2, [r8], #4
 80081cc:	f8d0 e000 	ldr.w	lr, [r0]
 80081d0:	b293      	uxth	r3, r2
 80081d2:	ebac 0303 	sub.w	r3, ip, r3
 80081d6:	0c12      	lsrs	r2, r2, #16
 80081d8:	fa13 f38e 	uxtah	r3, r3, lr
 80081dc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80081e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081ea:	45c1      	cmp	r9, r8
 80081ec:	f840 3b04 	str.w	r3, [r0], #4
 80081f0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80081f4:	d2e8      	bcs.n	80081c8 <quorem+0xb0>
 80081f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081fe:	b922      	cbnz	r2, 800820a <quorem+0xf2>
 8008200:	3b04      	subs	r3, #4
 8008202:	429d      	cmp	r5, r3
 8008204:	461a      	mov	r2, r3
 8008206:	d30a      	bcc.n	800821e <quorem+0x106>
 8008208:	613c      	str	r4, [r7, #16]
 800820a:	4630      	mov	r0, r6
 800820c:	b003      	add	sp, #12
 800820e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008212:	6812      	ldr	r2, [r2, #0]
 8008214:	3b04      	subs	r3, #4
 8008216:	2a00      	cmp	r2, #0
 8008218:	d1cc      	bne.n	80081b4 <quorem+0x9c>
 800821a:	3c01      	subs	r4, #1
 800821c:	e7c7      	b.n	80081ae <quorem+0x96>
 800821e:	6812      	ldr	r2, [r2, #0]
 8008220:	3b04      	subs	r3, #4
 8008222:	2a00      	cmp	r2, #0
 8008224:	d1f0      	bne.n	8008208 <quorem+0xf0>
 8008226:	3c01      	subs	r4, #1
 8008228:	e7eb      	b.n	8008202 <quorem+0xea>
 800822a:	2000      	movs	r0, #0
 800822c:	e7ee      	b.n	800820c <quorem+0xf4>
	...

08008230 <_dtoa_r>:
 8008230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008234:	ed2d 8b04 	vpush	{d8-d9}
 8008238:	ec57 6b10 	vmov	r6, r7, d0
 800823c:	b093      	sub	sp, #76	; 0x4c
 800823e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008240:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008244:	9106      	str	r1, [sp, #24]
 8008246:	ee10 aa10 	vmov	sl, s0
 800824a:	4604      	mov	r4, r0
 800824c:	9209      	str	r2, [sp, #36]	; 0x24
 800824e:	930c      	str	r3, [sp, #48]	; 0x30
 8008250:	46bb      	mov	fp, r7
 8008252:	b975      	cbnz	r5, 8008272 <_dtoa_r+0x42>
 8008254:	2010      	movs	r0, #16
 8008256:	f000 fddd 	bl	8008e14 <malloc>
 800825a:	4602      	mov	r2, r0
 800825c:	6260      	str	r0, [r4, #36]	; 0x24
 800825e:	b920      	cbnz	r0, 800826a <_dtoa_r+0x3a>
 8008260:	4ba7      	ldr	r3, [pc, #668]	; (8008500 <_dtoa_r+0x2d0>)
 8008262:	21ea      	movs	r1, #234	; 0xea
 8008264:	48a7      	ldr	r0, [pc, #668]	; (8008504 <_dtoa_r+0x2d4>)
 8008266:	f001 fbd1 	bl	8009a0c <__assert_func>
 800826a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800826e:	6005      	str	r5, [r0, #0]
 8008270:	60c5      	str	r5, [r0, #12]
 8008272:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008274:	6819      	ldr	r1, [r3, #0]
 8008276:	b151      	cbz	r1, 800828e <_dtoa_r+0x5e>
 8008278:	685a      	ldr	r2, [r3, #4]
 800827a:	604a      	str	r2, [r1, #4]
 800827c:	2301      	movs	r3, #1
 800827e:	4093      	lsls	r3, r2
 8008280:	608b      	str	r3, [r1, #8]
 8008282:	4620      	mov	r0, r4
 8008284:	f000 fe1c 	bl	8008ec0 <_Bfree>
 8008288:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800828a:	2200      	movs	r2, #0
 800828c:	601a      	str	r2, [r3, #0]
 800828e:	1e3b      	subs	r3, r7, #0
 8008290:	bfaa      	itet	ge
 8008292:	2300      	movge	r3, #0
 8008294:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008298:	f8c8 3000 	strge.w	r3, [r8]
 800829c:	4b9a      	ldr	r3, [pc, #616]	; (8008508 <_dtoa_r+0x2d8>)
 800829e:	bfbc      	itt	lt
 80082a0:	2201      	movlt	r2, #1
 80082a2:	f8c8 2000 	strlt.w	r2, [r8]
 80082a6:	ea33 030b 	bics.w	r3, r3, fp
 80082aa:	d11b      	bne.n	80082e4 <_dtoa_r+0xb4>
 80082ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082ae:	f242 730f 	movw	r3, #9999	; 0x270f
 80082b2:	6013      	str	r3, [r2, #0]
 80082b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80082b8:	4333      	orrs	r3, r6
 80082ba:	f000 8592 	beq.w	8008de2 <_dtoa_r+0xbb2>
 80082be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082c0:	b963      	cbnz	r3, 80082dc <_dtoa_r+0xac>
 80082c2:	4b92      	ldr	r3, [pc, #584]	; (800850c <_dtoa_r+0x2dc>)
 80082c4:	e022      	b.n	800830c <_dtoa_r+0xdc>
 80082c6:	4b92      	ldr	r3, [pc, #584]	; (8008510 <_dtoa_r+0x2e0>)
 80082c8:	9301      	str	r3, [sp, #4]
 80082ca:	3308      	adds	r3, #8
 80082cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80082ce:	6013      	str	r3, [r2, #0]
 80082d0:	9801      	ldr	r0, [sp, #4]
 80082d2:	b013      	add	sp, #76	; 0x4c
 80082d4:	ecbd 8b04 	vpop	{d8-d9}
 80082d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082dc:	4b8b      	ldr	r3, [pc, #556]	; (800850c <_dtoa_r+0x2dc>)
 80082de:	9301      	str	r3, [sp, #4]
 80082e0:	3303      	adds	r3, #3
 80082e2:	e7f3      	b.n	80082cc <_dtoa_r+0x9c>
 80082e4:	2200      	movs	r2, #0
 80082e6:	2300      	movs	r3, #0
 80082e8:	4650      	mov	r0, sl
 80082ea:	4659      	mov	r1, fp
 80082ec:	f7f8 fc0c 	bl	8000b08 <__aeabi_dcmpeq>
 80082f0:	ec4b ab19 	vmov	d9, sl, fp
 80082f4:	4680      	mov	r8, r0
 80082f6:	b158      	cbz	r0, 8008310 <_dtoa_r+0xe0>
 80082f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082fa:	2301      	movs	r3, #1
 80082fc:	6013      	str	r3, [r2, #0]
 80082fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008300:	2b00      	cmp	r3, #0
 8008302:	f000 856b 	beq.w	8008ddc <_dtoa_r+0xbac>
 8008306:	4883      	ldr	r0, [pc, #524]	; (8008514 <_dtoa_r+0x2e4>)
 8008308:	6018      	str	r0, [r3, #0]
 800830a:	1e43      	subs	r3, r0, #1
 800830c:	9301      	str	r3, [sp, #4]
 800830e:	e7df      	b.n	80082d0 <_dtoa_r+0xa0>
 8008310:	ec4b ab10 	vmov	d0, sl, fp
 8008314:	aa10      	add	r2, sp, #64	; 0x40
 8008316:	a911      	add	r1, sp, #68	; 0x44
 8008318:	4620      	mov	r0, r4
 800831a:	f001 f8b9 	bl	8009490 <__d2b>
 800831e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008322:	ee08 0a10 	vmov	s16, r0
 8008326:	2d00      	cmp	r5, #0
 8008328:	f000 8084 	beq.w	8008434 <_dtoa_r+0x204>
 800832c:	ee19 3a90 	vmov	r3, s19
 8008330:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008334:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008338:	4656      	mov	r6, sl
 800833a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800833e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008342:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008346:	4b74      	ldr	r3, [pc, #464]	; (8008518 <_dtoa_r+0x2e8>)
 8008348:	2200      	movs	r2, #0
 800834a:	4630      	mov	r0, r6
 800834c:	4639      	mov	r1, r7
 800834e:	f7f7 ffbb 	bl	80002c8 <__aeabi_dsub>
 8008352:	a365      	add	r3, pc, #404	; (adr r3, 80084e8 <_dtoa_r+0x2b8>)
 8008354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008358:	f7f8 f96e 	bl	8000638 <__aeabi_dmul>
 800835c:	a364      	add	r3, pc, #400	; (adr r3, 80084f0 <_dtoa_r+0x2c0>)
 800835e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008362:	f7f7 ffb3 	bl	80002cc <__adddf3>
 8008366:	4606      	mov	r6, r0
 8008368:	4628      	mov	r0, r5
 800836a:	460f      	mov	r7, r1
 800836c:	f7f8 f8fa 	bl	8000564 <__aeabi_i2d>
 8008370:	a361      	add	r3, pc, #388	; (adr r3, 80084f8 <_dtoa_r+0x2c8>)
 8008372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008376:	f7f8 f95f 	bl	8000638 <__aeabi_dmul>
 800837a:	4602      	mov	r2, r0
 800837c:	460b      	mov	r3, r1
 800837e:	4630      	mov	r0, r6
 8008380:	4639      	mov	r1, r7
 8008382:	f7f7 ffa3 	bl	80002cc <__adddf3>
 8008386:	4606      	mov	r6, r0
 8008388:	460f      	mov	r7, r1
 800838a:	f7f8 fc05 	bl	8000b98 <__aeabi_d2iz>
 800838e:	2200      	movs	r2, #0
 8008390:	9000      	str	r0, [sp, #0]
 8008392:	2300      	movs	r3, #0
 8008394:	4630      	mov	r0, r6
 8008396:	4639      	mov	r1, r7
 8008398:	f7f8 fbc0 	bl	8000b1c <__aeabi_dcmplt>
 800839c:	b150      	cbz	r0, 80083b4 <_dtoa_r+0x184>
 800839e:	9800      	ldr	r0, [sp, #0]
 80083a0:	f7f8 f8e0 	bl	8000564 <__aeabi_i2d>
 80083a4:	4632      	mov	r2, r6
 80083a6:	463b      	mov	r3, r7
 80083a8:	f7f8 fbae 	bl	8000b08 <__aeabi_dcmpeq>
 80083ac:	b910      	cbnz	r0, 80083b4 <_dtoa_r+0x184>
 80083ae:	9b00      	ldr	r3, [sp, #0]
 80083b0:	3b01      	subs	r3, #1
 80083b2:	9300      	str	r3, [sp, #0]
 80083b4:	9b00      	ldr	r3, [sp, #0]
 80083b6:	2b16      	cmp	r3, #22
 80083b8:	d85a      	bhi.n	8008470 <_dtoa_r+0x240>
 80083ba:	9a00      	ldr	r2, [sp, #0]
 80083bc:	4b57      	ldr	r3, [pc, #348]	; (800851c <_dtoa_r+0x2ec>)
 80083be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c6:	ec51 0b19 	vmov	r0, r1, d9
 80083ca:	f7f8 fba7 	bl	8000b1c <__aeabi_dcmplt>
 80083ce:	2800      	cmp	r0, #0
 80083d0:	d050      	beq.n	8008474 <_dtoa_r+0x244>
 80083d2:	9b00      	ldr	r3, [sp, #0]
 80083d4:	3b01      	subs	r3, #1
 80083d6:	9300      	str	r3, [sp, #0]
 80083d8:	2300      	movs	r3, #0
 80083da:	930b      	str	r3, [sp, #44]	; 0x2c
 80083dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80083de:	1b5d      	subs	r5, r3, r5
 80083e0:	1e6b      	subs	r3, r5, #1
 80083e2:	9305      	str	r3, [sp, #20]
 80083e4:	bf45      	ittet	mi
 80083e6:	f1c5 0301 	rsbmi	r3, r5, #1
 80083ea:	9304      	strmi	r3, [sp, #16]
 80083ec:	2300      	movpl	r3, #0
 80083ee:	2300      	movmi	r3, #0
 80083f0:	bf4c      	ite	mi
 80083f2:	9305      	strmi	r3, [sp, #20]
 80083f4:	9304      	strpl	r3, [sp, #16]
 80083f6:	9b00      	ldr	r3, [sp, #0]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	db3d      	blt.n	8008478 <_dtoa_r+0x248>
 80083fc:	9b05      	ldr	r3, [sp, #20]
 80083fe:	9a00      	ldr	r2, [sp, #0]
 8008400:	920a      	str	r2, [sp, #40]	; 0x28
 8008402:	4413      	add	r3, r2
 8008404:	9305      	str	r3, [sp, #20]
 8008406:	2300      	movs	r3, #0
 8008408:	9307      	str	r3, [sp, #28]
 800840a:	9b06      	ldr	r3, [sp, #24]
 800840c:	2b09      	cmp	r3, #9
 800840e:	f200 8089 	bhi.w	8008524 <_dtoa_r+0x2f4>
 8008412:	2b05      	cmp	r3, #5
 8008414:	bfc4      	itt	gt
 8008416:	3b04      	subgt	r3, #4
 8008418:	9306      	strgt	r3, [sp, #24]
 800841a:	9b06      	ldr	r3, [sp, #24]
 800841c:	f1a3 0302 	sub.w	r3, r3, #2
 8008420:	bfcc      	ite	gt
 8008422:	2500      	movgt	r5, #0
 8008424:	2501      	movle	r5, #1
 8008426:	2b03      	cmp	r3, #3
 8008428:	f200 8087 	bhi.w	800853a <_dtoa_r+0x30a>
 800842c:	e8df f003 	tbb	[pc, r3]
 8008430:	59383a2d 	.word	0x59383a2d
 8008434:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008438:	441d      	add	r5, r3
 800843a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800843e:	2b20      	cmp	r3, #32
 8008440:	bfc1      	itttt	gt
 8008442:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008446:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800844a:	fa0b f303 	lslgt.w	r3, fp, r3
 800844e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008452:	bfda      	itte	le
 8008454:	f1c3 0320 	rsble	r3, r3, #32
 8008458:	fa06 f003 	lslle.w	r0, r6, r3
 800845c:	4318      	orrgt	r0, r3
 800845e:	f7f8 f871 	bl	8000544 <__aeabi_ui2d>
 8008462:	2301      	movs	r3, #1
 8008464:	4606      	mov	r6, r0
 8008466:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800846a:	3d01      	subs	r5, #1
 800846c:	930e      	str	r3, [sp, #56]	; 0x38
 800846e:	e76a      	b.n	8008346 <_dtoa_r+0x116>
 8008470:	2301      	movs	r3, #1
 8008472:	e7b2      	b.n	80083da <_dtoa_r+0x1aa>
 8008474:	900b      	str	r0, [sp, #44]	; 0x2c
 8008476:	e7b1      	b.n	80083dc <_dtoa_r+0x1ac>
 8008478:	9b04      	ldr	r3, [sp, #16]
 800847a:	9a00      	ldr	r2, [sp, #0]
 800847c:	1a9b      	subs	r3, r3, r2
 800847e:	9304      	str	r3, [sp, #16]
 8008480:	4253      	negs	r3, r2
 8008482:	9307      	str	r3, [sp, #28]
 8008484:	2300      	movs	r3, #0
 8008486:	930a      	str	r3, [sp, #40]	; 0x28
 8008488:	e7bf      	b.n	800840a <_dtoa_r+0x1da>
 800848a:	2300      	movs	r3, #0
 800848c:	9308      	str	r3, [sp, #32]
 800848e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008490:	2b00      	cmp	r3, #0
 8008492:	dc55      	bgt.n	8008540 <_dtoa_r+0x310>
 8008494:	2301      	movs	r3, #1
 8008496:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800849a:	461a      	mov	r2, r3
 800849c:	9209      	str	r2, [sp, #36]	; 0x24
 800849e:	e00c      	b.n	80084ba <_dtoa_r+0x28a>
 80084a0:	2301      	movs	r3, #1
 80084a2:	e7f3      	b.n	800848c <_dtoa_r+0x25c>
 80084a4:	2300      	movs	r3, #0
 80084a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084a8:	9308      	str	r3, [sp, #32]
 80084aa:	9b00      	ldr	r3, [sp, #0]
 80084ac:	4413      	add	r3, r2
 80084ae:	9302      	str	r3, [sp, #8]
 80084b0:	3301      	adds	r3, #1
 80084b2:	2b01      	cmp	r3, #1
 80084b4:	9303      	str	r3, [sp, #12]
 80084b6:	bfb8      	it	lt
 80084b8:	2301      	movlt	r3, #1
 80084ba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80084bc:	2200      	movs	r2, #0
 80084be:	6042      	str	r2, [r0, #4]
 80084c0:	2204      	movs	r2, #4
 80084c2:	f102 0614 	add.w	r6, r2, #20
 80084c6:	429e      	cmp	r6, r3
 80084c8:	6841      	ldr	r1, [r0, #4]
 80084ca:	d93d      	bls.n	8008548 <_dtoa_r+0x318>
 80084cc:	4620      	mov	r0, r4
 80084ce:	f000 fcb7 	bl	8008e40 <_Balloc>
 80084d2:	9001      	str	r0, [sp, #4]
 80084d4:	2800      	cmp	r0, #0
 80084d6:	d13b      	bne.n	8008550 <_dtoa_r+0x320>
 80084d8:	4b11      	ldr	r3, [pc, #68]	; (8008520 <_dtoa_r+0x2f0>)
 80084da:	4602      	mov	r2, r0
 80084dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80084e0:	e6c0      	b.n	8008264 <_dtoa_r+0x34>
 80084e2:	2301      	movs	r3, #1
 80084e4:	e7df      	b.n	80084a6 <_dtoa_r+0x276>
 80084e6:	bf00      	nop
 80084e8:	636f4361 	.word	0x636f4361
 80084ec:	3fd287a7 	.word	0x3fd287a7
 80084f0:	8b60c8b3 	.word	0x8b60c8b3
 80084f4:	3fc68a28 	.word	0x3fc68a28
 80084f8:	509f79fb 	.word	0x509f79fb
 80084fc:	3fd34413 	.word	0x3fd34413
 8008500:	0800a655 	.word	0x0800a655
 8008504:	0800a66c 	.word	0x0800a66c
 8008508:	7ff00000 	.word	0x7ff00000
 800850c:	0800a651 	.word	0x0800a651
 8008510:	0800a648 	.word	0x0800a648
 8008514:	0800a625 	.word	0x0800a625
 8008518:	3ff80000 	.word	0x3ff80000
 800851c:	0800a760 	.word	0x0800a760
 8008520:	0800a6c7 	.word	0x0800a6c7
 8008524:	2501      	movs	r5, #1
 8008526:	2300      	movs	r3, #0
 8008528:	9306      	str	r3, [sp, #24]
 800852a:	9508      	str	r5, [sp, #32]
 800852c:	f04f 33ff 	mov.w	r3, #4294967295
 8008530:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008534:	2200      	movs	r2, #0
 8008536:	2312      	movs	r3, #18
 8008538:	e7b0      	b.n	800849c <_dtoa_r+0x26c>
 800853a:	2301      	movs	r3, #1
 800853c:	9308      	str	r3, [sp, #32]
 800853e:	e7f5      	b.n	800852c <_dtoa_r+0x2fc>
 8008540:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008542:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008546:	e7b8      	b.n	80084ba <_dtoa_r+0x28a>
 8008548:	3101      	adds	r1, #1
 800854a:	6041      	str	r1, [r0, #4]
 800854c:	0052      	lsls	r2, r2, #1
 800854e:	e7b8      	b.n	80084c2 <_dtoa_r+0x292>
 8008550:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008552:	9a01      	ldr	r2, [sp, #4]
 8008554:	601a      	str	r2, [r3, #0]
 8008556:	9b03      	ldr	r3, [sp, #12]
 8008558:	2b0e      	cmp	r3, #14
 800855a:	f200 809d 	bhi.w	8008698 <_dtoa_r+0x468>
 800855e:	2d00      	cmp	r5, #0
 8008560:	f000 809a 	beq.w	8008698 <_dtoa_r+0x468>
 8008564:	9b00      	ldr	r3, [sp, #0]
 8008566:	2b00      	cmp	r3, #0
 8008568:	dd32      	ble.n	80085d0 <_dtoa_r+0x3a0>
 800856a:	4ab7      	ldr	r2, [pc, #732]	; (8008848 <_dtoa_r+0x618>)
 800856c:	f003 030f 	and.w	r3, r3, #15
 8008570:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008574:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008578:	9b00      	ldr	r3, [sp, #0]
 800857a:	05d8      	lsls	r0, r3, #23
 800857c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008580:	d516      	bpl.n	80085b0 <_dtoa_r+0x380>
 8008582:	4bb2      	ldr	r3, [pc, #712]	; (800884c <_dtoa_r+0x61c>)
 8008584:	ec51 0b19 	vmov	r0, r1, d9
 8008588:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800858c:	f7f8 f97e 	bl	800088c <__aeabi_ddiv>
 8008590:	f007 070f 	and.w	r7, r7, #15
 8008594:	4682      	mov	sl, r0
 8008596:	468b      	mov	fp, r1
 8008598:	2503      	movs	r5, #3
 800859a:	4eac      	ldr	r6, [pc, #688]	; (800884c <_dtoa_r+0x61c>)
 800859c:	b957      	cbnz	r7, 80085b4 <_dtoa_r+0x384>
 800859e:	4642      	mov	r2, r8
 80085a0:	464b      	mov	r3, r9
 80085a2:	4650      	mov	r0, sl
 80085a4:	4659      	mov	r1, fp
 80085a6:	f7f8 f971 	bl	800088c <__aeabi_ddiv>
 80085aa:	4682      	mov	sl, r0
 80085ac:	468b      	mov	fp, r1
 80085ae:	e028      	b.n	8008602 <_dtoa_r+0x3d2>
 80085b0:	2502      	movs	r5, #2
 80085b2:	e7f2      	b.n	800859a <_dtoa_r+0x36a>
 80085b4:	07f9      	lsls	r1, r7, #31
 80085b6:	d508      	bpl.n	80085ca <_dtoa_r+0x39a>
 80085b8:	4640      	mov	r0, r8
 80085ba:	4649      	mov	r1, r9
 80085bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80085c0:	f7f8 f83a 	bl	8000638 <__aeabi_dmul>
 80085c4:	3501      	adds	r5, #1
 80085c6:	4680      	mov	r8, r0
 80085c8:	4689      	mov	r9, r1
 80085ca:	107f      	asrs	r7, r7, #1
 80085cc:	3608      	adds	r6, #8
 80085ce:	e7e5      	b.n	800859c <_dtoa_r+0x36c>
 80085d0:	f000 809b 	beq.w	800870a <_dtoa_r+0x4da>
 80085d4:	9b00      	ldr	r3, [sp, #0]
 80085d6:	4f9d      	ldr	r7, [pc, #628]	; (800884c <_dtoa_r+0x61c>)
 80085d8:	425e      	negs	r6, r3
 80085da:	4b9b      	ldr	r3, [pc, #620]	; (8008848 <_dtoa_r+0x618>)
 80085dc:	f006 020f 	and.w	r2, r6, #15
 80085e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e8:	ec51 0b19 	vmov	r0, r1, d9
 80085ec:	f7f8 f824 	bl	8000638 <__aeabi_dmul>
 80085f0:	1136      	asrs	r6, r6, #4
 80085f2:	4682      	mov	sl, r0
 80085f4:	468b      	mov	fp, r1
 80085f6:	2300      	movs	r3, #0
 80085f8:	2502      	movs	r5, #2
 80085fa:	2e00      	cmp	r6, #0
 80085fc:	d17a      	bne.n	80086f4 <_dtoa_r+0x4c4>
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d1d3      	bne.n	80085aa <_dtoa_r+0x37a>
 8008602:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008604:	2b00      	cmp	r3, #0
 8008606:	f000 8082 	beq.w	800870e <_dtoa_r+0x4de>
 800860a:	4b91      	ldr	r3, [pc, #580]	; (8008850 <_dtoa_r+0x620>)
 800860c:	2200      	movs	r2, #0
 800860e:	4650      	mov	r0, sl
 8008610:	4659      	mov	r1, fp
 8008612:	f7f8 fa83 	bl	8000b1c <__aeabi_dcmplt>
 8008616:	2800      	cmp	r0, #0
 8008618:	d079      	beq.n	800870e <_dtoa_r+0x4de>
 800861a:	9b03      	ldr	r3, [sp, #12]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d076      	beq.n	800870e <_dtoa_r+0x4de>
 8008620:	9b02      	ldr	r3, [sp, #8]
 8008622:	2b00      	cmp	r3, #0
 8008624:	dd36      	ble.n	8008694 <_dtoa_r+0x464>
 8008626:	9b00      	ldr	r3, [sp, #0]
 8008628:	4650      	mov	r0, sl
 800862a:	4659      	mov	r1, fp
 800862c:	1e5f      	subs	r7, r3, #1
 800862e:	2200      	movs	r2, #0
 8008630:	4b88      	ldr	r3, [pc, #544]	; (8008854 <_dtoa_r+0x624>)
 8008632:	f7f8 f801 	bl	8000638 <__aeabi_dmul>
 8008636:	9e02      	ldr	r6, [sp, #8]
 8008638:	4682      	mov	sl, r0
 800863a:	468b      	mov	fp, r1
 800863c:	3501      	adds	r5, #1
 800863e:	4628      	mov	r0, r5
 8008640:	f7f7 ff90 	bl	8000564 <__aeabi_i2d>
 8008644:	4652      	mov	r2, sl
 8008646:	465b      	mov	r3, fp
 8008648:	f7f7 fff6 	bl	8000638 <__aeabi_dmul>
 800864c:	4b82      	ldr	r3, [pc, #520]	; (8008858 <_dtoa_r+0x628>)
 800864e:	2200      	movs	r2, #0
 8008650:	f7f7 fe3c 	bl	80002cc <__adddf3>
 8008654:	46d0      	mov	r8, sl
 8008656:	46d9      	mov	r9, fp
 8008658:	4682      	mov	sl, r0
 800865a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800865e:	2e00      	cmp	r6, #0
 8008660:	d158      	bne.n	8008714 <_dtoa_r+0x4e4>
 8008662:	4b7e      	ldr	r3, [pc, #504]	; (800885c <_dtoa_r+0x62c>)
 8008664:	2200      	movs	r2, #0
 8008666:	4640      	mov	r0, r8
 8008668:	4649      	mov	r1, r9
 800866a:	f7f7 fe2d 	bl	80002c8 <__aeabi_dsub>
 800866e:	4652      	mov	r2, sl
 8008670:	465b      	mov	r3, fp
 8008672:	4680      	mov	r8, r0
 8008674:	4689      	mov	r9, r1
 8008676:	f7f8 fa6f 	bl	8000b58 <__aeabi_dcmpgt>
 800867a:	2800      	cmp	r0, #0
 800867c:	f040 8295 	bne.w	8008baa <_dtoa_r+0x97a>
 8008680:	4652      	mov	r2, sl
 8008682:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008686:	4640      	mov	r0, r8
 8008688:	4649      	mov	r1, r9
 800868a:	f7f8 fa47 	bl	8000b1c <__aeabi_dcmplt>
 800868e:	2800      	cmp	r0, #0
 8008690:	f040 8289 	bne.w	8008ba6 <_dtoa_r+0x976>
 8008694:	ec5b ab19 	vmov	sl, fp, d9
 8008698:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800869a:	2b00      	cmp	r3, #0
 800869c:	f2c0 8148 	blt.w	8008930 <_dtoa_r+0x700>
 80086a0:	9a00      	ldr	r2, [sp, #0]
 80086a2:	2a0e      	cmp	r2, #14
 80086a4:	f300 8144 	bgt.w	8008930 <_dtoa_r+0x700>
 80086a8:	4b67      	ldr	r3, [pc, #412]	; (8008848 <_dtoa_r+0x618>)
 80086aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80086b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	f280 80d5 	bge.w	8008864 <_dtoa_r+0x634>
 80086ba:	9b03      	ldr	r3, [sp, #12]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	f300 80d1 	bgt.w	8008864 <_dtoa_r+0x634>
 80086c2:	f040 826f 	bne.w	8008ba4 <_dtoa_r+0x974>
 80086c6:	4b65      	ldr	r3, [pc, #404]	; (800885c <_dtoa_r+0x62c>)
 80086c8:	2200      	movs	r2, #0
 80086ca:	4640      	mov	r0, r8
 80086cc:	4649      	mov	r1, r9
 80086ce:	f7f7 ffb3 	bl	8000638 <__aeabi_dmul>
 80086d2:	4652      	mov	r2, sl
 80086d4:	465b      	mov	r3, fp
 80086d6:	f7f8 fa35 	bl	8000b44 <__aeabi_dcmpge>
 80086da:	9e03      	ldr	r6, [sp, #12]
 80086dc:	4637      	mov	r7, r6
 80086de:	2800      	cmp	r0, #0
 80086e0:	f040 8245 	bne.w	8008b6e <_dtoa_r+0x93e>
 80086e4:	9d01      	ldr	r5, [sp, #4]
 80086e6:	2331      	movs	r3, #49	; 0x31
 80086e8:	f805 3b01 	strb.w	r3, [r5], #1
 80086ec:	9b00      	ldr	r3, [sp, #0]
 80086ee:	3301      	adds	r3, #1
 80086f0:	9300      	str	r3, [sp, #0]
 80086f2:	e240      	b.n	8008b76 <_dtoa_r+0x946>
 80086f4:	07f2      	lsls	r2, r6, #31
 80086f6:	d505      	bpl.n	8008704 <_dtoa_r+0x4d4>
 80086f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086fc:	f7f7 ff9c 	bl	8000638 <__aeabi_dmul>
 8008700:	3501      	adds	r5, #1
 8008702:	2301      	movs	r3, #1
 8008704:	1076      	asrs	r6, r6, #1
 8008706:	3708      	adds	r7, #8
 8008708:	e777      	b.n	80085fa <_dtoa_r+0x3ca>
 800870a:	2502      	movs	r5, #2
 800870c:	e779      	b.n	8008602 <_dtoa_r+0x3d2>
 800870e:	9f00      	ldr	r7, [sp, #0]
 8008710:	9e03      	ldr	r6, [sp, #12]
 8008712:	e794      	b.n	800863e <_dtoa_r+0x40e>
 8008714:	9901      	ldr	r1, [sp, #4]
 8008716:	4b4c      	ldr	r3, [pc, #304]	; (8008848 <_dtoa_r+0x618>)
 8008718:	4431      	add	r1, r6
 800871a:	910d      	str	r1, [sp, #52]	; 0x34
 800871c:	9908      	ldr	r1, [sp, #32]
 800871e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008722:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008726:	2900      	cmp	r1, #0
 8008728:	d043      	beq.n	80087b2 <_dtoa_r+0x582>
 800872a:	494d      	ldr	r1, [pc, #308]	; (8008860 <_dtoa_r+0x630>)
 800872c:	2000      	movs	r0, #0
 800872e:	f7f8 f8ad 	bl	800088c <__aeabi_ddiv>
 8008732:	4652      	mov	r2, sl
 8008734:	465b      	mov	r3, fp
 8008736:	f7f7 fdc7 	bl	80002c8 <__aeabi_dsub>
 800873a:	9d01      	ldr	r5, [sp, #4]
 800873c:	4682      	mov	sl, r0
 800873e:	468b      	mov	fp, r1
 8008740:	4649      	mov	r1, r9
 8008742:	4640      	mov	r0, r8
 8008744:	f7f8 fa28 	bl	8000b98 <__aeabi_d2iz>
 8008748:	4606      	mov	r6, r0
 800874a:	f7f7 ff0b 	bl	8000564 <__aeabi_i2d>
 800874e:	4602      	mov	r2, r0
 8008750:	460b      	mov	r3, r1
 8008752:	4640      	mov	r0, r8
 8008754:	4649      	mov	r1, r9
 8008756:	f7f7 fdb7 	bl	80002c8 <__aeabi_dsub>
 800875a:	3630      	adds	r6, #48	; 0x30
 800875c:	f805 6b01 	strb.w	r6, [r5], #1
 8008760:	4652      	mov	r2, sl
 8008762:	465b      	mov	r3, fp
 8008764:	4680      	mov	r8, r0
 8008766:	4689      	mov	r9, r1
 8008768:	f7f8 f9d8 	bl	8000b1c <__aeabi_dcmplt>
 800876c:	2800      	cmp	r0, #0
 800876e:	d163      	bne.n	8008838 <_dtoa_r+0x608>
 8008770:	4642      	mov	r2, r8
 8008772:	464b      	mov	r3, r9
 8008774:	4936      	ldr	r1, [pc, #216]	; (8008850 <_dtoa_r+0x620>)
 8008776:	2000      	movs	r0, #0
 8008778:	f7f7 fda6 	bl	80002c8 <__aeabi_dsub>
 800877c:	4652      	mov	r2, sl
 800877e:	465b      	mov	r3, fp
 8008780:	f7f8 f9cc 	bl	8000b1c <__aeabi_dcmplt>
 8008784:	2800      	cmp	r0, #0
 8008786:	f040 80b5 	bne.w	80088f4 <_dtoa_r+0x6c4>
 800878a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800878c:	429d      	cmp	r5, r3
 800878e:	d081      	beq.n	8008694 <_dtoa_r+0x464>
 8008790:	4b30      	ldr	r3, [pc, #192]	; (8008854 <_dtoa_r+0x624>)
 8008792:	2200      	movs	r2, #0
 8008794:	4650      	mov	r0, sl
 8008796:	4659      	mov	r1, fp
 8008798:	f7f7 ff4e 	bl	8000638 <__aeabi_dmul>
 800879c:	4b2d      	ldr	r3, [pc, #180]	; (8008854 <_dtoa_r+0x624>)
 800879e:	4682      	mov	sl, r0
 80087a0:	468b      	mov	fp, r1
 80087a2:	4640      	mov	r0, r8
 80087a4:	4649      	mov	r1, r9
 80087a6:	2200      	movs	r2, #0
 80087a8:	f7f7 ff46 	bl	8000638 <__aeabi_dmul>
 80087ac:	4680      	mov	r8, r0
 80087ae:	4689      	mov	r9, r1
 80087b0:	e7c6      	b.n	8008740 <_dtoa_r+0x510>
 80087b2:	4650      	mov	r0, sl
 80087b4:	4659      	mov	r1, fp
 80087b6:	f7f7 ff3f 	bl	8000638 <__aeabi_dmul>
 80087ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087bc:	9d01      	ldr	r5, [sp, #4]
 80087be:	930f      	str	r3, [sp, #60]	; 0x3c
 80087c0:	4682      	mov	sl, r0
 80087c2:	468b      	mov	fp, r1
 80087c4:	4649      	mov	r1, r9
 80087c6:	4640      	mov	r0, r8
 80087c8:	f7f8 f9e6 	bl	8000b98 <__aeabi_d2iz>
 80087cc:	4606      	mov	r6, r0
 80087ce:	f7f7 fec9 	bl	8000564 <__aeabi_i2d>
 80087d2:	3630      	adds	r6, #48	; 0x30
 80087d4:	4602      	mov	r2, r0
 80087d6:	460b      	mov	r3, r1
 80087d8:	4640      	mov	r0, r8
 80087da:	4649      	mov	r1, r9
 80087dc:	f7f7 fd74 	bl	80002c8 <__aeabi_dsub>
 80087e0:	f805 6b01 	strb.w	r6, [r5], #1
 80087e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087e6:	429d      	cmp	r5, r3
 80087e8:	4680      	mov	r8, r0
 80087ea:	4689      	mov	r9, r1
 80087ec:	f04f 0200 	mov.w	r2, #0
 80087f0:	d124      	bne.n	800883c <_dtoa_r+0x60c>
 80087f2:	4b1b      	ldr	r3, [pc, #108]	; (8008860 <_dtoa_r+0x630>)
 80087f4:	4650      	mov	r0, sl
 80087f6:	4659      	mov	r1, fp
 80087f8:	f7f7 fd68 	bl	80002cc <__adddf3>
 80087fc:	4602      	mov	r2, r0
 80087fe:	460b      	mov	r3, r1
 8008800:	4640      	mov	r0, r8
 8008802:	4649      	mov	r1, r9
 8008804:	f7f8 f9a8 	bl	8000b58 <__aeabi_dcmpgt>
 8008808:	2800      	cmp	r0, #0
 800880a:	d173      	bne.n	80088f4 <_dtoa_r+0x6c4>
 800880c:	4652      	mov	r2, sl
 800880e:	465b      	mov	r3, fp
 8008810:	4913      	ldr	r1, [pc, #76]	; (8008860 <_dtoa_r+0x630>)
 8008812:	2000      	movs	r0, #0
 8008814:	f7f7 fd58 	bl	80002c8 <__aeabi_dsub>
 8008818:	4602      	mov	r2, r0
 800881a:	460b      	mov	r3, r1
 800881c:	4640      	mov	r0, r8
 800881e:	4649      	mov	r1, r9
 8008820:	f7f8 f97c 	bl	8000b1c <__aeabi_dcmplt>
 8008824:	2800      	cmp	r0, #0
 8008826:	f43f af35 	beq.w	8008694 <_dtoa_r+0x464>
 800882a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800882c:	1e6b      	subs	r3, r5, #1
 800882e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008830:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008834:	2b30      	cmp	r3, #48	; 0x30
 8008836:	d0f8      	beq.n	800882a <_dtoa_r+0x5fa>
 8008838:	9700      	str	r7, [sp, #0]
 800883a:	e049      	b.n	80088d0 <_dtoa_r+0x6a0>
 800883c:	4b05      	ldr	r3, [pc, #20]	; (8008854 <_dtoa_r+0x624>)
 800883e:	f7f7 fefb 	bl	8000638 <__aeabi_dmul>
 8008842:	4680      	mov	r8, r0
 8008844:	4689      	mov	r9, r1
 8008846:	e7bd      	b.n	80087c4 <_dtoa_r+0x594>
 8008848:	0800a760 	.word	0x0800a760
 800884c:	0800a738 	.word	0x0800a738
 8008850:	3ff00000 	.word	0x3ff00000
 8008854:	40240000 	.word	0x40240000
 8008858:	401c0000 	.word	0x401c0000
 800885c:	40140000 	.word	0x40140000
 8008860:	3fe00000 	.word	0x3fe00000
 8008864:	9d01      	ldr	r5, [sp, #4]
 8008866:	4656      	mov	r6, sl
 8008868:	465f      	mov	r7, fp
 800886a:	4642      	mov	r2, r8
 800886c:	464b      	mov	r3, r9
 800886e:	4630      	mov	r0, r6
 8008870:	4639      	mov	r1, r7
 8008872:	f7f8 f80b 	bl	800088c <__aeabi_ddiv>
 8008876:	f7f8 f98f 	bl	8000b98 <__aeabi_d2iz>
 800887a:	4682      	mov	sl, r0
 800887c:	f7f7 fe72 	bl	8000564 <__aeabi_i2d>
 8008880:	4642      	mov	r2, r8
 8008882:	464b      	mov	r3, r9
 8008884:	f7f7 fed8 	bl	8000638 <__aeabi_dmul>
 8008888:	4602      	mov	r2, r0
 800888a:	460b      	mov	r3, r1
 800888c:	4630      	mov	r0, r6
 800888e:	4639      	mov	r1, r7
 8008890:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008894:	f7f7 fd18 	bl	80002c8 <__aeabi_dsub>
 8008898:	f805 6b01 	strb.w	r6, [r5], #1
 800889c:	9e01      	ldr	r6, [sp, #4]
 800889e:	9f03      	ldr	r7, [sp, #12]
 80088a0:	1bae      	subs	r6, r5, r6
 80088a2:	42b7      	cmp	r7, r6
 80088a4:	4602      	mov	r2, r0
 80088a6:	460b      	mov	r3, r1
 80088a8:	d135      	bne.n	8008916 <_dtoa_r+0x6e6>
 80088aa:	f7f7 fd0f 	bl	80002cc <__adddf3>
 80088ae:	4642      	mov	r2, r8
 80088b0:	464b      	mov	r3, r9
 80088b2:	4606      	mov	r6, r0
 80088b4:	460f      	mov	r7, r1
 80088b6:	f7f8 f94f 	bl	8000b58 <__aeabi_dcmpgt>
 80088ba:	b9d0      	cbnz	r0, 80088f2 <_dtoa_r+0x6c2>
 80088bc:	4642      	mov	r2, r8
 80088be:	464b      	mov	r3, r9
 80088c0:	4630      	mov	r0, r6
 80088c2:	4639      	mov	r1, r7
 80088c4:	f7f8 f920 	bl	8000b08 <__aeabi_dcmpeq>
 80088c8:	b110      	cbz	r0, 80088d0 <_dtoa_r+0x6a0>
 80088ca:	f01a 0f01 	tst.w	sl, #1
 80088ce:	d110      	bne.n	80088f2 <_dtoa_r+0x6c2>
 80088d0:	4620      	mov	r0, r4
 80088d2:	ee18 1a10 	vmov	r1, s16
 80088d6:	f000 faf3 	bl	8008ec0 <_Bfree>
 80088da:	2300      	movs	r3, #0
 80088dc:	9800      	ldr	r0, [sp, #0]
 80088de:	702b      	strb	r3, [r5, #0]
 80088e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088e2:	3001      	adds	r0, #1
 80088e4:	6018      	str	r0, [r3, #0]
 80088e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	f43f acf1 	beq.w	80082d0 <_dtoa_r+0xa0>
 80088ee:	601d      	str	r5, [r3, #0]
 80088f0:	e4ee      	b.n	80082d0 <_dtoa_r+0xa0>
 80088f2:	9f00      	ldr	r7, [sp, #0]
 80088f4:	462b      	mov	r3, r5
 80088f6:	461d      	mov	r5, r3
 80088f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088fc:	2a39      	cmp	r2, #57	; 0x39
 80088fe:	d106      	bne.n	800890e <_dtoa_r+0x6de>
 8008900:	9a01      	ldr	r2, [sp, #4]
 8008902:	429a      	cmp	r2, r3
 8008904:	d1f7      	bne.n	80088f6 <_dtoa_r+0x6c6>
 8008906:	9901      	ldr	r1, [sp, #4]
 8008908:	2230      	movs	r2, #48	; 0x30
 800890a:	3701      	adds	r7, #1
 800890c:	700a      	strb	r2, [r1, #0]
 800890e:	781a      	ldrb	r2, [r3, #0]
 8008910:	3201      	adds	r2, #1
 8008912:	701a      	strb	r2, [r3, #0]
 8008914:	e790      	b.n	8008838 <_dtoa_r+0x608>
 8008916:	4ba6      	ldr	r3, [pc, #664]	; (8008bb0 <_dtoa_r+0x980>)
 8008918:	2200      	movs	r2, #0
 800891a:	f7f7 fe8d 	bl	8000638 <__aeabi_dmul>
 800891e:	2200      	movs	r2, #0
 8008920:	2300      	movs	r3, #0
 8008922:	4606      	mov	r6, r0
 8008924:	460f      	mov	r7, r1
 8008926:	f7f8 f8ef 	bl	8000b08 <__aeabi_dcmpeq>
 800892a:	2800      	cmp	r0, #0
 800892c:	d09d      	beq.n	800886a <_dtoa_r+0x63a>
 800892e:	e7cf      	b.n	80088d0 <_dtoa_r+0x6a0>
 8008930:	9a08      	ldr	r2, [sp, #32]
 8008932:	2a00      	cmp	r2, #0
 8008934:	f000 80d7 	beq.w	8008ae6 <_dtoa_r+0x8b6>
 8008938:	9a06      	ldr	r2, [sp, #24]
 800893a:	2a01      	cmp	r2, #1
 800893c:	f300 80ba 	bgt.w	8008ab4 <_dtoa_r+0x884>
 8008940:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008942:	2a00      	cmp	r2, #0
 8008944:	f000 80b2 	beq.w	8008aac <_dtoa_r+0x87c>
 8008948:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800894c:	9e07      	ldr	r6, [sp, #28]
 800894e:	9d04      	ldr	r5, [sp, #16]
 8008950:	9a04      	ldr	r2, [sp, #16]
 8008952:	441a      	add	r2, r3
 8008954:	9204      	str	r2, [sp, #16]
 8008956:	9a05      	ldr	r2, [sp, #20]
 8008958:	2101      	movs	r1, #1
 800895a:	441a      	add	r2, r3
 800895c:	4620      	mov	r0, r4
 800895e:	9205      	str	r2, [sp, #20]
 8008960:	f000 fb66 	bl	8009030 <__i2b>
 8008964:	4607      	mov	r7, r0
 8008966:	2d00      	cmp	r5, #0
 8008968:	dd0c      	ble.n	8008984 <_dtoa_r+0x754>
 800896a:	9b05      	ldr	r3, [sp, #20]
 800896c:	2b00      	cmp	r3, #0
 800896e:	dd09      	ble.n	8008984 <_dtoa_r+0x754>
 8008970:	42ab      	cmp	r3, r5
 8008972:	9a04      	ldr	r2, [sp, #16]
 8008974:	bfa8      	it	ge
 8008976:	462b      	movge	r3, r5
 8008978:	1ad2      	subs	r2, r2, r3
 800897a:	9204      	str	r2, [sp, #16]
 800897c:	9a05      	ldr	r2, [sp, #20]
 800897e:	1aed      	subs	r5, r5, r3
 8008980:	1ad3      	subs	r3, r2, r3
 8008982:	9305      	str	r3, [sp, #20]
 8008984:	9b07      	ldr	r3, [sp, #28]
 8008986:	b31b      	cbz	r3, 80089d0 <_dtoa_r+0x7a0>
 8008988:	9b08      	ldr	r3, [sp, #32]
 800898a:	2b00      	cmp	r3, #0
 800898c:	f000 80af 	beq.w	8008aee <_dtoa_r+0x8be>
 8008990:	2e00      	cmp	r6, #0
 8008992:	dd13      	ble.n	80089bc <_dtoa_r+0x78c>
 8008994:	4639      	mov	r1, r7
 8008996:	4632      	mov	r2, r6
 8008998:	4620      	mov	r0, r4
 800899a:	f000 fc09 	bl	80091b0 <__pow5mult>
 800899e:	ee18 2a10 	vmov	r2, s16
 80089a2:	4601      	mov	r1, r0
 80089a4:	4607      	mov	r7, r0
 80089a6:	4620      	mov	r0, r4
 80089a8:	f000 fb58 	bl	800905c <__multiply>
 80089ac:	ee18 1a10 	vmov	r1, s16
 80089b0:	4680      	mov	r8, r0
 80089b2:	4620      	mov	r0, r4
 80089b4:	f000 fa84 	bl	8008ec0 <_Bfree>
 80089b8:	ee08 8a10 	vmov	s16, r8
 80089bc:	9b07      	ldr	r3, [sp, #28]
 80089be:	1b9a      	subs	r2, r3, r6
 80089c0:	d006      	beq.n	80089d0 <_dtoa_r+0x7a0>
 80089c2:	ee18 1a10 	vmov	r1, s16
 80089c6:	4620      	mov	r0, r4
 80089c8:	f000 fbf2 	bl	80091b0 <__pow5mult>
 80089cc:	ee08 0a10 	vmov	s16, r0
 80089d0:	2101      	movs	r1, #1
 80089d2:	4620      	mov	r0, r4
 80089d4:	f000 fb2c 	bl	8009030 <__i2b>
 80089d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089da:	2b00      	cmp	r3, #0
 80089dc:	4606      	mov	r6, r0
 80089de:	f340 8088 	ble.w	8008af2 <_dtoa_r+0x8c2>
 80089e2:	461a      	mov	r2, r3
 80089e4:	4601      	mov	r1, r0
 80089e6:	4620      	mov	r0, r4
 80089e8:	f000 fbe2 	bl	80091b0 <__pow5mult>
 80089ec:	9b06      	ldr	r3, [sp, #24]
 80089ee:	2b01      	cmp	r3, #1
 80089f0:	4606      	mov	r6, r0
 80089f2:	f340 8081 	ble.w	8008af8 <_dtoa_r+0x8c8>
 80089f6:	f04f 0800 	mov.w	r8, #0
 80089fa:	6933      	ldr	r3, [r6, #16]
 80089fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008a00:	6918      	ldr	r0, [r3, #16]
 8008a02:	f000 fac5 	bl	8008f90 <__hi0bits>
 8008a06:	f1c0 0020 	rsb	r0, r0, #32
 8008a0a:	9b05      	ldr	r3, [sp, #20]
 8008a0c:	4418      	add	r0, r3
 8008a0e:	f010 001f 	ands.w	r0, r0, #31
 8008a12:	f000 8092 	beq.w	8008b3a <_dtoa_r+0x90a>
 8008a16:	f1c0 0320 	rsb	r3, r0, #32
 8008a1a:	2b04      	cmp	r3, #4
 8008a1c:	f340 808a 	ble.w	8008b34 <_dtoa_r+0x904>
 8008a20:	f1c0 001c 	rsb	r0, r0, #28
 8008a24:	9b04      	ldr	r3, [sp, #16]
 8008a26:	4403      	add	r3, r0
 8008a28:	9304      	str	r3, [sp, #16]
 8008a2a:	9b05      	ldr	r3, [sp, #20]
 8008a2c:	4403      	add	r3, r0
 8008a2e:	4405      	add	r5, r0
 8008a30:	9305      	str	r3, [sp, #20]
 8008a32:	9b04      	ldr	r3, [sp, #16]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	dd07      	ble.n	8008a48 <_dtoa_r+0x818>
 8008a38:	ee18 1a10 	vmov	r1, s16
 8008a3c:	461a      	mov	r2, r3
 8008a3e:	4620      	mov	r0, r4
 8008a40:	f000 fc10 	bl	8009264 <__lshift>
 8008a44:	ee08 0a10 	vmov	s16, r0
 8008a48:	9b05      	ldr	r3, [sp, #20]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	dd05      	ble.n	8008a5a <_dtoa_r+0x82a>
 8008a4e:	4631      	mov	r1, r6
 8008a50:	461a      	mov	r2, r3
 8008a52:	4620      	mov	r0, r4
 8008a54:	f000 fc06 	bl	8009264 <__lshift>
 8008a58:	4606      	mov	r6, r0
 8008a5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d06e      	beq.n	8008b3e <_dtoa_r+0x90e>
 8008a60:	ee18 0a10 	vmov	r0, s16
 8008a64:	4631      	mov	r1, r6
 8008a66:	f000 fc6d 	bl	8009344 <__mcmp>
 8008a6a:	2800      	cmp	r0, #0
 8008a6c:	da67      	bge.n	8008b3e <_dtoa_r+0x90e>
 8008a6e:	9b00      	ldr	r3, [sp, #0]
 8008a70:	3b01      	subs	r3, #1
 8008a72:	ee18 1a10 	vmov	r1, s16
 8008a76:	9300      	str	r3, [sp, #0]
 8008a78:	220a      	movs	r2, #10
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	4620      	mov	r0, r4
 8008a7e:	f000 fa41 	bl	8008f04 <__multadd>
 8008a82:	9b08      	ldr	r3, [sp, #32]
 8008a84:	ee08 0a10 	vmov	s16, r0
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	f000 81b1 	beq.w	8008df0 <_dtoa_r+0xbc0>
 8008a8e:	2300      	movs	r3, #0
 8008a90:	4639      	mov	r1, r7
 8008a92:	220a      	movs	r2, #10
 8008a94:	4620      	mov	r0, r4
 8008a96:	f000 fa35 	bl	8008f04 <__multadd>
 8008a9a:	9b02      	ldr	r3, [sp, #8]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	4607      	mov	r7, r0
 8008aa0:	f300 808e 	bgt.w	8008bc0 <_dtoa_r+0x990>
 8008aa4:	9b06      	ldr	r3, [sp, #24]
 8008aa6:	2b02      	cmp	r3, #2
 8008aa8:	dc51      	bgt.n	8008b4e <_dtoa_r+0x91e>
 8008aaa:	e089      	b.n	8008bc0 <_dtoa_r+0x990>
 8008aac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008aae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008ab2:	e74b      	b.n	800894c <_dtoa_r+0x71c>
 8008ab4:	9b03      	ldr	r3, [sp, #12]
 8008ab6:	1e5e      	subs	r6, r3, #1
 8008ab8:	9b07      	ldr	r3, [sp, #28]
 8008aba:	42b3      	cmp	r3, r6
 8008abc:	bfbf      	itttt	lt
 8008abe:	9b07      	ldrlt	r3, [sp, #28]
 8008ac0:	9607      	strlt	r6, [sp, #28]
 8008ac2:	1af2      	sublt	r2, r6, r3
 8008ac4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008ac6:	bfb6      	itet	lt
 8008ac8:	189b      	addlt	r3, r3, r2
 8008aca:	1b9e      	subge	r6, r3, r6
 8008acc:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008ace:	9b03      	ldr	r3, [sp, #12]
 8008ad0:	bfb8      	it	lt
 8008ad2:	2600      	movlt	r6, #0
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	bfb7      	itett	lt
 8008ad8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008adc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008ae0:	1a9d      	sublt	r5, r3, r2
 8008ae2:	2300      	movlt	r3, #0
 8008ae4:	e734      	b.n	8008950 <_dtoa_r+0x720>
 8008ae6:	9e07      	ldr	r6, [sp, #28]
 8008ae8:	9d04      	ldr	r5, [sp, #16]
 8008aea:	9f08      	ldr	r7, [sp, #32]
 8008aec:	e73b      	b.n	8008966 <_dtoa_r+0x736>
 8008aee:	9a07      	ldr	r2, [sp, #28]
 8008af0:	e767      	b.n	80089c2 <_dtoa_r+0x792>
 8008af2:	9b06      	ldr	r3, [sp, #24]
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	dc18      	bgt.n	8008b2a <_dtoa_r+0x8fa>
 8008af8:	f1ba 0f00 	cmp.w	sl, #0
 8008afc:	d115      	bne.n	8008b2a <_dtoa_r+0x8fa>
 8008afe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b02:	b993      	cbnz	r3, 8008b2a <_dtoa_r+0x8fa>
 8008b04:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008b08:	0d1b      	lsrs	r3, r3, #20
 8008b0a:	051b      	lsls	r3, r3, #20
 8008b0c:	b183      	cbz	r3, 8008b30 <_dtoa_r+0x900>
 8008b0e:	9b04      	ldr	r3, [sp, #16]
 8008b10:	3301      	adds	r3, #1
 8008b12:	9304      	str	r3, [sp, #16]
 8008b14:	9b05      	ldr	r3, [sp, #20]
 8008b16:	3301      	adds	r3, #1
 8008b18:	9305      	str	r3, [sp, #20]
 8008b1a:	f04f 0801 	mov.w	r8, #1
 8008b1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	f47f af6a 	bne.w	80089fa <_dtoa_r+0x7ca>
 8008b26:	2001      	movs	r0, #1
 8008b28:	e76f      	b.n	8008a0a <_dtoa_r+0x7da>
 8008b2a:	f04f 0800 	mov.w	r8, #0
 8008b2e:	e7f6      	b.n	8008b1e <_dtoa_r+0x8ee>
 8008b30:	4698      	mov	r8, r3
 8008b32:	e7f4      	b.n	8008b1e <_dtoa_r+0x8ee>
 8008b34:	f43f af7d 	beq.w	8008a32 <_dtoa_r+0x802>
 8008b38:	4618      	mov	r0, r3
 8008b3a:	301c      	adds	r0, #28
 8008b3c:	e772      	b.n	8008a24 <_dtoa_r+0x7f4>
 8008b3e:	9b03      	ldr	r3, [sp, #12]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	dc37      	bgt.n	8008bb4 <_dtoa_r+0x984>
 8008b44:	9b06      	ldr	r3, [sp, #24]
 8008b46:	2b02      	cmp	r3, #2
 8008b48:	dd34      	ble.n	8008bb4 <_dtoa_r+0x984>
 8008b4a:	9b03      	ldr	r3, [sp, #12]
 8008b4c:	9302      	str	r3, [sp, #8]
 8008b4e:	9b02      	ldr	r3, [sp, #8]
 8008b50:	b96b      	cbnz	r3, 8008b6e <_dtoa_r+0x93e>
 8008b52:	4631      	mov	r1, r6
 8008b54:	2205      	movs	r2, #5
 8008b56:	4620      	mov	r0, r4
 8008b58:	f000 f9d4 	bl	8008f04 <__multadd>
 8008b5c:	4601      	mov	r1, r0
 8008b5e:	4606      	mov	r6, r0
 8008b60:	ee18 0a10 	vmov	r0, s16
 8008b64:	f000 fbee 	bl	8009344 <__mcmp>
 8008b68:	2800      	cmp	r0, #0
 8008b6a:	f73f adbb 	bgt.w	80086e4 <_dtoa_r+0x4b4>
 8008b6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b70:	9d01      	ldr	r5, [sp, #4]
 8008b72:	43db      	mvns	r3, r3
 8008b74:	9300      	str	r3, [sp, #0]
 8008b76:	f04f 0800 	mov.w	r8, #0
 8008b7a:	4631      	mov	r1, r6
 8008b7c:	4620      	mov	r0, r4
 8008b7e:	f000 f99f 	bl	8008ec0 <_Bfree>
 8008b82:	2f00      	cmp	r7, #0
 8008b84:	f43f aea4 	beq.w	80088d0 <_dtoa_r+0x6a0>
 8008b88:	f1b8 0f00 	cmp.w	r8, #0
 8008b8c:	d005      	beq.n	8008b9a <_dtoa_r+0x96a>
 8008b8e:	45b8      	cmp	r8, r7
 8008b90:	d003      	beq.n	8008b9a <_dtoa_r+0x96a>
 8008b92:	4641      	mov	r1, r8
 8008b94:	4620      	mov	r0, r4
 8008b96:	f000 f993 	bl	8008ec0 <_Bfree>
 8008b9a:	4639      	mov	r1, r7
 8008b9c:	4620      	mov	r0, r4
 8008b9e:	f000 f98f 	bl	8008ec0 <_Bfree>
 8008ba2:	e695      	b.n	80088d0 <_dtoa_r+0x6a0>
 8008ba4:	2600      	movs	r6, #0
 8008ba6:	4637      	mov	r7, r6
 8008ba8:	e7e1      	b.n	8008b6e <_dtoa_r+0x93e>
 8008baa:	9700      	str	r7, [sp, #0]
 8008bac:	4637      	mov	r7, r6
 8008bae:	e599      	b.n	80086e4 <_dtoa_r+0x4b4>
 8008bb0:	40240000 	.word	0x40240000
 8008bb4:	9b08      	ldr	r3, [sp, #32]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	f000 80ca 	beq.w	8008d50 <_dtoa_r+0xb20>
 8008bbc:	9b03      	ldr	r3, [sp, #12]
 8008bbe:	9302      	str	r3, [sp, #8]
 8008bc0:	2d00      	cmp	r5, #0
 8008bc2:	dd05      	ble.n	8008bd0 <_dtoa_r+0x9a0>
 8008bc4:	4639      	mov	r1, r7
 8008bc6:	462a      	mov	r2, r5
 8008bc8:	4620      	mov	r0, r4
 8008bca:	f000 fb4b 	bl	8009264 <__lshift>
 8008bce:	4607      	mov	r7, r0
 8008bd0:	f1b8 0f00 	cmp.w	r8, #0
 8008bd4:	d05b      	beq.n	8008c8e <_dtoa_r+0xa5e>
 8008bd6:	6879      	ldr	r1, [r7, #4]
 8008bd8:	4620      	mov	r0, r4
 8008bda:	f000 f931 	bl	8008e40 <_Balloc>
 8008bde:	4605      	mov	r5, r0
 8008be0:	b928      	cbnz	r0, 8008bee <_dtoa_r+0x9be>
 8008be2:	4b87      	ldr	r3, [pc, #540]	; (8008e00 <_dtoa_r+0xbd0>)
 8008be4:	4602      	mov	r2, r0
 8008be6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008bea:	f7ff bb3b 	b.w	8008264 <_dtoa_r+0x34>
 8008bee:	693a      	ldr	r2, [r7, #16]
 8008bf0:	3202      	adds	r2, #2
 8008bf2:	0092      	lsls	r2, r2, #2
 8008bf4:	f107 010c 	add.w	r1, r7, #12
 8008bf8:	300c      	adds	r0, #12
 8008bfa:	f000 f913 	bl	8008e24 <memcpy>
 8008bfe:	2201      	movs	r2, #1
 8008c00:	4629      	mov	r1, r5
 8008c02:	4620      	mov	r0, r4
 8008c04:	f000 fb2e 	bl	8009264 <__lshift>
 8008c08:	9b01      	ldr	r3, [sp, #4]
 8008c0a:	f103 0901 	add.w	r9, r3, #1
 8008c0e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008c12:	4413      	add	r3, r2
 8008c14:	9305      	str	r3, [sp, #20]
 8008c16:	f00a 0301 	and.w	r3, sl, #1
 8008c1a:	46b8      	mov	r8, r7
 8008c1c:	9304      	str	r3, [sp, #16]
 8008c1e:	4607      	mov	r7, r0
 8008c20:	4631      	mov	r1, r6
 8008c22:	ee18 0a10 	vmov	r0, s16
 8008c26:	f7ff fa77 	bl	8008118 <quorem>
 8008c2a:	4641      	mov	r1, r8
 8008c2c:	9002      	str	r0, [sp, #8]
 8008c2e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008c32:	ee18 0a10 	vmov	r0, s16
 8008c36:	f000 fb85 	bl	8009344 <__mcmp>
 8008c3a:	463a      	mov	r2, r7
 8008c3c:	9003      	str	r0, [sp, #12]
 8008c3e:	4631      	mov	r1, r6
 8008c40:	4620      	mov	r0, r4
 8008c42:	f000 fb9b 	bl	800937c <__mdiff>
 8008c46:	68c2      	ldr	r2, [r0, #12]
 8008c48:	f109 3bff 	add.w	fp, r9, #4294967295
 8008c4c:	4605      	mov	r5, r0
 8008c4e:	bb02      	cbnz	r2, 8008c92 <_dtoa_r+0xa62>
 8008c50:	4601      	mov	r1, r0
 8008c52:	ee18 0a10 	vmov	r0, s16
 8008c56:	f000 fb75 	bl	8009344 <__mcmp>
 8008c5a:	4602      	mov	r2, r0
 8008c5c:	4629      	mov	r1, r5
 8008c5e:	4620      	mov	r0, r4
 8008c60:	9207      	str	r2, [sp, #28]
 8008c62:	f000 f92d 	bl	8008ec0 <_Bfree>
 8008c66:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008c6a:	ea43 0102 	orr.w	r1, r3, r2
 8008c6e:	9b04      	ldr	r3, [sp, #16]
 8008c70:	430b      	orrs	r3, r1
 8008c72:	464d      	mov	r5, r9
 8008c74:	d10f      	bne.n	8008c96 <_dtoa_r+0xa66>
 8008c76:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c7a:	d02a      	beq.n	8008cd2 <_dtoa_r+0xaa2>
 8008c7c:	9b03      	ldr	r3, [sp, #12]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	dd02      	ble.n	8008c88 <_dtoa_r+0xa58>
 8008c82:	9b02      	ldr	r3, [sp, #8]
 8008c84:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008c88:	f88b a000 	strb.w	sl, [fp]
 8008c8c:	e775      	b.n	8008b7a <_dtoa_r+0x94a>
 8008c8e:	4638      	mov	r0, r7
 8008c90:	e7ba      	b.n	8008c08 <_dtoa_r+0x9d8>
 8008c92:	2201      	movs	r2, #1
 8008c94:	e7e2      	b.n	8008c5c <_dtoa_r+0xa2c>
 8008c96:	9b03      	ldr	r3, [sp, #12]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	db04      	blt.n	8008ca6 <_dtoa_r+0xa76>
 8008c9c:	9906      	ldr	r1, [sp, #24]
 8008c9e:	430b      	orrs	r3, r1
 8008ca0:	9904      	ldr	r1, [sp, #16]
 8008ca2:	430b      	orrs	r3, r1
 8008ca4:	d122      	bne.n	8008cec <_dtoa_r+0xabc>
 8008ca6:	2a00      	cmp	r2, #0
 8008ca8:	ddee      	ble.n	8008c88 <_dtoa_r+0xa58>
 8008caa:	ee18 1a10 	vmov	r1, s16
 8008cae:	2201      	movs	r2, #1
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	f000 fad7 	bl	8009264 <__lshift>
 8008cb6:	4631      	mov	r1, r6
 8008cb8:	ee08 0a10 	vmov	s16, r0
 8008cbc:	f000 fb42 	bl	8009344 <__mcmp>
 8008cc0:	2800      	cmp	r0, #0
 8008cc2:	dc03      	bgt.n	8008ccc <_dtoa_r+0xa9c>
 8008cc4:	d1e0      	bne.n	8008c88 <_dtoa_r+0xa58>
 8008cc6:	f01a 0f01 	tst.w	sl, #1
 8008cca:	d0dd      	beq.n	8008c88 <_dtoa_r+0xa58>
 8008ccc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008cd0:	d1d7      	bne.n	8008c82 <_dtoa_r+0xa52>
 8008cd2:	2339      	movs	r3, #57	; 0x39
 8008cd4:	f88b 3000 	strb.w	r3, [fp]
 8008cd8:	462b      	mov	r3, r5
 8008cda:	461d      	mov	r5, r3
 8008cdc:	3b01      	subs	r3, #1
 8008cde:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008ce2:	2a39      	cmp	r2, #57	; 0x39
 8008ce4:	d071      	beq.n	8008dca <_dtoa_r+0xb9a>
 8008ce6:	3201      	adds	r2, #1
 8008ce8:	701a      	strb	r2, [r3, #0]
 8008cea:	e746      	b.n	8008b7a <_dtoa_r+0x94a>
 8008cec:	2a00      	cmp	r2, #0
 8008cee:	dd07      	ble.n	8008d00 <_dtoa_r+0xad0>
 8008cf0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008cf4:	d0ed      	beq.n	8008cd2 <_dtoa_r+0xaa2>
 8008cf6:	f10a 0301 	add.w	r3, sl, #1
 8008cfa:	f88b 3000 	strb.w	r3, [fp]
 8008cfe:	e73c      	b.n	8008b7a <_dtoa_r+0x94a>
 8008d00:	9b05      	ldr	r3, [sp, #20]
 8008d02:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008d06:	4599      	cmp	r9, r3
 8008d08:	d047      	beq.n	8008d9a <_dtoa_r+0xb6a>
 8008d0a:	ee18 1a10 	vmov	r1, s16
 8008d0e:	2300      	movs	r3, #0
 8008d10:	220a      	movs	r2, #10
 8008d12:	4620      	mov	r0, r4
 8008d14:	f000 f8f6 	bl	8008f04 <__multadd>
 8008d18:	45b8      	cmp	r8, r7
 8008d1a:	ee08 0a10 	vmov	s16, r0
 8008d1e:	f04f 0300 	mov.w	r3, #0
 8008d22:	f04f 020a 	mov.w	r2, #10
 8008d26:	4641      	mov	r1, r8
 8008d28:	4620      	mov	r0, r4
 8008d2a:	d106      	bne.n	8008d3a <_dtoa_r+0xb0a>
 8008d2c:	f000 f8ea 	bl	8008f04 <__multadd>
 8008d30:	4680      	mov	r8, r0
 8008d32:	4607      	mov	r7, r0
 8008d34:	f109 0901 	add.w	r9, r9, #1
 8008d38:	e772      	b.n	8008c20 <_dtoa_r+0x9f0>
 8008d3a:	f000 f8e3 	bl	8008f04 <__multadd>
 8008d3e:	4639      	mov	r1, r7
 8008d40:	4680      	mov	r8, r0
 8008d42:	2300      	movs	r3, #0
 8008d44:	220a      	movs	r2, #10
 8008d46:	4620      	mov	r0, r4
 8008d48:	f000 f8dc 	bl	8008f04 <__multadd>
 8008d4c:	4607      	mov	r7, r0
 8008d4e:	e7f1      	b.n	8008d34 <_dtoa_r+0xb04>
 8008d50:	9b03      	ldr	r3, [sp, #12]
 8008d52:	9302      	str	r3, [sp, #8]
 8008d54:	9d01      	ldr	r5, [sp, #4]
 8008d56:	ee18 0a10 	vmov	r0, s16
 8008d5a:	4631      	mov	r1, r6
 8008d5c:	f7ff f9dc 	bl	8008118 <quorem>
 8008d60:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008d64:	9b01      	ldr	r3, [sp, #4]
 8008d66:	f805 ab01 	strb.w	sl, [r5], #1
 8008d6a:	1aea      	subs	r2, r5, r3
 8008d6c:	9b02      	ldr	r3, [sp, #8]
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	dd09      	ble.n	8008d86 <_dtoa_r+0xb56>
 8008d72:	ee18 1a10 	vmov	r1, s16
 8008d76:	2300      	movs	r3, #0
 8008d78:	220a      	movs	r2, #10
 8008d7a:	4620      	mov	r0, r4
 8008d7c:	f000 f8c2 	bl	8008f04 <__multadd>
 8008d80:	ee08 0a10 	vmov	s16, r0
 8008d84:	e7e7      	b.n	8008d56 <_dtoa_r+0xb26>
 8008d86:	9b02      	ldr	r3, [sp, #8]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	bfc8      	it	gt
 8008d8c:	461d      	movgt	r5, r3
 8008d8e:	9b01      	ldr	r3, [sp, #4]
 8008d90:	bfd8      	it	le
 8008d92:	2501      	movle	r5, #1
 8008d94:	441d      	add	r5, r3
 8008d96:	f04f 0800 	mov.w	r8, #0
 8008d9a:	ee18 1a10 	vmov	r1, s16
 8008d9e:	2201      	movs	r2, #1
 8008da0:	4620      	mov	r0, r4
 8008da2:	f000 fa5f 	bl	8009264 <__lshift>
 8008da6:	4631      	mov	r1, r6
 8008da8:	ee08 0a10 	vmov	s16, r0
 8008dac:	f000 faca 	bl	8009344 <__mcmp>
 8008db0:	2800      	cmp	r0, #0
 8008db2:	dc91      	bgt.n	8008cd8 <_dtoa_r+0xaa8>
 8008db4:	d102      	bne.n	8008dbc <_dtoa_r+0xb8c>
 8008db6:	f01a 0f01 	tst.w	sl, #1
 8008dba:	d18d      	bne.n	8008cd8 <_dtoa_r+0xaa8>
 8008dbc:	462b      	mov	r3, r5
 8008dbe:	461d      	mov	r5, r3
 8008dc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008dc4:	2a30      	cmp	r2, #48	; 0x30
 8008dc6:	d0fa      	beq.n	8008dbe <_dtoa_r+0xb8e>
 8008dc8:	e6d7      	b.n	8008b7a <_dtoa_r+0x94a>
 8008dca:	9a01      	ldr	r2, [sp, #4]
 8008dcc:	429a      	cmp	r2, r3
 8008dce:	d184      	bne.n	8008cda <_dtoa_r+0xaaa>
 8008dd0:	9b00      	ldr	r3, [sp, #0]
 8008dd2:	3301      	adds	r3, #1
 8008dd4:	9300      	str	r3, [sp, #0]
 8008dd6:	2331      	movs	r3, #49	; 0x31
 8008dd8:	7013      	strb	r3, [r2, #0]
 8008dda:	e6ce      	b.n	8008b7a <_dtoa_r+0x94a>
 8008ddc:	4b09      	ldr	r3, [pc, #36]	; (8008e04 <_dtoa_r+0xbd4>)
 8008dde:	f7ff ba95 	b.w	800830c <_dtoa_r+0xdc>
 8008de2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	f47f aa6e 	bne.w	80082c6 <_dtoa_r+0x96>
 8008dea:	4b07      	ldr	r3, [pc, #28]	; (8008e08 <_dtoa_r+0xbd8>)
 8008dec:	f7ff ba8e 	b.w	800830c <_dtoa_r+0xdc>
 8008df0:	9b02      	ldr	r3, [sp, #8]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	dcae      	bgt.n	8008d54 <_dtoa_r+0xb24>
 8008df6:	9b06      	ldr	r3, [sp, #24]
 8008df8:	2b02      	cmp	r3, #2
 8008dfa:	f73f aea8 	bgt.w	8008b4e <_dtoa_r+0x91e>
 8008dfe:	e7a9      	b.n	8008d54 <_dtoa_r+0xb24>
 8008e00:	0800a6c7 	.word	0x0800a6c7
 8008e04:	0800a624 	.word	0x0800a624
 8008e08:	0800a648 	.word	0x0800a648

08008e0c <_localeconv_r>:
 8008e0c:	4800      	ldr	r0, [pc, #0]	; (8008e10 <_localeconv_r+0x4>)
 8008e0e:	4770      	bx	lr
 8008e10:	2000016c 	.word	0x2000016c

08008e14 <malloc>:
 8008e14:	4b02      	ldr	r3, [pc, #8]	; (8008e20 <malloc+0xc>)
 8008e16:	4601      	mov	r1, r0
 8008e18:	6818      	ldr	r0, [r3, #0]
 8008e1a:	f000 bc17 	b.w	800964c <_malloc_r>
 8008e1e:	bf00      	nop
 8008e20:	20000018 	.word	0x20000018

08008e24 <memcpy>:
 8008e24:	440a      	add	r2, r1
 8008e26:	4291      	cmp	r1, r2
 8008e28:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e2c:	d100      	bne.n	8008e30 <memcpy+0xc>
 8008e2e:	4770      	bx	lr
 8008e30:	b510      	push	{r4, lr}
 8008e32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e3a:	4291      	cmp	r1, r2
 8008e3c:	d1f9      	bne.n	8008e32 <memcpy+0xe>
 8008e3e:	bd10      	pop	{r4, pc}

08008e40 <_Balloc>:
 8008e40:	b570      	push	{r4, r5, r6, lr}
 8008e42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008e44:	4604      	mov	r4, r0
 8008e46:	460d      	mov	r5, r1
 8008e48:	b976      	cbnz	r6, 8008e68 <_Balloc+0x28>
 8008e4a:	2010      	movs	r0, #16
 8008e4c:	f7ff ffe2 	bl	8008e14 <malloc>
 8008e50:	4602      	mov	r2, r0
 8008e52:	6260      	str	r0, [r4, #36]	; 0x24
 8008e54:	b920      	cbnz	r0, 8008e60 <_Balloc+0x20>
 8008e56:	4b18      	ldr	r3, [pc, #96]	; (8008eb8 <_Balloc+0x78>)
 8008e58:	4818      	ldr	r0, [pc, #96]	; (8008ebc <_Balloc+0x7c>)
 8008e5a:	2166      	movs	r1, #102	; 0x66
 8008e5c:	f000 fdd6 	bl	8009a0c <__assert_func>
 8008e60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e64:	6006      	str	r6, [r0, #0]
 8008e66:	60c6      	str	r6, [r0, #12]
 8008e68:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008e6a:	68f3      	ldr	r3, [r6, #12]
 8008e6c:	b183      	cbz	r3, 8008e90 <_Balloc+0x50>
 8008e6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e70:	68db      	ldr	r3, [r3, #12]
 8008e72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008e76:	b9b8      	cbnz	r0, 8008ea8 <_Balloc+0x68>
 8008e78:	2101      	movs	r1, #1
 8008e7a:	fa01 f605 	lsl.w	r6, r1, r5
 8008e7e:	1d72      	adds	r2, r6, #5
 8008e80:	0092      	lsls	r2, r2, #2
 8008e82:	4620      	mov	r0, r4
 8008e84:	f000 fb60 	bl	8009548 <_calloc_r>
 8008e88:	b160      	cbz	r0, 8008ea4 <_Balloc+0x64>
 8008e8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008e8e:	e00e      	b.n	8008eae <_Balloc+0x6e>
 8008e90:	2221      	movs	r2, #33	; 0x21
 8008e92:	2104      	movs	r1, #4
 8008e94:	4620      	mov	r0, r4
 8008e96:	f000 fb57 	bl	8009548 <_calloc_r>
 8008e9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e9c:	60f0      	str	r0, [r6, #12]
 8008e9e:	68db      	ldr	r3, [r3, #12]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d1e4      	bne.n	8008e6e <_Balloc+0x2e>
 8008ea4:	2000      	movs	r0, #0
 8008ea6:	bd70      	pop	{r4, r5, r6, pc}
 8008ea8:	6802      	ldr	r2, [r0, #0]
 8008eaa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008eae:	2300      	movs	r3, #0
 8008eb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008eb4:	e7f7      	b.n	8008ea6 <_Balloc+0x66>
 8008eb6:	bf00      	nop
 8008eb8:	0800a655 	.word	0x0800a655
 8008ebc:	0800a6d8 	.word	0x0800a6d8

08008ec0 <_Bfree>:
 8008ec0:	b570      	push	{r4, r5, r6, lr}
 8008ec2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008ec4:	4605      	mov	r5, r0
 8008ec6:	460c      	mov	r4, r1
 8008ec8:	b976      	cbnz	r6, 8008ee8 <_Bfree+0x28>
 8008eca:	2010      	movs	r0, #16
 8008ecc:	f7ff ffa2 	bl	8008e14 <malloc>
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	6268      	str	r0, [r5, #36]	; 0x24
 8008ed4:	b920      	cbnz	r0, 8008ee0 <_Bfree+0x20>
 8008ed6:	4b09      	ldr	r3, [pc, #36]	; (8008efc <_Bfree+0x3c>)
 8008ed8:	4809      	ldr	r0, [pc, #36]	; (8008f00 <_Bfree+0x40>)
 8008eda:	218a      	movs	r1, #138	; 0x8a
 8008edc:	f000 fd96 	bl	8009a0c <__assert_func>
 8008ee0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ee4:	6006      	str	r6, [r0, #0]
 8008ee6:	60c6      	str	r6, [r0, #12]
 8008ee8:	b13c      	cbz	r4, 8008efa <_Bfree+0x3a>
 8008eea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008eec:	6862      	ldr	r2, [r4, #4]
 8008eee:	68db      	ldr	r3, [r3, #12]
 8008ef0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ef4:	6021      	str	r1, [r4, #0]
 8008ef6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008efa:	bd70      	pop	{r4, r5, r6, pc}
 8008efc:	0800a655 	.word	0x0800a655
 8008f00:	0800a6d8 	.word	0x0800a6d8

08008f04 <__multadd>:
 8008f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f08:	690d      	ldr	r5, [r1, #16]
 8008f0a:	4607      	mov	r7, r0
 8008f0c:	460c      	mov	r4, r1
 8008f0e:	461e      	mov	r6, r3
 8008f10:	f101 0c14 	add.w	ip, r1, #20
 8008f14:	2000      	movs	r0, #0
 8008f16:	f8dc 3000 	ldr.w	r3, [ip]
 8008f1a:	b299      	uxth	r1, r3
 8008f1c:	fb02 6101 	mla	r1, r2, r1, r6
 8008f20:	0c1e      	lsrs	r6, r3, #16
 8008f22:	0c0b      	lsrs	r3, r1, #16
 8008f24:	fb02 3306 	mla	r3, r2, r6, r3
 8008f28:	b289      	uxth	r1, r1
 8008f2a:	3001      	adds	r0, #1
 8008f2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008f30:	4285      	cmp	r5, r0
 8008f32:	f84c 1b04 	str.w	r1, [ip], #4
 8008f36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008f3a:	dcec      	bgt.n	8008f16 <__multadd+0x12>
 8008f3c:	b30e      	cbz	r6, 8008f82 <__multadd+0x7e>
 8008f3e:	68a3      	ldr	r3, [r4, #8]
 8008f40:	42ab      	cmp	r3, r5
 8008f42:	dc19      	bgt.n	8008f78 <__multadd+0x74>
 8008f44:	6861      	ldr	r1, [r4, #4]
 8008f46:	4638      	mov	r0, r7
 8008f48:	3101      	adds	r1, #1
 8008f4a:	f7ff ff79 	bl	8008e40 <_Balloc>
 8008f4e:	4680      	mov	r8, r0
 8008f50:	b928      	cbnz	r0, 8008f5e <__multadd+0x5a>
 8008f52:	4602      	mov	r2, r0
 8008f54:	4b0c      	ldr	r3, [pc, #48]	; (8008f88 <__multadd+0x84>)
 8008f56:	480d      	ldr	r0, [pc, #52]	; (8008f8c <__multadd+0x88>)
 8008f58:	21b5      	movs	r1, #181	; 0xb5
 8008f5a:	f000 fd57 	bl	8009a0c <__assert_func>
 8008f5e:	6922      	ldr	r2, [r4, #16]
 8008f60:	3202      	adds	r2, #2
 8008f62:	f104 010c 	add.w	r1, r4, #12
 8008f66:	0092      	lsls	r2, r2, #2
 8008f68:	300c      	adds	r0, #12
 8008f6a:	f7ff ff5b 	bl	8008e24 <memcpy>
 8008f6e:	4621      	mov	r1, r4
 8008f70:	4638      	mov	r0, r7
 8008f72:	f7ff ffa5 	bl	8008ec0 <_Bfree>
 8008f76:	4644      	mov	r4, r8
 8008f78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f7c:	3501      	adds	r5, #1
 8008f7e:	615e      	str	r6, [r3, #20]
 8008f80:	6125      	str	r5, [r4, #16]
 8008f82:	4620      	mov	r0, r4
 8008f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f88:	0800a6c7 	.word	0x0800a6c7
 8008f8c:	0800a6d8 	.word	0x0800a6d8

08008f90 <__hi0bits>:
 8008f90:	0c03      	lsrs	r3, r0, #16
 8008f92:	041b      	lsls	r3, r3, #16
 8008f94:	b9d3      	cbnz	r3, 8008fcc <__hi0bits+0x3c>
 8008f96:	0400      	lsls	r0, r0, #16
 8008f98:	2310      	movs	r3, #16
 8008f9a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008f9e:	bf04      	itt	eq
 8008fa0:	0200      	lsleq	r0, r0, #8
 8008fa2:	3308      	addeq	r3, #8
 8008fa4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008fa8:	bf04      	itt	eq
 8008faa:	0100      	lsleq	r0, r0, #4
 8008fac:	3304      	addeq	r3, #4
 8008fae:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008fb2:	bf04      	itt	eq
 8008fb4:	0080      	lsleq	r0, r0, #2
 8008fb6:	3302      	addeq	r3, #2
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	db05      	blt.n	8008fc8 <__hi0bits+0x38>
 8008fbc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008fc0:	f103 0301 	add.w	r3, r3, #1
 8008fc4:	bf08      	it	eq
 8008fc6:	2320      	moveq	r3, #32
 8008fc8:	4618      	mov	r0, r3
 8008fca:	4770      	bx	lr
 8008fcc:	2300      	movs	r3, #0
 8008fce:	e7e4      	b.n	8008f9a <__hi0bits+0xa>

08008fd0 <__lo0bits>:
 8008fd0:	6803      	ldr	r3, [r0, #0]
 8008fd2:	f013 0207 	ands.w	r2, r3, #7
 8008fd6:	4601      	mov	r1, r0
 8008fd8:	d00b      	beq.n	8008ff2 <__lo0bits+0x22>
 8008fda:	07da      	lsls	r2, r3, #31
 8008fdc:	d423      	bmi.n	8009026 <__lo0bits+0x56>
 8008fde:	0798      	lsls	r0, r3, #30
 8008fe0:	bf49      	itett	mi
 8008fe2:	085b      	lsrmi	r3, r3, #1
 8008fe4:	089b      	lsrpl	r3, r3, #2
 8008fe6:	2001      	movmi	r0, #1
 8008fe8:	600b      	strmi	r3, [r1, #0]
 8008fea:	bf5c      	itt	pl
 8008fec:	600b      	strpl	r3, [r1, #0]
 8008fee:	2002      	movpl	r0, #2
 8008ff0:	4770      	bx	lr
 8008ff2:	b298      	uxth	r0, r3
 8008ff4:	b9a8      	cbnz	r0, 8009022 <__lo0bits+0x52>
 8008ff6:	0c1b      	lsrs	r3, r3, #16
 8008ff8:	2010      	movs	r0, #16
 8008ffa:	b2da      	uxtb	r2, r3
 8008ffc:	b90a      	cbnz	r2, 8009002 <__lo0bits+0x32>
 8008ffe:	3008      	adds	r0, #8
 8009000:	0a1b      	lsrs	r3, r3, #8
 8009002:	071a      	lsls	r2, r3, #28
 8009004:	bf04      	itt	eq
 8009006:	091b      	lsreq	r3, r3, #4
 8009008:	3004      	addeq	r0, #4
 800900a:	079a      	lsls	r2, r3, #30
 800900c:	bf04      	itt	eq
 800900e:	089b      	lsreq	r3, r3, #2
 8009010:	3002      	addeq	r0, #2
 8009012:	07da      	lsls	r2, r3, #31
 8009014:	d403      	bmi.n	800901e <__lo0bits+0x4e>
 8009016:	085b      	lsrs	r3, r3, #1
 8009018:	f100 0001 	add.w	r0, r0, #1
 800901c:	d005      	beq.n	800902a <__lo0bits+0x5a>
 800901e:	600b      	str	r3, [r1, #0]
 8009020:	4770      	bx	lr
 8009022:	4610      	mov	r0, r2
 8009024:	e7e9      	b.n	8008ffa <__lo0bits+0x2a>
 8009026:	2000      	movs	r0, #0
 8009028:	4770      	bx	lr
 800902a:	2020      	movs	r0, #32
 800902c:	4770      	bx	lr
	...

08009030 <__i2b>:
 8009030:	b510      	push	{r4, lr}
 8009032:	460c      	mov	r4, r1
 8009034:	2101      	movs	r1, #1
 8009036:	f7ff ff03 	bl	8008e40 <_Balloc>
 800903a:	4602      	mov	r2, r0
 800903c:	b928      	cbnz	r0, 800904a <__i2b+0x1a>
 800903e:	4b05      	ldr	r3, [pc, #20]	; (8009054 <__i2b+0x24>)
 8009040:	4805      	ldr	r0, [pc, #20]	; (8009058 <__i2b+0x28>)
 8009042:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009046:	f000 fce1 	bl	8009a0c <__assert_func>
 800904a:	2301      	movs	r3, #1
 800904c:	6144      	str	r4, [r0, #20]
 800904e:	6103      	str	r3, [r0, #16]
 8009050:	bd10      	pop	{r4, pc}
 8009052:	bf00      	nop
 8009054:	0800a6c7 	.word	0x0800a6c7
 8009058:	0800a6d8 	.word	0x0800a6d8

0800905c <__multiply>:
 800905c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009060:	4691      	mov	r9, r2
 8009062:	690a      	ldr	r2, [r1, #16]
 8009064:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009068:	429a      	cmp	r2, r3
 800906a:	bfb8      	it	lt
 800906c:	460b      	movlt	r3, r1
 800906e:	460c      	mov	r4, r1
 8009070:	bfbc      	itt	lt
 8009072:	464c      	movlt	r4, r9
 8009074:	4699      	movlt	r9, r3
 8009076:	6927      	ldr	r7, [r4, #16]
 8009078:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800907c:	68a3      	ldr	r3, [r4, #8]
 800907e:	6861      	ldr	r1, [r4, #4]
 8009080:	eb07 060a 	add.w	r6, r7, sl
 8009084:	42b3      	cmp	r3, r6
 8009086:	b085      	sub	sp, #20
 8009088:	bfb8      	it	lt
 800908a:	3101      	addlt	r1, #1
 800908c:	f7ff fed8 	bl	8008e40 <_Balloc>
 8009090:	b930      	cbnz	r0, 80090a0 <__multiply+0x44>
 8009092:	4602      	mov	r2, r0
 8009094:	4b44      	ldr	r3, [pc, #272]	; (80091a8 <__multiply+0x14c>)
 8009096:	4845      	ldr	r0, [pc, #276]	; (80091ac <__multiply+0x150>)
 8009098:	f240 115d 	movw	r1, #349	; 0x15d
 800909c:	f000 fcb6 	bl	8009a0c <__assert_func>
 80090a0:	f100 0514 	add.w	r5, r0, #20
 80090a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80090a8:	462b      	mov	r3, r5
 80090aa:	2200      	movs	r2, #0
 80090ac:	4543      	cmp	r3, r8
 80090ae:	d321      	bcc.n	80090f4 <__multiply+0x98>
 80090b0:	f104 0314 	add.w	r3, r4, #20
 80090b4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80090b8:	f109 0314 	add.w	r3, r9, #20
 80090bc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80090c0:	9202      	str	r2, [sp, #8]
 80090c2:	1b3a      	subs	r2, r7, r4
 80090c4:	3a15      	subs	r2, #21
 80090c6:	f022 0203 	bic.w	r2, r2, #3
 80090ca:	3204      	adds	r2, #4
 80090cc:	f104 0115 	add.w	r1, r4, #21
 80090d0:	428f      	cmp	r7, r1
 80090d2:	bf38      	it	cc
 80090d4:	2204      	movcc	r2, #4
 80090d6:	9201      	str	r2, [sp, #4]
 80090d8:	9a02      	ldr	r2, [sp, #8]
 80090da:	9303      	str	r3, [sp, #12]
 80090dc:	429a      	cmp	r2, r3
 80090de:	d80c      	bhi.n	80090fa <__multiply+0x9e>
 80090e0:	2e00      	cmp	r6, #0
 80090e2:	dd03      	ble.n	80090ec <__multiply+0x90>
 80090e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d05a      	beq.n	80091a2 <__multiply+0x146>
 80090ec:	6106      	str	r6, [r0, #16]
 80090ee:	b005      	add	sp, #20
 80090f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090f4:	f843 2b04 	str.w	r2, [r3], #4
 80090f8:	e7d8      	b.n	80090ac <__multiply+0x50>
 80090fa:	f8b3 a000 	ldrh.w	sl, [r3]
 80090fe:	f1ba 0f00 	cmp.w	sl, #0
 8009102:	d024      	beq.n	800914e <__multiply+0xf2>
 8009104:	f104 0e14 	add.w	lr, r4, #20
 8009108:	46a9      	mov	r9, r5
 800910a:	f04f 0c00 	mov.w	ip, #0
 800910e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009112:	f8d9 1000 	ldr.w	r1, [r9]
 8009116:	fa1f fb82 	uxth.w	fp, r2
 800911a:	b289      	uxth	r1, r1
 800911c:	fb0a 110b 	mla	r1, sl, fp, r1
 8009120:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009124:	f8d9 2000 	ldr.w	r2, [r9]
 8009128:	4461      	add	r1, ip
 800912a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800912e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009132:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009136:	b289      	uxth	r1, r1
 8009138:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800913c:	4577      	cmp	r7, lr
 800913e:	f849 1b04 	str.w	r1, [r9], #4
 8009142:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009146:	d8e2      	bhi.n	800910e <__multiply+0xb2>
 8009148:	9a01      	ldr	r2, [sp, #4]
 800914a:	f845 c002 	str.w	ip, [r5, r2]
 800914e:	9a03      	ldr	r2, [sp, #12]
 8009150:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009154:	3304      	adds	r3, #4
 8009156:	f1b9 0f00 	cmp.w	r9, #0
 800915a:	d020      	beq.n	800919e <__multiply+0x142>
 800915c:	6829      	ldr	r1, [r5, #0]
 800915e:	f104 0c14 	add.w	ip, r4, #20
 8009162:	46ae      	mov	lr, r5
 8009164:	f04f 0a00 	mov.w	sl, #0
 8009168:	f8bc b000 	ldrh.w	fp, [ip]
 800916c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009170:	fb09 220b 	mla	r2, r9, fp, r2
 8009174:	4492      	add	sl, r2
 8009176:	b289      	uxth	r1, r1
 8009178:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800917c:	f84e 1b04 	str.w	r1, [lr], #4
 8009180:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009184:	f8be 1000 	ldrh.w	r1, [lr]
 8009188:	0c12      	lsrs	r2, r2, #16
 800918a:	fb09 1102 	mla	r1, r9, r2, r1
 800918e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009192:	4567      	cmp	r7, ip
 8009194:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009198:	d8e6      	bhi.n	8009168 <__multiply+0x10c>
 800919a:	9a01      	ldr	r2, [sp, #4]
 800919c:	50a9      	str	r1, [r5, r2]
 800919e:	3504      	adds	r5, #4
 80091a0:	e79a      	b.n	80090d8 <__multiply+0x7c>
 80091a2:	3e01      	subs	r6, #1
 80091a4:	e79c      	b.n	80090e0 <__multiply+0x84>
 80091a6:	bf00      	nop
 80091a8:	0800a6c7 	.word	0x0800a6c7
 80091ac:	0800a6d8 	.word	0x0800a6d8

080091b0 <__pow5mult>:
 80091b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091b4:	4615      	mov	r5, r2
 80091b6:	f012 0203 	ands.w	r2, r2, #3
 80091ba:	4606      	mov	r6, r0
 80091bc:	460f      	mov	r7, r1
 80091be:	d007      	beq.n	80091d0 <__pow5mult+0x20>
 80091c0:	4c25      	ldr	r4, [pc, #148]	; (8009258 <__pow5mult+0xa8>)
 80091c2:	3a01      	subs	r2, #1
 80091c4:	2300      	movs	r3, #0
 80091c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80091ca:	f7ff fe9b 	bl	8008f04 <__multadd>
 80091ce:	4607      	mov	r7, r0
 80091d0:	10ad      	asrs	r5, r5, #2
 80091d2:	d03d      	beq.n	8009250 <__pow5mult+0xa0>
 80091d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80091d6:	b97c      	cbnz	r4, 80091f8 <__pow5mult+0x48>
 80091d8:	2010      	movs	r0, #16
 80091da:	f7ff fe1b 	bl	8008e14 <malloc>
 80091de:	4602      	mov	r2, r0
 80091e0:	6270      	str	r0, [r6, #36]	; 0x24
 80091e2:	b928      	cbnz	r0, 80091f0 <__pow5mult+0x40>
 80091e4:	4b1d      	ldr	r3, [pc, #116]	; (800925c <__pow5mult+0xac>)
 80091e6:	481e      	ldr	r0, [pc, #120]	; (8009260 <__pow5mult+0xb0>)
 80091e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80091ec:	f000 fc0e 	bl	8009a0c <__assert_func>
 80091f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80091f4:	6004      	str	r4, [r0, #0]
 80091f6:	60c4      	str	r4, [r0, #12]
 80091f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80091fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009200:	b94c      	cbnz	r4, 8009216 <__pow5mult+0x66>
 8009202:	f240 2171 	movw	r1, #625	; 0x271
 8009206:	4630      	mov	r0, r6
 8009208:	f7ff ff12 	bl	8009030 <__i2b>
 800920c:	2300      	movs	r3, #0
 800920e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009212:	4604      	mov	r4, r0
 8009214:	6003      	str	r3, [r0, #0]
 8009216:	f04f 0900 	mov.w	r9, #0
 800921a:	07eb      	lsls	r3, r5, #31
 800921c:	d50a      	bpl.n	8009234 <__pow5mult+0x84>
 800921e:	4639      	mov	r1, r7
 8009220:	4622      	mov	r2, r4
 8009222:	4630      	mov	r0, r6
 8009224:	f7ff ff1a 	bl	800905c <__multiply>
 8009228:	4639      	mov	r1, r7
 800922a:	4680      	mov	r8, r0
 800922c:	4630      	mov	r0, r6
 800922e:	f7ff fe47 	bl	8008ec0 <_Bfree>
 8009232:	4647      	mov	r7, r8
 8009234:	106d      	asrs	r5, r5, #1
 8009236:	d00b      	beq.n	8009250 <__pow5mult+0xa0>
 8009238:	6820      	ldr	r0, [r4, #0]
 800923a:	b938      	cbnz	r0, 800924c <__pow5mult+0x9c>
 800923c:	4622      	mov	r2, r4
 800923e:	4621      	mov	r1, r4
 8009240:	4630      	mov	r0, r6
 8009242:	f7ff ff0b 	bl	800905c <__multiply>
 8009246:	6020      	str	r0, [r4, #0]
 8009248:	f8c0 9000 	str.w	r9, [r0]
 800924c:	4604      	mov	r4, r0
 800924e:	e7e4      	b.n	800921a <__pow5mult+0x6a>
 8009250:	4638      	mov	r0, r7
 8009252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009256:	bf00      	nop
 8009258:	0800a828 	.word	0x0800a828
 800925c:	0800a655 	.word	0x0800a655
 8009260:	0800a6d8 	.word	0x0800a6d8

08009264 <__lshift>:
 8009264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009268:	460c      	mov	r4, r1
 800926a:	6849      	ldr	r1, [r1, #4]
 800926c:	6923      	ldr	r3, [r4, #16]
 800926e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009272:	68a3      	ldr	r3, [r4, #8]
 8009274:	4607      	mov	r7, r0
 8009276:	4691      	mov	r9, r2
 8009278:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800927c:	f108 0601 	add.w	r6, r8, #1
 8009280:	42b3      	cmp	r3, r6
 8009282:	db0b      	blt.n	800929c <__lshift+0x38>
 8009284:	4638      	mov	r0, r7
 8009286:	f7ff fddb 	bl	8008e40 <_Balloc>
 800928a:	4605      	mov	r5, r0
 800928c:	b948      	cbnz	r0, 80092a2 <__lshift+0x3e>
 800928e:	4602      	mov	r2, r0
 8009290:	4b2a      	ldr	r3, [pc, #168]	; (800933c <__lshift+0xd8>)
 8009292:	482b      	ldr	r0, [pc, #172]	; (8009340 <__lshift+0xdc>)
 8009294:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009298:	f000 fbb8 	bl	8009a0c <__assert_func>
 800929c:	3101      	adds	r1, #1
 800929e:	005b      	lsls	r3, r3, #1
 80092a0:	e7ee      	b.n	8009280 <__lshift+0x1c>
 80092a2:	2300      	movs	r3, #0
 80092a4:	f100 0114 	add.w	r1, r0, #20
 80092a8:	f100 0210 	add.w	r2, r0, #16
 80092ac:	4618      	mov	r0, r3
 80092ae:	4553      	cmp	r3, sl
 80092b0:	db37      	blt.n	8009322 <__lshift+0xbe>
 80092b2:	6920      	ldr	r0, [r4, #16]
 80092b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80092b8:	f104 0314 	add.w	r3, r4, #20
 80092bc:	f019 091f 	ands.w	r9, r9, #31
 80092c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80092c4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80092c8:	d02f      	beq.n	800932a <__lshift+0xc6>
 80092ca:	f1c9 0e20 	rsb	lr, r9, #32
 80092ce:	468a      	mov	sl, r1
 80092d0:	f04f 0c00 	mov.w	ip, #0
 80092d4:	681a      	ldr	r2, [r3, #0]
 80092d6:	fa02 f209 	lsl.w	r2, r2, r9
 80092da:	ea42 020c 	orr.w	r2, r2, ip
 80092de:	f84a 2b04 	str.w	r2, [sl], #4
 80092e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80092e6:	4298      	cmp	r0, r3
 80092e8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80092ec:	d8f2      	bhi.n	80092d4 <__lshift+0x70>
 80092ee:	1b03      	subs	r3, r0, r4
 80092f0:	3b15      	subs	r3, #21
 80092f2:	f023 0303 	bic.w	r3, r3, #3
 80092f6:	3304      	adds	r3, #4
 80092f8:	f104 0215 	add.w	r2, r4, #21
 80092fc:	4290      	cmp	r0, r2
 80092fe:	bf38      	it	cc
 8009300:	2304      	movcc	r3, #4
 8009302:	f841 c003 	str.w	ip, [r1, r3]
 8009306:	f1bc 0f00 	cmp.w	ip, #0
 800930a:	d001      	beq.n	8009310 <__lshift+0xac>
 800930c:	f108 0602 	add.w	r6, r8, #2
 8009310:	3e01      	subs	r6, #1
 8009312:	4638      	mov	r0, r7
 8009314:	612e      	str	r6, [r5, #16]
 8009316:	4621      	mov	r1, r4
 8009318:	f7ff fdd2 	bl	8008ec0 <_Bfree>
 800931c:	4628      	mov	r0, r5
 800931e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009322:	f842 0f04 	str.w	r0, [r2, #4]!
 8009326:	3301      	adds	r3, #1
 8009328:	e7c1      	b.n	80092ae <__lshift+0x4a>
 800932a:	3904      	subs	r1, #4
 800932c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009330:	f841 2f04 	str.w	r2, [r1, #4]!
 8009334:	4298      	cmp	r0, r3
 8009336:	d8f9      	bhi.n	800932c <__lshift+0xc8>
 8009338:	e7ea      	b.n	8009310 <__lshift+0xac>
 800933a:	bf00      	nop
 800933c:	0800a6c7 	.word	0x0800a6c7
 8009340:	0800a6d8 	.word	0x0800a6d8

08009344 <__mcmp>:
 8009344:	b530      	push	{r4, r5, lr}
 8009346:	6902      	ldr	r2, [r0, #16]
 8009348:	690c      	ldr	r4, [r1, #16]
 800934a:	1b12      	subs	r2, r2, r4
 800934c:	d10e      	bne.n	800936c <__mcmp+0x28>
 800934e:	f100 0314 	add.w	r3, r0, #20
 8009352:	3114      	adds	r1, #20
 8009354:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009358:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800935c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009360:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009364:	42a5      	cmp	r5, r4
 8009366:	d003      	beq.n	8009370 <__mcmp+0x2c>
 8009368:	d305      	bcc.n	8009376 <__mcmp+0x32>
 800936a:	2201      	movs	r2, #1
 800936c:	4610      	mov	r0, r2
 800936e:	bd30      	pop	{r4, r5, pc}
 8009370:	4283      	cmp	r3, r0
 8009372:	d3f3      	bcc.n	800935c <__mcmp+0x18>
 8009374:	e7fa      	b.n	800936c <__mcmp+0x28>
 8009376:	f04f 32ff 	mov.w	r2, #4294967295
 800937a:	e7f7      	b.n	800936c <__mcmp+0x28>

0800937c <__mdiff>:
 800937c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009380:	460c      	mov	r4, r1
 8009382:	4606      	mov	r6, r0
 8009384:	4611      	mov	r1, r2
 8009386:	4620      	mov	r0, r4
 8009388:	4690      	mov	r8, r2
 800938a:	f7ff ffdb 	bl	8009344 <__mcmp>
 800938e:	1e05      	subs	r5, r0, #0
 8009390:	d110      	bne.n	80093b4 <__mdiff+0x38>
 8009392:	4629      	mov	r1, r5
 8009394:	4630      	mov	r0, r6
 8009396:	f7ff fd53 	bl	8008e40 <_Balloc>
 800939a:	b930      	cbnz	r0, 80093aa <__mdiff+0x2e>
 800939c:	4b3a      	ldr	r3, [pc, #232]	; (8009488 <__mdiff+0x10c>)
 800939e:	4602      	mov	r2, r0
 80093a0:	f240 2132 	movw	r1, #562	; 0x232
 80093a4:	4839      	ldr	r0, [pc, #228]	; (800948c <__mdiff+0x110>)
 80093a6:	f000 fb31 	bl	8009a0c <__assert_func>
 80093aa:	2301      	movs	r3, #1
 80093ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80093b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093b4:	bfa4      	itt	ge
 80093b6:	4643      	movge	r3, r8
 80093b8:	46a0      	movge	r8, r4
 80093ba:	4630      	mov	r0, r6
 80093bc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80093c0:	bfa6      	itte	ge
 80093c2:	461c      	movge	r4, r3
 80093c4:	2500      	movge	r5, #0
 80093c6:	2501      	movlt	r5, #1
 80093c8:	f7ff fd3a 	bl	8008e40 <_Balloc>
 80093cc:	b920      	cbnz	r0, 80093d8 <__mdiff+0x5c>
 80093ce:	4b2e      	ldr	r3, [pc, #184]	; (8009488 <__mdiff+0x10c>)
 80093d0:	4602      	mov	r2, r0
 80093d2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80093d6:	e7e5      	b.n	80093a4 <__mdiff+0x28>
 80093d8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80093dc:	6926      	ldr	r6, [r4, #16]
 80093de:	60c5      	str	r5, [r0, #12]
 80093e0:	f104 0914 	add.w	r9, r4, #20
 80093e4:	f108 0514 	add.w	r5, r8, #20
 80093e8:	f100 0e14 	add.w	lr, r0, #20
 80093ec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80093f0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80093f4:	f108 0210 	add.w	r2, r8, #16
 80093f8:	46f2      	mov	sl, lr
 80093fa:	2100      	movs	r1, #0
 80093fc:	f859 3b04 	ldr.w	r3, [r9], #4
 8009400:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009404:	fa1f f883 	uxth.w	r8, r3
 8009408:	fa11 f18b 	uxtah	r1, r1, fp
 800940c:	0c1b      	lsrs	r3, r3, #16
 800940e:	eba1 0808 	sub.w	r8, r1, r8
 8009412:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009416:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800941a:	fa1f f888 	uxth.w	r8, r8
 800941e:	1419      	asrs	r1, r3, #16
 8009420:	454e      	cmp	r6, r9
 8009422:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009426:	f84a 3b04 	str.w	r3, [sl], #4
 800942a:	d8e7      	bhi.n	80093fc <__mdiff+0x80>
 800942c:	1b33      	subs	r3, r6, r4
 800942e:	3b15      	subs	r3, #21
 8009430:	f023 0303 	bic.w	r3, r3, #3
 8009434:	3304      	adds	r3, #4
 8009436:	3415      	adds	r4, #21
 8009438:	42a6      	cmp	r6, r4
 800943a:	bf38      	it	cc
 800943c:	2304      	movcc	r3, #4
 800943e:	441d      	add	r5, r3
 8009440:	4473      	add	r3, lr
 8009442:	469e      	mov	lr, r3
 8009444:	462e      	mov	r6, r5
 8009446:	4566      	cmp	r6, ip
 8009448:	d30e      	bcc.n	8009468 <__mdiff+0xec>
 800944a:	f10c 0203 	add.w	r2, ip, #3
 800944e:	1b52      	subs	r2, r2, r5
 8009450:	f022 0203 	bic.w	r2, r2, #3
 8009454:	3d03      	subs	r5, #3
 8009456:	45ac      	cmp	ip, r5
 8009458:	bf38      	it	cc
 800945a:	2200      	movcc	r2, #0
 800945c:	441a      	add	r2, r3
 800945e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009462:	b17b      	cbz	r3, 8009484 <__mdiff+0x108>
 8009464:	6107      	str	r7, [r0, #16]
 8009466:	e7a3      	b.n	80093b0 <__mdiff+0x34>
 8009468:	f856 8b04 	ldr.w	r8, [r6], #4
 800946c:	fa11 f288 	uxtah	r2, r1, r8
 8009470:	1414      	asrs	r4, r2, #16
 8009472:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009476:	b292      	uxth	r2, r2
 8009478:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800947c:	f84e 2b04 	str.w	r2, [lr], #4
 8009480:	1421      	asrs	r1, r4, #16
 8009482:	e7e0      	b.n	8009446 <__mdiff+0xca>
 8009484:	3f01      	subs	r7, #1
 8009486:	e7ea      	b.n	800945e <__mdiff+0xe2>
 8009488:	0800a6c7 	.word	0x0800a6c7
 800948c:	0800a6d8 	.word	0x0800a6d8

08009490 <__d2b>:
 8009490:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009494:	4689      	mov	r9, r1
 8009496:	2101      	movs	r1, #1
 8009498:	ec57 6b10 	vmov	r6, r7, d0
 800949c:	4690      	mov	r8, r2
 800949e:	f7ff fccf 	bl	8008e40 <_Balloc>
 80094a2:	4604      	mov	r4, r0
 80094a4:	b930      	cbnz	r0, 80094b4 <__d2b+0x24>
 80094a6:	4602      	mov	r2, r0
 80094a8:	4b25      	ldr	r3, [pc, #148]	; (8009540 <__d2b+0xb0>)
 80094aa:	4826      	ldr	r0, [pc, #152]	; (8009544 <__d2b+0xb4>)
 80094ac:	f240 310a 	movw	r1, #778	; 0x30a
 80094b0:	f000 faac 	bl	8009a0c <__assert_func>
 80094b4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80094b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80094bc:	bb35      	cbnz	r5, 800950c <__d2b+0x7c>
 80094be:	2e00      	cmp	r6, #0
 80094c0:	9301      	str	r3, [sp, #4]
 80094c2:	d028      	beq.n	8009516 <__d2b+0x86>
 80094c4:	4668      	mov	r0, sp
 80094c6:	9600      	str	r6, [sp, #0]
 80094c8:	f7ff fd82 	bl	8008fd0 <__lo0bits>
 80094cc:	9900      	ldr	r1, [sp, #0]
 80094ce:	b300      	cbz	r0, 8009512 <__d2b+0x82>
 80094d0:	9a01      	ldr	r2, [sp, #4]
 80094d2:	f1c0 0320 	rsb	r3, r0, #32
 80094d6:	fa02 f303 	lsl.w	r3, r2, r3
 80094da:	430b      	orrs	r3, r1
 80094dc:	40c2      	lsrs	r2, r0
 80094de:	6163      	str	r3, [r4, #20]
 80094e0:	9201      	str	r2, [sp, #4]
 80094e2:	9b01      	ldr	r3, [sp, #4]
 80094e4:	61a3      	str	r3, [r4, #24]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	bf14      	ite	ne
 80094ea:	2202      	movne	r2, #2
 80094ec:	2201      	moveq	r2, #1
 80094ee:	6122      	str	r2, [r4, #16]
 80094f0:	b1d5      	cbz	r5, 8009528 <__d2b+0x98>
 80094f2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80094f6:	4405      	add	r5, r0
 80094f8:	f8c9 5000 	str.w	r5, [r9]
 80094fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009500:	f8c8 0000 	str.w	r0, [r8]
 8009504:	4620      	mov	r0, r4
 8009506:	b003      	add	sp, #12
 8009508:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800950c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009510:	e7d5      	b.n	80094be <__d2b+0x2e>
 8009512:	6161      	str	r1, [r4, #20]
 8009514:	e7e5      	b.n	80094e2 <__d2b+0x52>
 8009516:	a801      	add	r0, sp, #4
 8009518:	f7ff fd5a 	bl	8008fd0 <__lo0bits>
 800951c:	9b01      	ldr	r3, [sp, #4]
 800951e:	6163      	str	r3, [r4, #20]
 8009520:	2201      	movs	r2, #1
 8009522:	6122      	str	r2, [r4, #16]
 8009524:	3020      	adds	r0, #32
 8009526:	e7e3      	b.n	80094f0 <__d2b+0x60>
 8009528:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800952c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009530:	f8c9 0000 	str.w	r0, [r9]
 8009534:	6918      	ldr	r0, [r3, #16]
 8009536:	f7ff fd2b 	bl	8008f90 <__hi0bits>
 800953a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800953e:	e7df      	b.n	8009500 <__d2b+0x70>
 8009540:	0800a6c7 	.word	0x0800a6c7
 8009544:	0800a6d8 	.word	0x0800a6d8

08009548 <_calloc_r>:
 8009548:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800954a:	fba1 2402 	umull	r2, r4, r1, r2
 800954e:	b94c      	cbnz	r4, 8009564 <_calloc_r+0x1c>
 8009550:	4611      	mov	r1, r2
 8009552:	9201      	str	r2, [sp, #4]
 8009554:	f000 f87a 	bl	800964c <_malloc_r>
 8009558:	9a01      	ldr	r2, [sp, #4]
 800955a:	4605      	mov	r5, r0
 800955c:	b930      	cbnz	r0, 800956c <_calloc_r+0x24>
 800955e:	4628      	mov	r0, r5
 8009560:	b003      	add	sp, #12
 8009562:	bd30      	pop	{r4, r5, pc}
 8009564:	220c      	movs	r2, #12
 8009566:	6002      	str	r2, [r0, #0]
 8009568:	2500      	movs	r5, #0
 800956a:	e7f8      	b.n	800955e <_calloc_r+0x16>
 800956c:	4621      	mov	r1, r4
 800956e:	f7fe f92d 	bl	80077cc <memset>
 8009572:	e7f4      	b.n	800955e <_calloc_r+0x16>

08009574 <_free_r>:
 8009574:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009576:	2900      	cmp	r1, #0
 8009578:	d044      	beq.n	8009604 <_free_r+0x90>
 800957a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800957e:	9001      	str	r0, [sp, #4]
 8009580:	2b00      	cmp	r3, #0
 8009582:	f1a1 0404 	sub.w	r4, r1, #4
 8009586:	bfb8      	it	lt
 8009588:	18e4      	addlt	r4, r4, r3
 800958a:	f000 fa9b 	bl	8009ac4 <__malloc_lock>
 800958e:	4a1e      	ldr	r2, [pc, #120]	; (8009608 <_free_r+0x94>)
 8009590:	9801      	ldr	r0, [sp, #4]
 8009592:	6813      	ldr	r3, [r2, #0]
 8009594:	b933      	cbnz	r3, 80095a4 <_free_r+0x30>
 8009596:	6063      	str	r3, [r4, #4]
 8009598:	6014      	str	r4, [r2, #0]
 800959a:	b003      	add	sp, #12
 800959c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095a0:	f000 ba96 	b.w	8009ad0 <__malloc_unlock>
 80095a4:	42a3      	cmp	r3, r4
 80095a6:	d908      	bls.n	80095ba <_free_r+0x46>
 80095a8:	6825      	ldr	r5, [r4, #0]
 80095aa:	1961      	adds	r1, r4, r5
 80095ac:	428b      	cmp	r3, r1
 80095ae:	bf01      	itttt	eq
 80095b0:	6819      	ldreq	r1, [r3, #0]
 80095b2:	685b      	ldreq	r3, [r3, #4]
 80095b4:	1949      	addeq	r1, r1, r5
 80095b6:	6021      	streq	r1, [r4, #0]
 80095b8:	e7ed      	b.n	8009596 <_free_r+0x22>
 80095ba:	461a      	mov	r2, r3
 80095bc:	685b      	ldr	r3, [r3, #4]
 80095be:	b10b      	cbz	r3, 80095c4 <_free_r+0x50>
 80095c0:	42a3      	cmp	r3, r4
 80095c2:	d9fa      	bls.n	80095ba <_free_r+0x46>
 80095c4:	6811      	ldr	r1, [r2, #0]
 80095c6:	1855      	adds	r5, r2, r1
 80095c8:	42a5      	cmp	r5, r4
 80095ca:	d10b      	bne.n	80095e4 <_free_r+0x70>
 80095cc:	6824      	ldr	r4, [r4, #0]
 80095ce:	4421      	add	r1, r4
 80095d0:	1854      	adds	r4, r2, r1
 80095d2:	42a3      	cmp	r3, r4
 80095d4:	6011      	str	r1, [r2, #0]
 80095d6:	d1e0      	bne.n	800959a <_free_r+0x26>
 80095d8:	681c      	ldr	r4, [r3, #0]
 80095da:	685b      	ldr	r3, [r3, #4]
 80095dc:	6053      	str	r3, [r2, #4]
 80095de:	4421      	add	r1, r4
 80095e0:	6011      	str	r1, [r2, #0]
 80095e2:	e7da      	b.n	800959a <_free_r+0x26>
 80095e4:	d902      	bls.n	80095ec <_free_r+0x78>
 80095e6:	230c      	movs	r3, #12
 80095e8:	6003      	str	r3, [r0, #0]
 80095ea:	e7d6      	b.n	800959a <_free_r+0x26>
 80095ec:	6825      	ldr	r5, [r4, #0]
 80095ee:	1961      	adds	r1, r4, r5
 80095f0:	428b      	cmp	r3, r1
 80095f2:	bf04      	itt	eq
 80095f4:	6819      	ldreq	r1, [r3, #0]
 80095f6:	685b      	ldreq	r3, [r3, #4]
 80095f8:	6063      	str	r3, [r4, #4]
 80095fa:	bf04      	itt	eq
 80095fc:	1949      	addeq	r1, r1, r5
 80095fe:	6021      	streq	r1, [r4, #0]
 8009600:	6054      	str	r4, [r2, #4]
 8009602:	e7ca      	b.n	800959a <_free_r+0x26>
 8009604:	b003      	add	sp, #12
 8009606:	bd30      	pop	{r4, r5, pc}
 8009608:	20000b48 	.word	0x20000b48

0800960c <sbrk_aligned>:
 800960c:	b570      	push	{r4, r5, r6, lr}
 800960e:	4e0e      	ldr	r6, [pc, #56]	; (8009648 <sbrk_aligned+0x3c>)
 8009610:	460c      	mov	r4, r1
 8009612:	6831      	ldr	r1, [r6, #0]
 8009614:	4605      	mov	r5, r0
 8009616:	b911      	cbnz	r1, 800961e <sbrk_aligned+0x12>
 8009618:	f000 f9e8 	bl	80099ec <_sbrk_r>
 800961c:	6030      	str	r0, [r6, #0]
 800961e:	4621      	mov	r1, r4
 8009620:	4628      	mov	r0, r5
 8009622:	f000 f9e3 	bl	80099ec <_sbrk_r>
 8009626:	1c43      	adds	r3, r0, #1
 8009628:	d00a      	beq.n	8009640 <sbrk_aligned+0x34>
 800962a:	1cc4      	adds	r4, r0, #3
 800962c:	f024 0403 	bic.w	r4, r4, #3
 8009630:	42a0      	cmp	r0, r4
 8009632:	d007      	beq.n	8009644 <sbrk_aligned+0x38>
 8009634:	1a21      	subs	r1, r4, r0
 8009636:	4628      	mov	r0, r5
 8009638:	f000 f9d8 	bl	80099ec <_sbrk_r>
 800963c:	3001      	adds	r0, #1
 800963e:	d101      	bne.n	8009644 <sbrk_aligned+0x38>
 8009640:	f04f 34ff 	mov.w	r4, #4294967295
 8009644:	4620      	mov	r0, r4
 8009646:	bd70      	pop	{r4, r5, r6, pc}
 8009648:	20000b4c 	.word	0x20000b4c

0800964c <_malloc_r>:
 800964c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009650:	1ccd      	adds	r5, r1, #3
 8009652:	f025 0503 	bic.w	r5, r5, #3
 8009656:	3508      	adds	r5, #8
 8009658:	2d0c      	cmp	r5, #12
 800965a:	bf38      	it	cc
 800965c:	250c      	movcc	r5, #12
 800965e:	2d00      	cmp	r5, #0
 8009660:	4607      	mov	r7, r0
 8009662:	db01      	blt.n	8009668 <_malloc_r+0x1c>
 8009664:	42a9      	cmp	r1, r5
 8009666:	d905      	bls.n	8009674 <_malloc_r+0x28>
 8009668:	230c      	movs	r3, #12
 800966a:	603b      	str	r3, [r7, #0]
 800966c:	2600      	movs	r6, #0
 800966e:	4630      	mov	r0, r6
 8009670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009674:	4e2e      	ldr	r6, [pc, #184]	; (8009730 <_malloc_r+0xe4>)
 8009676:	f000 fa25 	bl	8009ac4 <__malloc_lock>
 800967a:	6833      	ldr	r3, [r6, #0]
 800967c:	461c      	mov	r4, r3
 800967e:	bb34      	cbnz	r4, 80096ce <_malloc_r+0x82>
 8009680:	4629      	mov	r1, r5
 8009682:	4638      	mov	r0, r7
 8009684:	f7ff ffc2 	bl	800960c <sbrk_aligned>
 8009688:	1c43      	adds	r3, r0, #1
 800968a:	4604      	mov	r4, r0
 800968c:	d14d      	bne.n	800972a <_malloc_r+0xde>
 800968e:	6834      	ldr	r4, [r6, #0]
 8009690:	4626      	mov	r6, r4
 8009692:	2e00      	cmp	r6, #0
 8009694:	d140      	bne.n	8009718 <_malloc_r+0xcc>
 8009696:	6823      	ldr	r3, [r4, #0]
 8009698:	4631      	mov	r1, r6
 800969a:	4638      	mov	r0, r7
 800969c:	eb04 0803 	add.w	r8, r4, r3
 80096a0:	f000 f9a4 	bl	80099ec <_sbrk_r>
 80096a4:	4580      	cmp	r8, r0
 80096a6:	d13a      	bne.n	800971e <_malloc_r+0xd2>
 80096a8:	6821      	ldr	r1, [r4, #0]
 80096aa:	3503      	adds	r5, #3
 80096ac:	1a6d      	subs	r5, r5, r1
 80096ae:	f025 0503 	bic.w	r5, r5, #3
 80096b2:	3508      	adds	r5, #8
 80096b4:	2d0c      	cmp	r5, #12
 80096b6:	bf38      	it	cc
 80096b8:	250c      	movcc	r5, #12
 80096ba:	4629      	mov	r1, r5
 80096bc:	4638      	mov	r0, r7
 80096be:	f7ff ffa5 	bl	800960c <sbrk_aligned>
 80096c2:	3001      	adds	r0, #1
 80096c4:	d02b      	beq.n	800971e <_malloc_r+0xd2>
 80096c6:	6823      	ldr	r3, [r4, #0]
 80096c8:	442b      	add	r3, r5
 80096ca:	6023      	str	r3, [r4, #0]
 80096cc:	e00e      	b.n	80096ec <_malloc_r+0xa0>
 80096ce:	6822      	ldr	r2, [r4, #0]
 80096d0:	1b52      	subs	r2, r2, r5
 80096d2:	d41e      	bmi.n	8009712 <_malloc_r+0xc6>
 80096d4:	2a0b      	cmp	r2, #11
 80096d6:	d916      	bls.n	8009706 <_malloc_r+0xba>
 80096d8:	1961      	adds	r1, r4, r5
 80096da:	42a3      	cmp	r3, r4
 80096dc:	6025      	str	r5, [r4, #0]
 80096de:	bf18      	it	ne
 80096e0:	6059      	strne	r1, [r3, #4]
 80096e2:	6863      	ldr	r3, [r4, #4]
 80096e4:	bf08      	it	eq
 80096e6:	6031      	streq	r1, [r6, #0]
 80096e8:	5162      	str	r2, [r4, r5]
 80096ea:	604b      	str	r3, [r1, #4]
 80096ec:	4638      	mov	r0, r7
 80096ee:	f104 060b 	add.w	r6, r4, #11
 80096f2:	f000 f9ed 	bl	8009ad0 <__malloc_unlock>
 80096f6:	f026 0607 	bic.w	r6, r6, #7
 80096fa:	1d23      	adds	r3, r4, #4
 80096fc:	1af2      	subs	r2, r6, r3
 80096fe:	d0b6      	beq.n	800966e <_malloc_r+0x22>
 8009700:	1b9b      	subs	r3, r3, r6
 8009702:	50a3      	str	r3, [r4, r2]
 8009704:	e7b3      	b.n	800966e <_malloc_r+0x22>
 8009706:	6862      	ldr	r2, [r4, #4]
 8009708:	42a3      	cmp	r3, r4
 800970a:	bf0c      	ite	eq
 800970c:	6032      	streq	r2, [r6, #0]
 800970e:	605a      	strne	r2, [r3, #4]
 8009710:	e7ec      	b.n	80096ec <_malloc_r+0xa0>
 8009712:	4623      	mov	r3, r4
 8009714:	6864      	ldr	r4, [r4, #4]
 8009716:	e7b2      	b.n	800967e <_malloc_r+0x32>
 8009718:	4634      	mov	r4, r6
 800971a:	6876      	ldr	r6, [r6, #4]
 800971c:	e7b9      	b.n	8009692 <_malloc_r+0x46>
 800971e:	230c      	movs	r3, #12
 8009720:	603b      	str	r3, [r7, #0]
 8009722:	4638      	mov	r0, r7
 8009724:	f000 f9d4 	bl	8009ad0 <__malloc_unlock>
 8009728:	e7a1      	b.n	800966e <_malloc_r+0x22>
 800972a:	6025      	str	r5, [r4, #0]
 800972c:	e7de      	b.n	80096ec <_malloc_r+0xa0>
 800972e:	bf00      	nop
 8009730:	20000b48 	.word	0x20000b48

08009734 <__ssputs_r>:
 8009734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009738:	688e      	ldr	r6, [r1, #8]
 800973a:	429e      	cmp	r6, r3
 800973c:	4682      	mov	sl, r0
 800973e:	460c      	mov	r4, r1
 8009740:	4690      	mov	r8, r2
 8009742:	461f      	mov	r7, r3
 8009744:	d838      	bhi.n	80097b8 <__ssputs_r+0x84>
 8009746:	898a      	ldrh	r2, [r1, #12]
 8009748:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800974c:	d032      	beq.n	80097b4 <__ssputs_r+0x80>
 800974e:	6825      	ldr	r5, [r4, #0]
 8009750:	6909      	ldr	r1, [r1, #16]
 8009752:	eba5 0901 	sub.w	r9, r5, r1
 8009756:	6965      	ldr	r5, [r4, #20]
 8009758:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800975c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009760:	3301      	adds	r3, #1
 8009762:	444b      	add	r3, r9
 8009764:	106d      	asrs	r5, r5, #1
 8009766:	429d      	cmp	r5, r3
 8009768:	bf38      	it	cc
 800976a:	461d      	movcc	r5, r3
 800976c:	0553      	lsls	r3, r2, #21
 800976e:	d531      	bpl.n	80097d4 <__ssputs_r+0xa0>
 8009770:	4629      	mov	r1, r5
 8009772:	f7ff ff6b 	bl	800964c <_malloc_r>
 8009776:	4606      	mov	r6, r0
 8009778:	b950      	cbnz	r0, 8009790 <__ssputs_r+0x5c>
 800977a:	230c      	movs	r3, #12
 800977c:	f8ca 3000 	str.w	r3, [sl]
 8009780:	89a3      	ldrh	r3, [r4, #12]
 8009782:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009786:	81a3      	strh	r3, [r4, #12]
 8009788:	f04f 30ff 	mov.w	r0, #4294967295
 800978c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009790:	6921      	ldr	r1, [r4, #16]
 8009792:	464a      	mov	r2, r9
 8009794:	f7ff fb46 	bl	8008e24 <memcpy>
 8009798:	89a3      	ldrh	r3, [r4, #12]
 800979a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800979e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097a2:	81a3      	strh	r3, [r4, #12]
 80097a4:	6126      	str	r6, [r4, #16]
 80097a6:	6165      	str	r5, [r4, #20]
 80097a8:	444e      	add	r6, r9
 80097aa:	eba5 0509 	sub.w	r5, r5, r9
 80097ae:	6026      	str	r6, [r4, #0]
 80097b0:	60a5      	str	r5, [r4, #8]
 80097b2:	463e      	mov	r6, r7
 80097b4:	42be      	cmp	r6, r7
 80097b6:	d900      	bls.n	80097ba <__ssputs_r+0x86>
 80097b8:	463e      	mov	r6, r7
 80097ba:	6820      	ldr	r0, [r4, #0]
 80097bc:	4632      	mov	r2, r6
 80097be:	4641      	mov	r1, r8
 80097c0:	f000 f966 	bl	8009a90 <memmove>
 80097c4:	68a3      	ldr	r3, [r4, #8]
 80097c6:	1b9b      	subs	r3, r3, r6
 80097c8:	60a3      	str	r3, [r4, #8]
 80097ca:	6823      	ldr	r3, [r4, #0]
 80097cc:	4433      	add	r3, r6
 80097ce:	6023      	str	r3, [r4, #0]
 80097d0:	2000      	movs	r0, #0
 80097d2:	e7db      	b.n	800978c <__ssputs_r+0x58>
 80097d4:	462a      	mov	r2, r5
 80097d6:	f000 f981 	bl	8009adc <_realloc_r>
 80097da:	4606      	mov	r6, r0
 80097dc:	2800      	cmp	r0, #0
 80097de:	d1e1      	bne.n	80097a4 <__ssputs_r+0x70>
 80097e0:	6921      	ldr	r1, [r4, #16]
 80097e2:	4650      	mov	r0, sl
 80097e4:	f7ff fec6 	bl	8009574 <_free_r>
 80097e8:	e7c7      	b.n	800977a <__ssputs_r+0x46>
	...

080097ec <_svfiprintf_r>:
 80097ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097f0:	4698      	mov	r8, r3
 80097f2:	898b      	ldrh	r3, [r1, #12]
 80097f4:	061b      	lsls	r3, r3, #24
 80097f6:	b09d      	sub	sp, #116	; 0x74
 80097f8:	4607      	mov	r7, r0
 80097fa:	460d      	mov	r5, r1
 80097fc:	4614      	mov	r4, r2
 80097fe:	d50e      	bpl.n	800981e <_svfiprintf_r+0x32>
 8009800:	690b      	ldr	r3, [r1, #16]
 8009802:	b963      	cbnz	r3, 800981e <_svfiprintf_r+0x32>
 8009804:	2140      	movs	r1, #64	; 0x40
 8009806:	f7ff ff21 	bl	800964c <_malloc_r>
 800980a:	6028      	str	r0, [r5, #0]
 800980c:	6128      	str	r0, [r5, #16]
 800980e:	b920      	cbnz	r0, 800981a <_svfiprintf_r+0x2e>
 8009810:	230c      	movs	r3, #12
 8009812:	603b      	str	r3, [r7, #0]
 8009814:	f04f 30ff 	mov.w	r0, #4294967295
 8009818:	e0d1      	b.n	80099be <_svfiprintf_r+0x1d2>
 800981a:	2340      	movs	r3, #64	; 0x40
 800981c:	616b      	str	r3, [r5, #20]
 800981e:	2300      	movs	r3, #0
 8009820:	9309      	str	r3, [sp, #36]	; 0x24
 8009822:	2320      	movs	r3, #32
 8009824:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009828:	f8cd 800c 	str.w	r8, [sp, #12]
 800982c:	2330      	movs	r3, #48	; 0x30
 800982e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80099d8 <_svfiprintf_r+0x1ec>
 8009832:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009836:	f04f 0901 	mov.w	r9, #1
 800983a:	4623      	mov	r3, r4
 800983c:	469a      	mov	sl, r3
 800983e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009842:	b10a      	cbz	r2, 8009848 <_svfiprintf_r+0x5c>
 8009844:	2a25      	cmp	r2, #37	; 0x25
 8009846:	d1f9      	bne.n	800983c <_svfiprintf_r+0x50>
 8009848:	ebba 0b04 	subs.w	fp, sl, r4
 800984c:	d00b      	beq.n	8009866 <_svfiprintf_r+0x7a>
 800984e:	465b      	mov	r3, fp
 8009850:	4622      	mov	r2, r4
 8009852:	4629      	mov	r1, r5
 8009854:	4638      	mov	r0, r7
 8009856:	f7ff ff6d 	bl	8009734 <__ssputs_r>
 800985a:	3001      	adds	r0, #1
 800985c:	f000 80aa 	beq.w	80099b4 <_svfiprintf_r+0x1c8>
 8009860:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009862:	445a      	add	r2, fp
 8009864:	9209      	str	r2, [sp, #36]	; 0x24
 8009866:	f89a 3000 	ldrb.w	r3, [sl]
 800986a:	2b00      	cmp	r3, #0
 800986c:	f000 80a2 	beq.w	80099b4 <_svfiprintf_r+0x1c8>
 8009870:	2300      	movs	r3, #0
 8009872:	f04f 32ff 	mov.w	r2, #4294967295
 8009876:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800987a:	f10a 0a01 	add.w	sl, sl, #1
 800987e:	9304      	str	r3, [sp, #16]
 8009880:	9307      	str	r3, [sp, #28]
 8009882:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009886:	931a      	str	r3, [sp, #104]	; 0x68
 8009888:	4654      	mov	r4, sl
 800988a:	2205      	movs	r2, #5
 800988c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009890:	4851      	ldr	r0, [pc, #324]	; (80099d8 <_svfiprintf_r+0x1ec>)
 8009892:	f7f6 fcc5 	bl	8000220 <memchr>
 8009896:	9a04      	ldr	r2, [sp, #16]
 8009898:	b9d8      	cbnz	r0, 80098d2 <_svfiprintf_r+0xe6>
 800989a:	06d0      	lsls	r0, r2, #27
 800989c:	bf44      	itt	mi
 800989e:	2320      	movmi	r3, #32
 80098a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098a4:	0711      	lsls	r1, r2, #28
 80098a6:	bf44      	itt	mi
 80098a8:	232b      	movmi	r3, #43	; 0x2b
 80098aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098ae:	f89a 3000 	ldrb.w	r3, [sl]
 80098b2:	2b2a      	cmp	r3, #42	; 0x2a
 80098b4:	d015      	beq.n	80098e2 <_svfiprintf_r+0xf6>
 80098b6:	9a07      	ldr	r2, [sp, #28]
 80098b8:	4654      	mov	r4, sl
 80098ba:	2000      	movs	r0, #0
 80098bc:	f04f 0c0a 	mov.w	ip, #10
 80098c0:	4621      	mov	r1, r4
 80098c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098c6:	3b30      	subs	r3, #48	; 0x30
 80098c8:	2b09      	cmp	r3, #9
 80098ca:	d94e      	bls.n	800996a <_svfiprintf_r+0x17e>
 80098cc:	b1b0      	cbz	r0, 80098fc <_svfiprintf_r+0x110>
 80098ce:	9207      	str	r2, [sp, #28]
 80098d0:	e014      	b.n	80098fc <_svfiprintf_r+0x110>
 80098d2:	eba0 0308 	sub.w	r3, r0, r8
 80098d6:	fa09 f303 	lsl.w	r3, r9, r3
 80098da:	4313      	orrs	r3, r2
 80098dc:	9304      	str	r3, [sp, #16]
 80098de:	46a2      	mov	sl, r4
 80098e0:	e7d2      	b.n	8009888 <_svfiprintf_r+0x9c>
 80098e2:	9b03      	ldr	r3, [sp, #12]
 80098e4:	1d19      	adds	r1, r3, #4
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	9103      	str	r1, [sp, #12]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	bfbb      	ittet	lt
 80098ee:	425b      	neglt	r3, r3
 80098f0:	f042 0202 	orrlt.w	r2, r2, #2
 80098f4:	9307      	strge	r3, [sp, #28]
 80098f6:	9307      	strlt	r3, [sp, #28]
 80098f8:	bfb8      	it	lt
 80098fa:	9204      	strlt	r2, [sp, #16]
 80098fc:	7823      	ldrb	r3, [r4, #0]
 80098fe:	2b2e      	cmp	r3, #46	; 0x2e
 8009900:	d10c      	bne.n	800991c <_svfiprintf_r+0x130>
 8009902:	7863      	ldrb	r3, [r4, #1]
 8009904:	2b2a      	cmp	r3, #42	; 0x2a
 8009906:	d135      	bne.n	8009974 <_svfiprintf_r+0x188>
 8009908:	9b03      	ldr	r3, [sp, #12]
 800990a:	1d1a      	adds	r2, r3, #4
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	9203      	str	r2, [sp, #12]
 8009910:	2b00      	cmp	r3, #0
 8009912:	bfb8      	it	lt
 8009914:	f04f 33ff 	movlt.w	r3, #4294967295
 8009918:	3402      	adds	r4, #2
 800991a:	9305      	str	r3, [sp, #20]
 800991c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80099e8 <_svfiprintf_r+0x1fc>
 8009920:	7821      	ldrb	r1, [r4, #0]
 8009922:	2203      	movs	r2, #3
 8009924:	4650      	mov	r0, sl
 8009926:	f7f6 fc7b 	bl	8000220 <memchr>
 800992a:	b140      	cbz	r0, 800993e <_svfiprintf_r+0x152>
 800992c:	2340      	movs	r3, #64	; 0x40
 800992e:	eba0 000a 	sub.w	r0, r0, sl
 8009932:	fa03 f000 	lsl.w	r0, r3, r0
 8009936:	9b04      	ldr	r3, [sp, #16]
 8009938:	4303      	orrs	r3, r0
 800993a:	3401      	adds	r4, #1
 800993c:	9304      	str	r3, [sp, #16]
 800993e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009942:	4826      	ldr	r0, [pc, #152]	; (80099dc <_svfiprintf_r+0x1f0>)
 8009944:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009948:	2206      	movs	r2, #6
 800994a:	f7f6 fc69 	bl	8000220 <memchr>
 800994e:	2800      	cmp	r0, #0
 8009950:	d038      	beq.n	80099c4 <_svfiprintf_r+0x1d8>
 8009952:	4b23      	ldr	r3, [pc, #140]	; (80099e0 <_svfiprintf_r+0x1f4>)
 8009954:	bb1b      	cbnz	r3, 800999e <_svfiprintf_r+0x1b2>
 8009956:	9b03      	ldr	r3, [sp, #12]
 8009958:	3307      	adds	r3, #7
 800995a:	f023 0307 	bic.w	r3, r3, #7
 800995e:	3308      	adds	r3, #8
 8009960:	9303      	str	r3, [sp, #12]
 8009962:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009964:	4433      	add	r3, r6
 8009966:	9309      	str	r3, [sp, #36]	; 0x24
 8009968:	e767      	b.n	800983a <_svfiprintf_r+0x4e>
 800996a:	fb0c 3202 	mla	r2, ip, r2, r3
 800996e:	460c      	mov	r4, r1
 8009970:	2001      	movs	r0, #1
 8009972:	e7a5      	b.n	80098c0 <_svfiprintf_r+0xd4>
 8009974:	2300      	movs	r3, #0
 8009976:	3401      	adds	r4, #1
 8009978:	9305      	str	r3, [sp, #20]
 800997a:	4619      	mov	r1, r3
 800997c:	f04f 0c0a 	mov.w	ip, #10
 8009980:	4620      	mov	r0, r4
 8009982:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009986:	3a30      	subs	r2, #48	; 0x30
 8009988:	2a09      	cmp	r2, #9
 800998a:	d903      	bls.n	8009994 <_svfiprintf_r+0x1a8>
 800998c:	2b00      	cmp	r3, #0
 800998e:	d0c5      	beq.n	800991c <_svfiprintf_r+0x130>
 8009990:	9105      	str	r1, [sp, #20]
 8009992:	e7c3      	b.n	800991c <_svfiprintf_r+0x130>
 8009994:	fb0c 2101 	mla	r1, ip, r1, r2
 8009998:	4604      	mov	r4, r0
 800999a:	2301      	movs	r3, #1
 800999c:	e7f0      	b.n	8009980 <_svfiprintf_r+0x194>
 800999e:	ab03      	add	r3, sp, #12
 80099a0:	9300      	str	r3, [sp, #0]
 80099a2:	462a      	mov	r2, r5
 80099a4:	4b0f      	ldr	r3, [pc, #60]	; (80099e4 <_svfiprintf_r+0x1f8>)
 80099a6:	a904      	add	r1, sp, #16
 80099a8:	4638      	mov	r0, r7
 80099aa:	f7fd ffb7 	bl	800791c <_printf_float>
 80099ae:	1c42      	adds	r2, r0, #1
 80099b0:	4606      	mov	r6, r0
 80099b2:	d1d6      	bne.n	8009962 <_svfiprintf_r+0x176>
 80099b4:	89ab      	ldrh	r3, [r5, #12]
 80099b6:	065b      	lsls	r3, r3, #25
 80099b8:	f53f af2c 	bmi.w	8009814 <_svfiprintf_r+0x28>
 80099bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80099be:	b01d      	add	sp, #116	; 0x74
 80099c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099c4:	ab03      	add	r3, sp, #12
 80099c6:	9300      	str	r3, [sp, #0]
 80099c8:	462a      	mov	r2, r5
 80099ca:	4b06      	ldr	r3, [pc, #24]	; (80099e4 <_svfiprintf_r+0x1f8>)
 80099cc:	a904      	add	r1, sp, #16
 80099ce:	4638      	mov	r0, r7
 80099d0:	f7fe fa48 	bl	8007e64 <_printf_i>
 80099d4:	e7eb      	b.n	80099ae <_svfiprintf_r+0x1c2>
 80099d6:	bf00      	nop
 80099d8:	0800a834 	.word	0x0800a834
 80099dc:	0800a83e 	.word	0x0800a83e
 80099e0:	0800791d 	.word	0x0800791d
 80099e4:	08009735 	.word	0x08009735
 80099e8:	0800a83a 	.word	0x0800a83a

080099ec <_sbrk_r>:
 80099ec:	b538      	push	{r3, r4, r5, lr}
 80099ee:	4d06      	ldr	r5, [pc, #24]	; (8009a08 <_sbrk_r+0x1c>)
 80099f0:	2300      	movs	r3, #0
 80099f2:	4604      	mov	r4, r0
 80099f4:	4608      	mov	r0, r1
 80099f6:	602b      	str	r3, [r5, #0]
 80099f8:	f7f8 fe50 	bl	800269c <_sbrk>
 80099fc:	1c43      	adds	r3, r0, #1
 80099fe:	d102      	bne.n	8009a06 <_sbrk_r+0x1a>
 8009a00:	682b      	ldr	r3, [r5, #0]
 8009a02:	b103      	cbz	r3, 8009a06 <_sbrk_r+0x1a>
 8009a04:	6023      	str	r3, [r4, #0]
 8009a06:	bd38      	pop	{r3, r4, r5, pc}
 8009a08:	20000b50 	.word	0x20000b50

08009a0c <__assert_func>:
 8009a0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a0e:	4614      	mov	r4, r2
 8009a10:	461a      	mov	r2, r3
 8009a12:	4b09      	ldr	r3, [pc, #36]	; (8009a38 <__assert_func+0x2c>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	4605      	mov	r5, r0
 8009a18:	68d8      	ldr	r0, [r3, #12]
 8009a1a:	b14c      	cbz	r4, 8009a30 <__assert_func+0x24>
 8009a1c:	4b07      	ldr	r3, [pc, #28]	; (8009a3c <__assert_func+0x30>)
 8009a1e:	9100      	str	r1, [sp, #0]
 8009a20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a24:	4906      	ldr	r1, [pc, #24]	; (8009a40 <__assert_func+0x34>)
 8009a26:	462b      	mov	r3, r5
 8009a28:	f000 f80e 	bl	8009a48 <fiprintf>
 8009a2c:	f000 faac 	bl	8009f88 <abort>
 8009a30:	4b04      	ldr	r3, [pc, #16]	; (8009a44 <__assert_func+0x38>)
 8009a32:	461c      	mov	r4, r3
 8009a34:	e7f3      	b.n	8009a1e <__assert_func+0x12>
 8009a36:	bf00      	nop
 8009a38:	20000018 	.word	0x20000018
 8009a3c:	0800a845 	.word	0x0800a845
 8009a40:	0800a852 	.word	0x0800a852
 8009a44:	0800a880 	.word	0x0800a880

08009a48 <fiprintf>:
 8009a48:	b40e      	push	{r1, r2, r3}
 8009a4a:	b503      	push	{r0, r1, lr}
 8009a4c:	4601      	mov	r1, r0
 8009a4e:	ab03      	add	r3, sp, #12
 8009a50:	4805      	ldr	r0, [pc, #20]	; (8009a68 <fiprintf+0x20>)
 8009a52:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a56:	6800      	ldr	r0, [r0, #0]
 8009a58:	9301      	str	r3, [sp, #4]
 8009a5a:	f000 f897 	bl	8009b8c <_vfiprintf_r>
 8009a5e:	b002      	add	sp, #8
 8009a60:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a64:	b003      	add	sp, #12
 8009a66:	4770      	bx	lr
 8009a68:	20000018 	.word	0x20000018

08009a6c <__ascii_mbtowc>:
 8009a6c:	b082      	sub	sp, #8
 8009a6e:	b901      	cbnz	r1, 8009a72 <__ascii_mbtowc+0x6>
 8009a70:	a901      	add	r1, sp, #4
 8009a72:	b142      	cbz	r2, 8009a86 <__ascii_mbtowc+0x1a>
 8009a74:	b14b      	cbz	r3, 8009a8a <__ascii_mbtowc+0x1e>
 8009a76:	7813      	ldrb	r3, [r2, #0]
 8009a78:	600b      	str	r3, [r1, #0]
 8009a7a:	7812      	ldrb	r2, [r2, #0]
 8009a7c:	1e10      	subs	r0, r2, #0
 8009a7e:	bf18      	it	ne
 8009a80:	2001      	movne	r0, #1
 8009a82:	b002      	add	sp, #8
 8009a84:	4770      	bx	lr
 8009a86:	4610      	mov	r0, r2
 8009a88:	e7fb      	b.n	8009a82 <__ascii_mbtowc+0x16>
 8009a8a:	f06f 0001 	mvn.w	r0, #1
 8009a8e:	e7f8      	b.n	8009a82 <__ascii_mbtowc+0x16>

08009a90 <memmove>:
 8009a90:	4288      	cmp	r0, r1
 8009a92:	b510      	push	{r4, lr}
 8009a94:	eb01 0402 	add.w	r4, r1, r2
 8009a98:	d902      	bls.n	8009aa0 <memmove+0x10>
 8009a9a:	4284      	cmp	r4, r0
 8009a9c:	4623      	mov	r3, r4
 8009a9e:	d807      	bhi.n	8009ab0 <memmove+0x20>
 8009aa0:	1e43      	subs	r3, r0, #1
 8009aa2:	42a1      	cmp	r1, r4
 8009aa4:	d008      	beq.n	8009ab8 <memmove+0x28>
 8009aa6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009aaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009aae:	e7f8      	b.n	8009aa2 <memmove+0x12>
 8009ab0:	4402      	add	r2, r0
 8009ab2:	4601      	mov	r1, r0
 8009ab4:	428a      	cmp	r2, r1
 8009ab6:	d100      	bne.n	8009aba <memmove+0x2a>
 8009ab8:	bd10      	pop	{r4, pc}
 8009aba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009abe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ac2:	e7f7      	b.n	8009ab4 <memmove+0x24>

08009ac4 <__malloc_lock>:
 8009ac4:	4801      	ldr	r0, [pc, #4]	; (8009acc <__malloc_lock+0x8>)
 8009ac6:	f000 bc1f 	b.w	800a308 <__retarget_lock_acquire_recursive>
 8009aca:	bf00      	nop
 8009acc:	20000b54 	.word	0x20000b54

08009ad0 <__malloc_unlock>:
 8009ad0:	4801      	ldr	r0, [pc, #4]	; (8009ad8 <__malloc_unlock+0x8>)
 8009ad2:	f000 bc1a 	b.w	800a30a <__retarget_lock_release_recursive>
 8009ad6:	bf00      	nop
 8009ad8:	20000b54 	.word	0x20000b54

08009adc <_realloc_r>:
 8009adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ae0:	4680      	mov	r8, r0
 8009ae2:	4614      	mov	r4, r2
 8009ae4:	460e      	mov	r6, r1
 8009ae6:	b921      	cbnz	r1, 8009af2 <_realloc_r+0x16>
 8009ae8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009aec:	4611      	mov	r1, r2
 8009aee:	f7ff bdad 	b.w	800964c <_malloc_r>
 8009af2:	b92a      	cbnz	r2, 8009b00 <_realloc_r+0x24>
 8009af4:	f7ff fd3e 	bl	8009574 <_free_r>
 8009af8:	4625      	mov	r5, r4
 8009afa:	4628      	mov	r0, r5
 8009afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b00:	f000 fc6a 	bl	800a3d8 <_malloc_usable_size_r>
 8009b04:	4284      	cmp	r4, r0
 8009b06:	4607      	mov	r7, r0
 8009b08:	d802      	bhi.n	8009b10 <_realloc_r+0x34>
 8009b0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009b0e:	d812      	bhi.n	8009b36 <_realloc_r+0x5a>
 8009b10:	4621      	mov	r1, r4
 8009b12:	4640      	mov	r0, r8
 8009b14:	f7ff fd9a 	bl	800964c <_malloc_r>
 8009b18:	4605      	mov	r5, r0
 8009b1a:	2800      	cmp	r0, #0
 8009b1c:	d0ed      	beq.n	8009afa <_realloc_r+0x1e>
 8009b1e:	42bc      	cmp	r4, r7
 8009b20:	4622      	mov	r2, r4
 8009b22:	4631      	mov	r1, r6
 8009b24:	bf28      	it	cs
 8009b26:	463a      	movcs	r2, r7
 8009b28:	f7ff f97c 	bl	8008e24 <memcpy>
 8009b2c:	4631      	mov	r1, r6
 8009b2e:	4640      	mov	r0, r8
 8009b30:	f7ff fd20 	bl	8009574 <_free_r>
 8009b34:	e7e1      	b.n	8009afa <_realloc_r+0x1e>
 8009b36:	4635      	mov	r5, r6
 8009b38:	e7df      	b.n	8009afa <_realloc_r+0x1e>

08009b3a <__sfputc_r>:
 8009b3a:	6893      	ldr	r3, [r2, #8]
 8009b3c:	3b01      	subs	r3, #1
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	b410      	push	{r4}
 8009b42:	6093      	str	r3, [r2, #8]
 8009b44:	da08      	bge.n	8009b58 <__sfputc_r+0x1e>
 8009b46:	6994      	ldr	r4, [r2, #24]
 8009b48:	42a3      	cmp	r3, r4
 8009b4a:	db01      	blt.n	8009b50 <__sfputc_r+0x16>
 8009b4c:	290a      	cmp	r1, #10
 8009b4e:	d103      	bne.n	8009b58 <__sfputc_r+0x1e>
 8009b50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b54:	f000 b94a 	b.w	8009dec <__swbuf_r>
 8009b58:	6813      	ldr	r3, [r2, #0]
 8009b5a:	1c58      	adds	r0, r3, #1
 8009b5c:	6010      	str	r0, [r2, #0]
 8009b5e:	7019      	strb	r1, [r3, #0]
 8009b60:	4608      	mov	r0, r1
 8009b62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <__sfputs_r>:
 8009b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b6a:	4606      	mov	r6, r0
 8009b6c:	460f      	mov	r7, r1
 8009b6e:	4614      	mov	r4, r2
 8009b70:	18d5      	adds	r5, r2, r3
 8009b72:	42ac      	cmp	r4, r5
 8009b74:	d101      	bne.n	8009b7a <__sfputs_r+0x12>
 8009b76:	2000      	movs	r0, #0
 8009b78:	e007      	b.n	8009b8a <__sfputs_r+0x22>
 8009b7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b7e:	463a      	mov	r2, r7
 8009b80:	4630      	mov	r0, r6
 8009b82:	f7ff ffda 	bl	8009b3a <__sfputc_r>
 8009b86:	1c43      	adds	r3, r0, #1
 8009b88:	d1f3      	bne.n	8009b72 <__sfputs_r+0xa>
 8009b8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009b8c <_vfiprintf_r>:
 8009b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b90:	460d      	mov	r5, r1
 8009b92:	b09d      	sub	sp, #116	; 0x74
 8009b94:	4614      	mov	r4, r2
 8009b96:	4698      	mov	r8, r3
 8009b98:	4606      	mov	r6, r0
 8009b9a:	b118      	cbz	r0, 8009ba4 <_vfiprintf_r+0x18>
 8009b9c:	6983      	ldr	r3, [r0, #24]
 8009b9e:	b90b      	cbnz	r3, 8009ba4 <_vfiprintf_r+0x18>
 8009ba0:	f000 fb14 	bl	800a1cc <__sinit>
 8009ba4:	4b89      	ldr	r3, [pc, #548]	; (8009dcc <_vfiprintf_r+0x240>)
 8009ba6:	429d      	cmp	r5, r3
 8009ba8:	d11b      	bne.n	8009be2 <_vfiprintf_r+0x56>
 8009baa:	6875      	ldr	r5, [r6, #4]
 8009bac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bae:	07d9      	lsls	r1, r3, #31
 8009bb0:	d405      	bmi.n	8009bbe <_vfiprintf_r+0x32>
 8009bb2:	89ab      	ldrh	r3, [r5, #12]
 8009bb4:	059a      	lsls	r2, r3, #22
 8009bb6:	d402      	bmi.n	8009bbe <_vfiprintf_r+0x32>
 8009bb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009bba:	f000 fba5 	bl	800a308 <__retarget_lock_acquire_recursive>
 8009bbe:	89ab      	ldrh	r3, [r5, #12]
 8009bc0:	071b      	lsls	r3, r3, #28
 8009bc2:	d501      	bpl.n	8009bc8 <_vfiprintf_r+0x3c>
 8009bc4:	692b      	ldr	r3, [r5, #16]
 8009bc6:	b9eb      	cbnz	r3, 8009c04 <_vfiprintf_r+0x78>
 8009bc8:	4629      	mov	r1, r5
 8009bca:	4630      	mov	r0, r6
 8009bcc:	f000 f96e 	bl	8009eac <__swsetup_r>
 8009bd0:	b1c0      	cbz	r0, 8009c04 <_vfiprintf_r+0x78>
 8009bd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bd4:	07dc      	lsls	r4, r3, #31
 8009bd6:	d50e      	bpl.n	8009bf6 <_vfiprintf_r+0x6a>
 8009bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bdc:	b01d      	add	sp, #116	; 0x74
 8009bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009be2:	4b7b      	ldr	r3, [pc, #492]	; (8009dd0 <_vfiprintf_r+0x244>)
 8009be4:	429d      	cmp	r5, r3
 8009be6:	d101      	bne.n	8009bec <_vfiprintf_r+0x60>
 8009be8:	68b5      	ldr	r5, [r6, #8]
 8009bea:	e7df      	b.n	8009bac <_vfiprintf_r+0x20>
 8009bec:	4b79      	ldr	r3, [pc, #484]	; (8009dd4 <_vfiprintf_r+0x248>)
 8009bee:	429d      	cmp	r5, r3
 8009bf0:	bf08      	it	eq
 8009bf2:	68f5      	ldreq	r5, [r6, #12]
 8009bf4:	e7da      	b.n	8009bac <_vfiprintf_r+0x20>
 8009bf6:	89ab      	ldrh	r3, [r5, #12]
 8009bf8:	0598      	lsls	r0, r3, #22
 8009bfa:	d4ed      	bmi.n	8009bd8 <_vfiprintf_r+0x4c>
 8009bfc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009bfe:	f000 fb84 	bl	800a30a <__retarget_lock_release_recursive>
 8009c02:	e7e9      	b.n	8009bd8 <_vfiprintf_r+0x4c>
 8009c04:	2300      	movs	r3, #0
 8009c06:	9309      	str	r3, [sp, #36]	; 0x24
 8009c08:	2320      	movs	r3, #32
 8009c0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c12:	2330      	movs	r3, #48	; 0x30
 8009c14:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009dd8 <_vfiprintf_r+0x24c>
 8009c18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c1c:	f04f 0901 	mov.w	r9, #1
 8009c20:	4623      	mov	r3, r4
 8009c22:	469a      	mov	sl, r3
 8009c24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c28:	b10a      	cbz	r2, 8009c2e <_vfiprintf_r+0xa2>
 8009c2a:	2a25      	cmp	r2, #37	; 0x25
 8009c2c:	d1f9      	bne.n	8009c22 <_vfiprintf_r+0x96>
 8009c2e:	ebba 0b04 	subs.w	fp, sl, r4
 8009c32:	d00b      	beq.n	8009c4c <_vfiprintf_r+0xc0>
 8009c34:	465b      	mov	r3, fp
 8009c36:	4622      	mov	r2, r4
 8009c38:	4629      	mov	r1, r5
 8009c3a:	4630      	mov	r0, r6
 8009c3c:	f7ff ff94 	bl	8009b68 <__sfputs_r>
 8009c40:	3001      	adds	r0, #1
 8009c42:	f000 80aa 	beq.w	8009d9a <_vfiprintf_r+0x20e>
 8009c46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c48:	445a      	add	r2, fp
 8009c4a:	9209      	str	r2, [sp, #36]	; 0x24
 8009c4c:	f89a 3000 	ldrb.w	r3, [sl]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	f000 80a2 	beq.w	8009d9a <_vfiprintf_r+0x20e>
 8009c56:	2300      	movs	r3, #0
 8009c58:	f04f 32ff 	mov.w	r2, #4294967295
 8009c5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c60:	f10a 0a01 	add.w	sl, sl, #1
 8009c64:	9304      	str	r3, [sp, #16]
 8009c66:	9307      	str	r3, [sp, #28]
 8009c68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c6c:	931a      	str	r3, [sp, #104]	; 0x68
 8009c6e:	4654      	mov	r4, sl
 8009c70:	2205      	movs	r2, #5
 8009c72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c76:	4858      	ldr	r0, [pc, #352]	; (8009dd8 <_vfiprintf_r+0x24c>)
 8009c78:	f7f6 fad2 	bl	8000220 <memchr>
 8009c7c:	9a04      	ldr	r2, [sp, #16]
 8009c7e:	b9d8      	cbnz	r0, 8009cb8 <_vfiprintf_r+0x12c>
 8009c80:	06d1      	lsls	r1, r2, #27
 8009c82:	bf44      	itt	mi
 8009c84:	2320      	movmi	r3, #32
 8009c86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c8a:	0713      	lsls	r3, r2, #28
 8009c8c:	bf44      	itt	mi
 8009c8e:	232b      	movmi	r3, #43	; 0x2b
 8009c90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c94:	f89a 3000 	ldrb.w	r3, [sl]
 8009c98:	2b2a      	cmp	r3, #42	; 0x2a
 8009c9a:	d015      	beq.n	8009cc8 <_vfiprintf_r+0x13c>
 8009c9c:	9a07      	ldr	r2, [sp, #28]
 8009c9e:	4654      	mov	r4, sl
 8009ca0:	2000      	movs	r0, #0
 8009ca2:	f04f 0c0a 	mov.w	ip, #10
 8009ca6:	4621      	mov	r1, r4
 8009ca8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cac:	3b30      	subs	r3, #48	; 0x30
 8009cae:	2b09      	cmp	r3, #9
 8009cb0:	d94e      	bls.n	8009d50 <_vfiprintf_r+0x1c4>
 8009cb2:	b1b0      	cbz	r0, 8009ce2 <_vfiprintf_r+0x156>
 8009cb4:	9207      	str	r2, [sp, #28]
 8009cb6:	e014      	b.n	8009ce2 <_vfiprintf_r+0x156>
 8009cb8:	eba0 0308 	sub.w	r3, r0, r8
 8009cbc:	fa09 f303 	lsl.w	r3, r9, r3
 8009cc0:	4313      	orrs	r3, r2
 8009cc2:	9304      	str	r3, [sp, #16]
 8009cc4:	46a2      	mov	sl, r4
 8009cc6:	e7d2      	b.n	8009c6e <_vfiprintf_r+0xe2>
 8009cc8:	9b03      	ldr	r3, [sp, #12]
 8009cca:	1d19      	adds	r1, r3, #4
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	9103      	str	r1, [sp, #12]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	bfbb      	ittet	lt
 8009cd4:	425b      	neglt	r3, r3
 8009cd6:	f042 0202 	orrlt.w	r2, r2, #2
 8009cda:	9307      	strge	r3, [sp, #28]
 8009cdc:	9307      	strlt	r3, [sp, #28]
 8009cde:	bfb8      	it	lt
 8009ce0:	9204      	strlt	r2, [sp, #16]
 8009ce2:	7823      	ldrb	r3, [r4, #0]
 8009ce4:	2b2e      	cmp	r3, #46	; 0x2e
 8009ce6:	d10c      	bne.n	8009d02 <_vfiprintf_r+0x176>
 8009ce8:	7863      	ldrb	r3, [r4, #1]
 8009cea:	2b2a      	cmp	r3, #42	; 0x2a
 8009cec:	d135      	bne.n	8009d5a <_vfiprintf_r+0x1ce>
 8009cee:	9b03      	ldr	r3, [sp, #12]
 8009cf0:	1d1a      	adds	r2, r3, #4
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	9203      	str	r2, [sp, #12]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	bfb8      	it	lt
 8009cfa:	f04f 33ff 	movlt.w	r3, #4294967295
 8009cfe:	3402      	adds	r4, #2
 8009d00:	9305      	str	r3, [sp, #20]
 8009d02:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009de8 <_vfiprintf_r+0x25c>
 8009d06:	7821      	ldrb	r1, [r4, #0]
 8009d08:	2203      	movs	r2, #3
 8009d0a:	4650      	mov	r0, sl
 8009d0c:	f7f6 fa88 	bl	8000220 <memchr>
 8009d10:	b140      	cbz	r0, 8009d24 <_vfiprintf_r+0x198>
 8009d12:	2340      	movs	r3, #64	; 0x40
 8009d14:	eba0 000a 	sub.w	r0, r0, sl
 8009d18:	fa03 f000 	lsl.w	r0, r3, r0
 8009d1c:	9b04      	ldr	r3, [sp, #16]
 8009d1e:	4303      	orrs	r3, r0
 8009d20:	3401      	adds	r4, #1
 8009d22:	9304      	str	r3, [sp, #16]
 8009d24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d28:	482c      	ldr	r0, [pc, #176]	; (8009ddc <_vfiprintf_r+0x250>)
 8009d2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d2e:	2206      	movs	r2, #6
 8009d30:	f7f6 fa76 	bl	8000220 <memchr>
 8009d34:	2800      	cmp	r0, #0
 8009d36:	d03f      	beq.n	8009db8 <_vfiprintf_r+0x22c>
 8009d38:	4b29      	ldr	r3, [pc, #164]	; (8009de0 <_vfiprintf_r+0x254>)
 8009d3a:	bb1b      	cbnz	r3, 8009d84 <_vfiprintf_r+0x1f8>
 8009d3c:	9b03      	ldr	r3, [sp, #12]
 8009d3e:	3307      	adds	r3, #7
 8009d40:	f023 0307 	bic.w	r3, r3, #7
 8009d44:	3308      	adds	r3, #8
 8009d46:	9303      	str	r3, [sp, #12]
 8009d48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d4a:	443b      	add	r3, r7
 8009d4c:	9309      	str	r3, [sp, #36]	; 0x24
 8009d4e:	e767      	b.n	8009c20 <_vfiprintf_r+0x94>
 8009d50:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d54:	460c      	mov	r4, r1
 8009d56:	2001      	movs	r0, #1
 8009d58:	e7a5      	b.n	8009ca6 <_vfiprintf_r+0x11a>
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	3401      	adds	r4, #1
 8009d5e:	9305      	str	r3, [sp, #20]
 8009d60:	4619      	mov	r1, r3
 8009d62:	f04f 0c0a 	mov.w	ip, #10
 8009d66:	4620      	mov	r0, r4
 8009d68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d6c:	3a30      	subs	r2, #48	; 0x30
 8009d6e:	2a09      	cmp	r2, #9
 8009d70:	d903      	bls.n	8009d7a <_vfiprintf_r+0x1ee>
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d0c5      	beq.n	8009d02 <_vfiprintf_r+0x176>
 8009d76:	9105      	str	r1, [sp, #20]
 8009d78:	e7c3      	b.n	8009d02 <_vfiprintf_r+0x176>
 8009d7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d7e:	4604      	mov	r4, r0
 8009d80:	2301      	movs	r3, #1
 8009d82:	e7f0      	b.n	8009d66 <_vfiprintf_r+0x1da>
 8009d84:	ab03      	add	r3, sp, #12
 8009d86:	9300      	str	r3, [sp, #0]
 8009d88:	462a      	mov	r2, r5
 8009d8a:	4b16      	ldr	r3, [pc, #88]	; (8009de4 <_vfiprintf_r+0x258>)
 8009d8c:	a904      	add	r1, sp, #16
 8009d8e:	4630      	mov	r0, r6
 8009d90:	f7fd fdc4 	bl	800791c <_printf_float>
 8009d94:	4607      	mov	r7, r0
 8009d96:	1c78      	adds	r0, r7, #1
 8009d98:	d1d6      	bne.n	8009d48 <_vfiprintf_r+0x1bc>
 8009d9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d9c:	07d9      	lsls	r1, r3, #31
 8009d9e:	d405      	bmi.n	8009dac <_vfiprintf_r+0x220>
 8009da0:	89ab      	ldrh	r3, [r5, #12]
 8009da2:	059a      	lsls	r2, r3, #22
 8009da4:	d402      	bmi.n	8009dac <_vfiprintf_r+0x220>
 8009da6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009da8:	f000 faaf 	bl	800a30a <__retarget_lock_release_recursive>
 8009dac:	89ab      	ldrh	r3, [r5, #12]
 8009dae:	065b      	lsls	r3, r3, #25
 8009db0:	f53f af12 	bmi.w	8009bd8 <_vfiprintf_r+0x4c>
 8009db4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009db6:	e711      	b.n	8009bdc <_vfiprintf_r+0x50>
 8009db8:	ab03      	add	r3, sp, #12
 8009dba:	9300      	str	r3, [sp, #0]
 8009dbc:	462a      	mov	r2, r5
 8009dbe:	4b09      	ldr	r3, [pc, #36]	; (8009de4 <_vfiprintf_r+0x258>)
 8009dc0:	a904      	add	r1, sp, #16
 8009dc2:	4630      	mov	r0, r6
 8009dc4:	f7fe f84e 	bl	8007e64 <_printf_i>
 8009dc8:	e7e4      	b.n	8009d94 <_vfiprintf_r+0x208>
 8009dca:	bf00      	nop
 8009dcc:	0800a9ac 	.word	0x0800a9ac
 8009dd0:	0800a9cc 	.word	0x0800a9cc
 8009dd4:	0800a98c 	.word	0x0800a98c
 8009dd8:	0800a834 	.word	0x0800a834
 8009ddc:	0800a83e 	.word	0x0800a83e
 8009de0:	0800791d 	.word	0x0800791d
 8009de4:	08009b69 	.word	0x08009b69
 8009de8:	0800a83a 	.word	0x0800a83a

08009dec <__swbuf_r>:
 8009dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dee:	460e      	mov	r6, r1
 8009df0:	4614      	mov	r4, r2
 8009df2:	4605      	mov	r5, r0
 8009df4:	b118      	cbz	r0, 8009dfe <__swbuf_r+0x12>
 8009df6:	6983      	ldr	r3, [r0, #24]
 8009df8:	b90b      	cbnz	r3, 8009dfe <__swbuf_r+0x12>
 8009dfa:	f000 f9e7 	bl	800a1cc <__sinit>
 8009dfe:	4b21      	ldr	r3, [pc, #132]	; (8009e84 <__swbuf_r+0x98>)
 8009e00:	429c      	cmp	r4, r3
 8009e02:	d12b      	bne.n	8009e5c <__swbuf_r+0x70>
 8009e04:	686c      	ldr	r4, [r5, #4]
 8009e06:	69a3      	ldr	r3, [r4, #24]
 8009e08:	60a3      	str	r3, [r4, #8]
 8009e0a:	89a3      	ldrh	r3, [r4, #12]
 8009e0c:	071a      	lsls	r2, r3, #28
 8009e0e:	d52f      	bpl.n	8009e70 <__swbuf_r+0x84>
 8009e10:	6923      	ldr	r3, [r4, #16]
 8009e12:	b36b      	cbz	r3, 8009e70 <__swbuf_r+0x84>
 8009e14:	6923      	ldr	r3, [r4, #16]
 8009e16:	6820      	ldr	r0, [r4, #0]
 8009e18:	1ac0      	subs	r0, r0, r3
 8009e1a:	6963      	ldr	r3, [r4, #20]
 8009e1c:	b2f6      	uxtb	r6, r6
 8009e1e:	4283      	cmp	r3, r0
 8009e20:	4637      	mov	r7, r6
 8009e22:	dc04      	bgt.n	8009e2e <__swbuf_r+0x42>
 8009e24:	4621      	mov	r1, r4
 8009e26:	4628      	mov	r0, r5
 8009e28:	f000 f93c 	bl	800a0a4 <_fflush_r>
 8009e2c:	bb30      	cbnz	r0, 8009e7c <__swbuf_r+0x90>
 8009e2e:	68a3      	ldr	r3, [r4, #8]
 8009e30:	3b01      	subs	r3, #1
 8009e32:	60a3      	str	r3, [r4, #8]
 8009e34:	6823      	ldr	r3, [r4, #0]
 8009e36:	1c5a      	adds	r2, r3, #1
 8009e38:	6022      	str	r2, [r4, #0]
 8009e3a:	701e      	strb	r6, [r3, #0]
 8009e3c:	6963      	ldr	r3, [r4, #20]
 8009e3e:	3001      	adds	r0, #1
 8009e40:	4283      	cmp	r3, r0
 8009e42:	d004      	beq.n	8009e4e <__swbuf_r+0x62>
 8009e44:	89a3      	ldrh	r3, [r4, #12]
 8009e46:	07db      	lsls	r3, r3, #31
 8009e48:	d506      	bpl.n	8009e58 <__swbuf_r+0x6c>
 8009e4a:	2e0a      	cmp	r6, #10
 8009e4c:	d104      	bne.n	8009e58 <__swbuf_r+0x6c>
 8009e4e:	4621      	mov	r1, r4
 8009e50:	4628      	mov	r0, r5
 8009e52:	f000 f927 	bl	800a0a4 <_fflush_r>
 8009e56:	b988      	cbnz	r0, 8009e7c <__swbuf_r+0x90>
 8009e58:	4638      	mov	r0, r7
 8009e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e5c:	4b0a      	ldr	r3, [pc, #40]	; (8009e88 <__swbuf_r+0x9c>)
 8009e5e:	429c      	cmp	r4, r3
 8009e60:	d101      	bne.n	8009e66 <__swbuf_r+0x7a>
 8009e62:	68ac      	ldr	r4, [r5, #8]
 8009e64:	e7cf      	b.n	8009e06 <__swbuf_r+0x1a>
 8009e66:	4b09      	ldr	r3, [pc, #36]	; (8009e8c <__swbuf_r+0xa0>)
 8009e68:	429c      	cmp	r4, r3
 8009e6a:	bf08      	it	eq
 8009e6c:	68ec      	ldreq	r4, [r5, #12]
 8009e6e:	e7ca      	b.n	8009e06 <__swbuf_r+0x1a>
 8009e70:	4621      	mov	r1, r4
 8009e72:	4628      	mov	r0, r5
 8009e74:	f000 f81a 	bl	8009eac <__swsetup_r>
 8009e78:	2800      	cmp	r0, #0
 8009e7a:	d0cb      	beq.n	8009e14 <__swbuf_r+0x28>
 8009e7c:	f04f 37ff 	mov.w	r7, #4294967295
 8009e80:	e7ea      	b.n	8009e58 <__swbuf_r+0x6c>
 8009e82:	bf00      	nop
 8009e84:	0800a9ac 	.word	0x0800a9ac
 8009e88:	0800a9cc 	.word	0x0800a9cc
 8009e8c:	0800a98c 	.word	0x0800a98c

08009e90 <__ascii_wctomb>:
 8009e90:	b149      	cbz	r1, 8009ea6 <__ascii_wctomb+0x16>
 8009e92:	2aff      	cmp	r2, #255	; 0xff
 8009e94:	bf85      	ittet	hi
 8009e96:	238a      	movhi	r3, #138	; 0x8a
 8009e98:	6003      	strhi	r3, [r0, #0]
 8009e9a:	700a      	strbls	r2, [r1, #0]
 8009e9c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009ea0:	bf98      	it	ls
 8009ea2:	2001      	movls	r0, #1
 8009ea4:	4770      	bx	lr
 8009ea6:	4608      	mov	r0, r1
 8009ea8:	4770      	bx	lr
	...

08009eac <__swsetup_r>:
 8009eac:	4b32      	ldr	r3, [pc, #200]	; (8009f78 <__swsetup_r+0xcc>)
 8009eae:	b570      	push	{r4, r5, r6, lr}
 8009eb0:	681d      	ldr	r5, [r3, #0]
 8009eb2:	4606      	mov	r6, r0
 8009eb4:	460c      	mov	r4, r1
 8009eb6:	b125      	cbz	r5, 8009ec2 <__swsetup_r+0x16>
 8009eb8:	69ab      	ldr	r3, [r5, #24]
 8009eba:	b913      	cbnz	r3, 8009ec2 <__swsetup_r+0x16>
 8009ebc:	4628      	mov	r0, r5
 8009ebe:	f000 f985 	bl	800a1cc <__sinit>
 8009ec2:	4b2e      	ldr	r3, [pc, #184]	; (8009f7c <__swsetup_r+0xd0>)
 8009ec4:	429c      	cmp	r4, r3
 8009ec6:	d10f      	bne.n	8009ee8 <__swsetup_r+0x3c>
 8009ec8:	686c      	ldr	r4, [r5, #4]
 8009eca:	89a3      	ldrh	r3, [r4, #12]
 8009ecc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ed0:	0719      	lsls	r1, r3, #28
 8009ed2:	d42c      	bmi.n	8009f2e <__swsetup_r+0x82>
 8009ed4:	06dd      	lsls	r5, r3, #27
 8009ed6:	d411      	bmi.n	8009efc <__swsetup_r+0x50>
 8009ed8:	2309      	movs	r3, #9
 8009eda:	6033      	str	r3, [r6, #0]
 8009edc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009ee0:	81a3      	strh	r3, [r4, #12]
 8009ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ee6:	e03e      	b.n	8009f66 <__swsetup_r+0xba>
 8009ee8:	4b25      	ldr	r3, [pc, #148]	; (8009f80 <__swsetup_r+0xd4>)
 8009eea:	429c      	cmp	r4, r3
 8009eec:	d101      	bne.n	8009ef2 <__swsetup_r+0x46>
 8009eee:	68ac      	ldr	r4, [r5, #8]
 8009ef0:	e7eb      	b.n	8009eca <__swsetup_r+0x1e>
 8009ef2:	4b24      	ldr	r3, [pc, #144]	; (8009f84 <__swsetup_r+0xd8>)
 8009ef4:	429c      	cmp	r4, r3
 8009ef6:	bf08      	it	eq
 8009ef8:	68ec      	ldreq	r4, [r5, #12]
 8009efa:	e7e6      	b.n	8009eca <__swsetup_r+0x1e>
 8009efc:	0758      	lsls	r0, r3, #29
 8009efe:	d512      	bpl.n	8009f26 <__swsetup_r+0x7a>
 8009f00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f02:	b141      	cbz	r1, 8009f16 <__swsetup_r+0x6a>
 8009f04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f08:	4299      	cmp	r1, r3
 8009f0a:	d002      	beq.n	8009f12 <__swsetup_r+0x66>
 8009f0c:	4630      	mov	r0, r6
 8009f0e:	f7ff fb31 	bl	8009574 <_free_r>
 8009f12:	2300      	movs	r3, #0
 8009f14:	6363      	str	r3, [r4, #52]	; 0x34
 8009f16:	89a3      	ldrh	r3, [r4, #12]
 8009f18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009f1c:	81a3      	strh	r3, [r4, #12]
 8009f1e:	2300      	movs	r3, #0
 8009f20:	6063      	str	r3, [r4, #4]
 8009f22:	6923      	ldr	r3, [r4, #16]
 8009f24:	6023      	str	r3, [r4, #0]
 8009f26:	89a3      	ldrh	r3, [r4, #12]
 8009f28:	f043 0308 	orr.w	r3, r3, #8
 8009f2c:	81a3      	strh	r3, [r4, #12]
 8009f2e:	6923      	ldr	r3, [r4, #16]
 8009f30:	b94b      	cbnz	r3, 8009f46 <__swsetup_r+0x9a>
 8009f32:	89a3      	ldrh	r3, [r4, #12]
 8009f34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f3c:	d003      	beq.n	8009f46 <__swsetup_r+0x9a>
 8009f3e:	4621      	mov	r1, r4
 8009f40:	4630      	mov	r0, r6
 8009f42:	f000 fa09 	bl	800a358 <__smakebuf_r>
 8009f46:	89a0      	ldrh	r0, [r4, #12]
 8009f48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f4c:	f010 0301 	ands.w	r3, r0, #1
 8009f50:	d00a      	beq.n	8009f68 <__swsetup_r+0xbc>
 8009f52:	2300      	movs	r3, #0
 8009f54:	60a3      	str	r3, [r4, #8]
 8009f56:	6963      	ldr	r3, [r4, #20]
 8009f58:	425b      	negs	r3, r3
 8009f5a:	61a3      	str	r3, [r4, #24]
 8009f5c:	6923      	ldr	r3, [r4, #16]
 8009f5e:	b943      	cbnz	r3, 8009f72 <__swsetup_r+0xc6>
 8009f60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009f64:	d1ba      	bne.n	8009edc <__swsetup_r+0x30>
 8009f66:	bd70      	pop	{r4, r5, r6, pc}
 8009f68:	0781      	lsls	r1, r0, #30
 8009f6a:	bf58      	it	pl
 8009f6c:	6963      	ldrpl	r3, [r4, #20]
 8009f6e:	60a3      	str	r3, [r4, #8]
 8009f70:	e7f4      	b.n	8009f5c <__swsetup_r+0xb0>
 8009f72:	2000      	movs	r0, #0
 8009f74:	e7f7      	b.n	8009f66 <__swsetup_r+0xba>
 8009f76:	bf00      	nop
 8009f78:	20000018 	.word	0x20000018
 8009f7c:	0800a9ac 	.word	0x0800a9ac
 8009f80:	0800a9cc 	.word	0x0800a9cc
 8009f84:	0800a98c 	.word	0x0800a98c

08009f88 <abort>:
 8009f88:	b508      	push	{r3, lr}
 8009f8a:	2006      	movs	r0, #6
 8009f8c:	f000 fa54 	bl	800a438 <raise>
 8009f90:	2001      	movs	r0, #1
 8009f92:	f7f8 fb0b 	bl	80025ac <_exit>
	...

08009f98 <__sflush_r>:
 8009f98:	898a      	ldrh	r2, [r1, #12]
 8009f9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f9e:	4605      	mov	r5, r0
 8009fa0:	0710      	lsls	r0, r2, #28
 8009fa2:	460c      	mov	r4, r1
 8009fa4:	d458      	bmi.n	800a058 <__sflush_r+0xc0>
 8009fa6:	684b      	ldr	r3, [r1, #4]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	dc05      	bgt.n	8009fb8 <__sflush_r+0x20>
 8009fac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	dc02      	bgt.n	8009fb8 <__sflush_r+0x20>
 8009fb2:	2000      	movs	r0, #0
 8009fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009fba:	2e00      	cmp	r6, #0
 8009fbc:	d0f9      	beq.n	8009fb2 <__sflush_r+0x1a>
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009fc4:	682f      	ldr	r7, [r5, #0]
 8009fc6:	602b      	str	r3, [r5, #0]
 8009fc8:	d032      	beq.n	800a030 <__sflush_r+0x98>
 8009fca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009fcc:	89a3      	ldrh	r3, [r4, #12]
 8009fce:	075a      	lsls	r2, r3, #29
 8009fd0:	d505      	bpl.n	8009fde <__sflush_r+0x46>
 8009fd2:	6863      	ldr	r3, [r4, #4]
 8009fd4:	1ac0      	subs	r0, r0, r3
 8009fd6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009fd8:	b10b      	cbz	r3, 8009fde <__sflush_r+0x46>
 8009fda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009fdc:	1ac0      	subs	r0, r0, r3
 8009fde:	2300      	movs	r3, #0
 8009fe0:	4602      	mov	r2, r0
 8009fe2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009fe4:	6a21      	ldr	r1, [r4, #32]
 8009fe6:	4628      	mov	r0, r5
 8009fe8:	47b0      	blx	r6
 8009fea:	1c43      	adds	r3, r0, #1
 8009fec:	89a3      	ldrh	r3, [r4, #12]
 8009fee:	d106      	bne.n	8009ffe <__sflush_r+0x66>
 8009ff0:	6829      	ldr	r1, [r5, #0]
 8009ff2:	291d      	cmp	r1, #29
 8009ff4:	d82c      	bhi.n	800a050 <__sflush_r+0xb8>
 8009ff6:	4a2a      	ldr	r2, [pc, #168]	; (800a0a0 <__sflush_r+0x108>)
 8009ff8:	40ca      	lsrs	r2, r1
 8009ffa:	07d6      	lsls	r6, r2, #31
 8009ffc:	d528      	bpl.n	800a050 <__sflush_r+0xb8>
 8009ffe:	2200      	movs	r2, #0
 800a000:	6062      	str	r2, [r4, #4]
 800a002:	04d9      	lsls	r1, r3, #19
 800a004:	6922      	ldr	r2, [r4, #16]
 800a006:	6022      	str	r2, [r4, #0]
 800a008:	d504      	bpl.n	800a014 <__sflush_r+0x7c>
 800a00a:	1c42      	adds	r2, r0, #1
 800a00c:	d101      	bne.n	800a012 <__sflush_r+0x7a>
 800a00e:	682b      	ldr	r3, [r5, #0]
 800a010:	b903      	cbnz	r3, 800a014 <__sflush_r+0x7c>
 800a012:	6560      	str	r0, [r4, #84]	; 0x54
 800a014:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a016:	602f      	str	r7, [r5, #0]
 800a018:	2900      	cmp	r1, #0
 800a01a:	d0ca      	beq.n	8009fb2 <__sflush_r+0x1a>
 800a01c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a020:	4299      	cmp	r1, r3
 800a022:	d002      	beq.n	800a02a <__sflush_r+0x92>
 800a024:	4628      	mov	r0, r5
 800a026:	f7ff faa5 	bl	8009574 <_free_r>
 800a02a:	2000      	movs	r0, #0
 800a02c:	6360      	str	r0, [r4, #52]	; 0x34
 800a02e:	e7c1      	b.n	8009fb4 <__sflush_r+0x1c>
 800a030:	6a21      	ldr	r1, [r4, #32]
 800a032:	2301      	movs	r3, #1
 800a034:	4628      	mov	r0, r5
 800a036:	47b0      	blx	r6
 800a038:	1c41      	adds	r1, r0, #1
 800a03a:	d1c7      	bne.n	8009fcc <__sflush_r+0x34>
 800a03c:	682b      	ldr	r3, [r5, #0]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d0c4      	beq.n	8009fcc <__sflush_r+0x34>
 800a042:	2b1d      	cmp	r3, #29
 800a044:	d001      	beq.n	800a04a <__sflush_r+0xb2>
 800a046:	2b16      	cmp	r3, #22
 800a048:	d101      	bne.n	800a04e <__sflush_r+0xb6>
 800a04a:	602f      	str	r7, [r5, #0]
 800a04c:	e7b1      	b.n	8009fb2 <__sflush_r+0x1a>
 800a04e:	89a3      	ldrh	r3, [r4, #12]
 800a050:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a054:	81a3      	strh	r3, [r4, #12]
 800a056:	e7ad      	b.n	8009fb4 <__sflush_r+0x1c>
 800a058:	690f      	ldr	r7, [r1, #16]
 800a05a:	2f00      	cmp	r7, #0
 800a05c:	d0a9      	beq.n	8009fb2 <__sflush_r+0x1a>
 800a05e:	0793      	lsls	r3, r2, #30
 800a060:	680e      	ldr	r6, [r1, #0]
 800a062:	bf08      	it	eq
 800a064:	694b      	ldreq	r3, [r1, #20]
 800a066:	600f      	str	r7, [r1, #0]
 800a068:	bf18      	it	ne
 800a06a:	2300      	movne	r3, #0
 800a06c:	eba6 0807 	sub.w	r8, r6, r7
 800a070:	608b      	str	r3, [r1, #8]
 800a072:	f1b8 0f00 	cmp.w	r8, #0
 800a076:	dd9c      	ble.n	8009fb2 <__sflush_r+0x1a>
 800a078:	6a21      	ldr	r1, [r4, #32]
 800a07a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a07c:	4643      	mov	r3, r8
 800a07e:	463a      	mov	r2, r7
 800a080:	4628      	mov	r0, r5
 800a082:	47b0      	blx	r6
 800a084:	2800      	cmp	r0, #0
 800a086:	dc06      	bgt.n	800a096 <__sflush_r+0xfe>
 800a088:	89a3      	ldrh	r3, [r4, #12]
 800a08a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a08e:	81a3      	strh	r3, [r4, #12]
 800a090:	f04f 30ff 	mov.w	r0, #4294967295
 800a094:	e78e      	b.n	8009fb4 <__sflush_r+0x1c>
 800a096:	4407      	add	r7, r0
 800a098:	eba8 0800 	sub.w	r8, r8, r0
 800a09c:	e7e9      	b.n	800a072 <__sflush_r+0xda>
 800a09e:	bf00      	nop
 800a0a0:	20400001 	.word	0x20400001

0800a0a4 <_fflush_r>:
 800a0a4:	b538      	push	{r3, r4, r5, lr}
 800a0a6:	690b      	ldr	r3, [r1, #16]
 800a0a8:	4605      	mov	r5, r0
 800a0aa:	460c      	mov	r4, r1
 800a0ac:	b913      	cbnz	r3, 800a0b4 <_fflush_r+0x10>
 800a0ae:	2500      	movs	r5, #0
 800a0b0:	4628      	mov	r0, r5
 800a0b2:	bd38      	pop	{r3, r4, r5, pc}
 800a0b4:	b118      	cbz	r0, 800a0be <_fflush_r+0x1a>
 800a0b6:	6983      	ldr	r3, [r0, #24]
 800a0b8:	b90b      	cbnz	r3, 800a0be <_fflush_r+0x1a>
 800a0ba:	f000 f887 	bl	800a1cc <__sinit>
 800a0be:	4b14      	ldr	r3, [pc, #80]	; (800a110 <_fflush_r+0x6c>)
 800a0c0:	429c      	cmp	r4, r3
 800a0c2:	d11b      	bne.n	800a0fc <_fflush_r+0x58>
 800a0c4:	686c      	ldr	r4, [r5, #4]
 800a0c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d0ef      	beq.n	800a0ae <_fflush_r+0xa>
 800a0ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a0d0:	07d0      	lsls	r0, r2, #31
 800a0d2:	d404      	bmi.n	800a0de <_fflush_r+0x3a>
 800a0d4:	0599      	lsls	r1, r3, #22
 800a0d6:	d402      	bmi.n	800a0de <_fflush_r+0x3a>
 800a0d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a0da:	f000 f915 	bl	800a308 <__retarget_lock_acquire_recursive>
 800a0de:	4628      	mov	r0, r5
 800a0e0:	4621      	mov	r1, r4
 800a0e2:	f7ff ff59 	bl	8009f98 <__sflush_r>
 800a0e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a0e8:	07da      	lsls	r2, r3, #31
 800a0ea:	4605      	mov	r5, r0
 800a0ec:	d4e0      	bmi.n	800a0b0 <_fflush_r+0xc>
 800a0ee:	89a3      	ldrh	r3, [r4, #12]
 800a0f0:	059b      	lsls	r3, r3, #22
 800a0f2:	d4dd      	bmi.n	800a0b0 <_fflush_r+0xc>
 800a0f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a0f6:	f000 f908 	bl	800a30a <__retarget_lock_release_recursive>
 800a0fa:	e7d9      	b.n	800a0b0 <_fflush_r+0xc>
 800a0fc:	4b05      	ldr	r3, [pc, #20]	; (800a114 <_fflush_r+0x70>)
 800a0fe:	429c      	cmp	r4, r3
 800a100:	d101      	bne.n	800a106 <_fflush_r+0x62>
 800a102:	68ac      	ldr	r4, [r5, #8]
 800a104:	e7df      	b.n	800a0c6 <_fflush_r+0x22>
 800a106:	4b04      	ldr	r3, [pc, #16]	; (800a118 <_fflush_r+0x74>)
 800a108:	429c      	cmp	r4, r3
 800a10a:	bf08      	it	eq
 800a10c:	68ec      	ldreq	r4, [r5, #12]
 800a10e:	e7da      	b.n	800a0c6 <_fflush_r+0x22>
 800a110:	0800a9ac 	.word	0x0800a9ac
 800a114:	0800a9cc 	.word	0x0800a9cc
 800a118:	0800a98c 	.word	0x0800a98c

0800a11c <std>:
 800a11c:	2300      	movs	r3, #0
 800a11e:	b510      	push	{r4, lr}
 800a120:	4604      	mov	r4, r0
 800a122:	e9c0 3300 	strd	r3, r3, [r0]
 800a126:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a12a:	6083      	str	r3, [r0, #8]
 800a12c:	8181      	strh	r1, [r0, #12]
 800a12e:	6643      	str	r3, [r0, #100]	; 0x64
 800a130:	81c2      	strh	r2, [r0, #14]
 800a132:	6183      	str	r3, [r0, #24]
 800a134:	4619      	mov	r1, r3
 800a136:	2208      	movs	r2, #8
 800a138:	305c      	adds	r0, #92	; 0x5c
 800a13a:	f7fd fb47 	bl	80077cc <memset>
 800a13e:	4b05      	ldr	r3, [pc, #20]	; (800a154 <std+0x38>)
 800a140:	6263      	str	r3, [r4, #36]	; 0x24
 800a142:	4b05      	ldr	r3, [pc, #20]	; (800a158 <std+0x3c>)
 800a144:	62a3      	str	r3, [r4, #40]	; 0x28
 800a146:	4b05      	ldr	r3, [pc, #20]	; (800a15c <std+0x40>)
 800a148:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a14a:	4b05      	ldr	r3, [pc, #20]	; (800a160 <std+0x44>)
 800a14c:	6224      	str	r4, [r4, #32]
 800a14e:	6323      	str	r3, [r4, #48]	; 0x30
 800a150:	bd10      	pop	{r4, pc}
 800a152:	bf00      	nop
 800a154:	0800a471 	.word	0x0800a471
 800a158:	0800a493 	.word	0x0800a493
 800a15c:	0800a4cb 	.word	0x0800a4cb
 800a160:	0800a4ef 	.word	0x0800a4ef

0800a164 <_cleanup_r>:
 800a164:	4901      	ldr	r1, [pc, #4]	; (800a16c <_cleanup_r+0x8>)
 800a166:	f000 b8af 	b.w	800a2c8 <_fwalk_reent>
 800a16a:	bf00      	nop
 800a16c:	0800a0a5 	.word	0x0800a0a5

0800a170 <__sfmoreglue>:
 800a170:	b570      	push	{r4, r5, r6, lr}
 800a172:	2268      	movs	r2, #104	; 0x68
 800a174:	1e4d      	subs	r5, r1, #1
 800a176:	4355      	muls	r5, r2
 800a178:	460e      	mov	r6, r1
 800a17a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a17e:	f7ff fa65 	bl	800964c <_malloc_r>
 800a182:	4604      	mov	r4, r0
 800a184:	b140      	cbz	r0, 800a198 <__sfmoreglue+0x28>
 800a186:	2100      	movs	r1, #0
 800a188:	e9c0 1600 	strd	r1, r6, [r0]
 800a18c:	300c      	adds	r0, #12
 800a18e:	60a0      	str	r0, [r4, #8]
 800a190:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a194:	f7fd fb1a 	bl	80077cc <memset>
 800a198:	4620      	mov	r0, r4
 800a19a:	bd70      	pop	{r4, r5, r6, pc}

0800a19c <__sfp_lock_acquire>:
 800a19c:	4801      	ldr	r0, [pc, #4]	; (800a1a4 <__sfp_lock_acquire+0x8>)
 800a19e:	f000 b8b3 	b.w	800a308 <__retarget_lock_acquire_recursive>
 800a1a2:	bf00      	nop
 800a1a4:	20000b55 	.word	0x20000b55

0800a1a8 <__sfp_lock_release>:
 800a1a8:	4801      	ldr	r0, [pc, #4]	; (800a1b0 <__sfp_lock_release+0x8>)
 800a1aa:	f000 b8ae 	b.w	800a30a <__retarget_lock_release_recursive>
 800a1ae:	bf00      	nop
 800a1b0:	20000b55 	.word	0x20000b55

0800a1b4 <__sinit_lock_acquire>:
 800a1b4:	4801      	ldr	r0, [pc, #4]	; (800a1bc <__sinit_lock_acquire+0x8>)
 800a1b6:	f000 b8a7 	b.w	800a308 <__retarget_lock_acquire_recursive>
 800a1ba:	bf00      	nop
 800a1bc:	20000b56 	.word	0x20000b56

0800a1c0 <__sinit_lock_release>:
 800a1c0:	4801      	ldr	r0, [pc, #4]	; (800a1c8 <__sinit_lock_release+0x8>)
 800a1c2:	f000 b8a2 	b.w	800a30a <__retarget_lock_release_recursive>
 800a1c6:	bf00      	nop
 800a1c8:	20000b56 	.word	0x20000b56

0800a1cc <__sinit>:
 800a1cc:	b510      	push	{r4, lr}
 800a1ce:	4604      	mov	r4, r0
 800a1d0:	f7ff fff0 	bl	800a1b4 <__sinit_lock_acquire>
 800a1d4:	69a3      	ldr	r3, [r4, #24]
 800a1d6:	b11b      	cbz	r3, 800a1e0 <__sinit+0x14>
 800a1d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1dc:	f7ff bff0 	b.w	800a1c0 <__sinit_lock_release>
 800a1e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a1e4:	6523      	str	r3, [r4, #80]	; 0x50
 800a1e6:	4b13      	ldr	r3, [pc, #76]	; (800a234 <__sinit+0x68>)
 800a1e8:	4a13      	ldr	r2, [pc, #76]	; (800a238 <__sinit+0x6c>)
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	62a2      	str	r2, [r4, #40]	; 0x28
 800a1ee:	42a3      	cmp	r3, r4
 800a1f0:	bf04      	itt	eq
 800a1f2:	2301      	moveq	r3, #1
 800a1f4:	61a3      	streq	r3, [r4, #24]
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	f000 f820 	bl	800a23c <__sfp>
 800a1fc:	6060      	str	r0, [r4, #4]
 800a1fe:	4620      	mov	r0, r4
 800a200:	f000 f81c 	bl	800a23c <__sfp>
 800a204:	60a0      	str	r0, [r4, #8]
 800a206:	4620      	mov	r0, r4
 800a208:	f000 f818 	bl	800a23c <__sfp>
 800a20c:	2200      	movs	r2, #0
 800a20e:	60e0      	str	r0, [r4, #12]
 800a210:	2104      	movs	r1, #4
 800a212:	6860      	ldr	r0, [r4, #4]
 800a214:	f7ff ff82 	bl	800a11c <std>
 800a218:	68a0      	ldr	r0, [r4, #8]
 800a21a:	2201      	movs	r2, #1
 800a21c:	2109      	movs	r1, #9
 800a21e:	f7ff ff7d 	bl	800a11c <std>
 800a222:	68e0      	ldr	r0, [r4, #12]
 800a224:	2202      	movs	r2, #2
 800a226:	2112      	movs	r1, #18
 800a228:	f7ff ff78 	bl	800a11c <std>
 800a22c:	2301      	movs	r3, #1
 800a22e:	61a3      	str	r3, [r4, #24]
 800a230:	e7d2      	b.n	800a1d8 <__sinit+0xc>
 800a232:	bf00      	nop
 800a234:	0800a610 	.word	0x0800a610
 800a238:	0800a165 	.word	0x0800a165

0800a23c <__sfp>:
 800a23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a23e:	4607      	mov	r7, r0
 800a240:	f7ff ffac 	bl	800a19c <__sfp_lock_acquire>
 800a244:	4b1e      	ldr	r3, [pc, #120]	; (800a2c0 <__sfp+0x84>)
 800a246:	681e      	ldr	r6, [r3, #0]
 800a248:	69b3      	ldr	r3, [r6, #24]
 800a24a:	b913      	cbnz	r3, 800a252 <__sfp+0x16>
 800a24c:	4630      	mov	r0, r6
 800a24e:	f7ff ffbd 	bl	800a1cc <__sinit>
 800a252:	3648      	adds	r6, #72	; 0x48
 800a254:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a258:	3b01      	subs	r3, #1
 800a25a:	d503      	bpl.n	800a264 <__sfp+0x28>
 800a25c:	6833      	ldr	r3, [r6, #0]
 800a25e:	b30b      	cbz	r3, 800a2a4 <__sfp+0x68>
 800a260:	6836      	ldr	r6, [r6, #0]
 800a262:	e7f7      	b.n	800a254 <__sfp+0x18>
 800a264:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a268:	b9d5      	cbnz	r5, 800a2a0 <__sfp+0x64>
 800a26a:	4b16      	ldr	r3, [pc, #88]	; (800a2c4 <__sfp+0x88>)
 800a26c:	60e3      	str	r3, [r4, #12]
 800a26e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a272:	6665      	str	r5, [r4, #100]	; 0x64
 800a274:	f000 f847 	bl	800a306 <__retarget_lock_init_recursive>
 800a278:	f7ff ff96 	bl	800a1a8 <__sfp_lock_release>
 800a27c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a280:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a284:	6025      	str	r5, [r4, #0]
 800a286:	61a5      	str	r5, [r4, #24]
 800a288:	2208      	movs	r2, #8
 800a28a:	4629      	mov	r1, r5
 800a28c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a290:	f7fd fa9c 	bl	80077cc <memset>
 800a294:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a298:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a29c:	4620      	mov	r0, r4
 800a29e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2a0:	3468      	adds	r4, #104	; 0x68
 800a2a2:	e7d9      	b.n	800a258 <__sfp+0x1c>
 800a2a4:	2104      	movs	r1, #4
 800a2a6:	4638      	mov	r0, r7
 800a2a8:	f7ff ff62 	bl	800a170 <__sfmoreglue>
 800a2ac:	4604      	mov	r4, r0
 800a2ae:	6030      	str	r0, [r6, #0]
 800a2b0:	2800      	cmp	r0, #0
 800a2b2:	d1d5      	bne.n	800a260 <__sfp+0x24>
 800a2b4:	f7ff ff78 	bl	800a1a8 <__sfp_lock_release>
 800a2b8:	230c      	movs	r3, #12
 800a2ba:	603b      	str	r3, [r7, #0]
 800a2bc:	e7ee      	b.n	800a29c <__sfp+0x60>
 800a2be:	bf00      	nop
 800a2c0:	0800a610 	.word	0x0800a610
 800a2c4:	ffff0001 	.word	0xffff0001

0800a2c8 <_fwalk_reent>:
 800a2c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2cc:	4606      	mov	r6, r0
 800a2ce:	4688      	mov	r8, r1
 800a2d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a2d4:	2700      	movs	r7, #0
 800a2d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a2da:	f1b9 0901 	subs.w	r9, r9, #1
 800a2de:	d505      	bpl.n	800a2ec <_fwalk_reent+0x24>
 800a2e0:	6824      	ldr	r4, [r4, #0]
 800a2e2:	2c00      	cmp	r4, #0
 800a2e4:	d1f7      	bne.n	800a2d6 <_fwalk_reent+0xe>
 800a2e6:	4638      	mov	r0, r7
 800a2e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ec:	89ab      	ldrh	r3, [r5, #12]
 800a2ee:	2b01      	cmp	r3, #1
 800a2f0:	d907      	bls.n	800a302 <_fwalk_reent+0x3a>
 800a2f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	d003      	beq.n	800a302 <_fwalk_reent+0x3a>
 800a2fa:	4629      	mov	r1, r5
 800a2fc:	4630      	mov	r0, r6
 800a2fe:	47c0      	blx	r8
 800a300:	4307      	orrs	r7, r0
 800a302:	3568      	adds	r5, #104	; 0x68
 800a304:	e7e9      	b.n	800a2da <_fwalk_reent+0x12>

0800a306 <__retarget_lock_init_recursive>:
 800a306:	4770      	bx	lr

0800a308 <__retarget_lock_acquire_recursive>:
 800a308:	4770      	bx	lr

0800a30a <__retarget_lock_release_recursive>:
 800a30a:	4770      	bx	lr

0800a30c <__swhatbuf_r>:
 800a30c:	b570      	push	{r4, r5, r6, lr}
 800a30e:	460e      	mov	r6, r1
 800a310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a314:	2900      	cmp	r1, #0
 800a316:	b096      	sub	sp, #88	; 0x58
 800a318:	4614      	mov	r4, r2
 800a31a:	461d      	mov	r5, r3
 800a31c:	da08      	bge.n	800a330 <__swhatbuf_r+0x24>
 800a31e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a322:	2200      	movs	r2, #0
 800a324:	602a      	str	r2, [r5, #0]
 800a326:	061a      	lsls	r2, r3, #24
 800a328:	d410      	bmi.n	800a34c <__swhatbuf_r+0x40>
 800a32a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a32e:	e00e      	b.n	800a34e <__swhatbuf_r+0x42>
 800a330:	466a      	mov	r2, sp
 800a332:	f000 f903 	bl	800a53c <_fstat_r>
 800a336:	2800      	cmp	r0, #0
 800a338:	dbf1      	blt.n	800a31e <__swhatbuf_r+0x12>
 800a33a:	9a01      	ldr	r2, [sp, #4]
 800a33c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a340:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a344:	425a      	negs	r2, r3
 800a346:	415a      	adcs	r2, r3
 800a348:	602a      	str	r2, [r5, #0]
 800a34a:	e7ee      	b.n	800a32a <__swhatbuf_r+0x1e>
 800a34c:	2340      	movs	r3, #64	; 0x40
 800a34e:	2000      	movs	r0, #0
 800a350:	6023      	str	r3, [r4, #0]
 800a352:	b016      	add	sp, #88	; 0x58
 800a354:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a358 <__smakebuf_r>:
 800a358:	898b      	ldrh	r3, [r1, #12]
 800a35a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a35c:	079d      	lsls	r5, r3, #30
 800a35e:	4606      	mov	r6, r0
 800a360:	460c      	mov	r4, r1
 800a362:	d507      	bpl.n	800a374 <__smakebuf_r+0x1c>
 800a364:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a368:	6023      	str	r3, [r4, #0]
 800a36a:	6123      	str	r3, [r4, #16]
 800a36c:	2301      	movs	r3, #1
 800a36e:	6163      	str	r3, [r4, #20]
 800a370:	b002      	add	sp, #8
 800a372:	bd70      	pop	{r4, r5, r6, pc}
 800a374:	ab01      	add	r3, sp, #4
 800a376:	466a      	mov	r2, sp
 800a378:	f7ff ffc8 	bl	800a30c <__swhatbuf_r>
 800a37c:	9900      	ldr	r1, [sp, #0]
 800a37e:	4605      	mov	r5, r0
 800a380:	4630      	mov	r0, r6
 800a382:	f7ff f963 	bl	800964c <_malloc_r>
 800a386:	b948      	cbnz	r0, 800a39c <__smakebuf_r+0x44>
 800a388:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a38c:	059a      	lsls	r2, r3, #22
 800a38e:	d4ef      	bmi.n	800a370 <__smakebuf_r+0x18>
 800a390:	f023 0303 	bic.w	r3, r3, #3
 800a394:	f043 0302 	orr.w	r3, r3, #2
 800a398:	81a3      	strh	r3, [r4, #12]
 800a39a:	e7e3      	b.n	800a364 <__smakebuf_r+0xc>
 800a39c:	4b0d      	ldr	r3, [pc, #52]	; (800a3d4 <__smakebuf_r+0x7c>)
 800a39e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a3a0:	89a3      	ldrh	r3, [r4, #12]
 800a3a2:	6020      	str	r0, [r4, #0]
 800a3a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a3a8:	81a3      	strh	r3, [r4, #12]
 800a3aa:	9b00      	ldr	r3, [sp, #0]
 800a3ac:	6163      	str	r3, [r4, #20]
 800a3ae:	9b01      	ldr	r3, [sp, #4]
 800a3b0:	6120      	str	r0, [r4, #16]
 800a3b2:	b15b      	cbz	r3, 800a3cc <__smakebuf_r+0x74>
 800a3b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3b8:	4630      	mov	r0, r6
 800a3ba:	f000 f8d1 	bl	800a560 <_isatty_r>
 800a3be:	b128      	cbz	r0, 800a3cc <__smakebuf_r+0x74>
 800a3c0:	89a3      	ldrh	r3, [r4, #12]
 800a3c2:	f023 0303 	bic.w	r3, r3, #3
 800a3c6:	f043 0301 	orr.w	r3, r3, #1
 800a3ca:	81a3      	strh	r3, [r4, #12]
 800a3cc:	89a0      	ldrh	r0, [r4, #12]
 800a3ce:	4305      	orrs	r5, r0
 800a3d0:	81a5      	strh	r5, [r4, #12]
 800a3d2:	e7cd      	b.n	800a370 <__smakebuf_r+0x18>
 800a3d4:	0800a165 	.word	0x0800a165

0800a3d8 <_malloc_usable_size_r>:
 800a3d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3dc:	1f18      	subs	r0, r3, #4
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	bfbc      	itt	lt
 800a3e2:	580b      	ldrlt	r3, [r1, r0]
 800a3e4:	18c0      	addlt	r0, r0, r3
 800a3e6:	4770      	bx	lr

0800a3e8 <_raise_r>:
 800a3e8:	291f      	cmp	r1, #31
 800a3ea:	b538      	push	{r3, r4, r5, lr}
 800a3ec:	4604      	mov	r4, r0
 800a3ee:	460d      	mov	r5, r1
 800a3f0:	d904      	bls.n	800a3fc <_raise_r+0x14>
 800a3f2:	2316      	movs	r3, #22
 800a3f4:	6003      	str	r3, [r0, #0]
 800a3f6:	f04f 30ff 	mov.w	r0, #4294967295
 800a3fa:	bd38      	pop	{r3, r4, r5, pc}
 800a3fc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a3fe:	b112      	cbz	r2, 800a406 <_raise_r+0x1e>
 800a400:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a404:	b94b      	cbnz	r3, 800a41a <_raise_r+0x32>
 800a406:	4620      	mov	r0, r4
 800a408:	f000 f830 	bl	800a46c <_getpid_r>
 800a40c:	462a      	mov	r2, r5
 800a40e:	4601      	mov	r1, r0
 800a410:	4620      	mov	r0, r4
 800a412:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a416:	f000 b817 	b.w	800a448 <_kill_r>
 800a41a:	2b01      	cmp	r3, #1
 800a41c:	d00a      	beq.n	800a434 <_raise_r+0x4c>
 800a41e:	1c59      	adds	r1, r3, #1
 800a420:	d103      	bne.n	800a42a <_raise_r+0x42>
 800a422:	2316      	movs	r3, #22
 800a424:	6003      	str	r3, [r0, #0]
 800a426:	2001      	movs	r0, #1
 800a428:	e7e7      	b.n	800a3fa <_raise_r+0x12>
 800a42a:	2400      	movs	r4, #0
 800a42c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a430:	4628      	mov	r0, r5
 800a432:	4798      	blx	r3
 800a434:	2000      	movs	r0, #0
 800a436:	e7e0      	b.n	800a3fa <_raise_r+0x12>

0800a438 <raise>:
 800a438:	4b02      	ldr	r3, [pc, #8]	; (800a444 <raise+0xc>)
 800a43a:	4601      	mov	r1, r0
 800a43c:	6818      	ldr	r0, [r3, #0]
 800a43e:	f7ff bfd3 	b.w	800a3e8 <_raise_r>
 800a442:	bf00      	nop
 800a444:	20000018 	.word	0x20000018

0800a448 <_kill_r>:
 800a448:	b538      	push	{r3, r4, r5, lr}
 800a44a:	4d07      	ldr	r5, [pc, #28]	; (800a468 <_kill_r+0x20>)
 800a44c:	2300      	movs	r3, #0
 800a44e:	4604      	mov	r4, r0
 800a450:	4608      	mov	r0, r1
 800a452:	4611      	mov	r1, r2
 800a454:	602b      	str	r3, [r5, #0]
 800a456:	f7f8 f899 	bl	800258c <_kill>
 800a45a:	1c43      	adds	r3, r0, #1
 800a45c:	d102      	bne.n	800a464 <_kill_r+0x1c>
 800a45e:	682b      	ldr	r3, [r5, #0]
 800a460:	b103      	cbz	r3, 800a464 <_kill_r+0x1c>
 800a462:	6023      	str	r3, [r4, #0]
 800a464:	bd38      	pop	{r3, r4, r5, pc}
 800a466:	bf00      	nop
 800a468:	20000b50 	.word	0x20000b50

0800a46c <_getpid_r>:
 800a46c:	f7f8 b886 	b.w	800257c <_getpid>

0800a470 <__sread>:
 800a470:	b510      	push	{r4, lr}
 800a472:	460c      	mov	r4, r1
 800a474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a478:	f000 f894 	bl	800a5a4 <_read_r>
 800a47c:	2800      	cmp	r0, #0
 800a47e:	bfab      	itete	ge
 800a480:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a482:	89a3      	ldrhlt	r3, [r4, #12]
 800a484:	181b      	addge	r3, r3, r0
 800a486:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a48a:	bfac      	ite	ge
 800a48c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a48e:	81a3      	strhlt	r3, [r4, #12]
 800a490:	bd10      	pop	{r4, pc}

0800a492 <__swrite>:
 800a492:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a496:	461f      	mov	r7, r3
 800a498:	898b      	ldrh	r3, [r1, #12]
 800a49a:	05db      	lsls	r3, r3, #23
 800a49c:	4605      	mov	r5, r0
 800a49e:	460c      	mov	r4, r1
 800a4a0:	4616      	mov	r6, r2
 800a4a2:	d505      	bpl.n	800a4b0 <__swrite+0x1e>
 800a4a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4a8:	2302      	movs	r3, #2
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	f000 f868 	bl	800a580 <_lseek_r>
 800a4b0:	89a3      	ldrh	r3, [r4, #12]
 800a4b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a4ba:	81a3      	strh	r3, [r4, #12]
 800a4bc:	4632      	mov	r2, r6
 800a4be:	463b      	mov	r3, r7
 800a4c0:	4628      	mov	r0, r5
 800a4c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a4c6:	f000 b817 	b.w	800a4f8 <_write_r>

0800a4ca <__sseek>:
 800a4ca:	b510      	push	{r4, lr}
 800a4cc:	460c      	mov	r4, r1
 800a4ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4d2:	f000 f855 	bl	800a580 <_lseek_r>
 800a4d6:	1c43      	adds	r3, r0, #1
 800a4d8:	89a3      	ldrh	r3, [r4, #12]
 800a4da:	bf15      	itete	ne
 800a4dc:	6560      	strne	r0, [r4, #84]	; 0x54
 800a4de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a4e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a4e6:	81a3      	strheq	r3, [r4, #12]
 800a4e8:	bf18      	it	ne
 800a4ea:	81a3      	strhne	r3, [r4, #12]
 800a4ec:	bd10      	pop	{r4, pc}

0800a4ee <__sclose>:
 800a4ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4f2:	f000 b813 	b.w	800a51c <_close_r>
	...

0800a4f8 <_write_r>:
 800a4f8:	b538      	push	{r3, r4, r5, lr}
 800a4fa:	4d07      	ldr	r5, [pc, #28]	; (800a518 <_write_r+0x20>)
 800a4fc:	4604      	mov	r4, r0
 800a4fe:	4608      	mov	r0, r1
 800a500:	4611      	mov	r1, r2
 800a502:	2200      	movs	r2, #0
 800a504:	602a      	str	r2, [r5, #0]
 800a506:	461a      	mov	r2, r3
 800a508:	f7f8 f877 	bl	80025fa <_write>
 800a50c:	1c43      	adds	r3, r0, #1
 800a50e:	d102      	bne.n	800a516 <_write_r+0x1e>
 800a510:	682b      	ldr	r3, [r5, #0]
 800a512:	b103      	cbz	r3, 800a516 <_write_r+0x1e>
 800a514:	6023      	str	r3, [r4, #0]
 800a516:	bd38      	pop	{r3, r4, r5, pc}
 800a518:	20000b50 	.word	0x20000b50

0800a51c <_close_r>:
 800a51c:	b538      	push	{r3, r4, r5, lr}
 800a51e:	4d06      	ldr	r5, [pc, #24]	; (800a538 <_close_r+0x1c>)
 800a520:	2300      	movs	r3, #0
 800a522:	4604      	mov	r4, r0
 800a524:	4608      	mov	r0, r1
 800a526:	602b      	str	r3, [r5, #0]
 800a528:	f7f8 f883 	bl	8002632 <_close>
 800a52c:	1c43      	adds	r3, r0, #1
 800a52e:	d102      	bne.n	800a536 <_close_r+0x1a>
 800a530:	682b      	ldr	r3, [r5, #0]
 800a532:	b103      	cbz	r3, 800a536 <_close_r+0x1a>
 800a534:	6023      	str	r3, [r4, #0]
 800a536:	bd38      	pop	{r3, r4, r5, pc}
 800a538:	20000b50 	.word	0x20000b50

0800a53c <_fstat_r>:
 800a53c:	b538      	push	{r3, r4, r5, lr}
 800a53e:	4d07      	ldr	r5, [pc, #28]	; (800a55c <_fstat_r+0x20>)
 800a540:	2300      	movs	r3, #0
 800a542:	4604      	mov	r4, r0
 800a544:	4608      	mov	r0, r1
 800a546:	4611      	mov	r1, r2
 800a548:	602b      	str	r3, [r5, #0]
 800a54a:	f7f8 f87e 	bl	800264a <_fstat>
 800a54e:	1c43      	adds	r3, r0, #1
 800a550:	d102      	bne.n	800a558 <_fstat_r+0x1c>
 800a552:	682b      	ldr	r3, [r5, #0]
 800a554:	b103      	cbz	r3, 800a558 <_fstat_r+0x1c>
 800a556:	6023      	str	r3, [r4, #0]
 800a558:	bd38      	pop	{r3, r4, r5, pc}
 800a55a:	bf00      	nop
 800a55c:	20000b50 	.word	0x20000b50

0800a560 <_isatty_r>:
 800a560:	b538      	push	{r3, r4, r5, lr}
 800a562:	4d06      	ldr	r5, [pc, #24]	; (800a57c <_isatty_r+0x1c>)
 800a564:	2300      	movs	r3, #0
 800a566:	4604      	mov	r4, r0
 800a568:	4608      	mov	r0, r1
 800a56a:	602b      	str	r3, [r5, #0]
 800a56c:	f7f8 f87d 	bl	800266a <_isatty>
 800a570:	1c43      	adds	r3, r0, #1
 800a572:	d102      	bne.n	800a57a <_isatty_r+0x1a>
 800a574:	682b      	ldr	r3, [r5, #0]
 800a576:	b103      	cbz	r3, 800a57a <_isatty_r+0x1a>
 800a578:	6023      	str	r3, [r4, #0]
 800a57a:	bd38      	pop	{r3, r4, r5, pc}
 800a57c:	20000b50 	.word	0x20000b50

0800a580 <_lseek_r>:
 800a580:	b538      	push	{r3, r4, r5, lr}
 800a582:	4d07      	ldr	r5, [pc, #28]	; (800a5a0 <_lseek_r+0x20>)
 800a584:	4604      	mov	r4, r0
 800a586:	4608      	mov	r0, r1
 800a588:	4611      	mov	r1, r2
 800a58a:	2200      	movs	r2, #0
 800a58c:	602a      	str	r2, [r5, #0]
 800a58e:	461a      	mov	r2, r3
 800a590:	f7f8 f876 	bl	8002680 <_lseek>
 800a594:	1c43      	adds	r3, r0, #1
 800a596:	d102      	bne.n	800a59e <_lseek_r+0x1e>
 800a598:	682b      	ldr	r3, [r5, #0]
 800a59a:	b103      	cbz	r3, 800a59e <_lseek_r+0x1e>
 800a59c:	6023      	str	r3, [r4, #0]
 800a59e:	bd38      	pop	{r3, r4, r5, pc}
 800a5a0:	20000b50 	.word	0x20000b50

0800a5a4 <_read_r>:
 800a5a4:	b538      	push	{r3, r4, r5, lr}
 800a5a6:	4d07      	ldr	r5, [pc, #28]	; (800a5c4 <_read_r+0x20>)
 800a5a8:	4604      	mov	r4, r0
 800a5aa:	4608      	mov	r0, r1
 800a5ac:	4611      	mov	r1, r2
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	602a      	str	r2, [r5, #0]
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	f7f8 f804 	bl	80025c0 <_read>
 800a5b8:	1c43      	adds	r3, r0, #1
 800a5ba:	d102      	bne.n	800a5c2 <_read_r+0x1e>
 800a5bc:	682b      	ldr	r3, [r5, #0]
 800a5be:	b103      	cbz	r3, 800a5c2 <_read_r+0x1e>
 800a5c0:	6023      	str	r3, [r4, #0]
 800a5c2:	bd38      	pop	{r3, r4, r5, pc}
 800a5c4:	20000b50 	.word	0x20000b50

0800a5c8 <_init>:
 800a5c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ca:	bf00      	nop
 800a5cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5ce:	bc08      	pop	{r3}
 800a5d0:	469e      	mov	lr, r3
 800a5d2:	4770      	bx	lr

0800a5d4 <_fini>:
 800a5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5d6:	bf00      	nop
 800a5d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5da:	bc08      	pop	{r3}
 800a5dc:	469e      	mov	lr, r3
 800a5de:	4770      	bx	lr
