// Seed: 2370196934
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  assign module_1.id_4 = 0;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_9 = id_7 - id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output wor id_2,
    input wor id_3,
    input wor id_4,
    input wire id_5
);
  parameter id_7 = 1;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_7,
      id_7
  );
  final $signed(85);
  ;
  assign id_9 = id_1;
endmodule
