<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32\gng_gowin_project\impl\gwsynthesis\gng.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32\gng_gowin_project\src\tang_nano_9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32\gng_gowin_project\src\tang_nano_9k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 11 20:01:39 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5188</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5145</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>27.000(MHz)</td>
<td>44.578(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.604</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DIA[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.389</td>
</tr>
<tr>
<td>2</td>
<td>14.971</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_15_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>21.666</td>
</tr>
<tr>
<td>3</td>
<td>15.455</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_3_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>21.182</td>
</tr>
<tr>
<td>4</td>
<td>15.691</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_31_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.946</td>
</tr>
<tr>
<td>5</td>
<td>15.852</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_14_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.785</td>
</tr>
<tr>
<td>6</td>
<td>15.918</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/DIA[12]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>21.076</td>
</tr>
<tr>
<td>7</td>
<td>15.940</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_13_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.697</td>
</tr>
<tr>
<td>8</td>
<td>15.940</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_16_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.697</td>
</tr>
<tr>
<td>9</td>
<td>16.006</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DIA[11]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.988</td>
</tr>
<tr>
<td>10</td>
<td>16.090</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.547</td>
</tr>
<tr>
<td>11</td>
<td>16.227</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/DIA[15]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.767</td>
</tr>
<tr>
<td>12</td>
<td>16.308</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[4]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DIA[10]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.686</td>
</tr>
<tr>
<td>13</td>
<td>16.375</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_15_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.262</td>
</tr>
<tr>
<td>14</td>
<td>16.393</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_28_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.244</td>
</tr>
<tr>
<td>15</td>
<td>16.434</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_12_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.203</td>
</tr>
<tr>
<td>16</td>
<td>16.459</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_14_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.178</td>
</tr>
<tr>
<td>17</td>
<td>16.681</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_17_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>19.956</td>
</tr>
<tr>
<td>18</td>
<td>16.769</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/DIA[9]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.224</td>
</tr>
<tr>
<td>19</td>
<td>16.811</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/DIA[6]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.183</td>
</tr>
<tr>
<td>20</td>
<td>16.849</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/DIA[13]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.145</td>
</tr>
<tr>
<td>21</td>
<td>16.943</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_19_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>19.694</td>
</tr>
<tr>
<td>22</td>
<td>16.990</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_30_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>19.647</td>
</tr>
<tr>
<td>23</td>
<td>17.037</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_22_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>19.600</td>
</tr>
<tr>
<td>24</td>
<td>17.102</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[4]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DIA[6]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>19.892</td>
</tr>
<tr>
<td>25</td>
<td>17.131</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_29_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>19.506</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.418</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_8_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s9/AD[10]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>2</td>
<td>0.448</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_9_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s9/AD[11]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>3</td>
<td>0.449</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s8/AD[7]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>4</td>
<td>0.703</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_10_s0/Q</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[1].ram_inst/spram_spram_0_0_s/DI[2]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.863</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_29_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_29_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_31_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_31_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_63_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_63_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_41_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_41_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.env_pending_s4/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.env_pending_s4/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_3_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_4_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_6_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_6_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_8_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_8_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.state_8_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.state_8_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_0_s4/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_0_s4/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_1_s1/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_1_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_1_s1/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_1_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.pc_6_s1/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.pc_6_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>2</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>3</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>4</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>5</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>6</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>7</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>8</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>9</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>10</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>11</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>12</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>13</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>14</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>15</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>16</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>17</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>18</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>19</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>20</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>21</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>22</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>23</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>24</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>25</td>
<td>33.904</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.090</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>2</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>3</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>4</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>5</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>6</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>7</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>8</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>9</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>10</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>11</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>12</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>13</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>14</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>15</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>16</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>17</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>18</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>19</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>20</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>21</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>22</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>23</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>24</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
<tr>
<td>25</td>
<td>1.842</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.855</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/se_s2</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
</tr>
<tr>
<td>13.247</td>
<td>7.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/F</td>
</tr>
<tr>
<td>14.363</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/I0</td>
</tr>
<tr>
<td>15.321</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/CIN</td>
</tr>
<tr>
<td>15.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/COUT</td>
</tr>
<tr>
<td>15.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/CIN</td>
</tr>
<tr>
<td>15.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/COUT</td>
</tr>
<tr>
<td>15.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/CIN</td>
</tr>
<tr>
<td>15.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/COUT</td>
</tr>
<tr>
<td>15.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/CIN</td>
</tr>
<tr>
<td>15.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/COUT</td>
</tr>
<tr>
<td>15.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/CIN</td>
</tr>
<tr>
<td>15.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/COUT</td>
</tr>
<tr>
<td>15.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/CIN</td>
</tr>
<tr>
<td>15.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/COUT</td>
</tr>
<tr>
<td>15.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/CIN</td>
</tr>
<tr>
<td>15.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/COUT</td>
</tr>
<tr>
<td>15.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/CIN</td>
</tr>
<tr>
<td>15.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/COUT</td>
</tr>
<tr>
<td>15.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[20]_s/CIN</td>
</tr>
<tr>
<td>15.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[20]_s/COUT</td>
</tr>
<tr>
<td>15.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[21]_s/CIN</td>
</tr>
<tr>
<td>15.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[21]_s/COUT</td>
</tr>
<tr>
<td>15.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[22]_s/CIN</td>
</tr>
<tr>
<td>15.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[22]_s/COUT</td>
</tr>
<tr>
<td>15.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[23]_s/CIN</td>
</tr>
<tr>
<td>16.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[23]_s/COUT</td>
</tr>
<tr>
<td>16.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[24]_s/CIN</td>
</tr>
<tr>
<td>16.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[24]_s/COUT</td>
</tr>
<tr>
<td>16.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[25]_s/CIN</td>
</tr>
<tr>
<td>16.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[25]_s/COUT</td>
</tr>
<tr>
<td>16.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[26]_s/CIN</td>
</tr>
<tr>
<td>16.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[26]_s/COUT</td>
</tr>
<tr>
<td>16.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[27]_s/CIN</td>
</tr>
<tr>
<td>16.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[27]_s/COUT</td>
</tr>
<tr>
<td>16.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[28]_s/CIN</td>
</tr>
<tr>
<td>16.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[28]_s/COUT</td>
</tr>
<tr>
<td>16.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[29]_s/CIN</td>
</tr>
<tr>
<td>16.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[29]_s/COUT</td>
</tr>
<tr>
<td>16.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[30]_s/CIN</td>
</tr>
<tr>
<td>16.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[30]_s/COUT</td>
</tr>
<tr>
<td>16.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[31]_s/CIN</td>
</tr>
<tr>
<td>16.461</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[31]_s/COUT</td>
</tr>
<tr>
<td>16.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/addsub_res[32]_1_s/CIN</td>
</tr>
<tr>
<td>17.024</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/addsub_res[32]_1_s/SUM</td>
</tr>
<tr>
<td>18.962</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_0_s5/I0</td>
</tr>
<tr>
<td>19.784</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_0_s5/F</td>
</tr>
<tr>
<td>19.790</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_0_s1/I2</td>
</tr>
<tr>
<td>20.822</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_0_s1/F</td>
</tr>
<tr>
<td>20.827</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_0_s0/I0</td>
</tr>
<tr>
<td>21.649</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_0_s0/F</td>
</tr>
<tr>
<td>24.721</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DIA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.963, 26.633%; route: 12.966, 57.913%; tC2Q: 3.460, 15.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>9.685</td>
<td>3.893</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/I0</td>
</tr>
<tr>
<td>10.643</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>10.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>10.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>10.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>10.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>10.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>10.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>10.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>10.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>10.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/CIN</td>
</tr>
<tr>
<td>10.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/COUT</td>
</tr>
<tr>
<td>10.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/CIN</td>
</tr>
<tr>
<td>10.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/COUT</td>
</tr>
<tr>
<td>10.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/CIN</td>
</tr>
<tr>
<td>11.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/COUT</td>
</tr>
<tr>
<td>11.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/CIN</td>
</tr>
<tr>
<td>11.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/COUT</td>
</tr>
<tr>
<td>11.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/CIN</td>
</tr>
<tr>
<td>11.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/COUT</td>
</tr>
<tr>
<td>11.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/CIN</td>
</tr>
<tr>
<td>11.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/CIN</td>
</tr>
<tr>
<td>11.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/COUT</td>
</tr>
<tr>
<td>11.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/CIN</td>
</tr>
<tr>
<td>11.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/COUT</td>
</tr>
<tr>
<td>11.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/CIN</td>
</tr>
<tr>
<td>11.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>11.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>11.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>11.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>11.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>11.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>11.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/CIN</td>
</tr>
<tr>
<td>11.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/COUT</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/CIN</td>
</tr>
<tr>
<td>11.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/COUT</td>
</tr>
<tr>
<td>11.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/CIN</td>
</tr>
<tr>
<td>11.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/COUT</td>
</tr>
<tr>
<td>11.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/CIN</td>
</tr>
<tr>
<td>11.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/COUT</td>
</tr>
<tr>
<td>11.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/CIN</td>
</tr>
<tr>
<td>12.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/COUT</td>
</tr>
<tr>
<td>14.044</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I1</td>
</tr>
<tr>
<td>15.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>15.577</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>16.676</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>23.372</td>
<td>6.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_15_s10/I0</td>
</tr>
<tr>
<td>23.998</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_15_s10/F</td>
</tr>
<tr>
<td>23.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_15_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.083, 23.461%; route: 13.123, 60.570%; tC2Q: 3.460, 15.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>9.685</td>
<td>3.893</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/I0</td>
</tr>
<tr>
<td>10.643</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>10.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>10.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>10.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>10.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>10.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>10.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>10.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>10.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>10.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/CIN</td>
</tr>
<tr>
<td>10.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/COUT</td>
</tr>
<tr>
<td>10.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/CIN</td>
</tr>
<tr>
<td>10.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/COUT</td>
</tr>
<tr>
<td>10.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/CIN</td>
</tr>
<tr>
<td>11.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/COUT</td>
</tr>
<tr>
<td>11.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/CIN</td>
</tr>
<tr>
<td>11.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/COUT</td>
</tr>
<tr>
<td>11.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/CIN</td>
</tr>
<tr>
<td>11.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/COUT</td>
</tr>
<tr>
<td>11.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/CIN</td>
</tr>
<tr>
<td>11.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/CIN</td>
</tr>
<tr>
<td>11.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/COUT</td>
</tr>
<tr>
<td>11.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/CIN</td>
</tr>
<tr>
<td>11.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/COUT</td>
</tr>
<tr>
<td>11.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/CIN</td>
</tr>
<tr>
<td>11.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>11.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>11.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>11.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>11.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>11.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>11.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/CIN</td>
</tr>
<tr>
<td>11.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/COUT</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/CIN</td>
</tr>
<tr>
<td>11.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/COUT</td>
</tr>
<tr>
<td>11.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/CIN</td>
</tr>
<tr>
<td>11.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/COUT</td>
</tr>
<tr>
<td>11.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/CIN</td>
</tr>
<tr>
<td>11.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/COUT</td>
</tr>
<tr>
<td>11.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/CIN</td>
</tr>
<tr>
<td>12.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/COUT</td>
</tr>
<tr>
<td>14.044</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I1</td>
</tr>
<tr>
<td>15.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>15.577</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>16.676</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>22.888</td>
<td>6.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_3_s10/I0</td>
</tr>
<tr>
<td>23.514</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_3_s10/F</td>
</tr>
<tr>
<td>23.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_3_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.083, 23.997%; route: 12.639, 59.668%; tC2Q: 3.460, 16.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/I0</td>
</tr>
<tr>
<td>6.272</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/F</td>
</tr>
<tr>
<td>12.277</td>
<td>6.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/I1</td>
</tr>
<tr>
<td>13.376</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R23C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/F</td>
</tr>
<tr>
<td>17.345</td>
<td>3.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5156_s5/I0</td>
</tr>
<tr>
<td>18.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5156_s5/F</td>
</tr>
<tr>
<td>19.419</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5156_s2/I0</td>
</tr>
<tr>
<td>20.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5156_s2/F</td>
</tr>
<tr>
<td>22.456</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5156_s1/I0</td>
</tr>
<tr>
<td>23.278</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5156_s1/F</td>
</tr>
<tr>
<td>23.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_31_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C45[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 24.592%; route: 15.337, 73.220%; tC2Q: 0.458, 2.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/I0</td>
</tr>
<tr>
<td>6.272</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/F</td>
</tr>
<tr>
<td>12.277</td>
<td>6.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/I1</td>
</tr>
<tr>
<td>13.376</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R23C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/F</td>
</tr>
<tr>
<td>17.355</td>
<td>3.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5173_s8/I0</td>
</tr>
<tr>
<td>18.454</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5173_s8/F</td>
</tr>
<tr>
<td>19.913</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5173_s3/I0</td>
</tr>
<tr>
<td>20.735</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5173_s3/F</td>
</tr>
<tr>
<td>22.018</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5173_s1/I1</td>
</tr>
<tr>
<td>23.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5173_s1/F</td>
</tr>
<tr>
<td>23.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_14_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 24.782%; route: 15.176, 73.013%; tC2Q: 0.458, 2.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
</tr>
<tr>
<td>13.247</td>
<td>7.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/F</td>
</tr>
<tr>
<td>14.363</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/I0</td>
</tr>
<tr>
<td>15.321</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/CIN</td>
</tr>
<tr>
<td>15.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/COUT</td>
</tr>
<tr>
<td>15.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/CIN</td>
</tr>
<tr>
<td>15.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/COUT</td>
</tr>
<tr>
<td>15.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/CIN</td>
</tr>
<tr>
<td>15.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/COUT</td>
</tr>
<tr>
<td>15.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/CIN</td>
</tr>
<tr>
<td>15.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/COUT</td>
</tr>
<tr>
<td>15.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/CIN</td>
</tr>
<tr>
<td>15.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/COUT</td>
</tr>
<tr>
<td>15.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/CIN</td>
</tr>
<tr>
<td>15.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/COUT</td>
</tr>
<tr>
<td>15.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/CIN</td>
</tr>
<tr>
<td>15.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/COUT</td>
</tr>
<tr>
<td>15.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/CIN</td>
</tr>
<tr>
<td>15.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/COUT</td>
</tr>
<tr>
<td>15.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[20]_s/CIN</td>
</tr>
<tr>
<td>15.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[20]_s/COUT</td>
</tr>
<tr>
<td>15.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[21]_s/CIN</td>
</tr>
<tr>
<td>15.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[21]_s/COUT</td>
</tr>
<tr>
<td>15.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[22]_s/CIN</td>
</tr>
<tr>
<td>15.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[22]_s/COUT</td>
</tr>
<tr>
<td>15.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[23]_s/CIN</td>
</tr>
<tr>
<td>16.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[23]_s/COUT</td>
</tr>
<tr>
<td>16.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[24]_s/CIN</td>
</tr>
<tr>
<td>16.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[24]_s/COUT</td>
</tr>
<tr>
<td>16.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[25]_s/CIN</td>
</tr>
<tr>
<td>16.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[25]_s/COUT</td>
</tr>
<tr>
<td>16.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[26]_s/CIN</td>
</tr>
<tr>
<td>16.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[26]_s/COUT</td>
</tr>
<tr>
<td>16.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[27]_s/CIN</td>
</tr>
<tr>
<td>16.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[27]_s/COUT</td>
</tr>
<tr>
<td>16.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[28]_s/CIN</td>
</tr>
<tr>
<td>16.796</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[28]_s/SUM</td>
</tr>
<tr>
<td>20.203</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_28_s1/I2</td>
</tr>
<tr>
<td>21.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C37[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_28_s1/F</td>
</tr>
<tr>
<td>21.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_28_s0/I0</td>
</tr>
<tr>
<td>22.272</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_28_s0/F</td>
</tr>
<tr>
<td>23.408</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/DIA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.123, 24.308%; route: 12.493, 59.275%; tC2Q: 3.460, 16.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>9.685</td>
<td>3.893</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/I0</td>
</tr>
<tr>
<td>10.643</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>10.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>10.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>10.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>10.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>10.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>10.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>10.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>10.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>10.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/CIN</td>
</tr>
<tr>
<td>10.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/COUT</td>
</tr>
<tr>
<td>10.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/CIN</td>
</tr>
<tr>
<td>10.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/COUT</td>
</tr>
<tr>
<td>10.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/CIN</td>
</tr>
<tr>
<td>11.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/COUT</td>
</tr>
<tr>
<td>11.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/CIN</td>
</tr>
<tr>
<td>11.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/COUT</td>
</tr>
<tr>
<td>11.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/CIN</td>
</tr>
<tr>
<td>11.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/COUT</td>
</tr>
<tr>
<td>11.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/CIN</td>
</tr>
<tr>
<td>11.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/CIN</td>
</tr>
<tr>
<td>11.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/COUT</td>
</tr>
<tr>
<td>11.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/CIN</td>
</tr>
<tr>
<td>11.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/COUT</td>
</tr>
<tr>
<td>11.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/CIN</td>
</tr>
<tr>
<td>11.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>11.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>11.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>11.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>11.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>11.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>11.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/CIN</td>
</tr>
<tr>
<td>11.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/COUT</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/CIN</td>
</tr>
<tr>
<td>11.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/COUT</td>
</tr>
<tr>
<td>11.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/CIN</td>
</tr>
<tr>
<td>11.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/COUT</td>
</tr>
<tr>
<td>11.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/CIN</td>
</tr>
<tr>
<td>11.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/COUT</td>
</tr>
<tr>
<td>11.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/CIN</td>
</tr>
<tr>
<td>12.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/COUT</td>
</tr>
<tr>
<td>14.044</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I1</td>
</tr>
<tr>
<td>15.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>15.577</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>16.676</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>22.403</td>
<td>5.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_13_s10/I0</td>
</tr>
<tr>
<td>23.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_13_s10/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_13_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.083, 24.559%; route: 12.154, 58.724%; tC2Q: 3.460, 16.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>9.685</td>
<td>3.893</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/I0</td>
</tr>
<tr>
<td>10.643</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>10.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>10.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>10.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>10.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>10.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>10.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>10.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>10.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>10.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/CIN</td>
</tr>
<tr>
<td>10.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/COUT</td>
</tr>
<tr>
<td>10.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/CIN</td>
</tr>
<tr>
<td>10.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/COUT</td>
</tr>
<tr>
<td>10.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/CIN</td>
</tr>
<tr>
<td>11.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/COUT</td>
</tr>
<tr>
<td>11.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/CIN</td>
</tr>
<tr>
<td>11.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/COUT</td>
</tr>
<tr>
<td>11.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/CIN</td>
</tr>
<tr>
<td>11.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/COUT</td>
</tr>
<tr>
<td>11.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/CIN</td>
</tr>
<tr>
<td>11.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/CIN</td>
</tr>
<tr>
<td>11.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/COUT</td>
</tr>
<tr>
<td>11.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/CIN</td>
</tr>
<tr>
<td>11.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/COUT</td>
</tr>
<tr>
<td>11.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/CIN</td>
</tr>
<tr>
<td>11.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>11.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>11.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>11.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>11.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>11.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>11.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/CIN</td>
</tr>
<tr>
<td>11.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/COUT</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/CIN</td>
</tr>
<tr>
<td>11.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/COUT</td>
</tr>
<tr>
<td>11.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/CIN</td>
</tr>
<tr>
<td>11.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/COUT</td>
</tr>
<tr>
<td>11.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/CIN</td>
</tr>
<tr>
<td>11.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/COUT</td>
</tr>
<tr>
<td>11.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/CIN</td>
</tr>
<tr>
<td>12.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/COUT</td>
</tr>
<tr>
<td>14.044</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I1</td>
</tr>
<tr>
<td>15.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>15.577</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>16.676</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>22.403</td>
<td>5.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_16_s10/I0</td>
</tr>
<tr>
<td>23.029</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_16_s10/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_16_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_16_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.083, 24.559%; route: 12.154, 58.724%; tC2Q: 3.460, 16.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
</tr>
<tr>
<td>13.247</td>
<td>7.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/F</td>
</tr>
<tr>
<td>14.363</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/I0</td>
</tr>
<tr>
<td>15.346</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/SUM</td>
</tr>
<tr>
<td>18.591</td>
<td>3.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_11_s1/I2</td>
</tr>
<tr>
<td>19.617</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_11_s1/F</td>
</tr>
<tr>
<td>20.035</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_11_s0/I0</td>
</tr>
<tr>
<td>21.067</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_11_s0/F</td>
</tr>
<tr>
<td>23.320</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DIA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.667, 17.472%; route: 13.861, 66.042%; tC2Q: 3.460, 16.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/I0</td>
</tr>
<tr>
<td>6.272</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/F</td>
</tr>
<tr>
<td>12.277</td>
<td>6.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/I1</td>
</tr>
<tr>
<td>13.376</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R23C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/F</td>
</tr>
<tr>
<td>17.355</td>
<td>3.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5184_s5/I0</td>
</tr>
<tr>
<td>18.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5184_s5/F</td>
</tr>
<tr>
<td>19.676</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5184_s2/I0</td>
</tr>
<tr>
<td>20.708</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5184_s2/F</td>
</tr>
<tr>
<td>21.847</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5184_s1/I0</td>
</tr>
<tr>
<td>22.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5184_s1/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_3_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.227, 25.439%; route: 14.862, 72.330%; tC2Q: 0.458, 2.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
</tr>
<tr>
<td>13.247</td>
<td>7.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/F</td>
</tr>
<tr>
<td>14.363</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/I0</td>
</tr>
<tr>
<td>15.321</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/CIN</td>
</tr>
<tr>
<td>15.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/COUT</td>
</tr>
<tr>
<td>15.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/CIN</td>
</tr>
<tr>
<td>15.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/COUT</td>
</tr>
<tr>
<td>15.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/CIN</td>
</tr>
<tr>
<td>15.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/COUT</td>
</tr>
<tr>
<td>15.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/CIN</td>
</tr>
<tr>
<td>15.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/COUT</td>
</tr>
<tr>
<td>15.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/CIN</td>
</tr>
<tr>
<td>15.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/COUT</td>
</tr>
<tr>
<td>15.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/CIN</td>
</tr>
<tr>
<td>15.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/COUT</td>
</tr>
<tr>
<td>15.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/CIN</td>
</tr>
<tr>
<td>15.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/COUT</td>
</tr>
<tr>
<td>15.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/CIN</td>
</tr>
<tr>
<td>15.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/COUT</td>
</tr>
<tr>
<td>15.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[20]_s/CIN</td>
</tr>
<tr>
<td>15.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[20]_s/COUT</td>
</tr>
<tr>
<td>15.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[21]_s/CIN</td>
</tr>
<tr>
<td>15.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[21]_s/COUT</td>
</tr>
<tr>
<td>15.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[22]_s/CIN</td>
</tr>
<tr>
<td>15.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[22]_s/COUT</td>
</tr>
<tr>
<td>15.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[23]_s/CIN</td>
</tr>
<tr>
<td>16.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[23]_s/COUT</td>
</tr>
<tr>
<td>16.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[24]_s/CIN</td>
</tr>
<tr>
<td>16.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[24]_s/COUT</td>
</tr>
<tr>
<td>16.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[25]_s/CIN</td>
</tr>
<tr>
<td>16.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[25]_s/COUT</td>
</tr>
<tr>
<td>16.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[26]_s/CIN</td>
</tr>
<tr>
<td>16.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[26]_s/COUT</td>
</tr>
<tr>
<td>16.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[27]_s/CIN</td>
</tr>
<tr>
<td>16.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[27]_s/COUT</td>
</tr>
<tr>
<td>16.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[28]_s/CIN</td>
</tr>
<tr>
<td>16.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[28]_s/COUT</td>
</tr>
<tr>
<td>16.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[29]_s/CIN</td>
</tr>
<tr>
<td>16.347</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[29]_s/COUT</td>
</tr>
<tr>
<td>16.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[30]_s/CIN</td>
</tr>
<tr>
<td>16.404</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[30]_s/COUT</td>
</tr>
<tr>
<td>16.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[31]_s/CIN</td>
</tr>
<tr>
<td>16.967</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[31]_s/SUM</td>
</tr>
<tr>
<td>19.075</td>
<td>2.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_31_s1/I2</td>
</tr>
<tr>
<td>20.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_31_s1/F</td>
</tr>
<tr>
<td>20.597</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_31_s0/I0</td>
</tr>
<tr>
<td>21.629</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_31_s0/F</td>
</tr>
<tr>
<td>23.099</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/DIA[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 25.493%; route: 12.013, 57.846%; tC2Q: 3.460, 16.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[4]</td>
</tr>
<tr>
<td>10.822</td>
<td>5.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_4_s0/I0</td>
</tr>
<tr>
<td>11.854</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_4_s0/F</td>
</tr>
<tr>
<td>13.324</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[4]_s/I0</td>
</tr>
<tr>
<td>14.282</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[4]_s/COUT</td>
</tr>
<tr>
<td>14.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C40[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[5]_s/CIN</td>
</tr>
<tr>
<td>14.339</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[5]_s/COUT</td>
</tr>
<tr>
<td>14.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[6]_s/CIN</td>
</tr>
<tr>
<td>14.396</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[6]_s/COUT</td>
</tr>
<tr>
<td>14.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C40[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[7]_s/CIN</td>
</tr>
<tr>
<td>14.453</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[7]_s/COUT</td>
</tr>
<tr>
<td>14.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C40[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[8]_s/CIN</td>
</tr>
<tr>
<td>14.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[8]_s/COUT</td>
</tr>
<tr>
<td>14.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C40[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[9]_s/CIN</td>
</tr>
<tr>
<td>14.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[9]_s/COUT</td>
</tr>
<tr>
<td>14.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C40[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[10]_s/CIN</td>
</tr>
<tr>
<td>15.130</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[10]_s/SUM</td>
</tr>
<tr>
<td>18.219</td>
<td>3.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_10_s1/I2</td>
</tr>
<tr>
<td>18.845</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_10_s1/F</td>
</tr>
<tr>
<td>19.981</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_10_s0/I0</td>
</tr>
<tr>
<td>21.080</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_10_s0/F</td>
</tr>
<tr>
<td>23.018</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DIA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.563, 22.059%; route: 12.663, 61.215%; tC2Q: 3.460, 16.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/I0</td>
</tr>
<tr>
<td>6.272</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/F</td>
</tr>
<tr>
<td>12.277</td>
<td>6.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/I1</td>
</tr>
<tr>
<td>13.376</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R23C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/F</td>
</tr>
<tr>
<td>17.972</td>
<td>4.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5172_s6/I0</td>
</tr>
<tr>
<td>19.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5172_s6/F</td>
</tr>
<tr>
<td>19.009</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5172_s2/I1</td>
</tr>
<tr>
<td>20.108</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5172_s2/F</td>
</tr>
<tr>
<td>21.562</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5172_s1/I0</td>
</tr>
<tr>
<td>22.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5172_s1/F</td>
</tr>
<tr>
<td>22.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_15_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 26.128%; route: 14.509, 71.610%; tC2Q: 0.458, 2.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/I0</td>
</tr>
<tr>
<td>6.272</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/F</td>
</tr>
<tr>
<td>12.277</td>
<td>6.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/I1</td>
</tr>
<tr>
<td>13.376</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R23C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/F</td>
</tr>
<tr>
<td>17.365</td>
<td>3.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5159_s8/I0</td>
</tr>
<tr>
<td>18.397</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5159_s8/F</td>
</tr>
<tr>
<td>19.201</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5159_s3/I0</td>
</tr>
<tr>
<td>20.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5159_s3/F</td>
</tr>
<tr>
<td>21.477</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5159_s1/I1</td>
</tr>
<tr>
<td>22.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5159_s1/F</td>
</tr>
<tr>
<td>22.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_28_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.084, 25.114%; route: 14.701, 72.622%; tC2Q: 0.458, 2.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>9.685</td>
<td>3.893</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/I0</td>
</tr>
<tr>
<td>10.643</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>10.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>10.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>10.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>10.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>10.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>10.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>10.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>10.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>10.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/CIN</td>
</tr>
<tr>
<td>10.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/COUT</td>
</tr>
<tr>
<td>10.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/CIN</td>
</tr>
<tr>
<td>10.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/COUT</td>
</tr>
<tr>
<td>10.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/CIN</td>
</tr>
<tr>
<td>11.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/COUT</td>
</tr>
<tr>
<td>11.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/CIN</td>
</tr>
<tr>
<td>11.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/COUT</td>
</tr>
<tr>
<td>11.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/CIN</td>
</tr>
<tr>
<td>11.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/COUT</td>
</tr>
<tr>
<td>11.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/CIN</td>
</tr>
<tr>
<td>11.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/CIN</td>
</tr>
<tr>
<td>11.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/COUT</td>
</tr>
<tr>
<td>11.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/CIN</td>
</tr>
<tr>
<td>11.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/COUT</td>
</tr>
<tr>
<td>11.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/CIN</td>
</tr>
<tr>
<td>11.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>11.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>11.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>11.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>11.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>11.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>11.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/CIN</td>
</tr>
<tr>
<td>11.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/COUT</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/CIN</td>
</tr>
<tr>
<td>11.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/COUT</td>
</tr>
<tr>
<td>11.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/CIN</td>
</tr>
<tr>
<td>11.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/COUT</td>
</tr>
<tr>
<td>11.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/CIN</td>
</tr>
<tr>
<td>11.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/COUT</td>
</tr>
<tr>
<td>11.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/CIN</td>
</tr>
<tr>
<td>12.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/COUT</td>
</tr>
<tr>
<td>14.044</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I1</td>
</tr>
<tr>
<td>15.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>15.577</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>16.676</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>21.909</td>
<td>5.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_12_s10/I0</td>
</tr>
<tr>
<td>22.535</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_12_s10/F</td>
</tr>
<tr>
<td>22.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_12_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.083, 25.159%; route: 11.660, 57.715%; tC2Q: 3.460, 17.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>9.685</td>
<td>3.893</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/I0</td>
</tr>
<tr>
<td>10.643</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>10.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>10.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>10.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>10.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>10.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>10.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>10.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>10.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>10.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/CIN</td>
</tr>
<tr>
<td>10.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/COUT</td>
</tr>
<tr>
<td>10.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/CIN</td>
</tr>
<tr>
<td>10.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/COUT</td>
</tr>
<tr>
<td>10.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/CIN</td>
</tr>
<tr>
<td>11.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/COUT</td>
</tr>
<tr>
<td>11.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/CIN</td>
</tr>
<tr>
<td>11.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/COUT</td>
</tr>
<tr>
<td>11.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/CIN</td>
</tr>
<tr>
<td>11.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/COUT</td>
</tr>
<tr>
<td>11.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/CIN</td>
</tr>
<tr>
<td>11.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/CIN</td>
</tr>
<tr>
<td>11.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/COUT</td>
</tr>
<tr>
<td>11.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/CIN</td>
</tr>
<tr>
<td>11.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/COUT</td>
</tr>
<tr>
<td>11.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/CIN</td>
</tr>
<tr>
<td>11.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>11.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>11.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>11.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>11.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>11.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>11.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/CIN</td>
</tr>
<tr>
<td>11.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/COUT</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/CIN</td>
</tr>
<tr>
<td>11.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/COUT</td>
</tr>
<tr>
<td>11.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/CIN</td>
</tr>
<tr>
<td>11.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/COUT</td>
</tr>
<tr>
<td>11.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/CIN</td>
</tr>
<tr>
<td>11.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/COUT</td>
</tr>
<tr>
<td>11.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/CIN</td>
</tr>
<tr>
<td>12.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/COUT</td>
</tr>
<tr>
<td>14.044</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I1</td>
</tr>
<tr>
<td>15.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>16.061</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s4/I1</td>
</tr>
<tr>
<td>16.883</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R12C30[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s4/F</td>
</tr>
<tr>
<td>20.306</td>
<td>3.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_14_s14/I2</td>
</tr>
<tr>
<td>21.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_14_s14/F</td>
</tr>
<tr>
<td>21.411</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_14_s10/I2</td>
</tr>
<tr>
<td>22.510</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_14_s10/F</td>
</tr>
<tr>
<td>22.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_14_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_14_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.378, 31.609%; route: 10.340, 51.244%; tC2Q: 3.460, 17.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>9.685</td>
<td>3.893</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/I0</td>
</tr>
<tr>
<td>10.643</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>10.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>10.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>10.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>10.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>10.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>10.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>10.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>10.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>10.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/CIN</td>
</tr>
<tr>
<td>10.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/COUT</td>
</tr>
<tr>
<td>10.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/CIN</td>
</tr>
<tr>
<td>10.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/COUT</td>
</tr>
<tr>
<td>10.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/CIN</td>
</tr>
<tr>
<td>11.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/COUT</td>
</tr>
<tr>
<td>11.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/CIN</td>
</tr>
<tr>
<td>11.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/COUT</td>
</tr>
<tr>
<td>11.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/CIN</td>
</tr>
<tr>
<td>11.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/COUT</td>
</tr>
<tr>
<td>11.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/CIN</td>
</tr>
<tr>
<td>11.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/CIN</td>
</tr>
<tr>
<td>11.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/COUT</td>
</tr>
<tr>
<td>11.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/CIN</td>
</tr>
<tr>
<td>11.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/COUT</td>
</tr>
<tr>
<td>11.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/CIN</td>
</tr>
<tr>
<td>11.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>11.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>11.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>11.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>11.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>11.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>11.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/CIN</td>
</tr>
<tr>
<td>11.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/COUT</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/CIN</td>
</tr>
<tr>
<td>11.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/COUT</td>
</tr>
<tr>
<td>11.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/CIN</td>
</tr>
<tr>
<td>11.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/COUT</td>
</tr>
<tr>
<td>11.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/CIN</td>
</tr>
<tr>
<td>11.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/COUT</td>
</tr>
<tr>
<td>11.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/CIN</td>
</tr>
<tr>
<td>12.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/COUT</td>
</tr>
<tr>
<td>14.044</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I1</td>
</tr>
<tr>
<td>15.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>16.061</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s4/I1</td>
</tr>
<tr>
<td>16.883</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R12C30[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s4/F</td>
</tr>
<tr>
<td>20.145</td>
<td>3.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_17_s14/I2</td>
</tr>
<tr>
<td>20.770</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_17_s14/F</td>
</tr>
<tr>
<td>21.189</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_17_s10/I2</td>
</tr>
<tr>
<td>22.288</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_17_s10/F</td>
</tr>
<tr>
<td>22.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_17_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_17_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.904, 29.586%; route: 10.592, 53.076%; tC2Q: 3.460, 17.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
</tr>
<tr>
<td>13.247</td>
<td>7.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/F</td>
</tr>
<tr>
<td>14.363</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/I0</td>
</tr>
<tr>
<td>15.321</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/CIN</td>
</tr>
<tr>
<td>15.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/COUT</td>
</tr>
<tr>
<td>15.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/CIN</td>
</tr>
<tr>
<td>15.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/COUT</td>
</tr>
<tr>
<td>15.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/CIN</td>
</tr>
<tr>
<td>15.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/COUT</td>
</tr>
<tr>
<td>15.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/CIN</td>
</tr>
<tr>
<td>15.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/COUT</td>
</tr>
<tr>
<td>15.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/CIN</td>
</tr>
<tr>
<td>15.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/COUT</td>
</tr>
<tr>
<td>15.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/CIN</td>
</tr>
<tr>
<td>15.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/COUT</td>
</tr>
<tr>
<td>15.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/CIN</td>
</tr>
<tr>
<td>15.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/COUT</td>
</tr>
<tr>
<td>15.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/CIN</td>
</tr>
<tr>
<td>15.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/COUT</td>
</tr>
<tr>
<td>15.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[20]_s/CIN</td>
</tr>
<tr>
<td>15.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[20]_s/COUT</td>
</tr>
<tr>
<td>15.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[21]_s/CIN</td>
</tr>
<tr>
<td>15.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[21]_s/COUT</td>
</tr>
<tr>
<td>15.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[22]_s/CIN</td>
</tr>
<tr>
<td>15.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[22]_s/COUT</td>
</tr>
<tr>
<td>15.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[23]_s/CIN</td>
</tr>
<tr>
<td>16.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[23]_s/COUT</td>
</tr>
<tr>
<td>16.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[24]_s/CIN</td>
</tr>
<tr>
<td>16.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[24]_s/COUT</td>
</tr>
<tr>
<td>16.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[25]_s/CIN</td>
</tr>
<tr>
<td>16.625</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[25]_s/SUM</td>
</tr>
<tr>
<td>18.579</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_25_s1/I2</td>
</tr>
<tr>
<td>19.678</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_25_s1/F</td>
</tr>
<tr>
<td>19.684</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_25_s0/I0</td>
</tr>
<tr>
<td>20.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_25_s0/F</td>
</tr>
<tr>
<td>22.556</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/DIA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.086, 25.148%; route: 11.678, 57.744%; tC2Q: 3.460, 17.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
</tr>
<tr>
<td>13.247</td>
<td>7.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/F</td>
</tr>
<tr>
<td>14.363</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/I0</td>
</tr>
<tr>
<td>15.321</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/CIN</td>
</tr>
<tr>
<td>15.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/COUT</td>
</tr>
<tr>
<td>15.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/CIN</td>
</tr>
<tr>
<td>15.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/COUT</td>
</tr>
<tr>
<td>15.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/CIN</td>
</tr>
<tr>
<td>15.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/COUT</td>
</tr>
<tr>
<td>15.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/CIN</td>
</tr>
<tr>
<td>15.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/COUT</td>
</tr>
<tr>
<td>15.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/CIN</td>
</tr>
<tr>
<td>15.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/COUT</td>
</tr>
<tr>
<td>15.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/CIN</td>
</tr>
<tr>
<td>15.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/COUT</td>
</tr>
<tr>
<td>15.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/CIN</td>
</tr>
<tr>
<td>15.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/COUT</td>
</tr>
<tr>
<td>15.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/CIN</td>
</tr>
<tr>
<td>15.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/COUT</td>
</tr>
<tr>
<td>15.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[20]_s/CIN</td>
</tr>
<tr>
<td>15.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[20]_s/COUT</td>
</tr>
<tr>
<td>15.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[21]_s/CIN</td>
</tr>
<tr>
<td>15.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[21]_s/COUT</td>
</tr>
<tr>
<td>15.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[22]_s/CIN</td>
</tr>
<tr>
<td>16.454</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[22]_s/SUM</td>
</tr>
<tr>
<td>19.366</td>
<td>2.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_22_s1/I2</td>
</tr>
<tr>
<td>20.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_22_s1/F</td>
</tr>
<tr>
<td>20.404</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_22_s0/I0</td>
</tr>
<tr>
<td>21.226</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C38[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_22_s0/F</td>
</tr>
<tr>
<td>22.515</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/DIA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.571, 22.648%; route: 12.152, 60.208%; tC2Q: 3.460, 17.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
</tr>
<tr>
<td>13.247</td>
<td>7.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/F</td>
</tr>
<tr>
<td>14.363</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/I0</td>
</tr>
<tr>
<td>15.321</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/CIN</td>
</tr>
<tr>
<td>15.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/COUT</td>
</tr>
<tr>
<td>15.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/CIN</td>
</tr>
<tr>
<td>15.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/COUT</td>
</tr>
<tr>
<td>15.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/CIN</td>
</tr>
<tr>
<td>15.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/COUT</td>
</tr>
<tr>
<td>15.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/CIN</td>
</tr>
<tr>
<td>15.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/COUT</td>
</tr>
<tr>
<td>15.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/CIN</td>
</tr>
<tr>
<td>15.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/COUT</td>
</tr>
<tr>
<td>15.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/CIN</td>
</tr>
<tr>
<td>15.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/COUT</td>
</tr>
<tr>
<td>15.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/CIN</td>
</tr>
<tr>
<td>15.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/COUT</td>
</tr>
<tr>
<td>15.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/CIN</td>
</tr>
<tr>
<td>15.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/COUT</td>
</tr>
<tr>
<td>15.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[20]_s/CIN</td>
</tr>
<tr>
<td>15.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[20]_s/COUT</td>
</tr>
<tr>
<td>15.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[21]_s/CIN</td>
</tr>
<tr>
<td>15.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[21]_s/COUT</td>
</tr>
<tr>
<td>15.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[22]_s/CIN</td>
</tr>
<tr>
<td>15.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[22]_s/COUT</td>
</tr>
<tr>
<td>15.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[23]_s/CIN</td>
</tr>
<tr>
<td>16.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[23]_s/COUT</td>
</tr>
<tr>
<td>16.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[24]_s/CIN</td>
</tr>
<tr>
<td>16.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[24]_s/COUT</td>
</tr>
<tr>
<td>16.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[25]_s/CIN</td>
</tr>
<tr>
<td>16.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[25]_s/COUT</td>
</tr>
<tr>
<td>16.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[26]_s/CIN</td>
</tr>
<tr>
<td>16.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[26]_s/COUT</td>
</tr>
<tr>
<td>16.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[27]_s/CIN</td>
</tr>
<tr>
<td>16.233</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[27]_s/COUT</td>
</tr>
<tr>
<td>16.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[28]_s/CIN</td>
</tr>
<tr>
<td>16.290</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[28]_s/COUT</td>
</tr>
<tr>
<td>16.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C44[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[29]_s/CIN</td>
</tr>
<tr>
<td>16.853</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C44[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[29]_s/SUM</td>
</tr>
<tr>
<td>18.318</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_29_s1/I2</td>
</tr>
<tr>
<td>19.417</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_29_s1/F</td>
</tr>
<tr>
<td>20.392</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_29_s0/I0</td>
</tr>
<tr>
<td>21.018</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_29_s0/F</td>
</tr>
<tr>
<td>22.477</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/DIA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.841, 24.031%; route: 11.844, 58.794%; tC2Q: 3.460, 17.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_19_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[11]</td>
</tr>
<tr>
<td>13.247</td>
<td>7.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/I0</td>
</tr>
<tr>
<td>13.873</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_11_s0/F</td>
</tr>
<tr>
<td>14.363</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/I0</td>
</tr>
<tr>
<td>15.321</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[11]_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/CIN</td>
</tr>
<tr>
<td>15.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[12]_s/COUT</td>
</tr>
<tr>
<td>15.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/CIN</td>
</tr>
<tr>
<td>15.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[13]_s/COUT</td>
</tr>
<tr>
<td>15.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/CIN</td>
</tr>
<tr>
<td>15.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[14]_s/COUT</td>
</tr>
<tr>
<td>15.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/CIN</td>
</tr>
<tr>
<td>15.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[15]_s/COUT</td>
</tr>
<tr>
<td>15.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C41[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/CIN</td>
</tr>
<tr>
<td>15.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[16]_s/COUT</td>
</tr>
<tr>
<td>15.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/CIN</td>
</tr>
<tr>
<td>15.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[17]_s/COUT</td>
</tr>
<tr>
<td>15.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/CIN</td>
</tr>
<tr>
<td>15.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[18]_s/COUT</td>
</tr>
<tr>
<td>15.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/CIN</td>
</tr>
<tr>
<td>16.283</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[19]_s/SUM</td>
</tr>
<tr>
<td>20.994</td>
<td>4.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_19_s10/I1</td>
</tr>
<tr>
<td>22.026</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_19_s10/F</td>
</tr>
<tr>
<td>22.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_19_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_19_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_19_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.578, 18.168%; route: 12.656, 64.264%; tC2Q: 3.460, 17.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/I0</td>
</tr>
<tr>
<td>6.272</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/F</td>
</tr>
<tr>
<td>12.277</td>
<td>6.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/I1</td>
</tr>
<tr>
<td>13.376</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R23C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/F</td>
</tr>
<tr>
<td>17.365</td>
<td>3.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5157_s8/I0</td>
</tr>
<tr>
<td>18.464</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5157_s8/F</td>
</tr>
<tr>
<td>19.285</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5157_s3/I0</td>
</tr>
<tr>
<td>20.384</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5157_s3/F</td>
</tr>
<tr>
<td>21.353</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5157_s1/I1</td>
</tr>
<tr>
<td>21.979</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5157_s1/F</td>
</tr>
<tr>
<td>21.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_30_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 25.221%; route: 14.233, 72.446%; tC2Q: 0.458, 2.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_22_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[7]</td>
</tr>
<tr>
<td>9.685</td>
<td>3.893</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/I0</td>
</tr>
<tr>
<td>10.643</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>10.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>10.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>10.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>10.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>10.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>10.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>10.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>10.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>10.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/CIN</td>
</tr>
<tr>
<td>10.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n84_s0/COUT</td>
</tr>
<tr>
<td>10.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/CIN</td>
</tr>
<tr>
<td>10.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n85_s0/COUT</td>
</tr>
<tr>
<td>10.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/CIN</td>
</tr>
<tr>
<td>11.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n86_s0/COUT</td>
</tr>
<tr>
<td>11.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/CIN</td>
</tr>
<tr>
<td>11.099</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n87_s0/COUT</td>
</tr>
<tr>
<td>11.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n88_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/CIN</td>
</tr>
<tr>
<td>11.213</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n89_s0/COUT</td>
</tr>
<tr>
<td>11.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/CIN</td>
</tr>
<tr>
<td>11.270</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n90_s0/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/CIN</td>
</tr>
<tr>
<td>11.327</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n91_s0/COUT</td>
</tr>
<tr>
<td>11.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/CIN</td>
</tr>
<tr>
<td>11.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n92_s0/COUT</td>
</tr>
<tr>
<td>11.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/CIN</td>
</tr>
<tr>
<td>11.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n93_s0/COUT</td>
</tr>
<tr>
<td>11.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/CIN</td>
</tr>
<tr>
<td>11.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n94_s0/COUT</td>
</tr>
<tr>
<td>11.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/CIN</td>
</tr>
<tr>
<td>11.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n95_s0/COUT</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/CIN</td>
</tr>
<tr>
<td>11.612</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n96_s0/COUT</td>
</tr>
<tr>
<td>11.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n97_s0/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/CIN</td>
</tr>
<tr>
<td>11.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n98_s0/COUT</td>
</tr>
<tr>
<td>11.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/CIN</td>
</tr>
<tr>
<td>11.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n99_s0/COUT</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C33[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/CIN</td>
</tr>
<tr>
<td>11.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n100_s0/COUT</td>
</tr>
<tr>
<td>11.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/CIN</td>
</tr>
<tr>
<td>11.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n101_s0/COUT</td>
</tr>
<tr>
<td>11.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/CIN</td>
</tr>
<tr>
<td>11.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n102_s0/COUT</td>
</tr>
<tr>
<td>11.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/CIN</td>
</tr>
<tr>
<td>12.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/n103_s0/COUT</td>
</tr>
<tr>
<td>14.044</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I1</td>
</tr>
<tr>
<td>15.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>16.061</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s4/I1</td>
</tr>
<tr>
<td>16.883</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R12C30[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s4/F</td>
</tr>
<tr>
<td>19.665</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_22_s14/I2</td>
</tr>
<tr>
<td>20.691</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C34[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_22_s14/F</td>
</tr>
<tr>
<td>21.110</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_22_s10/I2</td>
</tr>
<tr>
<td>21.932</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_22_s10/F</td>
</tr>
<tr>
<td>21.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_22_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_22_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_22_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.028, 30.756%; route: 10.112, 51.591%; tC2Q: 3.460, 17.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[4]</td>
</tr>
<tr>
<td>10.822</td>
<td>5.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_4_s0/I0</td>
</tr>
<tr>
<td>11.854</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/opa_4_s0/F</td>
</tr>
<tr>
<td>13.324</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C39[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[4]_s/I0</td>
</tr>
<tr>
<td>14.282</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[4]_s/COUT</td>
</tr>
<tr>
<td>14.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C40[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[5]_s/CIN</td>
</tr>
<tr>
<td>14.339</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[5]_s/COUT</td>
</tr>
<tr>
<td>14.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C40[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[6]_s/CIN</td>
</tr>
<tr>
<td>14.902</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/alu_add[6]_s/SUM</td>
</tr>
<tr>
<td>17.342</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_6_s1/I2</td>
</tr>
<tr>
<td>18.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_6_s1/F</td>
</tr>
<tr>
<td>19.447</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_6_s0/I0</td>
</tr>
<tr>
<td>20.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/rf_wdata_6_s0/F</td>
</tr>
<tr>
<td>22.223</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DIA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.254, 21.386%; route: 12.178, 61.220%; tC2Q: 3.460, 17.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.addr_0_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/I0</td>
</tr>
<tr>
<td>6.272</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6845_s2/F</td>
</tr>
<tr>
<td>12.277</td>
<td>6.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/I1</td>
</tr>
<tr>
<td>13.376</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R23C28[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5187_s13/F</td>
</tr>
<tr>
<td>17.365</td>
<td>3.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5158_s8/I0</td>
</tr>
<tr>
<td>18.426</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5158_s8/F</td>
</tr>
<tr>
<td>18.845</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5158_s3/I0</td>
</tr>
<tr>
<td>19.667</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5158_s3/F</td>
</tr>
<tr>
<td>20.806</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5158_s1/I1</td>
</tr>
<tr>
<td>21.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n5158_s1/F</td>
</tr>
<tr>
<td>21.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_29_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.046, 25.869%; route: 14.002, 71.781%; tC2Q: 0.458, 2.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C8[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_8_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s9/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s9/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C8[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_9_s0/Q</td>
</tr>
<tr>
<td>2.179</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s9/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s9/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 44.630%; tC2Q: 0.333, 55.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R12C11[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>2.180</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s8/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s8/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/iodev_rsp[1].data_8_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.739%; tC2Q: 0.333, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[1].ram_inst/spram_spram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_10_s0/Q</td>
</tr>
<tr>
<td>2.440</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[1].ram_inst/spram_spram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[1].ram_inst/spram_spram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[1].ram_inst/spram_spram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.530, 61.384%; tC2Q: 0.333, 38.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_5_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n368_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n368_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n365_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n365_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n364_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n364_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n361_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n361_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_29_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_29_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n8_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n8_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_29_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_31_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C22[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_31_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n6_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n6_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_31_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R25C21[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n68_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n68_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C13[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/n994_s4/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/neorv32_bus_gateway_inst/n994_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_63_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C44[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_63_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n38_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n38_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_63_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_63_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_63_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_41_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_41_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C42[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_41_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n60_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n60_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_41_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.env_pending_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.env_pending_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.env_pending_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.env_pending_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n3402_s5/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n3402_s5/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.env_pending_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.env_pending_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.env_pending_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n3089_s5/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n3089_s5/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2174_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2174_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2173_s1/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2173_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2171_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2171_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2169_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2169_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.state_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.state_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.state_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.state_8_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.state_8_s11/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.state_8_s11/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.state_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.state_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.state_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_0_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_0_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/n17_s4/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/n17_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_0_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_1_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/n9_s2/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/n9_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_1_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/n16_s2/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/n16_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.pc_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.pc_6_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.pc_6_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n110_s8/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n110_s8/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.pc_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.pc_6_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>5.422</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 85.166%; tC2Q: 0.458, 14.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1825</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 82.029%; tC2Q: 0.333, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/se_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1825</td>
<td>clk_i_d</td>
<td>14.604</td>
<td>0.262</td>
</tr>
<tr>
<td>352</td>
<td>neorv32_inst/rstn_ext</td>
<td>28.578</td>
<td>2.946</td>
</tr>
<tr>
<td>190</td>
<td>neorv32_inst/iodev_req[1].addr[2]</td>
<td>22.712</td>
<td>3.283</td>
</tr>
<tr>
<td>111</td>
<td>neorv32_inst/iodev_req[1].addr[3]</td>
<td>20.123</td>
<td>3.766</td>
</tr>
<tr>
<td>111</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[1]</td>
<td>22.222</td>
<td>6.871</td>
</tr>
<tr>
<td>84</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[2]</td>
<td>22.233</td>
<td>5.231</td>
</tr>
<tr>
<td>77</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[0]</td>
<td>19.244</td>
<td>9.122</td>
</tr>
<tr>
<td>74</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/exe_engine.state[1]</td>
<td>30.490</td>
<td>2.785</td>
</tr>
<tr>
<td>71</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6718_10</td>
<td>22.602</td>
<td>2.782</td>
</tr>
<tr>
<td>66</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/exe_engine.state[4]</td>
<td>23.467</td>
<td>5.569</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C33</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C18</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_i -period 37.037 -waveform {0 18.518} [get_ports {clk_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
