Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Mar  1 12:03:34 2022
| Host         : fedora running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_timing_summary -max_paths 10 -file cora_wrapper_timing_summary_routed.rpt -pb cora_wrapper_timing_summary_routed.pb -rpx cora_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cora_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.725        0.000                      0                  158        0.189        0.000                      0                  158        3.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.725        0.000                      0                  158        0.189        0.000                      0                  158        3.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 clockOutput_test_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 1.306ns (24.655%)  route 3.991ns (75.345%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.737     5.371    clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  clockOutput_test_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  clockOutput_test_reg/Q
                         net (fo=11, routed)          1.289     7.116    Inst_top_level/Inst_i2c_master/clockOutput
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.150     7.266 f  Inst_top_level/Inst_i2c_master/data_tx[6]_i_9/O
                         net (fo=3, routed)           0.852     8.118    Inst_top_level/Inst_i2c_master/data_tx[6]_i_9_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.328     8.446 f  Inst_top_level/Inst_i2c_master/data_tx[5]_i_4/O
                         net (fo=1, routed)           0.655     9.101    Inst_top_level/Inst_i2c_master/data_tx[5]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.225 r  Inst_top_level/Inst_i2c_master/data_tx[5]_i_2/O
                         net (fo=2, routed)           0.892    10.117    Inst_top_level/Inst_i2c_master/data_wr[5]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.241 r  Inst_top_level/Inst_i2c_master/sda_int_i_4/O
                         net (fo=1, routed)           0.303    10.544    Inst_top_level/Inst_i2c_master/sda_int_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124    10.668 r  Inst_top_level/Inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000    10.668    Inst_top_level/Inst_i2c_master/sda_int_i_1_n_0
    SLICE_X42Y59         FDPE                                         r  Inst_top_level/Inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561    12.919    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y59         FDPE                                         r  Inst_top_level/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.429    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X42Y59         FDPE (Setup_fdpe_C_D)        0.081    13.393    Inst_top_level/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.785ns (37.224%)  route 3.010ns (62.776%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 12.917 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.735     5.369    Inst_top_level/CLK
    SLICE_X40Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  Inst_top_level/lcd_delay_reg[13]/Q
                         net (fo=3, routed)           1.096     6.921    Inst_top_level/lcd_delay_reg_n_0_[13]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     7.045 r  Inst_top_level/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.045    Inst_top_level/next_state1_carry__0_i_7_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.595 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.595    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.709    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.937 f  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.201     9.138    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X37Y61         LUT5 (Prop_lut5_I0_O)        0.313     9.451 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.713    10.164    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  Inst_top_level/byteSel_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.559    12.917    Inst_top_level/CLK
    SLICE_X36Y61         FDRE                                         r  Inst_top_level/byteSel_reg[5]/C
                         clock pessimism              0.391    13.307    
                         clock uncertainty           -0.035    13.272    
    SLICE_X36Y61         FDRE (Setup_fdre_C_CE)      -0.205    13.067    Inst_top_level/byteSel_reg[5]
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 Inst_top_level/byteSel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.058ns (21.922%)  route 3.768ns (78.078%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.736     5.370    Inst_top_level/CLK
    SLICE_X37Y60         FDRE                                         r  Inst_top_level/byteSel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  Inst_top_level/byteSel_reg[4]/Q
                         net (fo=46, routed)          1.765     7.591    Inst_top_level/Inst_i2c_master/Q[4]
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.152     7.743 f  Inst_top_level/Inst_i2c_master/data_tx[4]_i_12/O
                         net (fo=1, routed)           0.958     8.701    Inst_top_level/Inst_i2c_master/data_tx[4]_i_12_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I1_O)        0.326     9.027 f  Inst_top_level/Inst_i2c_master/data_tx[4]_i_7/O
                         net (fo=1, routed)           0.569     9.596    Inst_top_level/Inst_i2c_master/data_tx[4]_i_7_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.720 r  Inst_top_level/Inst_i2c_master/data_tx[4]_i_2/O
                         net (fo=2, routed)           0.477    10.196    Inst_top_level/Inst_i2c_master/data_wr[4]
    SLICE_X42Y60         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561    12.919    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y60         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[4]/C
                         clock pessimism              0.391    13.309    
                         clock uncertainty           -0.035    13.274    
    SLICE_X42Y60         FDRE (Setup_fdre_C_D)       -0.016    13.258    Inst_top_level/Inst_i2c_master/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.785ns (39.031%)  route 2.788ns (60.969%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.735     5.369    Inst_top_level/CLK
    SLICE_X40Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  Inst_top_level/lcd_delay_reg[13]/Q
                         net (fo=3, routed)           1.096     6.921    Inst_top_level/lcd_delay_reg_n_0_[13]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     7.045 r  Inst_top_level/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.045    Inst_top_level/next_state1_carry__0_i_7_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.595 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.595    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.709    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.937 f  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.201     9.138    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X37Y61         LUT5 (Prop_lut5_I0_O)        0.313     9.451 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.491     9.942    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  Inst_top_level/byteSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.560    12.918    Inst_top_level/CLK
    SLICE_X36Y60         FDRE                                         r  Inst_top_level/byteSel_reg[0]/C
                         clock pessimism              0.391    13.308    
                         clock uncertainty           -0.035    13.273    
    SLICE_X36Y60         FDRE (Setup_fdre_C_CE)      -0.205    13.068    Inst_top_level/byteSel_reg[0]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.785ns (39.031%)  route 2.788ns (60.969%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.735     5.369    Inst_top_level/CLK
    SLICE_X40Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  Inst_top_level/lcd_delay_reg[13]/Q
                         net (fo=3, routed)           1.096     6.921    Inst_top_level/lcd_delay_reg_n_0_[13]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     7.045 r  Inst_top_level/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.045    Inst_top_level/next_state1_carry__0_i_7_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.595 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.595    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.709    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.937 f  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.201     9.138    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X37Y61         LUT5 (Prop_lut5_I0_O)        0.313     9.451 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.491     9.942    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  Inst_top_level/byteSel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.560    12.918    Inst_top_level/CLK
    SLICE_X36Y60         FDRE                                         r  Inst_top_level/byteSel_reg[1]/C
                         clock pessimism              0.391    13.308    
                         clock uncertainty           -0.035    13.273    
    SLICE_X36Y60         FDRE (Setup_fdre_C_CE)      -0.205    13.068    Inst_top_level/byteSel_reg[1]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.785ns (39.031%)  route 2.788ns (60.969%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.735     5.369    Inst_top_level/CLK
    SLICE_X40Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  Inst_top_level/lcd_delay_reg[13]/Q
                         net (fo=3, routed)           1.096     6.921    Inst_top_level/lcd_delay_reg_n_0_[13]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     7.045 r  Inst_top_level/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.045    Inst_top_level/next_state1_carry__0_i_7_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.595 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.595    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.709    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.937 f  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.201     9.138    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X37Y61         LUT5 (Prop_lut5_I0_O)        0.313     9.451 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.491     9.942    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  Inst_top_level/byteSel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.560    12.918    Inst_top_level/CLK
    SLICE_X36Y60         FDRE                                         r  Inst_top_level/byteSel_reg[2]/C
                         clock pessimism              0.391    13.308    
                         clock uncertainty           -0.035    13.273    
    SLICE_X36Y60         FDRE (Setup_fdre_C_CE)      -0.205    13.068    Inst_top_level/byteSel_reg[2]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.785ns (39.031%)  route 2.788ns (60.969%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.735     5.369    Inst_top_level/CLK
    SLICE_X40Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  Inst_top_level/lcd_delay_reg[13]/Q
                         net (fo=3, routed)           1.096     6.921    Inst_top_level/lcd_delay_reg_n_0_[13]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     7.045 r  Inst_top_level/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.045    Inst_top_level/next_state1_carry__0_i_7_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.595 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.595    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.709    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.937 f  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.201     9.138    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X37Y61         LUT5 (Prop_lut5_I0_O)        0.313     9.451 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.491     9.942    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  Inst_top_level/byteSel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.560    12.918    Inst_top_level/CLK
    SLICE_X37Y60         FDRE                                         r  Inst_top_level/byteSel_reg[3]/C
                         clock pessimism              0.391    13.308    
                         clock uncertainty           -0.035    13.273    
    SLICE_X37Y60         FDRE (Setup_fdre_C_CE)      -0.205    13.068    Inst_top_level/byteSel_reg[3]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.785ns (39.031%)  route 2.788ns (60.969%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.735     5.369    Inst_top_level/CLK
    SLICE_X40Y64         FDRE                                         r  Inst_top_level/lcd_delay_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  Inst_top_level/lcd_delay_reg[13]/Q
                         net (fo=3, routed)           1.096     6.921    Inst_top_level/lcd_delay_reg_n_0_[13]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     7.045 r  Inst_top_level/next_state1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.045    Inst_top_level/next_state1_carry__0_i_7_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.595 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.595    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.709    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.937 f  Inst_top_level/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.201     9.138    Inst_top_level/next_state1_carry__2_n_1
    SLICE_X37Y61         LUT5 (Prop_lut5_I0_O)        0.313     9.451 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.491     9.942    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  Inst_top_level/byteSel_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.560    12.918    Inst_top_level/CLK
    SLICE_X37Y60         FDRE                                         r  Inst_top_level/byteSel_reg[4]/C
                         clock pessimism              0.391    13.308    
                         clock uncertainty           -0.035    13.273    
    SLICE_X37Y60         FDRE (Setup_fdre_C_CE)      -0.205    13.068    Inst_top_level/byteSel_reg[4]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/lcd_delay_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 2.472ns (53.553%)  route 2.144ns (46.447%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.734     5.368    Inst_top_level/CLK
    SLICE_X37Y62         FDRE                                         r  Inst_top_level/lcd_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     5.824 r  Inst_top_level/lcd_delay_reg[2]/Q
                         net (fo=3, routed)           0.937     6.761    Inst_top_level/lcd_delay_reg_n_0_[2]
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.418 r  Inst_top_level/lcd_delay_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.418    Inst_top_level/lcd_delay_reg[4]_i_2_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  Inst_top_level/lcd_delay_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.535    Inst_top_level/lcd_delay_reg[8]_i_2_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.652 r  Inst_top_level/lcd_delay_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.652    Inst_top_level/lcd_delay_reg[12]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.769 r  Inst_top_level/lcd_delay_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.769    Inst_top_level/lcd_delay_reg[16]_i_2_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.886 r  Inst_top_level/lcd_delay_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.886    Inst_top_level/lcd_delay_reg[20]_i_2_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.003 r  Inst_top_level/lcd_delay_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.003    Inst_top_level/lcd_delay_reg[24]_i_2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.120 r  Inst_top_level/lcd_delay_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.120    Inst_top_level/lcd_delay_reg[28]_i_2_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.443 r  Inst_top_level/lcd_delay_reg[31]_i_3/O[1]
                         net (fo=1, routed)           1.207     9.650    Inst_top_level/lcd_delay0[30]
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.334     9.984 r  Inst_top_level/lcd_delay[30]_i_1/O
                         net (fo=1, routed)           0.000     9.984    Inst_top_level/lcd_delay[30]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  Inst_top_level/lcd_delay_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.557    12.915    Inst_top_level/CLK
    SLICE_X37Y63         FDRE                                         r  Inst_top_level/lcd_delay_reg[30]/C
                         clock pessimism              0.428    13.342    
                         clock uncertainty           -0.035    13.307    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.075    13.382    Inst_top_level/lcd_delay_reg[30]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.996ns (42.962%)  route 2.650ns (57.038%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.733     5.367    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X41Y65         FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.456     5.823 r  Inst_top_level/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.609     6.433    Inst_top_level/Inst_i2c_master/count[0]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  Inst_top_level/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.557    Inst_top_level/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.070 r  Inst_top_level/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.070    Inst_top_level/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.393 r  Inst_top_level/Inst_i2c_master/count_reg[7]_i_2/O[1]
                         net (fo=4, routed)           0.850     8.243    Inst_top_level/Inst_i2c_master/data0[5]
    SLICE_X42Y64         LUT4 (Prop_lut4_I1_O)        0.306     8.549 r  Inst_top_level/Inst_i2c_master/scl_clk_i_3/O
                         net (fo=1, routed)           0.452     9.001    Inst_top_level/Inst_i2c_master/scl_clk_i_3_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I1_O)        0.124     9.125 r  Inst_top_level/Inst_i2c_master/scl_clk_i_2/O
                         net (fo=1, routed)           0.739     9.863    Inst_top_level/Inst_i2c_master/scl_clk_i_2_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.150    10.013 r  Inst_top_level/Inst_i2c_master/scl_clk_i_1/O
                         net (fo=1, routed)           0.000    10.013    Inst_top_level/Inst_i2c_master/scl_clk_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  Inst_top_level/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.560    12.918    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y61         FDRE                                         r  Inst_top_level/Inst_i2c_master/scl_clk_reg/C
                         clock pessimism              0.429    13.346    
                         clock uncertainty           -0.035    13.311    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.118    13.429    Inst_top_level/Inst_i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         13.429    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  3.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.587     1.465    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X43Y58         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          0.137     1.743    Inst_top_level/Inst_i2c_master/bit_cnt[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.788 r  Inst_top_level/Inst_i2c_master/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    Inst_top_level/Inst_i2c_master/bit_cnt[2]_i_1_n_0
    SLICE_X42Y58         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.857     1.982    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y58         FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.504     1.478    
    SLICE_X42Y58         FDPE (Hold_fdpe_C_D)         0.121     1.599    Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_top_level/lcd_RS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/lcd_RS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.585     1.463    Inst_top_level/CLK
    SLICE_X37Y58         FDRE                                         r  Inst_top_level/lcd_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  Inst_top_level/lcd_RS_reg/Q
                         net (fo=3, routed)           0.117     1.721    Inst_top_level/lcd_RS
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.045     1.766 r  Inst_top_level/lcd_RS_i_1/O
                         net (fo=1, routed)           0.000     1.766    Inst_top_level/lcd_RS_i_1_n_0
    SLICE_X37Y58         FDRE                                         r  Inst_top_level/lcd_RS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.855     1.980    Inst_top_level/CLK
    SLICE_X37Y58         FDRE                                         r  Inst_top_level/lcd_RS_reg/C
                         clock pessimism             -0.517     1.463    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.091     1.554    Inst_top_level/lcd_RS_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.587     1.465    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y58         FDPE                                         r  Inst_top_level/Inst_i2c_master/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDPE (Prop_fdpe_C_Q)         0.164     1.629 r  Inst_top_level/Inst_i2c_master/busy_reg/Q
                         net (fo=5, routed)           0.127     1.756    Inst_top_level/Inst_i2c_master/i2c_busy
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  Inst_top_level/Inst_i2c_master/busy_i_1/O
                         net (fo=1, routed)           0.000     1.801    Inst_top_level/Inst_i2c_master/busy_i_1_n_0
    SLICE_X42Y58         FDPE                                         r  Inst_top_level/Inst_i2c_master/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.857     1.982    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y58         FDPE                                         r  Inst_top_level/Inst_i2c_master/busy_reg/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y58         FDPE (Hold_fdpe_C_D)         0.121     1.586    Inst_top_level/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.760%)  route 0.085ns (27.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.587     1.465    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X41Y58         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.085     1.678    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg_n_0_[8]
    SLICE_X41Y58         LUT3 (Prop_lut3_I0_O)        0.099     1.777 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    Inst_top_level/Inst_i2c_master/FSM_onehot_state[0]_i_1_n_0
    SLICE_X41Y58         FDPE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.857     1.982    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X41Y58         FDPE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y58         FDPE (Hold_fdpe_C_D)         0.092     1.557    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Inst_top_level/lcd_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.599%)  route 0.182ns (56.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.585     1.463    Inst_top_level/CLK
    SLICE_X37Y59         FDRE                                         r  Inst_top_level/lcd_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  Inst_top_level/lcd_EN_reg/Q
                         net (fo=3, routed)           0.182     1.786    Inst_top_level/Inst_i2c_master/D[1]
    SLICE_X43Y60         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.981    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X43Y60         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[2]/C
                         clock pessimism             -0.481     1.500    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.066     1.566    Inst_top_level/Inst_i2c_master/data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/scl_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.846%)  route 0.134ns (37.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.587     1.465    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X41Y58         FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.134     1.727    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg_n_0_[8]
    SLICE_X42Y59         LUT5 (Prop_lut5_I2_O)        0.099     1.826 r  Inst_top_level/Inst_i2c_master/scl_ena_i_1/O
                         net (fo=1, routed)           0.000     1.826    Inst_top_level/Inst_i2c_master/scl_ena_i_1_n_0
    SLICE_X42Y59         FDCE                                         r  Inst_top_level/Inst_i2c_master/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.857     1.982    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X42Y59         FDCE                                         r  Inst_top_level/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.501     1.481    
    SLICE_X42Y59         FDCE (Hold_fdce_C_D)         0.120     1.601    Inst_top_level/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Inst_top_level/byteSel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.278%)  route 0.145ns (43.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.584     1.462    Inst_top_level/CLK
    SLICE_X37Y60         FDRE                                         r  Inst_top_level/byteSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Inst_top_level/byteSel_reg[3]/Q
                         net (fo=53, routed)          0.145     1.748    Inst_top_level/byteSel_reg_n_0_[3]
    SLICE_X36Y60         LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  Inst_top_level/byteSel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    Inst_top_level/byteSel[1]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  Inst_top_level/byteSel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.854     1.979    Inst_top_level/CLK
    SLICE_X36Y60         FDRE                                         r  Inst_top_level/byteSel_reg[1]/C
                         clock pessimism             -0.504     1.475    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.091     1.566    Inst_top_level/byteSel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Inst_top_level/byteSel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/byteSel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.108%)  route 0.146ns (43.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.584     1.462    Inst_top_level/CLK
    SLICE_X37Y60         FDRE                                         r  Inst_top_level/byteSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Inst_top_level/byteSel_reg[3]/Q
                         net (fo=53, routed)          0.146     1.749    Inst_top_level/byteSel_reg_n_0_[3]
    SLICE_X36Y60         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  Inst_top_level/byteSel[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    Inst_top_level/byteSel[2]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  Inst_top_level/byteSel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.854     1.979    Inst_top_level/CLK
    SLICE_X36Y60         FDRE                                         r  Inst_top_level/byteSel_reg[2]/C
                         clock pessimism             -0.504     1.475    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.092     1.567    Inst_top_level/byteSel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            selectMode_test_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.328%)  route 0.150ns (44.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.585     1.463    clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.141     1.604 f  count_reg[1]/Q
                         net (fo=6, routed)           0.150     1.754    count_reg_n_0_[1]
    SLICE_X41Y61         LUT5 (Prop_lut5_I3_O)        0.045     1.799 r  selectMode_test[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    selectMode_test[1]_i_1_n_0
    SLICE_X41Y61         FDCE                                         r  selectMode_test_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.981    clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  selectMode_test_reg[1]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.092     1.572    selectMode_test_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Inst_top_level/lcd_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/lcd_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.996%)  route 0.135ns (42.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.585     1.463    Inst_top_level/CLK
    SLICE_X37Y59         FDRE                                         r  Inst_top_level/lcd_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  Inst_top_level/lcd_EN_reg/Q
                         net (fo=3, routed)           0.135     1.739    Inst_top_level/lcd_EN
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.784 r  Inst_top_level/lcd_EN_i_1/O
                         net (fo=1, routed)           0.000     1.784    Inst_top_level/lcd_EN_i_1_n_0
    SLICE_X37Y59         FDRE                                         r  Inst_top_level/lcd_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.855     1.980    Inst_top_level/CLK
    SLICE_X37Y59         FDRE                                         r  Inst_top_level/lcd_EN_reg/C
                         clock pessimism             -0.517     1.463    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.092     1.555    Inst_top_level/lcd_EN_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X41Y58    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y58    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y59    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y59    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y59    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y58    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y58    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X43Y58    Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y65    Inst_top_level/Inst_i2c_master/count_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y58    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    Inst_top_level/Inst_i2c_master/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    Inst_top_level/Inst_i2c_master/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    Inst_top_level/Inst_i2c_master/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    Inst_top_level/Inst_i2c_master/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Inst_top_level/Inst_i2c_master/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Inst_top_level/Inst_i2c_master/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Inst_top_level/Inst_i2c_master/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Inst_top_level/Inst_i2c_master/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Inst_top_level/Inst_i2c_master/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65    Inst_top_level/Inst_i2c_master/count_reg[3]/C



