$comment
	File created using the following command:
		vcd file full_adder.msim.vcd -direction
$end
$date
	Thu Sep 14 09:16:21 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module full_adder_vlg_vec_tst $end
$var reg 1 ! x $end
$var reg 1 " y $end
$var reg 1 # z $end
$var wire 1 $ c $end
$var wire 1 % s $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , s~output_o $end
$var wire 1 - c~output_o $end
$var wire 1 . z~input_o $end
$var wire 1 / x~input_o $end
$var wire 1 0 y~input_o $end
$var wire 1 1 inst1|inst3~0_combout $end
$var wire 1 2 inst2~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
$end
#20000
1!
1/
11
1,
1%
#40000
1"
0!
10
0/
#60000
1#
0"
1.
00
#80000
1!
0#
1"
1/
0.
10
12
01
0,
1-
1$
0%
#100000
0!
1#
0/
1.
#120000
0"
1!
00
1/
#140000
1"
10
11
1,
1%
#160000
0#
0!
0"
0.
0/
00
02
01
0,
0-
0$
0%
#200000
