# pll_osu_180
On-Chip Clock Multiplier (PLL) design and layout using open-source EDA tools (ngspice &amp; Magic) on OSU180nm
