%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
% Welcome to Overleaf --- just edit your LaTeX on the left,
% and we'll compile it for you on the right. If you open the
% 'Share' menu, you can invite other users to edit at the same
% time. See www.overleaf.com/learn for more info. Enjoy!
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\documentclass[letterpaper,11pt]{article}

\usepackage{latexsym}
\usepackage[empty]{fullpage}
\usepackage{titlesec}
\usepackage{marvosym}
\usepackage[usenames,dvipsnames]{color}
\usepackage{verbatim}
\usepackage{enumitem}
% \usepackage[hidelinks]{hyperref}
\usepackage{fancyhdr}
\usepackage[english]{babel}
\usepackage{tabularx}
\input{glyphtounicode}
\usepackage{xcolor}
\definecolor{linkblue}{RGB}{0, 50, 175} % subtle navy blue
\usepackage[colorlinks=true, urlcolor=linkblue]{hyperref}

%----------FONT OPTIONS----------
% sans-serif
% \usepackage[sfdefault]{FiraSans}
% \usepackage[sfdefault]{roboto}
% \usepackage[sfdefault]{noto-sans}
% \usepackage[default]{sourcesanspro}

% serif
% \usepackage{CormorantGaramond}
% \usepackage{charter}


\pagestyle{fancy}
\fancyhf{} % clear all header and footer fields
\fancyfoot{}
\renewcommand{\headrulewidth}{0pt}
\renewcommand{\footrulewidth}{0pt}

% Adjust margins
\addtolength{\oddsidemargin}{-0.5in}
\addtolength{\evensidemargin}{-0.5in}
\addtolength{\textwidth}{1in}
\addtolength{\topmargin}{-.5in}
\addtolength{\textheight}{1.0in}

\urlstyle{same}

\raggedbottom
\raggedright
\setlength{\tabcolsep}{0in}

% Sections formatting
\titleformat{\section}{
  \vspace{-4pt}\scshape\raggedright\large
}{}{0em}{}[\color{black}\titlerule \vspace{-5pt}]

% Ensure that generate pdf is machine readable/ATS parsable
\pdfgentounicode=1

%-------------------------
% Custom commands
\newcommand{\resumeItem}[1]{
  \item\small{
    {#1 \vspace{-2pt}}
  }
}

\newcommand{\resumeSummary}[1]{
    #1
}

\newcommand{\resumeSubheading}[4]{
  \vspace{-2pt}\item
    \begin{tabular*}{0.97\textwidth}[t]{l@{\extracolsep{\fill}}r}
      \textbf{#1} & #2 \\
      \textit{\small#3} & \textit{\small #4} \\
    \end{tabular*}\vspace{-7pt}
}

\newcommand{\resumeSubSubheading}[2]{
    \item
    \begin{tabular*}{0.97\textwidth}{l@{\extracolsep{\fill}}r}
      \textit{\small#1} & \textit{\small #2} \\
    \end{tabular*}\vspace{-7pt}
}

\newcommand{\resumeProjectHeading}[2]{
    \item
    \begin{tabular*}{0.97\textwidth}{l@{\extracolsep{\fill}}r}
      \small#1 & #2 \\
    \end{tabular*}\vspace{-7pt}
}

\newcommand{\resumeSubItem}[1]{\resumeItem{#1}\vspace{-4pt}}

\renewcommand\labelitemii{$\vcenter{\hbox{\tiny$\bullet$}}$}

\newcommand{\resumeSubHeadingListStart}{\begin{itemize}[leftmargin=0.15in, label={}]}
\newcommand{\resumeSubHeadingListEnd}{\end{itemize}}
\newcommand{\resumeItemListStart}{\begin{itemize}}
\newcommand{\resumeItemListEnd}{\end{itemize}\vspace{-5pt}}

%-------------------------------------------
%%%%%%  RESUME STARTS HERE  %%%%%%%%%%%%%%%%%%%%%%%%%%%%


\begin{document}

%----------HEADING----------
\begin{center}
    \textbf{\Huge \scshape Nathan Abebe} \\ \vspace{5pt}
    \small +1 (203) 994-2951 $|$ \href{mailto:nathan.abebe@yale.edu}{nathan.abebe@yale.edu} $|$ \href{https://nathanabebe.com}{nathanabebe.com} $|$ 
    \href{https://linkedin.com/in/nathan5563}{linkedin.com/in/nathan5563} $|$
    \href{https://github.com/Nathan5563}{github.com/Nathan5563}
\end{center}

%-----------SUMMARY-------------
\section{Summary}
    \resumeSummary{Highly driven researcher and engineer specializing in critical, low-latency systems. Experienced in scalable FPGA architectures, embedded software development, and all types of real-time systems. Passionate about delivering high-impact solutions that accelerate innovation and system efficiency.}

%-----------EDUCATION-----------
\section{Education}
  \resumeSubHeadingListStart
    \resumeSubheading
      {Yale University}{New Haven, CT}
      {B.S. Computer Science, B.S. Electrical Engineering (ABET)}{May 2028}
      \resumeItemListStart
        \resumeItem{Relevant Coursework: VLSI System Design, FPGA-Based Acceleration, Computer Networks, Operating Systems }
      \resumeItemListEnd
  \resumeSubHeadingListEnd


%-----------EXPERIENCE-----------
\section{Experience}
  \resumeSubHeadingListStart
    \resumeSubheading
      {Undergraduate Research Assistant}{Jun 2025 -- Present}
      {Yale University, Efficient Computing Lab (advised by Prof. Lin Zhong)}{New Haven, CT}
      \resumeItemListStart
        \resumeItem{Accomplished 80\% reduction in development time by engineering a virtual file system for multi-FPGA control, validated by DECONET/HELIOS, a production-grade distributed quantum error code decoder.}
        \resumeItem{Developed distributed network for server-FPGA communication with custom UDP/TCP protocols, achieving 100\% critical packet delivery \& $<$1 minute end-to-end time for FPGA configuration.}
        \resumeItem{Ported and optimized Micro Blossom quantum error correction software for distributed execution on FPGA-attached ARM cores, achieving the first such implementation with 14× latency reduction.}
        \resumeItem{Enabled scalable multi-FPGA parallelism by designing file system architecture with support for thousands to millions of FPGA nodes, to be used for high-throughput quantum error code decoding experiments.}
        \resumeItem{Simplified user experience by developing 5+ Bash scripts \& a scripting language, reducing project setup and configuration to 1-2 commands per FPGA.}
      \resumeItemListEnd
  \resumeSubHeadingListEnd


%-----------PROJECTS-----------
\section{Projects}
    \resumeSubHeadingListStart
        \resumeProjectHeading
          {\textbf{Project Liquid: Flight Computer} $|$ \emph{Rust, Real-Time Systems, Radio Protocols}}{Aug 2025 -- Present}
          \resumeItemListStart
            \resumeItem{Designed PCB integrating Teensy 4.1 and sensors to enable onboard sequencing, improving system reliability.}
            \resumeItem{Programmed real-time logic for fueling, arming, apogee detection, chute deploy, \& comms, for safe mission ops.}
            \resumeItem{Built TDMA-based radio protocol with CRC \& ACKs achieving $<$100ms end-to-end latency.}
            \resumeItem{Offloaded non-critical compute to coprocessor, reducing comms latency by 30\% \& improving system reliability.}
          \resumeItemListEnd
        \resumeProjectHeading
          {\textbf{Project Liquid: EGSE} $|$ \emph{C++, Sensor Integration, LTspice, HIL Testing}}{Oct 2024 -- Present}
          \resumeItemListStart
            \resumeItem{Programmed Teensy 4.1 firmware for GPIO valve control to automate 10+ ethane \& nitrous valves.}
            \resumeItem{Developed C++ drivers for NAT 8252 pressure sensors with $\pm$1\% measurement accuracy.}
            \resumeItem{Simulated 20+ circuits in LTspice to verify signal integrity \& fail-safes, reducing hardware faults during testing.}
            \resumeItem{Executed HIL validation tests with 99.9\% uptime during hotfire campaigns, ensuring robustness in real conditions.}
          \resumeItemListEnd
        \resumeProjectHeading
          {\textbf{Graphics Research: Wavefront (.obj) Parser} $|$ \emph{C++, SIMD, Multithreading, Optimization}}{Jul 2025 -- Present}
          \resumeItemListStart
            \resumeItem{Implemented fast .obj parser with file chunking parallelism and SIMD instructions, reducing parse times 7× compared to industry standard.}
            \resumeItem{Used profiling tools to optimize code iteratively, resulting in 500x speedup after a month of optimizations.}
          \resumeItemListEnd
        \resumeProjectHeading
          {\textbf{NES Emulator} $|$ \emph{Rust, Computer Architecture, Debugging}}{Mar 2025 -- Present}
          \resumeItemListStart
            \resumeItem{Built 5K+ LoC cycle-accurate NES emulator with full CPU and PPU timing support for precise game emulation.}
            \resumeItem{Crafted egui debugger with live stepping and visualization to accelerate development and debugging.}
          \resumeItemListEnd
    \resumeSubHeadingListEnd

%-----------PROGRAMMING SKILLS-----------
\section{Technical Skills}
 \begin{itemize}[leftmargin=0.15in, label={}]
    \small{\item{
     \textbf{Languages}{: Rust, C, C++, Python, D, SystemVerilog, Golang, x86 Assembly, TypeScript, JavaScript, C\#} \\
     \textbf{Embedded}{: FPGA design, ARM Cortex-M, Linux, RTOS, Yocto, bare-metal, PCB design} \\
     \textbf{Tools}{: Git, GDB, Valgrind, Vivado Design Suite, Altium Designer, LTspice} \\
     \textbf{Protocols}{: UDP, TCP, UART, SPI, I$^2$C, BGP, IS-IS, TDMA, CSMA, CRC} \\
    }}
 \end{itemize}


\end{document}----------
