### 6.3 End to End Data Protection

> **Section ID**: 6.3 | **Page**: 76-77


---
### ðŸ“Š Tables (1)

#### Table 1: Table_6_3_End_to_End_Data_Protection
![Table_6_3_End_to_End_Data_Protection](../section_images/Table_6_3_End_to_End_Data_Protection.png)

| Requirement ID | Description |
| :--- | :--- |
| E2E-1 | All user data and metadata shall be protected using overlapping protection mechanisms throughout the entire read and write path in the device including all storage elements (registers, caches, SRAM, DRAM, NAND, etc.). |
| E2E-2 | At least one bit of correction and 2 bits of detection is required for all memories. |
| E2E-3 | The entire DRAM addressable space shall be protected with at least one-bit correction and 2 bits of detection scheme (SECDED). This includes but not limited to the following:<br>â€¢ Flash translation layer (FTL).<br>â€¢ Mapping tables (including metadata related to deallocated LBAs).<br>â€¢ Journal entries.<br>â€¢ Firmware scratch pad.<br>â€¢ System variables.<br>â€¢ Firmware code. |
| E2E-4 | Silent data corruption shall not be tolerated under any circumstances. |
| E2E-5 | The device shall include a mechanism to protect against returning the data from the wrong logical block address (LBA), including previous copies from same LBA, to the host. It is acceptable if the device stores additional/modified information to provide protection against returning wrong data to the host. Device shall perform host LBA integrity checking on all transfers to and from the media. |
| Requirement ID | Description |
| E2E-6 | All device metadata, firmware, firmware variables, and other device system data shall be protected by at least a single bit detection scheme. |
| E2E-7 | Any memory buffers that are utilized to accelerate data transfer (read-ahead buffers for example) shall follow the protection scheme outlined in E2E-5 (wrong logical block address protection). |

