///Register `LTDC_GCR` reader
pub struct R(crate::R<LTDC_GCR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<LTDC_GCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<LTDC_GCR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<LTDC_GCR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `LTDC_GCR` writer
pub struct W(crate::W<LTDC_GCR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<LTDC_GCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<LTDC_GCR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<LTDC_GCR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `LTDCEN` reader - LTDCEN
pub type LTDCEN_R = crate::BitReader<bool>;
///Field `LTDCEN` writer - LTDCEN
pub type LTDCEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, LTDC_GCR_SPEC, bool, O>;
///Field `DBW` reader - DBW
pub type DBW_R = crate::FieldReader<u8, u8>;
///Field `DGW` reader - DGW
pub type DGW_R = crate::FieldReader<u8, u8>;
///Field `DRW` reader - DRW
pub type DRW_R = crate::FieldReader<u8, u8>;
///Field `DEN` reader - DEN
pub type DEN_R = crate::BitReader<bool>;
///Field `DEN` writer - DEN
pub type DEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, LTDC_GCR_SPEC, bool, O>;
///Field `PCPOL` reader - PCPOL
pub type PCPOL_R = crate::BitReader<bool>;
///Field `PCPOL` writer - PCPOL
pub type PCPOL_W<'a, const O: u8> = crate::BitWriter<'a, u32, LTDC_GCR_SPEC, bool, O>;
///Field `DEPOL` reader - DEPOL
pub type DEPOL_R = crate::BitReader<bool>;
///Field `DEPOL` writer - DEPOL
pub type DEPOL_W<'a, const O: u8> = crate::BitWriter<'a, u32, LTDC_GCR_SPEC, bool, O>;
///Field `VSPOL` reader - VSPOL
pub type VSPOL_R = crate::BitReader<bool>;
///Field `VSPOL` writer - VSPOL
pub type VSPOL_W<'a, const O: u8> = crate::BitWriter<'a, u32, LTDC_GCR_SPEC, bool, O>;
///Field `HSPOL` reader - HSPOL
pub type HSPOL_R = crate::BitReader<bool>;
///Field `HSPOL` writer - HSPOL
pub type HSPOL_W<'a, const O: u8> = crate::BitWriter<'a, u32, LTDC_GCR_SPEC, bool, O>;
impl R {
    ///Bit 0 - LTDCEN
    #[inline(always)]
    pub fn ltdcen(&self) -> LTDCEN_R {
        LTDCEN_R::new((self.bits & 1) != 0)
    }
    ///Bits 4:6 - DBW
    #[inline(always)]
    pub fn dbw(&self) -> DBW_R {
        DBW_R::new(((self.bits >> 4) & 7) as u8)
    }
    ///Bits 8:10 - DGW
    #[inline(always)]
    pub fn dgw(&self) -> DGW_R {
        DGW_R::new(((self.bits >> 8) & 7) as u8)
    }
    ///Bits 12:14 - DRW
    #[inline(always)]
    pub fn drw(&self) -> DRW_R {
        DRW_R::new(((self.bits >> 12) & 7) as u8)
    }
    ///Bit 16 - DEN
    #[inline(always)]
    pub fn den(&self) -> DEN_R {
        DEN_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 28 - PCPOL
    #[inline(always)]
    pub fn pcpol(&self) -> PCPOL_R {
        PCPOL_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - DEPOL
    #[inline(always)]
    pub fn depol(&self) -> DEPOL_R {
        DEPOL_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - VSPOL
    #[inline(always)]
    pub fn vspol(&self) -> VSPOL_R {
        VSPOL_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - HSPOL
    #[inline(always)]
    pub fn hspol(&self) -> HSPOL_R {
        HSPOL_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - LTDCEN
    #[inline(always)]
    #[must_use]
    pub fn ltdcen(&mut self) -> LTDCEN_W<0> {
        LTDCEN_W::new(self)
    }
    ///Bit 16 - DEN
    #[inline(always)]
    #[must_use]
    pub fn den(&mut self) -> DEN_W<16> {
        DEN_W::new(self)
    }
    ///Bit 28 - PCPOL
    #[inline(always)]
    #[must_use]
    pub fn pcpol(&mut self) -> PCPOL_W<28> {
        PCPOL_W::new(self)
    }
    ///Bit 29 - DEPOL
    #[inline(always)]
    #[must_use]
    pub fn depol(&mut self) -> DEPOL_W<29> {
        DEPOL_W::new(self)
    }
    ///Bit 30 - VSPOL
    #[inline(always)]
    #[must_use]
    pub fn vspol(&mut self) -> VSPOL_W<30> {
        VSPOL_W::new(self)
    }
    ///Bit 31 - HSPOL
    #[inline(always)]
    #[must_use]
    pub fn hspol(&mut self) -> HSPOL_W<31> {
        HSPOL_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///This register defines the global configuration of the LCD-TFT controller.
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [ltdc_gcr](index.html) module
pub struct LTDC_GCR_SPEC;
impl crate::RegisterSpec for LTDC_GCR_SPEC {
    type Ux = u32;
}
///`read()` method returns [ltdc_gcr::R](R) reader structure
impl crate::Readable for LTDC_GCR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [ltdc_gcr::W](W) writer structure
impl crate::Writable for LTDC_GCR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets LTDC_GCR to value 0x2220
impl crate::Resettable for LTDC_GCR_SPEC {
    const RESET_VALUE: Self::Ux = 0x2220;
}
