# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 
# do {tbw.fdo} 
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rom32x24
# -- Compiling architecture behavioral of rom32x24
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity progcnt
# -- Compiling architecture behavioral of progcnt
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity pc_update
# -- Compiling architecture behavioral of pc_update
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity pic24
# -- Compiling architecture behavioral of pic24
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity tbw
# -- Compiling architecture testbench_arch of tbw
# vsim -lib work -t 1ps tbw 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading unisim.vcomponents
# Loading ieee.numeric_std(body)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tbw(testbench_arch)
# Loading work.pic24(behavioral)
# Loading work.pc_update(behavioral)
# Loading work.progcnt(behavioral)
# Loading work.rom32x24(behavioral)
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
# ** Fatal: (vsim-3734) Index value 24 is out of range 0 to 23.
#    Time: 570 ns  Iteration: 2  Process: /tbw/uut/u_rom/line__67 File: ROM32x24.vhd
# Fatal error in Architecture behavioral at ROM32x24.vhd line 67
# 
# HDL call sequence:
# Stopped at ROM32x24.vhd 67 Architecture behavioral
# 
add wave \
{sim:/tbw/uut/pc } 
restart
run1us
# invalid command name "run1us"
run 1 us
# ** Fatal: (vsim-3734) Index value 24 is out of range 0 to 23.
#    Time: 570 ns  Iteration: 2  Process: /tbw/uut/u_rom/line__67 File: ROM32x24.vhd
# Fatal error in Architecture behavioral at ROM32x24.vhd line 67
# 
# HDL call sequence:
# Stopped at ROM32x24.vhd 67 Architecture behavioral
# 
