
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120225                       # Number of seconds simulated
sim_ticks                                120224951829                       # Number of ticks simulated
final_tick                               690056244963                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147514                       # Simulator instruction rate (inst/s)
host_op_rate                                   191683                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7718405                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904860                       # Number of bytes of host memory used
host_seconds                                 15576.40                       # Real time elapsed on the host
sim_insts                                  2297741723                       # Number of instructions simulated
sim_ops                                    2985728394                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4442112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      8499712                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12945280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1354880                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1354880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        34704                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        66404                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                101135                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10585                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10585                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36948337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     70698402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               107675485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14905                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13841                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11269541                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11269541                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11269541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36948337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13841                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     70698402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              118945026                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               288309238                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21153754                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18790516                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829117                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11127515                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10836733                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339789                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52576                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228253685                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119773130                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21153754                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12176522                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24206931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5614579                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2879724                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13967724                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1821886                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259116336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.520582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.769412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234909405     90.66%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096501      0.42%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037071      0.79%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765560      0.68%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3588708      1.38%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4343425      1.68%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043495      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566407      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9765764      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259116336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073372                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.415433                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226274470                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4875664                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24170267                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24792                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3771142                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061736                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4831                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134817452                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3771142                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226560908                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2636035                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1310602                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23901999                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       935648                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134673345                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           99                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89675                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       619973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177754383                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608877588                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608877588                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31043184                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18462                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9242                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2752585                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23492304                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143582                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74007                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928787                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134172367                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18462                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127394407                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80279                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20475940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42759013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259116336                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.491649                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.174483                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204557939     78.94%     78.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22901827      8.84%     87.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11745845      4.53%     92.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6730772      2.60%     94.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7500500      2.89%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3754466      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1507443      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350766      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66778      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259116336                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233479     47.38%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        184551     37.45%     84.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74707     15.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99978480     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005896      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22279117     17.49%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121694      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127394407                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.441867                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             492737                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003868                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    514478166                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154667072                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124438929                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127887144                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       225494                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3966495                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114674                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3771142                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1869566                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        74373                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134190830                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6288                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23492304                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143582                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9242                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         36944                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          728                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          303                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822239                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1104384                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926623                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126276354                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22004747                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118053                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26126402                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19520455                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121655                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.437989                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124472793                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124438929                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71144479                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164101084                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.431616                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433541                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21545838                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833540                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255345194                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.441164                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.290850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213139956     83.47%     83.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15992932      6.26%     89.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12501967      4.90%     94.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470594      0.97%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114708      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1056514      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4521297      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006428      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1540798      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255345194                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1540798                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387999446                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272161296                       # The number of ROB writes
system.switch_cpus0.timesIdled                6077740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               29192902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.883092                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.883092                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.346850                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.346850                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584784314                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162270384                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142655910                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               288309128                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25030546                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20274708                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2292070                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9923945                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9430147                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2808369                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       103551                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    211467575                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             139194273                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25030546                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12238516                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30479966                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7030455                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5846038                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13229787                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2289410                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    252481945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.677291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.049218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       222001979     87.93%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2838485      1.12%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2228127      0.88%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5250961      2.08%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1129731      0.45%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1758088      0.70%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1351051      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          847670      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15075853      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    252481945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086818                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.482795                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       209091900                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8291798                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30353544                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       104470                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4640232                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4319013                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        48912                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     170658017                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        92198                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4640232                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       209673049                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2325400                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4286027                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29840034                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1717195                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     170503333                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        46159                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        318501                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       614706                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       277522                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    239889148                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    795651053                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    795651053                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    194759096                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45129926                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41144                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22278                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5439724                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16551105                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8232375                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       154118                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1833252                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169283039                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        41129                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        159035859                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       165030                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28237980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58781050                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3405                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    252481945                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.629890                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.301150                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    183906845     72.84%     72.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29396657     11.64%     84.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14252148      5.64%     90.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9525771      3.77%     93.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8809281      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2955122      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3055556      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       432997      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       147568      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    252481945                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         456986     59.56%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153934     20.06%     79.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       156352     20.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    133580466     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2410600      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18862      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14860569      9.34%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8165362      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     159035859                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.551616                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             767272                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004825                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    571485965                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    197562691                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    154951365                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     159803131                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       401851                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3735029                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          543                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       217577                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4640232                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1396015                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       113011                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169324168                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16551105                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8232375                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22267                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94590                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          543                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1246263                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1297308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2543571                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    156136322                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14347844                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2899537                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22511652                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22137223                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8163808                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.541559                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             154951984                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            154951365                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91765079                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        253314168                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.537449                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362258                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    114093838                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    140116119                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29209624                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37724                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2293590                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    247841713                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.565345                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.370158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    189017039     76.27%     76.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27682245     11.17%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12082250      4.87%     92.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6869099      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4973456      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1955486      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1508503      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1089275      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2664360      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    247841713                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    114093838                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     140116119                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20830851                       # Number of memory references committed
system.switch_cpus1.commit.loads             12816064                       # Number of loads committed
system.switch_cpus1.commit.membars              18862                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20131694                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        126249551                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2852241                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2664360                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           414503096                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          343291922                       # The number of ROB writes
system.switch_cpus1.timesIdled                3426242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               35827183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          114093838                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            140116119                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    114093838                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.526947                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.526947                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395734                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395734                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       703285313                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      215804884                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      157640416                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37724                       # number of misc regfile writes
system.l20.replacements                         34811                       # number of replacements
system.l20.tagsinuse                              512                       # Cycle average of tags in use
system.l20.total_refs                           21431                       # Total number of references to valid blocks.
system.l20.sampled_refs                         35323                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.606715                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.336824                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.134858                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   503.861927                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             4.666391                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.006517                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000263                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.984105                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.009114                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        16457                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  16457                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4644                       # number of Writeback hits
system.l20.Writeback_hits::total                 4644                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        16457                       # number of demand (read+write) hits
system.l20.demand_hits::total                   16457                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        16457                       # number of overall hits
system.l20.overall_hits::total                  16457                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        34704                       # number of ReadReq misses
system.l20.ReadReq_misses::total                34718                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        34704                       # number of demand (read+write) misses
system.l20.demand_misses::total                 34718                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        34704                       # number of overall misses
system.l20.overall_misses::total                34718                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3129480                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7164213981                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7167343461                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3129480                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7164213981                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7167343461                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3129480                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7164213981                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7167343461                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51161                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51175                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4644                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4644                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51161                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51175                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51161                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51175                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.678329                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.678417                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.678329                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.678417                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.678329                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.678417                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 223534.285714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206437.701158                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206444.595340                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 223534.285714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206437.701158                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206444.595340                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 223534.285714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206437.701158                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206444.595340                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3564                       # number of writebacks
system.l20.writebacks::total                     3564                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        34704                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           34718                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        34704                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            34718                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        34704                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           34718                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2288752                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5082838053                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5085126805                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2288752                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5082838053                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5085126805                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2288752                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5082838053                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5085126805                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.678329                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.678417                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.678329                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.678417                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.678329                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.678417                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163482.285714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146462.599499                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146469.462671                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 163482.285714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146462.599499                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146469.462671                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 163482.285714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146462.599499                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146469.462671                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         66570                       # number of replacements
system.l21.tagsinuse                              512                       # Cycle average of tags in use
system.l21.total_refs                           25989                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67082                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.387421                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            3.913278                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.097158                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   504.314055                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             3.675509                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.007643                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000190                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.984988                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.007179                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        17185                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  17185                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8505                       # number of Writeback hits
system.l21.Writeback_hits::total                 8505                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        17185                       # number of demand (read+write) hits
system.l21.demand_hits::total                   17185                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        17185                       # number of overall hits
system.l21.overall_hits::total                  17185                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        66405                       # number of ReadReq misses
system.l21.ReadReq_misses::total                66418                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        66405                       # number of demand (read+write) misses
system.l21.demand_misses::total                 66418                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        66405                       # number of overall misses
system.l21.overall_misses::total                66418                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2704723                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  14295284711                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    14297989434                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2704723                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  14295284711                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     14297989434                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2704723                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  14295284711                       # number of overall miss cycles
system.l21.overall_miss_latency::total    14297989434                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        83590                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              83603                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8505                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8505                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        83590                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               83603                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        83590                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              83603                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.794413                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.794445                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.794413                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.794445                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.794413                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.794445                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 208055.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 215274.221986                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 215272.809088                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 208055.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 215274.221986                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 215272.809088                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 208055.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 215274.221986                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 215272.809088                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7021                       # number of writebacks
system.l21.writebacks::total                     7021                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        66405                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           66418                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        66405                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            66418                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        66405                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           66418                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1924347                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  10301915097                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  10303839444                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1924347                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  10301915097                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  10303839444                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1924347                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  10301915097                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  10303839444                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.794413                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.794445                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.794413                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.794445                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.794413                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.794445                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 148026.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155137.641699                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155136.249872                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 148026.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155137.641699                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155136.249872                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 148026.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155137.641699                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155136.249872                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992627                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013999825                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874306.515712                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992627                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13967709                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13967709                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13967709                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13967709                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13967709                       # number of overall hits
system.cpu0.icache.overall_hits::total       13967709                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3559712                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3559712                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3559712                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3559712                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3559712                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3559712                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13967724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13967724                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13967724                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13967724                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13967724                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13967724                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 237314.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 237314.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 237314.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 237314.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 237314.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 237314.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3245680                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3245680                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3245680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3245680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3245680                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3245680                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 231834.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 231834.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 231834.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 231834.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 231834.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 231834.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51161                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246988896                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51417                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4803.642686                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.700800                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.299200                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.807425                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.192575                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20079598                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20079598                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9244                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9244                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24090032                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24090032                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24090032                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24090032                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       204277                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       204277                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       204277                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        204277                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       204277                       # number of overall misses
system.cpu0.dcache.overall_misses::total       204277                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34286089199                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34286089199                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34286089199                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34286089199                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34286089199                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34286089199                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20283875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20283875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24294309                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24294309                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24294309                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24294309                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010071                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010071                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008408                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008408                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008408                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008408                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 167841.162730                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 167841.162730                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 167841.162730                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 167841.162730                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 167841.162730                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 167841.162730                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4644                       # number of writebacks
system.cpu0.dcache.writebacks::total             4644                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       153116                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       153116                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       153116                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       153116                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       153116                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       153116                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51161                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51161                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51161                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51161                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8523981566                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8523981566                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8523981566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8523981566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8523981566                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8523981566                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 166610.925627                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 166610.925627                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 166610.925627                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 166610.925627                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 166610.925627                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166610.925627                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997516                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096885273                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2233982.226069                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997516                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13229772                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13229772                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13229772                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13229772                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13229772                       # number of overall hits
system.cpu1.icache.overall_hits::total       13229772                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3269177                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3269177                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3269177                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3269177                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3269177                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3269177                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13229787                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13229787                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13229787                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13229787                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13229787                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13229787                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 217945.133333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 217945.133333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 217945.133333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 217945.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 217945.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 217945.133333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2812623                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2812623                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2812623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2812623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2812623                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2812623                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 216355.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 216355.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 216355.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 216355.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 216355.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 216355.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 83589                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194532024                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 83845                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2320.138637                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.301924                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.698076                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907429                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092571                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10746101                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10746101                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7977063                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7977063                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21931                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21931                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18862                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18862                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18723164                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18723164                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18723164                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18723164                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       204335                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       204335                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       204335                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        204335                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       204335                       # number of overall misses
system.cpu1.dcache.overall_misses::total       204335                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  39811346087                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39811346087                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  39811346087                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39811346087                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  39811346087                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39811346087                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10950436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10950436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7977063                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7977063                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18862                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18862                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18927499                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18927499                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18927499                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18927499                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018660                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018660                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010796                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010796                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010796                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010796                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 194833.709776                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 194833.709776                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 194833.709776                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 194833.709776                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 194833.709776                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 194833.709776                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8505                       # number of writebacks
system.cpu1.dcache.writebacks::total             8505                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120745                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120745                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120745                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120745                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120745                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120745                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        83590                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        83590                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        83590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        83590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        83590                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        83590                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  15980222568                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15980222568                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  15980222568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15980222568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  15980222568                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15980222568                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007633                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007633                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004416                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004416                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004416                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004416                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 191173.855342                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 191173.855342                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 191173.855342                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 191173.855342                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 191173.855342                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 191173.855342                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
