#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* A0 */
A0__0__MASK EQU 0x10
A0__0__PC EQU CYREG_IO_PC_PRT15_PC4
A0__0__PORT EQU 15
A0__0__SHIFT EQU 4
A0__AG EQU CYREG_PRT15_AG
A0__AMUX EQU CYREG_PRT15_AMUX
A0__BIE EQU CYREG_PRT15_BIE
A0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
A0__BYP EQU CYREG_PRT15_BYP
A0__CTL EQU CYREG_PRT15_CTL
A0__DM0 EQU CYREG_PRT15_DM0
A0__DM1 EQU CYREG_PRT15_DM1
A0__DM2 EQU CYREG_PRT15_DM2
A0__DR EQU CYREG_PRT15_DR
A0__INP_DIS EQU CYREG_PRT15_INP_DIS
A0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
A0__LCD_EN EQU CYREG_PRT15_LCD_EN
A0__MASK EQU 0x10
A0__PORT EQU 15
A0__PRT EQU CYREG_PRT15_PRT
A0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
A0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
A0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
A0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
A0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
A0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
A0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
A0__PS EQU CYREG_PRT15_PS
A0__SHIFT EQU 4
A0__SLW EQU CYREG_PRT15_SLW

/* A1 */
A1__0__MASK EQU 0x20
A1__0__PC EQU CYREG_IO_PC_PRT15_PC5
A1__0__PORT EQU 15
A1__0__SHIFT EQU 5
A1__AG EQU CYREG_PRT15_AG
A1__AMUX EQU CYREG_PRT15_AMUX
A1__BIE EQU CYREG_PRT15_BIE
A1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
A1__BYP EQU CYREG_PRT15_BYP
A1__CTL EQU CYREG_PRT15_CTL
A1__DM0 EQU CYREG_PRT15_DM0
A1__DM1 EQU CYREG_PRT15_DM1
A1__DM2 EQU CYREG_PRT15_DM2
A1__DR EQU CYREG_PRT15_DR
A1__INP_DIS EQU CYREG_PRT15_INP_DIS
A1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
A1__LCD_EN EQU CYREG_PRT15_LCD_EN
A1__MASK EQU 0x20
A1__PORT EQU 15
A1__PRT EQU CYREG_PRT15_PRT
A1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
A1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
A1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
A1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
A1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
A1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
A1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
A1__PS EQU CYREG_PRT15_PS
A1__SHIFT EQU 5
A1__SLW EQU CYREG_PRT15_SLW

/* ADC_ADC_SAR */
ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_Bypass */
ADC_Bypass__0__MASK EQU 0x04
ADC_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_Bypass__0__PORT EQU 0
ADC_Bypass__0__SHIFT EQU 2
ADC_Bypass__AG EQU CYREG_PRT0_AG
ADC_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_Bypass__DR EQU CYREG_PRT0_DR
ADC_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_Bypass__MASK EQU 0x04
ADC_Bypass__PORT EQU 0
ADC_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_Bypass__PS EQU CYREG_PRT0_PS
ADC_Bypass__SHIFT EQU 2
ADC_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_theACLK */
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__INDEX EQU 0x01
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_theACLK__PM_ACT_MSK EQU 0x02
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_theACLK__PM_STBY_MSK EQU 0x02

/* A_B_DacClk */
A_B_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
A_B_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
A_B_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
A_B_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
A_B_DacClk__INDEX EQU 0x03
A_B_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
A_B_DacClk__PM_ACT_MSK EQU 0x08
A_B_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
A_B_DacClk__PM_STBY_MSK EQU 0x08

/* A_B_VDAC8_viDAC8 */
A_B_VDAC8_viDAC8__CR0 EQU CYREG_DAC3_CR0
A_B_VDAC8_viDAC8__CR1 EQU CYREG_DAC3_CR1
A_B_VDAC8_viDAC8__D EQU CYREG_DAC3_D
A_B_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
A_B_VDAC8_viDAC8__PM_ACT_MSK EQU 0x08
A_B_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
A_B_VDAC8_viDAC8__PM_STBY_MSK EQU 0x08
A_B_VDAC8_viDAC8__STROBE EQU CYREG_DAC3_STROBE
A_B_VDAC8_viDAC8__SW0 EQU CYREG_DAC3_SW0
A_B_VDAC8_viDAC8__SW2 EQU CYREG_DAC3_SW2
A_B_VDAC8_viDAC8__SW3 EQU CYREG_DAC3_SW3
A_B_VDAC8_viDAC8__SW4 EQU CYREG_DAC3_SW4
A_B_VDAC8_viDAC8__TR EQU CYREG_DAC3_TR
A_B_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
A_B_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
A_B_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
A_B_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
A_B_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
A_B_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
A_B_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
A_B_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
A_B_VDAC8_viDAC8__TST EQU CYREG_DAC3_TST

/* A_B_Wave1_DMA */
A_B_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
A_B_Wave1_DMA__DRQ_NUMBER EQU 0
A_B_Wave1_DMA__NUMBEROF_TDS EQU 0
A_B_Wave1_DMA__PRIORITY EQU 2
A_B_Wave1_DMA__TERMIN_EN EQU 0
A_B_Wave1_DMA__TERMIN_SEL EQU 0
A_B_Wave1_DMA__TERMOUT0_EN EQU 0
A_B_Wave1_DMA__TERMOUT0_SEL EQU 0
A_B_Wave1_DMA__TERMOUT1_EN EQU 0
A_B_Wave1_DMA__TERMOUT1_SEL EQU 0

/* A_B_Wave2_DMA */
A_B_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
A_B_Wave2_DMA__DRQ_NUMBER EQU 1
A_B_Wave2_DMA__NUMBEROF_TDS EQU 0
A_B_Wave2_DMA__PRIORITY EQU 2
A_B_Wave2_DMA__TERMIN_EN EQU 0
A_B_Wave2_DMA__TERMIN_SEL EQU 0
A_B_Wave2_DMA__TERMOUT0_EN EQU 0
A_B_Wave2_DMA__TERMOUT0_SEL EQU 0
A_B_Wave2_DMA__TERMOUT1_EN EQU 0
A_B_Wave2_DMA__TERMOUT1_SEL EQU 0

/* Amp_SC */
Amp_SC__BST EQU CYREG_SC0_BST
Amp_SC__CLK EQU CYREG_SC0_CLK
Amp_SC__CMPINV EQU CYREG_SC_CMPINV
Amp_SC__CMPINV_MASK EQU 0x01
Amp_SC__CPTR EQU CYREG_SC_CPTR
Amp_SC__CPTR_MASK EQU 0x01
Amp_SC__CR0 EQU CYREG_SC0_CR0
Amp_SC__CR1 EQU CYREG_SC0_CR1
Amp_SC__CR2 EQU CYREG_SC0_CR2
Amp_SC__MSK EQU CYREG_SC_MSK
Amp_SC__MSK_MASK EQU 0x01
Amp_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Amp_SC__PM_ACT_MSK EQU 0x01
Amp_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Amp_SC__PM_STBY_MSK EQU 0x01
Amp_SC__SR EQU CYREG_SC_SR
Amp_SC__SR_MASK EQU 0x01
Amp_SC__SW0 EQU CYREG_SC0_SW0
Amp_SC__SW10 EQU CYREG_SC0_SW10
Amp_SC__SW2 EQU CYREG_SC0_SW2
Amp_SC__SW3 EQU CYREG_SC0_SW3
Amp_SC__SW4 EQU CYREG_SC0_SW4
Amp_SC__SW6 EQU CYREG_SC0_SW6
Amp_SC__SW7 EQU CYREG_SC0_SW7
Amp_SC__SW8 EQU CYREG_SC0_SW8
Amp_SC__WRK1 EQU CYREG_SC_WRK1
Amp_SC__WRK1_MASK EQU 0x01

/* C_D_DacClk */
C_D_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
C_D_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
C_D_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
C_D_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
C_D_DacClk__INDEX EQU 0x04
C_D_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
C_D_DacClk__PM_ACT_MSK EQU 0x10
C_D_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
C_D_DacClk__PM_STBY_MSK EQU 0x10

/* C_D_VDAC8_viDAC8 */
C_D_VDAC8_viDAC8__CR0 EQU CYREG_DAC1_CR0
C_D_VDAC8_viDAC8__CR1 EQU CYREG_DAC1_CR1
C_D_VDAC8_viDAC8__D EQU CYREG_DAC1_D
C_D_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
C_D_VDAC8_viDAC8__PM_ACT_MSK EQU 0x02
C_D_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
C_D_VDAC8_viDAC8__PM_STBY_MSK EQU 0x02
C_D_VDAC8_viDAC8__STROBE EQU CYREG_DAC1_STROBE
C_D_VDAC8_viDAC8__SW0 EQU CYREG_DAC1_SW0
C_D_VDAC8_viDAC8__SW2 EQU CYREG_DAC1_SW2
C_D_VDAC8_viDAC8__SW3 EQU CYREG_DAC1_SW3
C_D_VDAC8_viDAC8__SW4 EQU CYREG_DAC1_SW4
C_D_VDAC8_viDAC8__TR EQU CYREG_DAC1_TR
C_D_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
C_D_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
C_D_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
C_D_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
C_D_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
C_D_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
C_D_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
C_D_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
C_D_VDAC8_viDAC8__TST EQU CYREG_DAC1_TST

/* C_D_Wave1_DMA */
C_D_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
C_D_Wave1_DMA__DRQ_NUMBER EQU 2
C_D_Wave1_DMA__NUMBEROF_TDS EQU 0
C_D_Wave1_DMA__PRIORITY EQU 2
C_D_Wave1_DMA__TERMIN_EN EQU 0
C_D_Wave1_DMA__TERMIN_SEL EQU 0
C_D_Wave1_DMA__TERMOUT0_EN EQU 0
C_D_Wave1_DMA__TERMOUT0_SEL EQU 0
C_D_Wave1_DMA__TERMOUT1_EN EQU 0
C_D_Wave1_DMA__TERMOUT1_SEL EQU 0

/* C_D_Wave2_DMA */
C_D_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
C_D_Wave2_DMA__DRQ_NUMBER EQU 3
C_D_Wave2_DMA__NUMBEROF_TDS EQU 0
C_D_Wave2_DMA__PRIORITY EQU 2
C_D_Wave2_DMA__TERMIN_EN EQU 0
C_D_Wave2_DMA__TERMIN_SEL EQU 0
C_D_Wave2_DMA__TERMOUT0_EN EQU 0
C_D_Wave2_DMA__TERMOUT0_SEL EQU 0
C_D_Wave2_DMA__TERMOUT1_EN EQU 0
C_D_Wave2_DMA__TERMOUT1_SEL EQU 0

/* E_F_DacClk */
E_F_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
E_F_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
E_F_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
E_F_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
E_F_DacClk__INDEX EQU 0x02
E_F_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
E_F_DacClk__PM_ACT_MSK EQU 0x04
E_F_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
E_F_DacClk__PM_STBY_MSK EQU 0x04

/* E_F_VDAC8_viDAC8 */
E_F_VDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
E_F_VDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
E_F_VDAC8_viDAC8__D EQU CYREG_DAC0_D
E_F_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
E_F_VDAC8_viDAC8__PM_ACT_MSK EQU 0x01
E_F_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
E_F_VDAC8_viDAC8__PM_STBY_MSK EQU 0x01
E_F_VDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
E_F_VDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
E_F_VDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
E_F_VDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
E_F_VDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
E_F_VDAC8_viDAC8__TR EQU CYREG_DAC0_TR
E_F_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
E_F_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
E_F_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
E_F_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
E_F_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
E_F_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
E_F_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
E_F_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
E_F_VDAC8_viDAC8__TST EQU CYREG_DAC0_TST

/* E_F_Wave1_DMA */
E_F_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
E_F_Wave1_DMA__DRQ_NUMBER EQU 4
E_F_Wave1_DMA__NUMBEROF_TDS EQU 0
E_F_Wave1_DMA__PRIORITY EQU 2
E_F_Wave1_DMA__TERMIN_EN EQU 0
E_F_Wave1_DMA__TERMIN_SEL EQU 0
E_F_Wave1_DMA__TERMOUT0_EN EQU 0
E_F_Wave1_DMA__TERMOUT0_SEL EQU 0
E_F_Wave1_DMA__TERMOUT1_EN EQU 0
E_F_Wave1_DMA__TERMOUT1_SEL EQU 0

/* E_F_Wave2_DMA */
E_F_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
E_F_Wave2_DMA__DRQ_NUMBER EQU 5
E_F_Wave2_DMA__NUMBEROF_TDS EQU 0
E_F_Wave2_DMA__PRIORITY EQU 2
E_F_Wave2_DMA__TERMIN_EN EQU 0
E_F_Wave2_DMA__TERMIN_SEL EQU 0
E_F_Wave2_DMA__TERMOUT0_EN EQU 0
E_F_Wave2_DMA__TERMOUT0_SEL EQU 0
E_F_Wave2_DMA__TERMOUT1_EN EQU 0
E_F_Wave2_DMA__TERMOUT1_SEL EQU 0

/* G_A_DacClk */
G_A_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
G_A_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
G_A_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
G_A_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
G_A_DacClk__INDEX EQU 0x05
G_A_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
G_A_DacClk__PM_ACT_MSK EQU 0x20
G_A_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
G_A_DacClk__PM_STBY_MSK EQU 0x20

/* G_A_VDAC8_viDAC8 */
G_A_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
G_A_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
G_A_VDAC8_viDAC8__D EQU CYREG_DAC2_D
G_A_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
G_A_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
G_A_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
G_A_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
G_A_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
G_A_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
G_A_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
G_A_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
G_A_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
G_A_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
G_A_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
G_A_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
G_A_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
G_A_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
G_A_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
G_A_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
G_A_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
G_A_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
G_A_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

/* G_A_Wave1_DMA */
G_A_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
G_A_Wave1_DMA__DRQ_NUMBER EQU 6
G_A_Wave1_DMA__NUMBEROF_TDS EQU 0
G_A_Wave1_DMA__PRIORITY EQU 2
G_A_Wave1_DMA__TERMIN_EN EQU 0
G_A_Wave1_DMA__TERMIN_SEL EQU 0
G_A_Wave1_DMA__TERMOUT0_EN EQU 0
G_A_Wave1_DMA__TERMOUT0_SEL EQU 0
G_A_Wave1_DMA__TERMOUT1_EN EQU 0
G_A_Wave1_DMA__TERMOUT1_SEL EQU 0

/* G_A_Wave2_DMA */
G_A_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
G_A_Wave2_DMA__DRQ_NUMBER EQU 7
G_A_Wave2_DMA__NUMBEROF_TDS EQU 0
G_A_Wave2_DMA__PRIORITY EQU 2
G_A_Wave2_DMA__TERMIN_EN EQU 0
G_A_Wave2_DMA__TERMIN_SEL EQU 0
G_A_Wave2_DMA__TERMOUT0_EN EQU 0
G_A_Wave2_DMA__TERMOUT0_SEL EQU 0
G_A_Wave2_DMA__TERMOUT1_EN EQU 0
G_A_Wave2_DMA__TERMOUT1_SEL EQU 0

/* A_Key */
A_Key__0__MASK EQU 0x01
A_Key__0__PC EQU CYREG_PRT5_PC0
A_Key__0__PORT EQU 5
A_Key__0__SHIFT EQU 0
A_Key__AG EQU CYREG_PRT5_AG
A_Key__AMUX EQU CYREG_PRT5_AMUX
A_Key__BIE EQU CYREG_PRT5_BIE
A_Key__BIT_MASK EQU CYREG_PRT5_BIT_MASK
A_Key__BYP EQU CYREG_PRT5_BYP
A_Key__CTL EQU CYREG_PRT5_CTL
A_Key__DM0 EQU CYREG_PRT5_DM0
A_Key__DM1 EQU CYREG_PRT5_DM1
A_Key__DM2 EQU CYREG_PRT5_DM2
A_Key__DR EQU CYREG_PRT5_DR
A_Key__INP_DIS EQU CYREG_PRT5_INP_DIS
A_Key__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
A_Key__LCD_EN EQU CYREG_PRT5_LCD_EN
A_Key__MASK EQU 0x01
A_Key__PORT EQU 5
A_Key__PRT EQU CYREG_PRT5_PRT
A_Key__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
A_Key__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
A_Key__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
A_Key__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
A_Key__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
A_Key__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
A_Key__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
A_Key__PS EQU CYREG_PRT5_PS
A_Key__SHIFT EQU 0
A_Key__SLW EQU CYREG_PRT5_SLW

/* B_Key */
B_Key__0__MASK EQU 0x02
B_Key__0__PC EQU CYREG_PRT5_PC1
B_Key__0__PORT EQU 5
B_Key__0__SHIFT EQU 1
B_Key__AG EQU CYREG_PRT5_AG
B_Key__AMUX EQU CYREG_PRT5_AMUX
B_Key__BIE EQU CYREG_PRT5_BIE
B_Key__BIT_MASK EQU CYREG_PRT5_BIT_MASK
B_Key__BYP EQU CYREG_PRT5_BYP
B_Key__CTL EQU CYREG_PRT5_CTL
B_Key__DM0 EQU CYREG_PRT5_DM0
B_Key__DM1 EQU CYREG_PRT5_DM1
B_Key__DM2 EQU CYREG_PRT5_DM2
B_Key__DR EQU CYREG_PRT5_DR
B_Key__INP_DIS EQU CYREG_PRT5_INP_DIS
B_Key__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
B_Key__LCD_EN EQU CYREG_PRT5_LCD_EN
B_Key__MASK EQU 0x02
B_Key__PORT EQU 5
B_Key__PRT EQU CYREG_PRT5_PRT
B_Key__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
B_Key__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
B_Key__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
B_Key__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
B_Key__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
B_Key__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
B_Key__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
B_Key__PS EQU CYREG_PRT5_PS
B_Key__SHIFT EQU 1
B_Key__SLW EQU CYREG_PRT5_SLW

/* C_Key */
C_Key__0__MASK EQU 0x04
C_Key__0__PC EQU CYREG_PRT5_PC2
C_Key__0__PORT EQU 5
C_Key__0__SHIFT EQU 2
C_Key__AG EQU CYREG_PRT5_AG
C_Key__AMUX EQU CYREG_PRT5_AMUX
C_Key__BIE EQU CYREG_PRT5_BIE
C_Key__BIT_MASK EQU CYREG_PRT5_BIT_MASK
C_Key__BYP EQU CYREG_PRT5_BYP
C_Key__CTL EQU CYREG_PRT5_CTL
C_Key__DM0 EQU CYREG_PRT5_DM0
C_Key__DM1 EQU CYREG_PRT5_DM1
C_Key__DM2 EQU CYREG_PRT5_DM2
C_Key__DR EQU CYREG_PRT5_DR
C_Key__INP_DIS EQU CYREG_PRT5_INP_DIS
C_Key__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
C_Key__LCD_EN EQU CYREG_PRT5_LCD_EN
C_Key__MASK EQU 0x04
C_Key__PORT EQU 5
C_Key__PRT EQU CYREG_PRT5_PRT
C_Key__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
C_Key__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
C_Key__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
C_Key__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
C_Key__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
C_Key__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
C_Key__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
C_Key__PS EQU CYREG_PRT5_PS
C_Key__SHIFT EQU 2
C_Key__SLW EQU CYREG_PRT5_SLW

/* Clock */
Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x00
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x01
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x01

/* D_Key */
D_Key__0__MASK EQU 0x08
D_Key__0__PC EQU CYREG_PRT5_PC3
D_Key__0__PORT EQU 5
D_Key__0__SHIFT EQU 3
D_Key__AG EQU CYREG_PRT5_AG
D_Key__AMUX EQU CYREG_PRT5_AMUX
D_Key__BIE EQU CYREG_PRT5_BIE
D_Key__BIT_MASK EQU CYREG_PRT5_BIT_MASK
D_Key__BYP EQU CYREG_PRT5_BYP
D_Key__CTL EQU CYREG_PRT5_CTL
D_Key__DM0 EQU CYREG_PRT5_DM0
D_Key__DM1 EQU CYREG_PRT5_DM1
D_Key__DM2 EQU CYREG_PRT5_DM2
D_Key__DR EQU CYREG_PRT5_DR
D_Key__INP_DIS EQU CYREG_PRT5_INP_DIS
D_Key__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
D_Key__LCD_EN EQU CYREG_PRT5_LCD_EN
D_Key__MASK EQU 0x08
D_Key__PORT EQU 5
D_Key__PRT EQU CYREG_PRT5_PRT
D_Key__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
D_Key__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
D_Key__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
D_Key__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
D_Key__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
D_Key__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
D_Key__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
D_Key__PS EQU CYREG_PRT5_PS
D_Key__SHIFT EQU 3
D_Key__SLW EQU CYREG_PRT5_SLW

/* E_Key */
E_Key__0__MASK EQU 0x10
E_Key__0__PC EQU CYREG_PRT5_PC4
E_Key__0__PORT EQU 5
E_Key__0__SHIFT EQU 4
E_Key__AG EQU CYREG_PRT5_AG
E_Key__AMUX EQU CYREG_PRT5_AMUX
E_Key__BIE EQU CYREG_PRT5_BIE
E_Key__BIT_MASK EQU CYREG_PRT5_BIT_MASK
E_Key__BYP EQU CYREG_PRT5_BYP
E_Key__CTL EQU CYREG_PRT5_CTL
E_Key__DM0 EQU CYREG_PRT5_DM0
E_Key__DM1 EQU CYREG_PRT5_DM1
E_Key__DM2 EQU CYREG_PRT5_DM2
E_Key__DR EQU CYREG_PRT5_DR
E_Key__INP_DIS EQU CYREG_PRT5_INP_DIS
E_Key__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
E_Key__LCD_EN EQU CYREG_PRT5_LCD_EN
E_Key__MASK EQU 0x10
E_Key__PORT EQU 5
E_Key__PRT EQU CYREG_PRT5_PRT
E_Key__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
E_Key__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
E_Key__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
E_Key__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
E_Key__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
E_Key__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
E_Key__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
E_Key__PS EQU CYREG_PRT5_PS
E_Key__SHIFT EQU 4
E_Key__SLW EQU CYREG_PRT5_SLW

/* F_Key */
F_Key__0__MASK EQU 0x20
F_Key__0__PC EQU CYREG_PRT5_PC5
F_Key__0__PORT EQU 5
F_Key__0__SHIFT EQU 5
F_Key__AG EQU CYREG_PRT5_AG
F_Key__AMUX EQU CYREG_PRT5_AMUX
F_Key__BIE EQU CYREG_PRT5_BIE
F_Key__BIT_MASK EQU CYREG_PRT5_BIT_MASK
F_Key__BYP EQU CYREG_PRT5_BYP
F_Key__CTL EQU CYREG_PRT5_CTL
F_Key__DM0 EQU CYREG_PRT5_DM0
F_Key__DM1 EQU CYREG_PRT5_DM1
F_Key__DM2 EQU CYREG_PRT5_DM2
F_Key__DR EQU CYREG_PRT5_DR
F_Key__INP_DIS EQU CYREG_PRT5_INP_DIS
F_Key__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
F_Key__LCD_EN EQU CYREG_PRT5_LCD_EN
F_Key__MASK EQU 0x20
F_Key__PORT EQU 5
F_Key__PRT EQU CYREG_PRT5_PRT
F_Key__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
F_Key__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
F_Key__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
F_Key__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
F_Key__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
F_Key__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
F_Key__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
F_Key__PS EQU CYREG_PRT5_PS
F_Key__SHIFT EQU 5
F_Key__SLW EQU CYREG_PRT5_SLW

/* G_Key */
G_Key__0__MASK EQU 0x40
G_Key__0__PC EQU CYREG_PRT5_PC6
G_Key__0__PORT EQU 5
G_Key__0__SHIFT EQU 6
G_Key__AG EQU CYREG_PRT5_AG
G_Key__AMUX EQU CYREG_PRT5_AMUX
G_Key__BIE EQU CYREG_PRT5_BIE
G_Key__BIT_MASK EQU CYREG_PRT5_BIT_MASK
G_Key__BYP EQU CYREG_PRT5_BYP
G_Key__CTL EQU CYREG_PRT5_CTL
G_Key__DM0 EQU CYREG_PRT5_DM0
G_Key__DM1 EQU CYREG_PRT5_DM1
G_Key__DM2 EQU CYREG_PRT5_DM2
G_Key__DR EQU CYREG_PRT5_DR
G_Key__INP_DIS EQU CYREG_PRT5_INP_DIS
G_Key__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
G_Key__LCD_EN EQU CYREG_PRT5_LCD_EN
G_Key__MASK EQU 0x40
G_Key__PORT EQU 5
G_Key__PRT EQU CYREG_PRT5_PRT
G_Key__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
G_Key__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
G_Key__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
G_Key__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
G_Key__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
G_Key__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
G_Key__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
G_Key__PS EQU CYREG_PRT5_PS
G_Key__SHIFT EQU 6
G_Key__SLW EQU CYREG_PRT5_SLW

/* Pot_A */
Pot_A__0__MASK EQU 0x40
Pot_A__0__PC EQU CYREG_PRT3_PC6
Pot_A__0__PORT EQU 3
Pot_A__0__SHIFT EQU 6
Pot_A__AG EQU CYREG_PRT3_AG
Pot_A__AMUX EQU CYREG_PRT3_AMUX
Pot_A__BIE EQU CYREG_PRT3_BIE
Pot_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pot_A__BYP EQU CYREG_PRT3_BYP
Pot_A__CTL EQU CYREG_PRT3_CTL
Pot_A__DM0 EQU CYREG_PRT3_DM0
Pot_A__DM1 EQU CYREG_PRT3_DM1
Pot_A__DM2 EQU CYREG_PRT3_DM2
Pot_A__DR EQU CYREG_PRT3_DR
Pot_A__INP_DIS EQU CYREG_PRT3_INP_DIS
Pot_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pot_A__LCD_EN EQU CYREG_PRT3_LCD_EN
Pot_A__MASK EQU 0x40
Pot_A__PORT EQU 3
Pot_A__PRT EQU CYREG_PRT3_PRT
Pot_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pot_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pot_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pot_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pot_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pot_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pot_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pot_A__PS EQU CYREG_PRT3_PS
Pot_A__SHIFT EQU 6
Pot_A__SLW EQU CYREG_PRT3_SLW

/* Pot_B */
Pot_B__0__MASK EQU 0x80
Pot_B__0__PC EQU CYREG_PRT3_PC7
Pot_B__0__PORT EQU 3
Pot_B__0__SHIFT EQU 7
Pot_B__AG EQU CYREG_PRT3_AG
Pot_B__AMUX EQU CYREG_PRT3_AMUX
Pot_B__BIE EQU CYREG_PRT3_BIE
Pot_B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pot_B__BYP EQU CYREG_PRT3_BYP
Pot_B__CTL EQU CYREG_PRT3_CTL
Pot_B__DM0 EQU CYREG_PRT3_DM0
Pot_B__DM1 EQU CYREG_PRT3_DM1
Pot_B__DM2 EQU CYREG_PRT3_DM2
Pot_B__DR EQU CYREG_PRT3_DR
Pot_B__INP_DIS EQU CYREG_PRT3_INP_DIS
Pot_B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pot_B__LCD_EN EQU CYREG_PRT3_LCD_EN
Pot_B__MASK EQU 0x80
Pot_B__PORT EQU 3
Pot_B__PRT EQU CYREG_PRT3_PRT
Pot_B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pot_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pot_B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pot_B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pot_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pot_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pot_B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pot_B__PS EQU CYREG_PRT3_PS
Pot_B__SHIFT EQU 7
Pot_B__SLW EQU CYREG_PRT3_SLW

/* A2_Key */
A2_Key__0__MASK EQU 0x80
A2_Key__0__PC EQU CYREG_PRT5_PC7
A2_Key__0__PORT EQU 5
A2_Key__0__SHIFT EQU 7
A2_Key__AG EQU CYREG_PRT5_AG
A2_Key__AMUX EQU CYREG_PRT5_AMUX
A2_Key__BIE EQU CYREG_PRT5_BIE
A2_Key__BIT_MASK EQU CYREG_PRT5_BIT_MASK
A2_Key__BYP EQU CYREG_PRT5_BYP
A2_Key__CTL EQU CYREG_PRT5_CTL
A2_Key__DM0 EQU CYREG_PRT5_DM0
A2_Key__DM1 EQU CYREG_PRT5_DM1
A2_Key__DM2 EQU CYREG_PRT5_DM2
A2_Key__DR EQU CYREG_PRT5_DR
A2_Key__INP_DIS EQU CYREG_PRT5_INP_DIS
A2_Key__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
A2_Key__LCD_EN EQU CYREG_PRT5_LCD_EN
A2_Key__MASK EQU 0x80
A2_Key__PORT EQU 5
A2_Key__PRT EQU CYREG_PRT5_PRT
A2_Key__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
A2_Key__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
A2_Key__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
A2_Key__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
A2_Key__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
A2_Key__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
A2_Key__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
A2_Key__PS EQU CYREG_PRT5_PS
A2_Key__SHIFT EQU 7
A2_Key__SLW EQU CYREG_PRT5_SLW

/* Audio_out */
Audio_out__0__MASK EQU 0x02
Audio_out__0__PC EQU CYREG_PRT4_PC1
Audio_out__0__PORT EQU 4
Audio_out__0__SHIFT EQU 1
Audio_out__AG EQU CYREG_PRT4_AG
Audio_out__AMUX EQU CYREG_PRT4_AMUX
Audio_out__BIE EQU CYREG_PRT4_BIE
Audio_out__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Audio_out__BYP EQU CYREG_PRT4_BYP
Audio_out__CTL EQU CYREG_PRT4_CTL
Audio_out__DM0 EQU CYREG_PRT4_DM0
Audio_out__DM1 EQU CYREG_PRT4_DM1
Audio_out__DM2 EQU CYREG_PRT4_DM2
Audio_out__DR EQU CYREG_PRT4_DR
Audio_out__INP_DIS EQU CYREG_PRT4_INP_DIS
Audio_out__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Audio_out__LCD_EN EQU CYREG_PRT4_LCD_EN
Audio_out__MASK EQU 0x02
Audio_out__PORT EQU 4
Audio_out__PRT EQU CYREG_PRT4_PRT
Audio_out__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Audio_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Audio_out__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Audio_out__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Audio_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Audio_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Audio_out__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Audio_out__PS EQU CYREG_PRT4_PS
Audio_out__SHIFT EQU 1
Audio_out__SLW EQU CYREG_PRT4_SLW

/* Status_Reg */
Status_Reg_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_sts_sts_reg__0__POS EQU 0
Status_Reg_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_sts_sts_reg__1__POS EQU 1
Status_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Status_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Status_Reg_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_sts_sts_reg__2__POS EQU 2
Status_Reg_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_sts_sts_reg__3__POS EQU 3
Status_Reg_sts_sts_reg__4__MASK EQU 0x10
Status_Reg_sts_sts_reg__4__POS EQU 4
Status_Reg_sts_sts_reg__5__MASK EQU 0x20
Status_Reg_sts_sts_reg__5__POS EQU 5
Status_Reg_sts_sts_reg__6__MASK EQU 0x40
Status_Reg_sts_sts_reg__6__POS EQU 6
Status_Reg_sts_sts_reg__7__MASK EQU 0x80
Status_Reg_sts_sts_reg__7__POS EQU 7
Status_Reg_sts_sts_reg__MASK EQU 0xFF
Status_Reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB10_MSK
Status_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Status_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Status_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Status_Reg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Status_Reg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Status_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB10_ST

/* Control_Reg */
Control_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Control_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Control_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Control_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Control_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Control_Reg_Sync_ctrl_reg__MASK EQU 0x0F
Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Control_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x000000FF
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
