
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015949                       # Number of seconds simulated
sim_ticks                                 15948538500                       # Number of ticks simulated
final_tick                                15948538500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56122                       # Simulator instruction rate (inst/s)
host_op_rate                                    97331                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19257603                       # Simulator tick rate (ticks/s)
host_mem_usage                                2044232                       # Number of bytes of host memory used
host_seconds                                   828.17                       # Real time elapsed on the host
sim_insts                                    46478684                       # Number of instructions simulated
sim_ops                                      80606617                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10586432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10586432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1277952                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1277952                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       165413                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             165413                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        19968                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             19968                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    663786967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            663786967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     80129725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            80129725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    743916692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           743916692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     165413                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     19968                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   165413                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   19968                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10585920                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1276160                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10586432                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1277952                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10649                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10430                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10160                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9984                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9784                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9528                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9846                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9934                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9903                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            10370                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10923                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10819                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           11135                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           11149                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10442                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10349                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1359                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1202                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1203                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1288                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1212                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              995                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1094                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1067                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1062                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1149                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1415                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1434                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1520                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1429                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1283                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15947366500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               165413                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               19968                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  81957                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  43392                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21670                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10562                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4804                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1965                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    732                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    215                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     84                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   268                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   335                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   779                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1125                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1263                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1254                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1260                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1243                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1250                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1253                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1236                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1240                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1239                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1235                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1236                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1238                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    38                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       100206                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   118.370557                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    90.703374                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   124.762492                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        70080     69.94%     69.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        18578     18.54%     88.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4951      4.94%     93.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         3006      3.00%     96.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1871      1.87%     98.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1261      1.26%     99.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          197      0.20%     99.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          146      0.15%     99.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          116      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       100206                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1207                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    137.021541                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    52.921884                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1868.912370                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         1206     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::63488-65535            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1207                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1207                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.520298                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.498588                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.863510                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             872     72.25%     72.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              48      3.98%     76.22% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             281     23.28%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               6      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1207                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4536641500                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7637985250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 827025000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    27427.47                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46177.47                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      663.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       80.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   663.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    80.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.81                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.19                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.21                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   81362                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3773                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                49.19                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               18.90                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     86024.82                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   45.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               341270580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               181378230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              573449100                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              49172400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1239114240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1476640290                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            32547840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5165308650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      314650560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       132646995                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9506458635                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           596.070824                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12624018250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     19931000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    524388000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    478080750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    819198500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2778770000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11328170250                       # Time in different power states
system.mem_ctrls0_1.actEnergy               374228820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               198903540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              607542600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              54914400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1244031360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1556256180                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            35624160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5199657990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      250373280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       108706935                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9630468285                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           603.846436                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12441852250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     26315000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    526462000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    387643750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    651793000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2952853500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11403471250                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10558080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10558080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1272128                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1272128                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       164970                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             164970                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        19877                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             19877                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    662009249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            662009249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     79764550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            79764550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    741773800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           741773800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     164970                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     19877                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   164970                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   19877                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10557696                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1270400                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10558080                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1272128                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10586                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10344                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            10153                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9990                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9744                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9523                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9834                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9929                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9885                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            10325                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10919                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10798                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           11087                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           11096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10438                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10313                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1336                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1162                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1214                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1317                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1187                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1107                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1058                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1050                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1147                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1431                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1439                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1506                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1410                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1233                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1263                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15947949000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               164970                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               19877                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  80616                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  43698                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  22052                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10808                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4750                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1976                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    730                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    235                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     69                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   266                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   324                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   770                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1123                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1255                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1242                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1238                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1236                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1253                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1242                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1248                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1242                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1225                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1240                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1226                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1235                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1227                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1236                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    29                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        99797                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   118.514504                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    90.753697                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   124.993315                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        69772     69.91%     69.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        18494     18.53%     88.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4918      4.93%     93.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         3004      3.01%     96.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1832      1.84%     98.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1337      1.34%     99.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          191      0.19%     99.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          129      0.13%     99.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          120      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        99797                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1202                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    137.224626                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    52.795868                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1864.312600                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047         1200     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-4095            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::63488-65535            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1202                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1202                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.514143                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.492181                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.869628                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             875     72.80%     72.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              47      3.91%     76.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             271     22.55%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               7      0.58%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               2      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1202                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4478758750                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7571833750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 824820000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    27149.92                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               45899.92                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      661.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       79.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   662.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    79.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.79                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.17                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.12                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   81180                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3831                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                49.21                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               19.27                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     86276.48                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   45.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               339621240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               180497790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              571935420                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              48916620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1242802080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1480679880                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            35977440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5122926870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      338748960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       140098425                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9502664895                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           595.832950                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12605696500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     29593250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    526002000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    490077250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    881944750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2786760500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11234160750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               372972180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               198231825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              605907540                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              54700380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1243416720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1538858070                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            38361120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5221954110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      239070720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       111628860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9625700085                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           603.547415                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12472792250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     33731000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    526178000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    398386750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    622378500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2915688750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11452175500                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10574400                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10574400                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1276224                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1276224                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       165225                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             165225                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        19941                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             19941                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    663032541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            663032541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     80021376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            80021376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    743053917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           743053917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     165225                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     19941                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   165225                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   19941                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10573952                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1274624                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10574400                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1276224                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10543                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            10368                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            10155                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9949                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9788                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9466                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9846                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9961                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9907                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            10312                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10947                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10813                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           11137                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           11180                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10513                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10333                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1323                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1201                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1217                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1276                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1214                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              975                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1093                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1045                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1061                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1118                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1425                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1447                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1525                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1479                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1249                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1268                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15947587000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               165225                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               19941                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  80772                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  43500                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  21899                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10827                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4998                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   2058                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    802                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    260                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     79                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     19                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   274                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   325                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   776                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1124                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1237                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1261                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1243                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1261                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1242                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1243                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1245                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1235                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1246                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1246                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1236                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1232                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1232                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1231                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    29                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        99999                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   118.479905                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    90.777065                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   124.737941                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        69836     69.84%     69.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        18715     18.72%     88.55% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         4766      4.77%     93.32% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         3058      3.06%     96.38% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1889      1.89%     98.26% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1304      1.30%     99.57% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          185      0.19%     99.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          134      0.13%     99.89% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          112      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        99999                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1206                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    136.983416                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    52.618411                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1867.143105                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1204     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1206                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1206                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.514096                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.492185                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.867706                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             883     73.22%     73.22% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              32      2.65%     75.87% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             285     23.63%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               6      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1206                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4552148500                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7649986000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 826090000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    27552.38                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               46302.38                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      663.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       79.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   663.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    80.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.80                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.18                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.05                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   81353                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3775                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                49.24                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               18.93                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     86125.89                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   45.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               339478440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               180421890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              571742640                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              48775680                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1245260640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1479830010                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            35686080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5143771770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      342526080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       125651790                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9513219990                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           596.494772                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12610222250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     28496000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    527006000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    438002250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    891943000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2782422000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11280669250                       # Time in different power states
system.mem_ctrls2_1.actEnergy               374564400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               199074315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              607913880                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              55185840                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1254480240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1558912380                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            34106400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5200163580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      272754240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        99525735                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9656903610                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           605.503975                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12441038000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     22067750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    530924000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    326388500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    710126000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2954469750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11404562500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10578496                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10578496                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1273024                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1273024                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       165289                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             165289                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        19891                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             19891                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    663289367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            663289367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     79820731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            79820731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    743110098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           743110098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     165289                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     19891                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   165289                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   19891                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10577984                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1271104                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10578496                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1273024                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10582                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            10391                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            10136                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9945                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9729                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9494                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9802                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9923                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9942                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            10358                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10932                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10845                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           11091                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           11208                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10531                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10372                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1323                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1191                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1198                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1246                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1174                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              994                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1052                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1055                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1087                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1136                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1429                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1455                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1516                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1469                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1254                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1282                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15948209000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               165289                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               19891                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  81117                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  43377                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21895                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  10629                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4878                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   2117                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    847                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    318                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     81                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   284                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   339                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   751                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1110                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1230                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1241                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1243                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1248                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1241                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1235                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1244                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1243                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1232                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1234                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1228                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1237                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1242                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1231                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    54                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       100268                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   118.169705                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    90.513298                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   125.168385                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        70311     70.12%     70.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        18544     18.49%     88.62% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4810      4.80%     93.41% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2985      2.98%     96.39% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1846      1.84%     98.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1299      1.30%     99.53% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          196      0.20%     99.72% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          149      0.15%     99.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          128      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       100268                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1200                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    137.715000                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    52.934389                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1870.219615                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047         1199     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1200                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1200                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.550833                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.526975                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.907250                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             862     71.83%     71.83% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              34      2.83%     74.67% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             288     24.00%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              13      1.08%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               3      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1200                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4619620250                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7718639000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 826405000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    27950.10                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               46700.10                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      663.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       79.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   663.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    79.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.80                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.18                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.09                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   81053                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3816                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                49.04                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               19.18                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     86122.74                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   45.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               339321360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               180338400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              571214280                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              48196260                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1233582480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1480687290                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            32272800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5156755230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      303723840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       139723320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9485816220                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           594.776510                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12617408500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     17915500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    522018000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    517749000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    790904250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2790925250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11309026500                       # Time in different power states
system.mem_ctrls3_1.actEnergy               376627860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               200178660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              608892060                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              55478160                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1255094880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1556135340                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            36340320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5213205750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      263624160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        98462340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9664424880                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           605.975571                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12440307500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     28700250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    531202000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    321483500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    686348000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2947524250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11433280500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                115                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       29348714                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3514065                       # Number of instructions committed
system.cpu00.committedOps                     6064531                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5992517                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu00.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       482368                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5992517                       # number of integer instructions
system.cpu00.num_fp_insts                       72572                       # number of float instructions
system.cpu00.num_int_register_reads          11962419                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5147700                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3298376                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2621000                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1401972                       # number of memory refs
system.cpu00.num_load_insts                   1024190                       # Number of load instructions
system.cpu00.num_store_insts                   377782                       # Number of store instructions
system.cpu00.num_idle_cycles             2344765.851404                       # Number of idle cycles
system.cpu00.num_busy_cycles             27003948.148596                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.920107                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.079893                       # Percentage of idle cycles
system.cpu00.Branches                          553276                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4534396     74.77%     75.14% # Class of executed instruction
system.cpu00.op_class::IntMult                  16826      0.28%     75.42% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36985      0.61%     76.03% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51892      0.86%     76.88% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     76.88% # Class of executed instruction
system.cpu00.op_class::MemRead                1009151     16.64%     93.52% # Class of executed instruction
system.cpu00.op_class::MemWrite                375953      6.20%     99.72% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6064531                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                109                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       29345225                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3480104                       # Number of instructions committed
system.cpu01.committedOps                     6027561                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5955590                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu01.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       481792                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5955590                       # number of integer instructions
system.cpu01.num_fp_insts                       72526                       # number of float instructions
system.cpu01.num_int_register_reads          11878981                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          5111959                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3294962                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2618361                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1379856                       # number of memory refs
system.cpu01.num_load_insts                   1002645                       # Number of load instructions
system.cpu01.num_store_insts                   377211                       # Number of store instructions
system.cpu01.num_idle_cycles             2347696.974262                       # Number of idle cycles
system.cpu01.num_busy_cycles             26997528.025738                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.919997                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.080003                       # Percentage of idle cycles
system.cpu01.Branches                          552650                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4519598     74.98%     75.35% # Class of executed instruction
system.cpu01.op_class::IntMult                  16820      0.28%     75.63% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36978      0.61%     76.25% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51856      0.86%     77.11% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     77.11% # Class of executed instruction
system.cpu01.op_class::MemRead                 987610     16.38%     93.49% # Class of executed instruction
system.cpu01.op_class::MemWrite                375382      6.23%     99.72% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  6027561                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                103                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       24585782                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3164644                       # Number of instructions committed
system.cpu02.committedOps                     5508730                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5436802                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu02.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       441143                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5436802                       # number of integer instructions
system.cpu02.num_fp_insts                       72480                       # number of float instructions
system.cpu02.num_int_register_reads          10871698                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4674501                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3071121                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2415408                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1196857                       # number of memory refs
system.cpu02.num_load_insts                    860238                       # Number of load instructions
system.cpu02.num_store_insts                   336619                       # Number of store instructions
system.cpu02.num_idle_cycles             5635435.028908                       # Number of idle cycles
system.cpu02.num_busy_cycles             18950346.971092                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.770785                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.229215                       # Percentage of idle cycles
system.cpu02.Branches                          511901                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4183822     75.95%     76.36% # Class of executed instruction
system.cpu02.op_class::IntMult                  16814      0.31%     76.66% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36971      0.67%     77.33% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51820      0.94%     78.27% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     78.27% # Class of executed instruction
system.cpu02.op_class::MemRead                 845207     15.34%     93.62% # Class of executed instruction
system.cpu02.op_class::MemWrite                334790      6.08%     99.69% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5508730                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                 97                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       24613568                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3134808                       # Number of instructions committed
system.cpu03.committedOps                     5480259                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5408374                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu03.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       441440                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5408374                       # number of integer instructions
system.cpu03.num_fp_insts                       72434                       # number of float instructions
system.cpu03.num_int_register_reads          10803688                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4645495                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3072501                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2417111                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1176934                       # number of memory refs
system.cpu03.num_load_insts                    840011                       # Number of load instructions
system.cpu03.num_store_insts                   336923                       # Number of store instructions
system.cpu03.num_idle_cycles             5620362.771426                       # Number of idle cycles
system.cpu03.num_busy_cycles             18993205.228574                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.771656                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.228344                       # Percentage of idle cycles
system.cpu03.Branches                          512158                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4175336     76.19%     76.60% # Class of executed instruction
system.cpu03.op_class::IntMult                  16802      0.31%     76.90% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36964      0.67%     77.58% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51784      0.94%     78.52% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     78.52% # Class of executed instruction
system.cpu03.op_class::MemRead                 824984     15.05%     93.58% # Class of executed instruction
system.cpu03.op_class::MemWrite                335094      6.11%     99.69% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15027      0.27%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5480259                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 97                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       24585309                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3133987                       # Number of instructions committed
system.cpu04.committedOps                     5478670                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5406785                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu04.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       441287                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5406785                       # number of integer instructions
system.cpu04.num_fp_insts                       72434                       # number of float instructions
system.cpu04.num_int_register_reads          10800791                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4644214                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3071651                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2416359                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1176511                       # number of memory refs
system.cpu04.num_load_insts                    839726                       # Number of load instructions
system.cpu04.num_store_insts                   336785                       # Number of store instructions
system.cpu04.num_idle_cycles             5635691.184312                       # Number of idle cycles
system.cpu04.num_busy_cycles             18949617.815688                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.770770                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.229230                       # Percentage of idle cycles
system.cpu04.Branches                          511988                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4174170     76.19%     76.60% # Class of executed instruction
system.cpu04.op_class::IntMult                  16802      0.31%     76.91% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.67%     77.58% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51784      0.95%     78.53% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     78.53% # Class of executed instruction
system.cpu04.op_class::MemRead                 824699     15.05%     93.58% # Class of executed instruction
system.cpu04.op_class::MemWrite                334956      6.11%     99.69% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15027      0.27%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5478670                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                115                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       29546386                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3681106                       # Number of instructions committed
system.cpu05.committedOps                     6313030                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             6241016                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu05.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       498659                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    6241016                       # number of integer instructions
system.cpu05.num_fp_insts                       72572                       # number of float instructions
system.cpu05.num_int_register_reads          12460664                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5363615                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3388001                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2702410                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1502407                       # number of memory refs
system.cpu05.num_load_insts                   1108381                       # Number of load instructions
system.cpu05.num_store_insts                   394026                       # Number of store instructions
system.cpu05.num_idle_cycles             2177454.182007                       # Number of idle cycles
system.cpu05.num_busy_cycles             27368931.817993                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.926304                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.073696                       # Percentage of idle cycles
system.cpu05.Branches                          569616                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22460      0.36%      0.36% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4682460     74.17%     74.53% # Class of executed instruction
system.cpu05.op_class::IntMult                  16826      0.27%     74.79% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36985      0.59%     75.38% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51892      0.82%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::MemRead                1093342     17.32%     93.52% # Class of executed instruction
system.cpu05.op_class::MemWrite                392197      6.21%     99.73% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  6313030                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                121                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       31695011                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3824612                       # Number of instructions committed
system.cpu06.committedOps                     6557964                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             6485907                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu06.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       518920                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    6485907                       # number of integer instructions
system.cpu06.num_fp_insts                       72618                       # number of float instructions
system.cpu06.num_int_register_reads          12931029                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5567954                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3499664                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2803507                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1584479                       # number of memory refs
system.cpu06.num_load_insts                   1170163                       # Number of load instructions
system.cpu06.num_store_insts                   414316                       # Number of store instructions
system.cpu06.num_idle_cycles             200785.926426                       # Number of idle cycles
system.cpu06.num_busy_cycles             31494225.073574                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.993665                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.006335                       # Percentage of idle cycles
system.cpu06.Branches                          589889                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22467      0.34%      0.34% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4845266     73.88%     74.23% # Class of executed instruction
system.cpu06.op_class::IntMult                  16832      0.26%     74.48% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36992      0.56%     75.05% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51928      0.79%     75.84% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     75.84% # Class of executed instruction
system.cpu06.op_class::MemRead                1155120     17.61%     93.45% # Class of executed instruction
system.cpu06.op_class::MemWrite                412487      6.29%     99.74% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6557964                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12115789                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664773                       # Number of instructions committed
system.cpu07.committedOps                     4697607                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625722                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378916                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625722                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290045                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987889                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728633                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104467                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905223                       # number of memory refs
system.cpu07.num_load_insts                    630850                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7513726.463570                       # Number of idle cycles
system.cpu07.num_busy_cycles             4602062.536430                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.379840                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.620160                       # Percentage of idle cycles
system.cpu07.Branches                          449662                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664395     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615823     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697607                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                109                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       29350131                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3481718                       # Number of instructions committed
system.cpu08.committedOps                     6030460                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5958489                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu08.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       482049                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5958489                       # number of integer instructions
system.cpu08.num_fp_insts                       72526                       # number of float instructions
system.cpu08.num_int_register_reads          11884543                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5114344                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3296360                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2619677                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1380802                       # number of memory refs
system.cpu08.num_load_insts                   1003303                       # Number of load instructions
system.cpu08.num_store_insts                   377499                       # Number of store instructions
system.cpu08.num_idle_cycles             2343575.206090                       # Number of idle cycles
system.cpu08.num_busy_cycles             27006555.793910                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.920151                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.079849                       # Percentage of idle cycles
system.cpu08.Branches                          552876                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4521551     74.98%     75.35% # Class of executed instruction
system.cpu08.op_class::IntMult                  16820      0.28%     75.63% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36978      0.61%     76.24% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51856      0.86%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     77.10% # Class of executed instruction
system.cpu08.op_class::MemRead                 988268     16.39%     93.49% # Class of executed instruction
system.cpu08.op_class::MemWrite                375670      6.23%     99.72% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6030460                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19413995                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2817990                       # Number of instructions committed
system.cpu09.committedOps                     4960226                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4888341                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       400797                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4888341                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9793570                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4206748                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2848950                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2213925                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      992856                       # number of memory refs
system.cpu09.num_load_insts                    696547                       # Number of load instructions
system.cpu09.num_store_insts                   296309                       # Number of store instructions
system.cpu09.num_idle_cycles             7597764.884733                       # Number of idle cycles
system.cpu09.num_busy_cycles             11816230.115267                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.608645                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.391355                       # Percentage of idle cycles
system.cpu09.Branches                          471486                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3839381     77.40%     77.86% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::MemRead                 681520     13.74%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294480      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4960226                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       19412817                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2817802                       # Number of instructions committed
system.cpu10.committedOps                     4959918                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4888033                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       400773                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4888033                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads           9792918                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4206488                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2848828                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2213785                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      992720                       # number of memory refs
system.cpu10.num_load_insts                    696455                       # Number of load instructions
system.cpu10.num_store_insts                   296265                       # Number of store instructions
system.cpu10.num_idle_cycles             7598020.808742                       # Number of idle cycles
system.cpu10.num_busy_cycles             11814796.191258                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.608608                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.391392                       # Percentage of idle cycles
system.cpu10.Branches                          471482                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3839209     77.40%     77.86% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu10.op_class::MemRead                 681428     13.74%     93.72% # Class of executed instruction
system.cpu10.op_class::MemWrite                294436      5.94%     99.66% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4959918                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                115                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29351213                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3523843                       # Number of instructions committed
system.cpu11.committedOps                     6080234                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             6008220                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu11.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       483553                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    6008220                       # number of integer instructions
system.cpu11.num_fp_insts                       72572                       # number of float instructions
system.cpu11.num_int_register_reads          11993105                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5161033                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3304899                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2626914                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1407686                       # number of memory refs
system.cpu11.num_load_insts                   1028730                       # Number of load instructions
system.cpu11.num_store_insts                   378956                       # Number of store instructions
system.cpu11.num_idle_cycles             2342665.962372                       # Number of idle cycles
system.cpu11.num_busy_cycles             27008547.037628                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.920185                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.079815                       # Percentage of idle cycles
system.cpu11.Branches                          554472                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4544385     74.74%     75.11% # Class of executed instruction
system.cpu11.op_class::IntMult                  16826      0.28%     75.39% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36985      0.61%     75.99% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51892      0.85%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     76.85% # Class of executed instruction
system.cpu11.op_class::MemRead                1013691     16.67%     93.52% # Class of executed instruction
system.cpu11.op_class::MemWrite                377127      6.20%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6080234                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                127                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       31897077                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   4076760                       # Number of instructions committed
system.cpu12.committedOps                     6942189                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6870089                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu12.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       545309                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6870089                       # number of integer instructions
system.cpu12.num_fp_insts                       72664                       # number of float instructions
system.cpu12.num_int_register_reads          13695538                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5899322                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3645073                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2935168                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1734782                       # number of memory refs
system.cpu12.num_load_insts                   1294127                       # Number of load instructions
system.cpu12.num_store_insts                   440655                       # Number of store instructions
system.cpu12.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu12.num_busy_cycles             31897076.998000                       # Number of busy cycles
system.cpu12.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu12.Branches                          616375                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22474      0.32%      0.32% # Class of executed instruction
system.cpu12.op_class::IntAlu                 5079132     73.16%     73.49% # Class of executed instruction
system.cpu12.op_class::IntMult                  16838      0.24%     73.73% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36999      0.53%     74.26% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51964      0.75%     75.01% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     75.01% # Class of executed instruction
system.cpu12.op_class::MemRead                1279080     18.42%     93.44% # Class of executed instruction
system.cpu12.op_class::MemWrite                438826      6.32%     99.76% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15047      0.22%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6942189                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                103                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       24614360                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3162472                       # Number of instructions committed
system.cpu13.committedOps                     5505238                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5433310                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu13.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       440879                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5433310                       # number of integer instructions
system.cpu13.num_fp_insts                       72480                       # number of float instructions
system.cpu13.num_int_register_reads          10864774                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4671537                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3069687                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2414052                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1195537                       # number of memory refs
system.cpu13.num_load_insts                    859218                       # Number of load instructions
system.cpu13.num_store_insts                   336319                       # Number of store instructions
system.cpu13.num_idle_cycles             5619932.448798                       # Number of idle cycles
system.cpu13.num_busy_cycles             18994427.551202                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.771681                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.228319                       # Percentage of idle cycles
system.cpu13.Branches                          511673                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4181650     75.96%     76.37% # Class of executed instruction
system.cpu13.op_class::IntMult                  16814      0.31%     76.67% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36971      0.67%     77.34% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51820      0.94%     78.28% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     78.28% # Class of executed instruction
system.cpu13.op_class::MemRead                 844187     15.33%     93.62% # Class of executed instruction
system.cpu13.op_class::MemWrite                334490      6.08%     99.69% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5505238                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4659098                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15948538500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4307066                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              590026                       # Transaction distribution
system.piobus.trans_dist::ReadResp             590026                       # Transaction distribution
system.piobus.trans_dist::WriteReq                468                       # Transaction distribution
system.piobus.trans_dist::WriteResp               468                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       106666                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       106666                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       106258                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       106258                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        65726                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        65726                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        66222                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        66222                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        66052                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        66052                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       123006                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       123006                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       143062                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       143062                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3726                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3726                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       106484                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       106484                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25550                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25550                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        25546                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        25546                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       107862                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       107862                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       169330                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       169330                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        65498                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        65498                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1180988                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       426664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       426664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       425032                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       425032                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       262904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       262904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       264888                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       264888                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       264208                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       264208                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       492024                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       492024                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       572248                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       572248                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       425936                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       425936                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       102200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       102200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       102184                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       102184                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       431448                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       431448                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       677320                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       677320                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       261992                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       261992                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4723952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           484164000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           346132500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.2                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          119090000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer4.occupancy          119690000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           72877500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.5                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           73630500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.5                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          73359000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         134557500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         156947500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3702500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         119965500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28284500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          28215000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         120626500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         181038000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          72282000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.5                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                5022842                       # delay histogram for all message
system.ruby.delayHist::mean                 13.392035                       # delay histogram for all message
system.ruby.delayHist::gmean                11.882190                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.121006                       # delay histogram for all message
system.ruby.delayHist                    |      679253     13.52%     13.52% |     3300223     65.70%     79.23% |      386509      7.70%     86.92% |      460408      9.17%     96.09% |      196263      3.91%    100.00% |         185      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  5022842                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     79215600                      
system.ruby.outstanding_req_hist_seqr::mean     1.000126                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000087                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011225                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    79205618     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     79215600                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       79215600                      
system.ruby.latency_hist_seqr::mean          3.415831                      
system.ruby.latency_hist_seqr::gmean         1.490569                      
system.ruby.latency_hist_seqr::stdev        18.659857                      
system.ruby.latency_hist_seqr            |    79184669     99.96%     99.96% |       18758      0.02%     99.98% |       11401      0.01%    100.00% |         587      0.00%    100.00% |         175      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         79215600                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     78356756                      
system.ruby.hit_latency_hist_seqr::mean      1.759233                      
system.ruby.hit_latency_hist_seqr::gmean     1.420260                      
system.ruby.hit_latency_hist_seqr::stdev     1.304325                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    58526407     74.69%     74.69% |           0      0.00%     74.69% |           0      0.00%     74.69% |    19830349     25.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     78356756                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       858844                      
system.ruby.miss_latency_hist_seqr::mean   154.555817                      
system.ruby.miss_latency_hist_seqr::gmean   122.418754                      
system.ruby.miss_latency_hist_seqr::stdev    94.162106                      
system.ruby.miss_latency_hist_seqr       |      827913     96.40%     96.40% |       18758      2.18%     98.58% |       11401      1.33%     99.91% |         587      0.07%     99.98% |         175      0.02%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       858844                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1278734                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        70618                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1349352                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4647113                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1736                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4648849                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1257261                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        70179                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1327440                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4621824                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1715                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4623539                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits       950969                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        29691                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       980660                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3789113                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1675                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3790788                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1283321                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        71147                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1354468                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4659343                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1731                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4661074                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1548732                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses       102098                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1650830                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      5326068                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1773                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      5327841                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1113423                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        50078                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1163501                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4212487                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1698                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4214185                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1114652                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        50055                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1164707                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4215314                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1691                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4217005                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1094328                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        50208                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1144536                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4196966                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1698                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4198664                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1093546                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        50652                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1144198                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4195709                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1703                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4197412                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1362125                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        79492                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1441617                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4837082                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1749                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4838831                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1424890                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        88771                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1513661                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      5029862                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         2555                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      5032417                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884758                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19315                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904073                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581384                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583049                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1257995                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        70278                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1328273                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4624218                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1723                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4625941                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits       951092                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29702                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       980794                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3789425                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1670                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3791095                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        12097                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        41424                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        53521                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12163                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        41258                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        53421                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        12126                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        41391                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        53517                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        13164                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        41418                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        54582                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        12471                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        41534                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        54005                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12531                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        41592                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        54123                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        13558                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        41572                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        55130                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11606                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        41414                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        53020                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12339                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        41215                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        53554                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12302                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        41404                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        53706                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        12196                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        41199                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        53395                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11650                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        41438                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        53088                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11825                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        41493                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        53318                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        12130                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        41499                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        53629                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        12093                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        41675                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        53768                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11924                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        41143                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        53067                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2202881                      
system.ruby.network.routers00.buffer_writes      2202881                      
system.ruby.network.routers00.sw_input_arbiter_activity      2218405                      
system.ruby.network.routers00.sw_output_arbiter_activity      2202881                      
system.ruby.network.routers00.crossbar_activity      2202881                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3638933                      
system.ruby.network.routers01.buffer_writes      3638933                      
system.ruby.network.routers01.sw_input_arbiter_activity      3694288                      
system.ruby.network.routers01.sw_output_arbiter_activity      3638933                      
system.ruby.network.routers01.crossbar_activity      3638933                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3712666                      
system.ruby.network.routers02.buffer_writes      3712666                      
system.ruby.network.routers02.sw_input_arbiter_activity      3775229                      
system.ruby.network.routers02.sw_output_arbiter_activity      3712666                      
system.ruby.network.routers02.crossbar_activity      3712666                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2650493                      
system.ruby.network.routers03.buffer_writes      2650493                      
system.ruby.network.routers03.sw_input_arbiter_activity      2676300                      
system.ruby.network.routers03.sw_output_arbiter_activity      2650493                      
system.ruby.network.routers03.crossbar_activity      2650493                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3529682                      
system.ruby.network.routers04.buffer_writes      3529682                      
system.ruby.network.routers04.sw_input_arbiter_activity      3594139                      
system.ruby.network.routers04.sw_output_arbiter_activity      3529682                      
system.ruby.network.routers04.crossbar_activity      3529682                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      3029238                      
system.ruby.network.routers05.buffer_writes      3029238                      
system.ruby.network.routers05.sw_input_arbiter_activity      3058238                      
system.ruby.network.routers05.sw_output_arbiter_activity      3029238                      
system.ruby.network.routers05.crossbar_activity      3029238                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3231832                      
system.ruby.network.routers06.buffer_writes      3231832                      
system.ruby.network.routers06.sw_input_arbiter_activity      3286834                      
system.ruby.network.routers06.sw_output_arbiter_activity      3231832                      
system.ruby.network.routers06.crossbar_activity      3231832                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      3795631                      
system.ruby.network.routers07.buffer_writes      3795631                      
system.ruby.network.routers07.sw_input_arbiter_activity      3841658                      
system.ruby.network.routers07.sw_output_arbiter_activity      3795631                      
system.ruby.network.routers07.crossbar_activity      3795631                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3307510                      
system.ruby.network.routers08.buffer_writes      3307510                      
system.ruby.network.routers08.sw_input_arbiter_activity      3342264                      
system.ruby.network.routers08.sw_output_arbiter_activity      3307510                      
system.ruby.network.routers08.crossbar_activity      3307510                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3255652                      
system.ruby.network.routers09.buffer_writes      3255652                      
system.ruby.network.routers09.sw_input_arbiter_activity      3289967                      
system.ruby.network.routers09.sw_output_arbiter_activity      3255652                      
system.ruby.network.routers09.crossbar_activity      3255652                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3373951                      
system.ruby.network.routers10.buffer_writes      3373951                      
system.ruby.network.routers10.sw_input_arbiter_activity      3408172                      
system.ruby.network.routers10.sw_output_arbiter_activity      3373951                      
system.ruby.network.routers10.crossbar_activity      3373951                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3200175                      
system.ruby.network.routers11.buffer_writes      3200175                      
system.ruby.network.routers11.sw_input_arbiter_activity      3227621                      
system.ruby.network.routers11.sw_output_arbiter_activity      3200175                      
system.ruby.network.routers11.crossbar_activity      3200175                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2617392                      
system.ruby.network.routers12.buffer_writes      2617392                      
system.ruby.network.routers12.sw_input_arbiter_activity      2636288                      
system.ruby.network.routers12.sw_output_arbiter_activity      2617392                      
system.ruby.network.routers12.crossbar_activity      2617392                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2925303                      
system.ruby.network.routers13.buffer_writes      2925303                      
system.ruby.network.routers13.sw_input_arbiter_activity      2953133                      
system.ruby.network.routers13.sw_output_arbiter_activity      2925303                      
system.ruby.network.routers13.crossbar_activity      2925303                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3196249                      
system.ruby.network.routers14.buffer_writes      3196249                      
system.ruby.network.routers14.sw_input_arbiter_activity      3230744                      
system.ruby.network.routers14.sw_output_arbiter_activity      3196249                      
system.ruby.network.routers14.crossbar_activity      3196249                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2485950                      
system.ruby.network.routers15.buffer_writes      2485950                      
system.ruby.network.routers15.sw_input_arbiter_activity      2501783                      
system.ruby.network.routers15.sw_output_arbiter_activity      2485950                      
system.ruby.network.routers15.crossbar_activity      2485950                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2335913     40.06%     40.06% |     2646820     45.39%     85.44% |      848983     14.56%    100.00%
system.ruby.network.packets_received::total      5831716                      
system.ruby.network.packets_injected     |     2335913     40.06%     40.06% |     2646820     45.39%     85.44% |      848983     14.56%    100.00%
system.ruby.network.packets_injected::total      5831716                      
system.ruby.network.packet_network_latency |    33956650                       |    31251406                       |     7933583                      
system.ruby.network.packet_queueing_latency |     5488040                       |     3017743                       |      848983                      
system.ruby.network.memory_received      |      660897     81.71%     81.71% |      147977     18.29%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       808874                      
system.ruby.network.memory_network_latency |     5079675                       |     1622846                       |           0                      
system.ruby.network.memory_queueing_latency |     1321809                       |      295954                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.536779                       |   11.807152                       |    9.344808                      
system.ruby.network.average_packet_vqueue_latency |    2.349420                       |    1.140139                       |           1                      
system.ruby.network.average_packet_network_latency    12.542044                      
system.ruby.network.average_packet_queueing_latency     1.604119                      
system.ruby.network.average_packet_latency    14.146163                      
system.ruby.network.average_memory_network_latency     8.286236                      
system.ruby.network.average_memory_queueing_latency     2.000019                      
system.ruby.network.average_memory_latency    10.286255                      
system.ruby.network.flits_received       |     4958565     33.37%     33.37% |     9051452     60.92%     94.29% |      848983      5.71%    100.00%
system.ruby.network.flits_received::total     14859000                      
system.ruby.network.flits_injected       |     4958565     33.37%     33.37% |     9051452     60.92%     94.29% |      848983      5.71%    100.00%
system.ruby.network.flits_injected::total     14859000                      
system.ruby.network.flit_network_latency |    78393910                       |    95968304                       |     7933583                      
system.ruby.network.flit_queueing_latency |    10733376                       |    10550811                       |      848983                      
system.ruby.network.average_flit_vnet_latency |   15.809798                       |   10.602531                       |    9.344808                      
system.ruby.network.average_flit_vqueue_latency |    2.164613                       |    1.165648                       |           1                      
system.ruby.network.average_flit_network_latency    12.268376                      
system.ruby.network.average_flit_queueing_latency     1.489546                      
system.ruby.network.average_flit_latency    13.757922                      
system.ruby.network.ext_in_link_utilization     14859000                      
system.ruby.network.ext_out_link_utilization     14859000                      
system.ruby.network.int_link_utilization     35294538                      
system.ruby.network.avg_link_utilization     2.038197                      
system.ruby.network.avg_vc_load          |    0.470089     23.06%     23.06% |    0.149203      7.32%     30.38% |    0.047318      2.32%     32.71% |    0.039472      1.94%     34.64% |    0.946121     46.42%     81.06% |    0.119920      5.88%     86.95% |    0.070774      3.47%     90.42% |    0.071633      3.51%     93.93% |    0.103011      5.05%     98.99% |    0.007348      0.36%     99.35% |    0.006655      0.33%     99.67% |    0.006654      0.33%    100.00%
system.ruby.network.avg_vc_load::total       2.038197                      
system.ruby.network.average_hops             2.375297                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15948538500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2509040                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.942342                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.573590                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.146292                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      423000     16.86%     16.86% |     1378578     54.94%     71.80% |       51717      2.06%     73.86% |      459298     18.31%     92.17% |      196261      7.82%     99.99% |         185      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2509040                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2498843                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.861217                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.247713                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.608018                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      252516     10.11%     10.11% |      948078     37.94%     48.05% |      962585     38.52%     86.57% |      303829     12.16%     98.73% |       30723      1.23%     99.96% |        1060      0.04%    100.00% |          50      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2498843                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         14959                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.079618                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.632090                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.776303                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |           0      0.00%      0.00% |         931      6.22%      6.22% |        2806     18.76%     24.98% |        3948     26.39%     51.37% |        3687     24.65%     76.02% |        2380     15.91%     91.93% |         967      6.46%     98.40% |         234      1.56%     99.96% |           6      0.04%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           14959                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11712492                      
system.ruby.LD.latency_hist_seqr::mean       9.872082                      
system.ruby.LD.latency_hist_seqr::gmean      1.793693                      
system.ruby.LD.latency_hist_seqr::stdev     40.291965                      
system.ruby.LD.latency_hist_seqr         |    11692463     99.83%     99.83% |       12240      0.10%     99.93% |        7343      0.06%    100.00% |         358      0.00%    100.00% |          86      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11712492                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     11071759                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.742142                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.409088                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.294470                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8332820     75.26%     75.26% |           0      0.00%     75.26% |           0      0.00%     75.26% |     2738939     24.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     11071759                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       640733                      
system.ruby.LD.miss_latency_hist_seqr::mean   150.356080                      
system.ruby.LD.miss_latency_hist_seqr::gmean   116.104159                      
system.ruby.LD.miss_latency_hist_seqr::stdev    93.645246                      
system.ruby.LD.miss_latency_hist_seqr    |      620704     96.87%     96.87% |       12240      1.91%     98.78% |        7343      1.15%     99.93% |         358      0.06%     99.99% |          86      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       640733                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4983202                      
system.ruby.ST.latency_hist_seqr::mean       7.988769                      
system.ruby.ST.latency_hist_seqr::gmean      1.637433                      
system.ruby.ST.latency_hist_seqr::stdev     36.715972                      
system.ruby.ST.latency_hist_seqr         |     4973288     99.80%     99.80% |        5922      0.12%     99.92% |        3686      0.07%     99.99% |         217      0.00%    100.00% |          81      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4983202                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4791768                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.681028                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.369851                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.256696                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3703992     77.30%     77.30% |           0      0.00%     77.30% |           0      0.00%     77.30% |     1087776     22.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4791768                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       191434                      
system.ruby.ST.miss_latency_hist_seqr::mean   165.877305                      
system.ruby.ST.miss_latency_hist_seqr::gmean   142.500864                      
system.ruby.ST.miss_latency_hist_seqr::stdev    95.535861                      
system.ruby.ST.miss_latency_hist_seqr    |      181520     94.82%     94.82% |        5922      3.09%     97.91% |        3686      1.93%     99.84% |         217      0.11%     99.95% |          81      0.04%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       191434                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61750690                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.845790                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.434329                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.086358                      
system.ruby.IFETCH.latency_hist_seqr     |    61729373     99.97%     99.97% |       20401      0.03%    100.00% |         453      0.00%    100.00% |         105      0.00%    100.00% |         182      0.00%    100.00% |         157      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           8      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61750690                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61725908                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.776541                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.431665                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.314004                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45748333     74.12%     74.12% |           0      0.00%     74.12% |           0      0.00%     74.12% |    15977575     25.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61725908                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        24782                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   174.326285                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   147.098963                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    86.870107                      
system.ruby.IFETCH.miss_latency_hist_seqr |        3465     13.98%     13.98% |       20401     82.32%     96.30% |         453      1.83%     98.13% |         105      0.42%     98.56% |         182      0.73%     99.29% |         157      0.63%     99.92% |          10      0.04%     99.96% |           1      0.00%     99.97% |           0      0.00%     99.97% |           8      0.03%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        24782                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       769216                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.523658                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.060988                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.631350                      
system.ruby.RMW_Read.latency_hist_seqr   |      767628     99.79%     99.79% |        1516      0.20%     99.99% |          29      0.00%     99.99% |           9      0.00%    100.00% |          21      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       769216                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       767321                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.101883                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.048206                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.543387                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      741262     96.60%     96.60% |           0      0.00%     96.60% |           0      0.00%     96.60% |       26059      3.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       767321                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1895                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   172.308179                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   143.629349                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    91.102070                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         307     16.20%     16.20% |        1516     80.00%     96.20% |          29      1.53%     97.73% |           9      0.47%     98.21% |          21      1.11%     99.31% |          12      0.63%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1895                      
system.ruby.Directory_Controller.Fetch   |      165413     25.03%     25.03% |      164970     24.96%     49.99% |      165225     25.00%     74.99% |      165289     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       660897                      
system.ruby.Directory_Controller.Data    |       19968     25.06%     25.06% |       19877     24.95%     50.01% |       19941     25.03%     75.04% |       19891     24.96%    100.00%
system.ruby.Directory_Controller.Data::total        79677                      
system.ruby.Directory_Controller.Memory_Data |      165413     25.03%     25.03% |      164970     24.96%     49.99% |      165225     25.00%     74.99% |      165289     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       660897                      
system.ruby.Directory_Controller.Memory_Ack |       19968     25.06%     25.06% |       19877     24.95%     50.01% |       19941     25.03%     75.04% |       19891     24.96%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        79677                      
system.ruby.Directory_Controller.CleanReplacement |       17207     25.19%     25.19% |       16874     24.71%     49.90% |       17035     24.94%     74.84% |       17184     25.16%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        68300                      
system.ruby.Directory_Controller.I.Fetch |      165413     25.03%     25.03% |      164970     24.96%     49.99% |      165225     25.00%     74.99% |      165289     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       660897                      
system.ruby.Directory_Controller.M.Data  |       19968     25.06%     25.06% |       19877     24.95%     50.01% |       19941     25.03%     75.04% |       19891     24.96%    100.00%
system.ruby.Directory_Controller.M.Data::total        79677                      
system.ruby.Directory_Controller.M.CleanReplacement |       17207     25.19%     25.19% |       16874     24.71%     49.90% |       17035     24.94%     74.84% |       17184     25.16%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        68300                      
system.ruby.Directory_Controller.IM.Memory_Data |      165413     25.03%     25.03% |      164970     24.96%     49.99% |      165225     25.00%     74.99% |      165289     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       660897                      
system.ruby.Directory_Controller.MI.Memory_Ack |       19968     25.06%     25.06% |       19877     24.95%     50.01% |       19941     25.03%     75.04% |       19891     24.96%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        79677                      
system.ruby.L1Cache_Controller.Load      |      905418      7.73%      7.73% |      884291      7.55%     15.28% |      782375      6.68%     21.96% |      761672      6.50%     28.46% |      761541      6.50%     34.97% |        4200      0.04%     35.00% |        4200      0.04%     35.04% |      973317      8.31%     43.35% |     1014997      8.67%     52.01% |      615034      5.25%     57.26% |      884692      7.55%     64.82% |      658851      5.63%     70.44% |      658783      5.62%     76.07% |      908773      7.76%     83.83% |     1112729      9.50%     93.33% |      781619      6.67%    100.00%
system.ruby.L1Cache_Controller.Load::total     11712492                      
system.ruby.L1Cache_Controller.Ifetch    |     4648850      7.53%      7.53% |     4623540      7.49%     15.02% |     4217006      6.83%     21.84% |     4198665      6.80%     28.64% |     4197413      6.80%     35.44% |           0      0.00%     35.44% |           0      0.00%     35.44% |     4838832      7.84%     43.28% |     5032418      8.15%     51.43% |     3583050      5.80%     57.23% |     4625942      7.49%     64.72% |     3791096      6.14%     70.86% |     3790789      6.14%     77.00% |     4661075      7.55%     84.55% |     5327842      8.63%     93.18% |     4214186      6.82%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61750704                      
system.ruby.L1Cache_Controller.Store     |      443934      7.72%      7.72% |      443149      7.70%     15.42% |      382332      6.65%     22.07% |      382864      6.66%     28.72% |      382658      6.65%     35.38% |        4200      0.07%     35.45% |        4200      0.07%     35.52% |      468300      8.14%     43.66% |      498664      8.67%     52.33% |      289039      5.02%     57.36% |      443581      7.71%     65.07% |      321943      5.60%     70.66% |      321877      5.60%     76.26% |      445695      7.75%     84.01% |      538101      9.35%     93.36% |      381882      6.64%    100.00%
system.ruby.L1Cache_Controller.Store::total      5752419                      
system.ruby.L1Cache_Controller.Inv       |         702      5.32%      5.32% |         725      5.50%     10.82% |         856      6.49%     17.31% |         789      5.98%     23.30% |         872      6.61%     29.91% |         196      1.49%     31.39% |         237      1.80%     33.19% |         715      5.42%     38.61% |         902      6.84%     45.45% |        1689     12.81%     58.26% |         857      6.50%     64.76% |         860      6.52%     71.28% |        1092      8.28%     79.56% |         906      6.87%     86.43% |         888      6.73%     93.17% |         901      6.83%    100.00%
system.ruby.L1Cache_Controller.Inv::total        13187                      
system.ruby.L1Cache_Controller.L1_Replacement |       70780      8.48%      8.48% |       70328      8.42%     16.90% |       50185      6.01%     22.91% |       50350      6.03%     28.94% |       50790      6.08%     35.02% |           0      0.00%     35.02% |           0      0.00%     35.02% |       79676      9.54%     44.56% |       89730     10.74%     55.30% |       19444      2.33%     57.63% |       70405      8.43%     66.06% |       29831      3.57%     69.64% |       29822      3.57%     73.21% |       71292      8.54%     81.74% |      102237     12.24%     93.99% |       50218      6.01%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       835088                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     83.33%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            6                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.94%      2.94% |          52      2.94%      5.89% |          52      2.94%      8.83% |          50      2.83%     11.66% |          44      2.49%     14.16% |         525     29.73%     43.88% |         525     29.73%     73.61% |          52      2.94%     76.56% |          52      2.94%     79.50% |          52      2.94%     82.45% |          50      2.83%     85.28% |          52      2.94%     88.22% |          52      2.94%     91.17% |          52      2.94%     94.11% |          52      2.94%     97.06% |          52      2.94%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1766                      
system.ruby.L1Cache_Controller.Data      |          26      7.37%      7.37% |          26      7.37%     14.73% |          26      7.37%     22.10% |          24      6.80%     28.90% |          20      5.67%     34.56% |           0      0.00%     34.56% |           0      0.00%     34.56% |          26      7.37%     41.93% |          26      7.37%     49.29% |          26      7.37%     56.66% |          25      7.08%     63.74% |          25      7.08%     70.82% |          26      7.37%     78.19% |          25      7.08%     85.27% |          26      7.37%     92.63% |          26      7.37%    100.00%
system.ruby.L1Cache_Controller.Data::total          353                      
system.ruby.L1Cache_Controller.Data_Exclusive |       57962      9.07%      9.07% |       47764      7.48%     16.55% |       37448      5.86%     22.41% |       26717      4.18%     26.59% |       27153      4.25%     30.84% |          10      0.00%     30.84% |           2      0.00%     30.84% |       75966     11.89%     42.73% |       76224     11.93%     54.66% |       15884      2.49%     57.15% |       47642      7.46%     64.60% |       15810      2.47%     67.08% |       15777      2.47%     69.55% |       58450      9.15%     78.70% |       98546     15.42%     94.12% |       37574      5.88%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       638929                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.25%      4.25% |          75      4.25%      8.49% |          75      4.25%     12.74% |          75      4.25%     16.99% |          75      4.25%     21.23% |         354     20.05%     41.28% |         362     20.50%     61.78% |          75      4.25%     66.02% |          75      4.25%     70.27% |          75      4.25%     74.52% |          75      4.25%     78.77% |          75      4.25%     83.01% |          75      4.25%     87.26% |          75      4.25%     91.51% |          75      4.25%     95.75% |          75      4.25%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1766                      
system.ruby.L1Cache_Controller.Data_all_Acks |       14290      6.58%      6.58% |       24028     11.07%     17.65% |       14196      6.54%     24.19% |       25090     11.56%     35.75% |       25106     11.57%     47.31% |         175      0.08%     47.39% |         175      0.08%     47.47% |        5173      2.38%     49.86% |       15000      6.91%     56.77% |        4994      2.30%     59.07% |       24258     11.17%     70.24% |       15461      7.12%     77.36% |       15487      7.13%     84.50% |       14327      6.60%     91.10% |        5223      2.41%     93.50% |       14100      6.50%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       217083                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           3      0.42%      0.97% |         350     48.75%     49.72% |         350     48.75%     98.47% |           1      0.14%     98.61% |           1      0.14%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           2      0.28%     99.30% |           1      0.14%     99.44% |           2      0.28%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          718                      
system.ruby.L1Cache_Controller.Ack_all   |          27      2.53%      2.53% |          27      2.53%      5.07% |          27      2.53%      7.60% |          24      2.25%      9.85% |          21      1.97%     11.82% |         350     32.83%     44.65% |         350     32.83%     77.49% |          27      2.53%     80.02% |          27      2.53%     82.55% |          27      2.53%     85.08% |          26      2.44%     87.52% |          26      2.44%     89.96% |          27      2.53%     92.50% |          26      2.44%     94.93% |          27      2.53%     97.47% |          27      2.53%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1066                      
system.ruby.L1Cache_Controller.WB_Ack    |       69465      8.51%      8.51% |       69026      8.46%     16.97% |       48901      5.99%     22.96% |       49058      6.01%     28.97% |       49507      6.07%     35.04% |           0      0.00%     35.04% |           0      0.00%     35.04% |       78345      9.60%     44.64% |       87618     10.74%     55.37% |       18169      2.23%     57.60% |       69126      8.47%     66.07% |       28549      3.50%     69.56% |       28538      3.50%     73.06% |       69994      8.58%     81.64% |      100952     12.37%     94.01% |       48924      5.99%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       816172                      
system.ruby.L1Cache_Controller.NP.Load   |       58039      9.06%      9.06% |       47842      7.47%     16.53% |       37526      5.86%     22.39% |       26793      4.18%     26.58% |       27231      4.25%     30.83% |         182      0.03%     30.86% |         182      0.03%     30.89% |       76043     11.87%     42.76% |       76302     11.92%     54.68% |       15962      2.49%     57.17% |       47720      7.45%     64.62% |       15888      2.48%     67.10% |       15855      2.48%     69.58% |       58528      9.14%     78.72% |       98624     15.40%     94.12% |       37652      5.88%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       640369                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1696      6.98%      6.98% |        1685      6.94%     13.92% |        1667      6.86%     20.78% |        1678      6.91%     27.69% |        1670      6.87%     34.56% |           0      0.00%     34.56% |           0      0.00%     34.56% |        1718      7.07%     41.63% |        2495     10.27%     51.90% |        1665      6.85%     58.76% |        1661      6.84%     65.60% |        1665      6.85%     72.45% |        1665      6.85%     79.30% |        1679      6.91%     86.21% |        1671      6.88%     93.09% |        1678      6.91%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        24293                      
system.ruby.L1Cache_Controller.NP.Store  |       12578      6.53%      6.53% |       22336     11.60%     18.13% |       12528      6.50%     24.63% |       23415     12.16%     36.79% |       23420     12.16%     48.95% |         175      0.09%     49.04% |         175      0.09%     49.13% |        3448      1.79%     50.92% |       12468      6.47%     57.39% |        3352      1.74%     59.13% |       22556     11.71%     70.84% |       13813      7.17%     78.01% |       13835      7.18%     85.20% |       12618      6.55%     91.75% |        3473      1.80%     93.55% |       12424      6.45%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       192614                      
system.ruby.L1Cache_Controller.NP.Inv    |         486      5.51%      5.51% |         489      5.54%     11.05% |         629      7.13%     18.19% |         591      6.70%     24.89% |         652      7.39%     32.28% |           0      0.00%     32.28% |           0      0.00%     32.28% |         562      6.37%     38.65% |         652      7.39%     46.04% |         820      9.30%     55.34% |         636      7.21%     62.55% |         653      7.40%     69.95% |         699      7.93%     77.88% |         677      7.68%     85.56% |         630      7.14%     92.70% |         644      7.30%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         8820                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          40      8.18%      8.18% |          30      6.13%     14.31% |          24      4.91%     19.22% |          20      4.09%     23.31% |          33      6.75%     30.06% |           0      0.00%     30.06% |           0      0.00%     30.06% |          31      6.34%     36.40% |          60     12.27%     48.67% |           0      0.00%     48.67% |          62     12.68%     61.35% |           5      1.02%     62.37% |          10      2.04%     64.42% |          52     10.63%     75.05% |         102     20.86%     95.91% |          20      4.09%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          489                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            2                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          56      9.96%      9.96% |          65     11.57%     21.53% |          39      6.94%     28.47% |          31      5.52%     33.99% |          29      5.16%     39.15% |           0      0.00%     39.15% |           0      0.00%     39.15% |          39      6.94%     46.09% |          56      9.96%     56.05% |           0      0.00%     56.05% |          47      8.36%     64.41% |           6      1.07%     65.48% |          15      2.67%     68.15% |          49      8.72%     76.87% |          69     12.28%     89.15% |          61     10.85%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          562                      
system.ruby.L1Cache_Controller.S.Load    |         521      3.50%      3.50% |         522      3.51%      7.01% |         522      3.51%     10.53% |         521      3.50%     14.03% |         522      3.51%     17.54% |        3750     25.22%     42.76% |        3814     25.65%     68.41% |         521      3.50%     71.91% |         522      3.51%     75.43% |         522      3.51%     78.94% |         522      3.51%     82.45% |         522      3.51%     85.96% |         522      3.51%     89.47% |         522      3.51%     92.98% |         522      3.51%     96.49% |         522      3.51%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14869                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4647113      7.53%      7.53% |     4621824      7.49%     15.02% |     4215314      6.83%     21.85% |     4196966      6.80%     28.64% |     4195709      6.80%     35.44% |           0      0.00%     35.44% |           0      0.00%     35.44% |     4837082      7.84%     43.28% |     5029862      8.15%     51.43% |     3581384      5.80%     57.23% |     4624218      7.49%     64.72% |     3789425      6.14%     70.86% |     3789113      6.14%     77.00% |     4659343      7.55%     84.55% |     5326068      8.63%     93.18% |     4212487      6.82%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61725908                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           0      0.00%      0.42% |           1      0.14%      0.56% |         350     49.09%     49.65% |         350     49.09%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          713                      
system.ruby.L1Cache_Controller.S.Inv     |         216      6.05%      6.05% |         236      6.61%     12.65% |         220      6.16%     18.81% |         197      5.52%     24.33% |         211      5.91%     30.24% |         196      5.49%     35.72% |         237      6.63%     42.36% |         153      4.28%     46.64% |         250      7.00%     53.64% |         302      8.45%     62.09% |         220      6.16%     68.25% |         152      4.26%     72.51% |         239      6.69%     79.20% |         229      6.41%     85.61% |         258      7.22%     92.83% |         256      7.17%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         3572                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1259      6.86%      6.86% |        1237      6.74%     13.60% |        1245      6.78%     20.38% |        1261      6.87%     27.25% |        1254      6.83%     34.09% |           0      0.00%     34.09% |           0      0.00%     34.09% |        1292      7.04%     41.12% |        2056     11.20%     52.33% |        1275      6.95%     59.27% |        1232      6.71%     65.99% |        1276      6.95%     72.94% |        1269      6.91%     79.85% |        1249      6.81%     86.66% |        1216      6.63%     93.28% |        1233      6.72%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        18354                      
system.ruby.L1Cache_Controller.E.Load    |      305271      7.77%      7.77% |      275689      7.02%     14.79% |      288064      7.33%     22.12% |      271687      6.92%     29.04% |      276370      7.04%     36.07% |          86      0.00%     36.08% |          22      0.00%     36.08% |      279807      7.12%     43.20% |      271903      6.92%     50.12% |      283710      7.22%     57.34% |      286356      7.29%     64.63% |      274602      6.99%     71.62% |      258598      6.58%     78.21% |      287280      7.31%     85.52% |      288700      7.35%     92.87% |      280090      7.13%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3928235                      
system.ruby.L1Cache_Controller.E.Store   |       46206      9.71%      9.71% |       36212      7.61%     17.32% |       25827      5.43%     22.75% |       15093      3.17%     25.92% |       15190      3.19%     29.11% |           0      0.00%     29.11% |           0      0.00%     29.11% |       64040     13.46%     42.57% |       64560     13.57%     56.14% |        4375      0.92%     57.06% |       36140      7.60%     64.66% |        4327      0.91%     65.57% |        4329      0.91%     66.48% |       46715      9.82%     76.29% |       87009     18.29%     94.58% |       25785      5.42%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       475808                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      0.93%      0.93% |           0      0.00%      0.93% |           0      0.00%      0.93% |           0      0.00%      0.93% |           0      0.00%      0.93% |           0      0.00%      0.93% |          92     85.19%     86.11% |           0      0.00%     86.11% |           6      5.56%     91.67% |           9      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          108                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11571      7.21%      7.21% |       11367      7.08%     14.29% |       11434      7.12%     21.41% |       11437      7.13%     28.54% |       11782      7.34%     35.88% |           0      0.00%     35.88% |           0      0.00%     35.88% |       11743      7.32%     43.20% |       11479      7.15%     50.35% |       11322      7.05%     57.40% |       11315      7.05%     64.45% |       11297      7.04%     71.49% |       11263      7.02%     78.51% |       11551      7.20%     85.70% |       11349      7.07%     92.77% |       11599      7.23%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       160509                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     83.33%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            6                      
system.ruby.L1Cache_Controller.M.Load    |      541587      7.60%      7.60% |      560238      7.86%     15.46% |      456263      6.40%     21.86% |      462671      6.49%     28.35% |      457418      6.42%     34.76% |           0      0.00%     34.76% |           0      0.00%     34.76% |      616946      8.65%     43.42% |      666270      9.35%     52.76% |      314840      4.42%     57.18% |      550094      7.72%     64.90% |      367839      5.16%     70.06% |      383808      5.38%     75.44% |      562443      7.89%     83.33% |      724883     10.17%     93.50% |      463355      6.50%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7128655                      
system.ruby.L1Cache_Controller.M.Store   |      385149      7.58%      7.58% |      384600      7.57%     15.14% |      343976      6.77%     21.91% |      344356      6.77%     28.68% |      344046      6.77%     35.45% |        3675      0.07%     35.52% |        3675      0.07%     35.60% |      400811      7.88%     43.48% |      421635      8.29%     51.78% |      281311      5.53%     57.31% |      384883      7.57%     64.88% |      303802      5.98%     70.86% |      303712      5.97%     76.83% |      386361      7.60%     84.43% |      447618      8.81%     93.24% |      343671      6.76%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5083281                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           7      1.02%      1.02% |           0      0.00%      1.02% |           9      1.31%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |         475     69.14%     71.47% |           1      0.15%     71.62% |          49      7.13%     78.75% |         145     21.11%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           1      0.15%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          687                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       57894      8.83%      8.83% |       57659      8.79%     17.62% |       37467      5.71%     23.34% |       37621      5.74%     29.08% |       37725      5.75%     34.83% |           0      0.00%     34.83% |           0      0.00%     34.83% |       66602     10.16%     44.99% |       76139     11.61%     56.60% |        6847      1.04%     57.64% |       57811      8.82%     66.46% |       17252      2.63%     69.09% |       17275      2.63%     71.73% |       58443      8.91%     80.64% |       89603     13.67%     94.31% |       37325      5.69%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       655663                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.94%      2.94% |          52      2.94%      5.89% |          52      2.94%      8.83% |          50      2.83%     11.66% |          44      2.49%     14.16% |         525     29.73%     43.88% |         525     29.73%     73.61% |          52      2.94%     76.56% |          52      2.94%     79.50% |          52      2.94%     82.45% |          50      2.83%     85.28% |          52      2.94%     88.22% |          52      2.94%     91.17% |          52      2.94%     94.11% |          52      2.94%     97.06% |          52      2.94%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1766                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       57962      9.07%      9.07% |       47764      7.48%     16.55% |       37448      5.86%     22.41% |       26717      4.18%     26.59% |       27153      4.25%     30.84% |          10      0.00%     30.84% |           2      0.00%     30.84% |       75966     11.89%     42.73% |       76224     11.93%     54.66% |       15884      2.49%     57.15% |       47642      7.46%     64.60% |       15810      2.47%     67.08% |       15777      2.47%     69.55% |       58450      9.15%     78.70% |       98546     15.42%     94.12% |       37574      5.88%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       638929                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.25%      4.25% |          75      4.25%      8.49% |          75      4.25%     12.74% |          75      4.25%     16.99% |          75      4.25%     21.23% |         354     20.05%     41.28% |         362     20.50%     61.78% |          75      4.25%     66.02% |          75      4.25%     70.27% |          75      4.25%     74.52% |          75      4.25%     78.77% |          75      4.25%     83.01% |          75      4.25%     87.26% |          75      4.25%     91.51% |          75      4.25%     95.75% |          75      4.25%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1766                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1738      7.00%      7.00% |        1718      6.92%     13.92% |        1694      6.83%     20.75% |        1699      6.85%     27.59% |        1706      6.87%     34.47% |           0      0.00%     34.47% |           0      0.00%     34.47% |        1751      7.05%     41.52% |        2558     10.31%     51.83% |        1668      6.72%     58.55% |        1726      6.95%     65.50% |        1673      6.74%     72.24% |        1678      6.76%     79.00% |        1734      6.99%     85.99% |        1776      7.16%     93.15% |        1701      6.85%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        24820                      
system.ruby.L1Cache_Controller.IM.Data   |          26      7.37%      7.37% |          26      7.37%     14.73% |          26      7.37%     22.10% |          24      6.80%     28.90% |          20      5.67%     34.56% |           0      0.00%     34.56% |           0      0.00%     34.56% |          26      7.37%     41.93% |          26      7.37%     49.29% |          26      7.37%     56.66% |          25      7.08%     63.74% |          25      7.08%     70.82% |          26      7.37%     78.19% |          25      7.08%     85.27% |          26      7.37%     92.63% |          26      7.37%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          353                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       12552      6.53%      6.53% |       22310     11.60%     18.13% |       12502      6.50%     24.64% |       23391     12.17%     36.80% |       23400     12.17%     48.97% |         175      0.09%     49.06% |         175      0.09%     49.15% |        3422      1.78%     50.93% |       12442      6.47%     57.41% |        3326      1.73%     59.14% |       22532     11.72%     70.85% |       13788      7.17%     78.03% |       13809      7.18%     85.21% |       12593      6.55%     91.76% |        3447      1.79%     93.55% |       12399      6.45%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       192263                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            5                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           0      0.00%      0.42% |           1      0.14%      0.56% |         350     49.09%     49.65% |         350     49.09%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          713                      
system.ruby.L1Cache_Controller.SM.Ack_all |          27      2.53%      2.53% |          27      2.53%      5.07% |          27      2.53%      7.60% |          24      2.25%      9.85% |          21      1.97%     11.82% |         350     32.83%     44.65% |         350     32.83%     77.49% |          27      2.53%     80.02% |          27      2.53%     82.55% |          27      2.53%     85.08% |          26      2.44%     87.52% |          26      2.44%     89.96% |          27      2.53%     92.50% |          26      2.44%     94.93% |          27      2.53%     97.47% |          27      2.53%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1066                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            1                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       69465      8.51%      8.51% |       69026      8.46%     16.97% |       48901      5.99%     22.96% |       49058      6.01%     28.97% |       49507      6.07%     35.04% |           0      0.00%     35.04% |           0      0.00%     35.04% |       78345      9.60%     44.64% |       87618     10.74%     55.37% |       18169      2.23%     57.60% |       69126      8.47%     66.07% |       28549      3.50%     69.56% |       28538      3.50%     73.06% |       69994      8.58%     81.64% |      100952     12.37%     94.01% |       48924      5.99%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       816172                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1587      6.40%      6.40% |        1497      6.04%     12.44% |        1738      7.01%     19.46% |        1361      5.49%     24.95% |        1740      7.02%     31.97% |        1439      5.81%     37.78% |        1511      6.10%     43.87% |        1421      5.73%     49.61% |        1518      6.13%     55.73% |        1303      5.26%     60.99% |        1439      5.81%     66.80% |        1431      5.77%     72.57% |        1389      5.60%     78.17% |        1436      5.79%     83.97% |        2530     10.21%     94.18% |        1443      5.82%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        24783                      
system.ruby.L2Cache_Controller.L1_GETS   |       39921      6.23%      6.23% |       39747      6.20%     12.43% |       39581      6.18%     18.61% |       40202      6.27%     24.89% |       39517      6.17%     31.05% |       39583      6.18%     37.23% |       39780      6.21%     43.44% |       40020      6.25%     49.69% |       40208      6.28%     55.96% |       39699      6.20%     62.16% |       39996      6.24%     68.40% |       41109      6.42%     74.81% |       40616      6.34%     81.15% |       40728      6.36%     87.51% |       40552      6.33%     93.84% |       39474      6.16%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       640733                      
system.ruby.L2Cache_Controller.L1_GETX   |       11985      6.22%      6.22% |       12149      6.31%     12.53% |       12195      6.33%     18.86% |       12115      6.29%     25.15% |       12111      6.29%     31.44% |       12010      6.24%     37.67% |       11971      6.21%     43.89% |       12132      6.30%     50.19% |       11986      6.22%     56.41% |       12009      6.23%     62.64% |       12026      6.24%     68.89% |       11986      6.22%     75.11% |       11944      6.20%     81.31% |       11903      6.18%     87.49% |       12020      6.24%     93.73% |       12075      6.27%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       192617                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.93%      3.93% |          28      3.93%      7.85% |          41      5.75%     13.60% |          28      3.93%     17.53% |          28      3.93%     21.46% |          56      7.85%     29.31% |          56      7.85%     37.17% |          56      7.85%     45.02% |          56      7.85%     52.88% |          56      7.85%     60.73% |          56      7.85%     68.58% |          56      7.85%     76.44% |          56      7.85%     84.29% |          56      7.85%     92.15% |          28      3.93%     96.07% |          28      3.93%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          713                      
system.ruby.L2Cache_Controller.L1_PUTX   |       50898      6.24%      6.24% |       50888      6.23%     12.47% |       50714      6.21%     18.68% |       51253      6.28%     24.96% |       50564      6.20%     31.16% |       50473      6.18%     37.34% |       50631      6.20%     43.55% |       51035      6.25%     49.80% |       51077      6.26%     56.06% |       50579      6.20%     62.26% |       50906      6.24%     68.49% |       51979      6.37%     74.86% |       51498      6.31%     81.17% |       51569      6.32%     87.49% |       51564      6.32%     93.81% |       50544      6.19%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       816172                      
system.ruby.L2Cache_Controller.L2_Replacement |        4976      6.30%      6.30% |        4938      6.25%     12.54% |        4864      6.15%     18.70% |        4934      6.24%     24.94% |        4863      6.15%     31.09% |        4945      6.26%     37.35% |        4949      6.26%     43.61% |        4952      6.27%     49.88% |        5021      6.35%     56.23% |        4803      6.08%     62.31% |        4938      6.25%     68.55% |        4913      6.22%     74.77% |        4954      6.27%     81.04% |        5021      6.35%     87.39% |        5037      6.37%     93.76% |        4930      6.24%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        79038                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        4307      6.25%      6.25% |        4198      6.09%     12.34% |        4211      6.11%     18.45% |        4303      6.24%     24.69% |        4213      6.11%     30.80% |        4326      6.28%     37.07% |        4325      6.27%     43.35% |        4347      6.31%     49.65% |        4452      6.46%     56.11% |        4144      6.01%     62.12% |        4258      6.18%     68.30% |        4320      6.27%     74.56% |        4389      6.37%     80.93% |        4376      6.35%     87.28% |        4394      6.37%     93.65% |        4376      6.35%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        68939                      
system.ruby.L2Cache_Controller.Mem_Data  |       41354      6.26%      6.26% |       41188      6.23%     12.49% |       41117      6.22%     18.71% |       41306      6.25%     24.96% |       41101      6.22%     31.18% |       41298      6.25%     37.43% |       41353      6.26%     43.69% |       41359      6.26%     49.94% |       41536      6.28%     56.23% |       41004      6.20%     62.43% |       41253      6.24%     68.67% |       41280      6.25%     74.92% |       41422      6.27%     81.19% |       41480      6.28%     87.46% |       41502      6.28%     93.74% |       41344      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       660897                      
system.ruby.L2Cache_Controller.Mem_Ack   |        9283      6.27%      6.27% |        9136      6.17%     12.45% |        9075      6.13%     18.58% |        9237      6.24%     24.82% |        9076      6.13%     30.96% |        9271      6.27%     37.22% |        9274      6.27%     43.49% |        9299      6.28%     49.77% |        9473      6.40%     56.17% |        8947      6.05%     62.22% |        9196      6.21%     68.43% |        9233      6.24%     74.67% |        9343      6.31%     80.99% |        9397      6.35%     87.34% |        9431      6.37%     93.71% |        9306      6.29%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       147977                      
system.ruby.L2Cache_Controller.WB_Data   |         116      4.73%      4.73% |         106      4.32%      9.05% |         148      6.03%     15.08% |         143      5.83%     20.91% |         147      5.99%     26.91% |         185      7.54%     34.45% |         183      7.46%     41.91% |         182      7.42%     49.33% |         171      6.97%     56.30% |         189      7.70%     64.00% |         169      6.89%     70.89% |         177      7.22%     78.11% |         149      6.07%     84.18% |         161      6.56%     90.75% |         111      4.53%     95.27% |         116      4.73%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2453                      
system.ruby.L2Cache_Controller.Ack       |           4      6.45%      6.45% |           1      1.61%      8.06% |           4      6.45%     14.52% |           3      4.84%     19.35% |           2      3.23%     22.58% |           6      9.68%     32.26% |           4      6.45%     38.71% |           4      6.45%     45.16% |           8     12.90%     58.06% |           7     11.29%     69.35% |           4      6.45%     75.81% |           5      8.06%     83.87% |           5      8.06%     91.94% |           2      3.23%     95.16% |           2      3.23%     98.39% |           1      1.61%    100.00%
system.ruby.L2Cache_Controller.Ack::total           62                      
system.ruby.L2Cache_Controller.Ack_all   |         719      6.33%      6.33% |         682      6.00%     12.33% |         787      6.92%     19.25% |         660      5.81%     25.05% |         726      6.39%     31.44% |         761      6.69%     38.14% |         734      6.46%     44.59% |         720      6.33%     50.93% |         786      6.91%     57.84% |         608      5.35%     63.19% |         639      5.62%     68.81% |         697      6.13%     74.95% |         659      5.80%     80.74% |         691      6.08%     86.82% |         797      7.01%     93.83% |         701      6.17%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total        11367                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.96%      3.96% |          70      3.96%      7.93% |          98      5.55%     13.48% |          98      5.55%     19.03% |          98      5.55%     24.58% |         140      7.93%     32.50% |         140      7.93%     40.43% |         140      7.93%     48.36% |         138      7.81%     56.17% |         138      7.81%     63.99% |         136      7.70%     71.69% |         136      7.70%     79.39% |         112      6.34%     85.73% |         112      6.34%     92.07% |          70      3.96%     96.04% |          70      3.96%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1766                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       51864      6.23%      6.23% |       51854      6.23%     12.46% |       51706      6.21%     18.67% |       52247      6.28%     24.95% |       51557      6.19%     31.15% |       51509      6.19%     37.34% |       51667      6.21%     43.54% |       52068      6.26%     49.80% |       52101      6.26%     56.06% |       51612      6.20%     62.26% |       51942      6.24%     68.50% |       53015      6.37%     74.87% |       52504      6.31%     81.18% |       52575      6.32%     87.50% |       52530      6.31%     93.81% |       51507      6.19%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       832258                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1366      6.39%      6.39% |        1366      6.39%     12.79% |        1512      7.08%     19.86% |        1305      6.11%     25.97% |        1363      6.38%     32.35% |        1349      6.31%     38.67% |        1293      6.05%     44.72% |        1302      6.09%     50.81% |        1375      6.44%     57.25% |        1172      5.49%     62.73% |        1256      5.88%     68.61% |        1278      5.98%     74.59% |        1236      5.79%     80.38% |        1311      6.14%     86.52% |        1526      7.14%     93.66% |        1355      6.34%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21365                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29336      6.26%      6.26% |       29078      6.21%     12.47% |       28828      6.16%     18.63% |       29258      6.25%     24.88% |       28997      6.19%     31.07% |       29224      6.24%     37.31% |       29338      6.26%     43.57% |       29330      6.26%     49.84% |       29474      6.29%     56.13% |       29180      6.23%     62.36% |       29312      6.26%     68.62% |       29339      6.27%     74.89% |       29532      6.31%     81.19% |       29481      6.30%     87.49% |       29286      6.25%     93.74% |       29306      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       468299                      
system.ruby.L2Cache_Controller.NP.L1_GETX |       10652      6.22%      6.22% |       10744      6.27%     12.50% |       10777      6.29%     18.79% |       10743      6.27%     25.06% |       10741      6.27%     31.34% |       10725      6.26%     37.60% |       10722      6.26%     43.86% |       10727      6.26%     50.13% |       10687      6.24%     56.37% |       10652      6.22%     62.59% |       10685      6.24%     68.83% |       10663      6.23%     75.05% |       10654      6.22%     81.28% |       10688      6.24%     87.52% |       10690      6.24%     93.76% |       10683      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       171233                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         207      6.16%      6.16% |         131      3.90%     10.06% |         225      6.69%     16.75% |          56      1.67%     18.42% |         377     11.22%     29.63% |          90      2.68%     32.31% |         218      6.49%     38.80% |         119      3.54%     42.34% |         129      3.84%     46.18% |         117      3.48%     49.66% |         183      5.44%     55.10% |         153      4.55%     59.65% |         153      4.55%     64.21% |         125      3.72%     67.93% |         990     29.46%     97.38% |          88      2.62%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3361                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          13     34.21%     34.21% |           0      0.00%     34.21% |           0      0.00%     34.21% |           0      0.00%     34.21% |           0      0.00%     34.21% |           0      0.00%     34.21% |          11     28.95%     63.16% |          14     36.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           38                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.91%      3.91% |          14      3.91%      7.82% |          28      7.82%     15.64% |          28      7.82%     23.46% |          28      7.82%     31.28% |          28      7.82%     39.11% |          28      7.82%     46.93% |          28      7.82%     54.75% |          27      7.54%     62.29% |          27      7.54%     69.83% |          26      7.26%     77.09% |          26      7.26%     84.36% |          14      3.91%     88.27% |          14      3.91%     92.18% |          14      3.91%     96.09% |          14      3.91%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          358                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.93%      3.93% |          28      3.93%      7.85% |          41      5.75%     13.60% |          28      3.93%     17.53% |          28      3.93%     21.46% |          56      7.85%     29.31% |          56      7.85%     37.17% |          56      7.85%     45.02% |          56      7.85%     52.88% |          56      7.85%     60.73% |          56      7.85%     68.58% |          56      7.85%     76.44% |          56      7.85%     84.29% |          56      7.85%     92.15% |          28      3.93%     96.07% |          28      3.93%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          713                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           4      6.45%      6.45% |           1      1.61%      8.06% |           4      6.45%     14.52% |           3      4.84%     19.35% |           2      3.23%     22.58% |           6      9.68%     32.26% |           4      6.45%     38.71% |           4      6.45%     45.16% |           8     12.90%     58.06% |           7     11.29%     69.35% |           4      6.45%     75.81% |           5      8.06%     83.87% |           5      8.06%     91.94% |           2      3.23%     95.16% |           2      3.23%     98.39% |           1      1.61%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           62                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         705      6.30%      6.30% |         676      6.04%     12.33% |         778      6.95%     19.28% |         650      5.81%     25.09% |         713      6.37%     31.45% |         747      6.67%     38.13% |         725      6.47%     44.60% |         707      6.31%     50.92% |         770      6.88%     57.79% |         595      5.31%     63.11% |         626      5.59%     68.70% |         687      6.14%     74.83% |         645      5.76%     80.59% |         684      6.11%     86.70% |         789      7.05%     93.75% |         700      6.25%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total        11197                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10515      6.16%      6.16% |       10599      6.21%     12.37% |       10642      6.24%     18.61% |       10846      6.36%     24.97% |       10422      6.11%     31.08% |       10219      5.99%     37.06% |       10302      6.04%     43.10% |       10550      6.18%     49.29% |       10585      6.20%     55.49% |       10367      6.08%     61.56% |       10548      6.18%     67.75% |       11634      6.82%     74.56% |       10972      6.43%     80.99% |       11135      6.53%     87.52% |       11196      6.56%     94.08% |       10098      5.92%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       170630                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1319      6.28%      6.28% |        1391      6.62%     12.89% |        1390      6.61%     19.51% |        1344      6.39%     25.90% |        1341      6.38%     32.28% |        1257      5.98%     38.26% |        1221      5.81%     44.07% |        1377      6.55%     50.62% |        1271      6.05%     56.67% |        1329      6.32%     62.99% |        1313      6.25%     69.24% |        1295      6.16%     75.40% |        1276      6.07%     81.47% |        1201      5.71%     87.18% |        1316      6.26%     93.44% |        1378      6.56%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        21019                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4964      6.29%      6.29% |        4933      6.26%     12.55% |        4847      6.15%     18.70% |        4922      6.24%     24.94% |        4847      6.15%     31.08% |        4929      6.25%     37.33% |        4938      6.26%     43.60% |        4940      6.26%     49.86% |        5006      6.35%     56.21% |        4788      6.07%     62.28% |        4928      6.25%     68.53% |        4902      6.22%     74.75% |        4943      6.27%     81.01% |        5015      6.36%     87.37% |        5030      6.38%     93.75% |        4928      6.25%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        78860                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3554      6.23%      6.23% |        3485      6.11%     12.34% |        3391      5.94%     18.28% |        3610      6.33%     24.60% |        3454      6.05%     30.66% |        3536      6.20%     36.85% |        3559      6.24%     43.09% |        3597      6.30%     49.39% |        3648      6.39%     55.79% |        3500      6.13%     61.92% |        3596      6.30%     68.22% |        3593      6.30%     74.52% |        3704      6.49%     81.01% |        3642      6.38%     87.39% |        3563      6.24%     93.64% |        3631      6.36%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        57063                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.96%      3.96% |          70      3.96%      7.93% |          98      5.55%     13.48% |          98      5.55%     19.03% |          98      5.55%     24.58% |         140      7.93%     32.50% |         140      7.93%     40.43% |         140      7.93%     48.36% |         138      7.81%     56.17% |         138      7.81%     63.99% |         136      7.70%     71.69% |         136      7.70%     79.39% |         112      6.34%     85.73% |         112      6.34%     92.07% |          70      3.96%     96.04% |          70      3.96%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1766                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           2     33.33%     66.67% |           2     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       50898      6.24%      6.24% |       50888      6.23%     12.47% |       50714      6.21%     18.68% |       51253      6.28%     24.96% |       50564      6.20%     31.16% |       50473      6.18%     37.34% |       50631      6.20%     43.55% |       51035      6.25%     49.80% |       51077      6.26%     56.06% |       50579      6.20%     62.26% |       50906      6.24%     68.49% |       51979      6.37%     74.86% |       51498      6.31%     81.17% |       51569      6.32%     87.49% |       51564      6.32%     93.81% |       50544      6.19%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       816172                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           8      6.90%      6.90% |           4      3.45%     10.34% |          13     11.21%     21.55% |           9      7.76%     29.31% |          14     12.07%     41.38% |          10      8.62%     50.00% |           7      6.03%     56.03% |           8      6.90%     62.93% |           7      6.03%     68.97% |           8      6.90%     75.86% |           6      5.17%     81.03% |           6      5.17%     86.21% |           6      5.17%     91.38% |           4      3.45%     94.83% |           5      4.31%     99.14% |           1      0.86%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total          116                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          48      7.07%      7.07% |          37      5.45%     12.52% |          42      6.19%     18.70% |          43      6.33%     25.04% |          46      6.77%     31.81% |          43      6.33%     38.14% |          41      6.04%     44.18% |          43      6.33%     50.52% |          34      5.01%     55.52% |          49      7.22%     62.74% |          36      5.30%     68.04% |          40      5.89%     73.93% |          40      5.89%     79.82% |          50      7.36%     87.19% |          42      6.19%     93.37% |          45      6.63%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          679                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        9283      6.27%      6.27% |        9136      6.17%     12.45% |        9075      6.13%     18.58% |        9237      6.24%     24.82% |        9076      6.13%     30.96% |        9271      6.27%     37.22% |        9274      6.27%     43.49% |        9299      6.28%     49.77% |        9473      6.40%     56.17% |        8947      6.05%     62.22% |        9196      6.21%     68.43% |        9233      6.24%     74.67% |        9343      6.31%     80.99% |        9397      6.35%     87.34% |        9431      6.37%     93.71% |        9306      6.29%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       147977                      
system.ruby.L2Cache_Controller.MT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      4.17%      4.17% |           2      4.17%      8.33% |           8     16.67%     25.00% |           4      8.33%     33.33% |           6     12.50%     45.83% |           4      8.33%     54.17% |           4      8.33%     62.50% |           4      8.33%     70.83% |           2      4.17%     75.00% |           4      8.33%     83.33% |           1      2.08%     85.42% |           3      6.25%     91.67% |           1      2.08%     93.75% |           1      2.08%     95.83% |           1      2.08%     97.92% |           1      2.08%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           48                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           6      8.82%      8.82% |           2      2.94%     11.76% |           5      7.35%     19.12% |           5      7.35%     26.47% |           8     11.76%     38.24% |           6      8.82%     47.06% |           3      4.41%     51.47% |           4      5.88%     57.35% |           5      7.35%     64.71% |           4      5.88%     70.59% |           5      7.35%     77.94% |           3      4.41%     82.35% |           5      7.35%     89.71% |           3      4.41%     94.12% |           4      5.88%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           68                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          44      6.89%      6.89% |          34      5.32%     12.21% |          42      6.57%     18.78% |          41      6.42%     25.20% |          43      6.73%     31.92% |          41      6.42%     38.34% |          39      6.10%     44.44% |          38      5.95%     50.39% |          31      4.85%     55.24% |          47      7.36%     62.60% |          32      5.01%     67.61% |          38      5.95%     73.55% |          36      5.63%     79.19% |          48      7.51%     86.70% |          40      6.26%     92.96% |          45      7.04%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          639                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           4     10.00%     10.00% |           3      7.50%     17.50% |           0      0.00%     17.50% |           2      5.00%     22.50% |           3      7.50%     30.00% |           2      5.00%     35.00% |           2      5.00%     40.00% |           5     12.50%     52.50% |           3      7.50%     60.00% |           2      5.00%     65.00% |           4     10.00%     75.00% |           2      5.00%     80.00% |           4     10.00%     90.00% |           2      5.00%     95.00% |           2      5.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           40                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         705      6.30%      6.30% |         676      6.04%     12.33% |         778      6.95%     19.28% |         650      5.81%     25.09% |         713      6.37%     31.45% |         747      6.67%     38.13% |         725      6.47%     44.60% |         707      6.31%     50.92% |         770      6.88%     57.79% |         595      5.31%     63.11% |         626      5.59%     68.70% |         687      6.14%     74.83% |         645      5.76%     80.59% |         684      6.11%     86.70% |         789      7.05%     93.75% |         700      6.25%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total        11197                      
system.ruby.L2Cache_Controller.S_I.Ack   |           4      6.45%      6.45% |           1      1.61%      8.06% |           4      6.45%     14.52% |           3      4.84%     19.35% |           2      3.23%     22.58% |           6      9.68%     32.26% |           4      6.45%     38.71% |           4      6.45%     45.16% |           8     12.90%     58.06% |           7     11.29%     69.35% |           4      6.45%     75.81% |           5      8.06%     83.87% |           5      8.06%     91.94% |           2      3.23%     95.16% |           2      3.23%     98.39% |           1      1.61%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           62                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           4      6.45%      6.45% |           1      1.61%      8.06% |           4      6.45%     14.52% |           3      4.84%     19.35% |           2      3.23%     22.58% |           6      9.68%     32.26% |           4      6.45%     38.71% |           4      6.45%     45.16% |           8     12.90%     58.06% |           7     11.29%     69.35% |           4      6.45%     75.81% |           5      8.06%     83.87% |           5      8.06%     91.94% |           2      3.23%     95.16% |           2      3.23%     98.39% |           1      1.61%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           62                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29336      6.26%      6.26% |       29078      6.21%     12.47% |       28828      6.16%     18.63% |       29258      6.25%     24.88% |       28997      6.19%     31.07% |       29224      6.24%     37.31% |       29338      6.26%     43.57% |       29330      6.26%     49.84% |       29474      6.29%     56.13% |       29180      6.23%     62.36% |       29312      6.26%     68.62% |       29339      6.27%     74.89% |       29532      6.31%     81.19% |       29481      6.30%     87.49% |       29286      6.25%     93.74% |       29306      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       468299                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1366      6.39%      6.39% |        1366      6.39%     12.79% |        1512      7.08%     19.86% |        1305      6.11%     25.97% |        1363      6.38%     32.35% |        1349      6.31%     38.67% |        1293      6.05%     44.72% |        1302      6.09%     50.81% |        1375      6.44%     57.25% |        1172      5.49%     62.73% |        1256      5.88%     68.61% |        1278      5.98%     74.59% |        1236      5.79%     80.38% |        1311      6.14%     86.52% |        1526      7.14%     93.66% |        1355      6.34%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21365                      
system.ruby.L2Cache_Controller.IM.Mem_Data |       10652      6.22%      6.22% |       10744      6.27%     12.50% |       10777      6.29%     18.79% |       10743      6.27%     25.06% |       10741      6.27%     31.34% |       10725      6.26%     37.60% |       10722      6.26%     43.86% |       10727      6.26%     50.13% |       10687      6.24%     56.37% |       10652      6.22%     62.59% |       10685      6.24%     68.83% |       10663      6.23%     75.05% |       10654      6.22%     81.28% |       10688      6.24%     87.52% |       10690      6.24%     93.76% |       10683      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       171233                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.92%      3.92% |          42      3.92%      7.84% |          69      6.44%     14.29% |          56      5.23%     19.51% |          56      5.23%     24.74% |          84      7.84%     32.59% |          84      7.84%     40.43% |          84      7.84%     48.27% |          83      7.75%     56.02% |          83      7.75%     63.77% |          82      7.66%     71.43% |          82      7.66%     79.08% |          70      6.54%     85.62% |          70      6.54%     92.16% |          42      3.92%     96.08% |          42      3.92%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1071                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       51822      6.23%      6.23% |       51812      6.23%     12.47% |       51637      6.21%     18.68% |       52191      6.28%     24.96% |       51501      6.20%     31.16% |       51425      6.19%     37.34% |       51583      6.21%     43.55% |       51984      6.25%     49.80% |       52018      6.26%     56.06% |       51529      6.20%     62.26% |       51860      6.24%     68.50% |       52933      6.37%     74.87% |       52434      6.31%     81.18% |       52505      6.32%     87.49% |       52488      6.31%     93.81% |       51465      6.19%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       831187                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          69      3.93%      3.93% |          70      3.99%      7.92% |          98      5.58%     13.50% |          98      5.58%     19.08% |          97      5.52%     24.60% |         140      7.97%     32.57% |         137      7.80%     40.38% |         139      7.92%     48.29% |         137      7.80%     56.09% |         138      7.86%     63.95% |         135      7.69%     71.64% |         134      7.63%     79.27% |         112      6.38%     85.65% |         112      6.38%     92.03% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1756                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           3     30.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           2     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           10                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           3     30.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           2     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           10                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          69      3.93%      3.93% |          70      3.99%      7.92% |          98      5.58%     13.50% |          98      5.58%     19.08% |          97      5.52%     24.60% |         140      7.97%     32.57% |         137      7.80%     40.38% |         139      7.92%     48.29% |         137      7.80%     56.09% |         138      7.86%     63.95% |         135      7.69%     71.64% |         134      7.63%     79.27% |         112      6.38%     85.65% |         112      6.38%     92.03% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1756                      

---------- End Simulation Statistics   ----------
