# Program 1: 
### Statement: Write a SV program for Instruction Fetch Stage

### Name of file:
`[src/IF.sv](src/IF.sv)`

### RTL Snapshot
![Screenshot of RTL view, full screen](../assets/rtl/IF.png>)

# Program 2: 
### Statement: Write a SV program for Instruction Memory

### Name of file:
`[src/instruction_memory.sv](src/instruction_memory.sv)`

### RTL Snapshot
![Screenshot of RTL view, full screen](../assets/rtl/instruction_mem.png>)
