{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509592686641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509592686645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 23:18:06 2017 " "Processing started: Wed Nov 01 23:18:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509592686645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1509592686645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc DP2_Fall2017 -c DP2_Fall2017 " "Command: quartus_drc DP2_Fall2017 -c DP2_Fall2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1509592686645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1509592686993 ""}
{ "Info" "ISTA_SDC_FOUND" "DP2_Fall2017.sdc " "Reading SDC File: 'DP2_Fall2017.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1509592687038 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1509592687039 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1509592687048 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[16\] " "Node  \"single_port_rom:inst2\|q\[16\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputclkctrl " "Node  \"CLOCK_50~inputclkctrl\"" {  } { { "DP2_Fall2017.bdf" "" { Schematic "D:/GitHub/ECE2504/Project02/Quartus/DP2_Fall2017.bdf" { { 80 64 232 96 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[17\] " "Node  \"single_port_rom:inst2\|q\[17\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " address_counter:inst\|counter\[0\] " "Node  \"address_counter:inst\|counter\[0\]\"" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " address_counter:inst\|counter\[1\] " "Node  \"address_counter:inst\|counter\[1\]\"" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " address_counter:inst\|counter\[2\] " "Node  \"address_counter:inst\|counter\[2\]\"" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " address_counter:inst\|counter\[3\] " "Node  \"address_counter:inst\|counter\[3\]\"" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[18\] " "Node  \"single_port_rom:inst2\|q\[18\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[19\] " "Node  \"single_port_rom:inst2\|q\[19\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|add_a~0 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|add_a~0\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|Equal7~0 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|Equal7~0\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|Equal7~1 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|Equal7~1\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[0\] " "Node  \"single_port_rom:inst2\|q\[0\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[2\] " "Node  \"single_port_rom:inst2\|q\[2\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|add_b\[6\]~0 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|add_b\[6\]~0\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " address_counter:inst\|resetD\[1\] " "Node  \"address_counter:inst\|resetD\[1\]\"" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[1\] " "Node  \"single_port_rom:inst2\|q\[1\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[4\] " "Node  \"single_port_rom:inst2\|q\[4\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[9\] " "Node  \"single_port_rom:inst2\|q\[9\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[3\] " "Node  \"single_port_rom:inst2\|q\[3\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[15\] " "Node  \"single_port_rom:inst2\|q\[15\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[7\] " "Node  \"single_port_rom:inst2\|q\[7\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|mux16_1_8bits:MY_MUX\|Mux4~4 " "Node  \"your_ALU_mux:inst1\|mux16_1_8bits:MY_MUX\|Mux4~4\"" {  } { { "mux16_1_8bits.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/mux16_1_8bits.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|result\[7\]~2 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|result\[7\]~2\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " address_counter:inst\|key_state.KEY_RELEASED " "Node  \"address_counter:inst\|key_state.KEY_RELEASED\"" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[6\] " "Node  \"single_port_rom:inst2\|q\[6\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[10\] " "Node  \"single_port_rom:inst2\|q\[10\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " single_port_rom:inst2\|q\[5\] " "Node  \"single_port_rom:inst2\|q\[5\]\"" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|result\[7\]~4 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|result\[7\]~4\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_NODES_INFO" " your_ALU_mux:inst1\|ALU:alu0\|result\[7\]~3 " "Node  \"your_ALU_mux:inst1\|ALU:alu0\|result\[7\]~3\"" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project02/Quartus/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1509592687062 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1509592687062 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1509592687062 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1509592687064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 1  Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509592687136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 23:18:07 2017 " "Processing ended: Wed Nov 01 23:18:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509592687136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509592687136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509592687136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1509592687136 ""}
