void blackfin_invalidate_entire_dcache(void)\r\n{\r\nu32 dmem = bfin_read_DMEM_CONTROL();\r\nbfin_write_DMEM_CONTROL(dmem & ~0xc);\r\nSSYNC();\r\nbfin_write_DMEM_CONTROL(dmem);\r\nSSYNC();\r\n}\r\nvoid blackfin_invalidate_entire_icache(void)\r\n{\r\nu32 imem = bfin_read_IMEM_CONTROL();\r\nbfin_write_IMEM_CONTROL(imem & ~0x4);\r\nSSYNC();\r\nbfin_write_IMEM_CONTROL(imem);\r\nSSYNC();\r\n}\r\nstatic void\r\nbfin_cache_init(struct cplb_entry *cplb_tbl, unsigned long cplb_addr,\r\nunsigned long cplb_data, unsigned long mem_control,\r\nunsigned long mem_mask)\r\n{\r\nint i;\r\nfor (i = 0; i < MAX_CPLBS; i++) {\r\nbfin_write32(cplb_addr + i * 4, cplb_tbl[i].addr);\r\nbfin_write32(cplb_data + i * 4, cplb_tbl[i].data);\r\n}\r\n_enable_cplb(mem_control, mem_mask);\r\n}\r\nvoid __cpuinit bfin_icache_init(struct cplb_entry *icplb_tbl)\r\n{\r\nbfin_cache_init(icplb_tbl, ICPLB_ADDR0, ICPLB_DATA0, IMEM_CONTROL,\r\n(IMC | ENICPLB));\r\n}\r\nvoid __cpuinit bfin_dcache_init(struct cplb_entry *dcplb_tbl)\r\n{\r\nbfin_cache_init(dcplb_tbl, DCPLB_ADDR0, DCPLB_DATA0, DMEM_CONTROL,\r\n(DMEM_CNTR | PORT_PREF0 | (ANOMALY_05000287 ? PORT_PREF1 : 0)));\r\n}
