$date
	Sun May 24 13:43:59 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2_1_tb $end
$var wire 1 ! out $end
$var reg 1 " d_0 $end
$var reg 1 # d_1 $end
$var reg 1 $ selector $end
$scope module mux $end
$var wire 1 " d_0 $end
$var wire 1 # d_1 $end
$var wire 1 $ selector $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1!
1"
#2
0!
0"
1#
#3
1!
1"
#4
0!
0"
0#
1$
#5
1"
#6
1!
0"
1#
#7
1"
#8
0!
0"
0#
0$
