# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do hexTo7Seg_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/quartus/3710_lab {C:/intelFPGA_lite/18.0/quartus/3710_lab/hexTo7Seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:11 on Jul 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.0/quartus/3710_lab" C:/intelFPGA_lite/18.0/quartus/3710_lab/hexTo7Seg.v 
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	hexTo7Seg
# End time: 17:15:11 on Jul 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
vsim -gui -l msim_transcript work.hexTo7Seg
# vsim -gui -l msim_transcript work.hexTo7Seg 
# Start time: 17:17:50 on Jul 27,2018
# Loading work.hexTo7Seg
# Load canceled
vsim -gui -l msim_transcript work.hexTo7Seg
# End time: 17:19:42 on Jul 27,2018, Elapsed time: 0:01:52
# Errors: 1, Warnings: 0
# vsim -gui -l msim_transcript work.hexTo7Seg 
# Start time: 17:19:42 on Jul 27,2018
# Loading work.hexTo7Seg
run
run -continue
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.0/quartus/3710_lab/hexTo7Seg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:07 on Jul 27,2018
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.0/quartus/3710_lab/hexTo7Seg.v 
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	hexTo7Seg
# End time: 17:21:07 on Jul 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.0/quartus/3710_lab/tb_hexTo7Seg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:07 on Jul 27,2018
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.0/quartus/3710_lab/tb_hexTo7Seg.v 
# -- Compiling module stimulus
# 
# Top level modules:
# 	stimulus
# End time: 17:21:07 on Jul 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.0/quartus/3710_lab/hexTo7Seg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:43 on Jul 27,2018
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.0/quartus/3710_lab/hexTo7Seg.v 
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	hexTo7Seg
# End time: 17:21:43 on Jul 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.0/quartus/3710_lab/tb_hexTo7Seg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:43 on Jul 27,2018
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.0/quartus/3710_lab/tb_hexTo7Seg.v 
# -- Compiling module stimulus
# 
# Top level modules:
# 	stimulus
# End time: 17:21:43 on Jul 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.stimulus
# End time: 17:22:50 on Jul 27,2018, Elapsed time: 0:03:08
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.stimulus 
# Start time: 17:22:50 on Jul 27,2018
# Loading work.stimulus
# Loading work.hexTo7Seg
add wave -position insertpoint  \
sim:/stimulus/de1soc/hex_input \
sim:/stimulus/de1soc/seven_seg_out
add wave -position insertpoint  \
sim:/stimulus/x \
sim:/stimulus/z
run
# x=0,z=1111110
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -continue
run -all
# x=1,z=0110000
# x=2,z=1101101
# x=3,z=1111001
# x=4,z=0110011
# x=5,z=1011011
# x=6,z=1011111
# x=7,z=1110000
# x=8,z=1111111
# x=9,z=1111011
# x=a,z=1110111
# x=b,z=0011111
# x=c,z=1001110
# x=d,z=0111101
# x=e,z=1001111
# x=f,z=1000111
run -all
run -all
run -all
run -all
run -all
run -all
restart
run -continue
