// Seed: 4089741214
module module_0 (
    output tri0 id_0,
    output tri  id_1,
    output tri1 id_2,
    input  wire id_3,
    output wire id_4
);
  tri id_6 = 1'b0;
  assign id_4 = 1;
  wire id_7;
  wire id_8;
  assign id_1 = id_3;
endmodule
module module_1 (
    output supply1 id_0
    , id_3,
    input  supply1 id_1
);
  wire id_4;
  tri0 id_5;
  final begin
    if (id_3) assume ($display(id_3 == id_5 + 1 - id_4, 1 - 1) + id_3++);
  end
  module_0(
      id_0, id_0, id_0, id_1, id_0
  );
endmodule
