============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  02:37:47 pm
  Module:                 INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance                Module          Cells  Cell Area  Net Area   Total Area 
---------------------------------------------------------------------------------------
INTER_4                                        25924     146856     56276       203133 
  gen_filter[32].U_S0 filter_4_bit_width10_32    753       3988      1494         5482 
  gen_filter[0].U_S0  filter_4_bit_width10       751       3979      1493         5471 
  gen_filter[1].U_S0  filter_4_bit_width10_1     745       3982      1472         5453 
  gen_filter[31].U_S0 filter_4_bit_width10_31    741       3969      1462         5430 
  gen_filter[30].U_S0 filter_4_bit_width10_30    735       3951      1439         5390 
  gen_filter[2].U_S0  filter_4_bit_width10_2     735       3950      1439         5389 
  gen_filter[29].U_S0 filter_4_bit_width10_29    732       3943      1421         5365 
  gen_filter[28].U_S0 filter_4_bit_width10_28    732       3943      1421         5365 
  gen_filter[27].U_S0 filter_4_bit_width10_27    732       3943      1421         5365 
  gen_filter[26].U_S0 filter_4_bit_width10_26    732       3943      1421         5365 
  gen_filter[25].U_S0 filter_4_bit_width10_25    732       3943      1421         5365 
  gen_filter[24].U_S0 filter_4_bit_width10_24    732       3943      1421         5365 
  gen_filter[23].U_S0 filter_4_bit_width10_23    732       3943      1421         5365 
  gen_filter[22].U_S0 filter_4_bit_width10_22    732       3943      1421         5365 
  gen_filter[21].U_S0 filter_4_bit_width10_21    732       3943      1421         5365 
  gen_filter[20].U_S0 filter_4_bit_width10_20    732       3943      1421         5365 
  gen_filter[19].U_S0 filter_4_bit_width10_19    732       3943      1421         5365 
  gen_filter[18].U_S0 filter_4_bit_width10_18    732       3943      1421         5365 
  gen_filter[17].U_S0 filter_4_bit_width10_17    732       3943      1421         5365 
  gen_filter[16].U_S0 filter_4_bit_width10_16    732       3943      1421         5365 
  gen_filter[15].U_S0 filter_4_bit_width10_15    732       3943      1421         5365 
  gen_filter[14].U_S0 filter_4_bit_width10_14    732       3943      1421         5365 
  gen_filter[13].U_S0 filter_4_bit_width10_13    732       3943      1421         5365 
  gen_filter[12].U_S0 filter_4_bit_width10_12    732       3943      1421         5365 
  gen_filter[11].U_S0 filter_4_bit_width10_11    732       3943      1421         5365 
  gen_filter[10].U_S0 filter_4_bit_width10_10    732       3943      1421         5365 
  gen_filter[9].U_S0  filter_4_bit_width10_9     732       3943      1421         5365 
  gen_filter[8].U_S0  filter_4_bit_width10_8     732       3943      1421         5365 
  gen_filter[7].U_S0  filter_4_bit_width10_7     732       3943      1421         5365 
  gen_filter[6].U_S0  filter_4_bit_width10_6     732       3943      1421         5365 
  gen_filter[5].U_S0  filter_4_bit_width10_5     732       3943      1421         5365 
  gen_filter[4].U_S0  filter_4_bit_width10_4     732       3943      1421         5365 
  gen_filter[3].U_S0  filter_4_bit_width10_3     732       3943      1421         5365 
