

================================================================
== Vivado HLS Report for 'QIO_int_s'
================================================================
* Date:           Thu Jan 28 09:59:27 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     1347|    22531| 13.470 us | 0.225 ms |  1347|  22531|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- QIO_loop1   |       64|       64|         2|          1|          1|      64|    yes   |
        |- QIO_loop2   |     1280|    22464| 20 ~ 351 |          -|          -|      64|    no    |
        | + QIO_loop3  |        0|      331|        22|          5|          1| 0 ~ 63 |    yes   |
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 5, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 5, D = 22, States = { 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 45 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 23 
45 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%current_val2 = alloca [64 x i32], align 16" [QIO/QIO.h:24]   --->   Operation 46 'alloca' 'current_val2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "br label %1" [QIO/QIO.h:26]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %QIO_loop1 ]"   --->   Operation 48 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.48ns)   --->   "%icmp_ln26 = icmp eq i7 %i_0, -64" [QIO/QIO.h:26]   --->   Operation 49 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [QIO/QIO.h:26]   --->   Operation 51 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %QIO_loop1" [QIO/QIO.h:26]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %i_0 to i64" [QIO/QIO.h:28]   --->   Operation 53 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%current_val_addr = getelementptr [64 x i32]* %current_val, i64 0, i64 %zext_ln28" [QIO/QIO.h:28]   --->   Operation 54 'getelementptr' 'current_val_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%current_val_load = load i32* %current_val_addr, align 4" [QIO/QIO.h:28]   --->   Operation 55 'load' 'current_val_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind" [QIO/QIO.h:26]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [QIO/QIO.h:26]   --->   Operation 57 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:27]   --->   Operation 58 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (3.25ns)   --->   "%current_val_load = load i32* %current_val_addr, align 4" [QIO/QIO.h:28]   --->   Operation 59 'load' 'current_val_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%current_val2_addr = getelementptr inbounds [64 x i32]* %current_val2, i64 0, i64 %zext_ln28" [QIO/QIO.h:28]   --->   Operation 60 'getelementptr' 'current_val2_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (3.25ns)   --->   "store i32 %current_val_load, i32* %current_val2_addr, align 4" [QIO/QIO.h:28]   --->   Operation 61 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_5)" [QIO/QIO.h:29]   --->   Operation 62 'specregionend' 'empty_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %1" [QIO/QIO.h:26]   --->   Operation 63 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.81>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%cost_new_write_assig = alloca float"   --->   Operation 64 'alloca' 'cost_new_write_assig' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.81ns)   --->   "store float 0.000000e+00, float* %cost_new_write_assig" [QIO/QIO.h:31]   --->   Operation 65 'store' <Predicate = true> <Delay = 1.81>
ST_4 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader" [QIO/QIO.h:31]   --->   Operation 66 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ %i_6, %QIO_loop2_end ], [ 0, %.preheader.preheader ]"   --->   Operation 67 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.48ns)   --->   "%icmp_ln31 = icmp eq i7 %i1_0, -64" [QIO/QIO.h:31]   --->   Operation 68 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 69 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.87ns)   --->   "%i_6 = add i7 %i1_0, 1" [QIO/QIO.h:31]   --->   Operation 70 'add' 'i_6' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %3, label %QIO_loop2_begin" [QIO/QIO.h:31]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i7 %i1_0 to i64" [QIO/QIO.h:32]   --->   Operation 72 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%current_val_addr_3 = getelementptr [64 x i32]* %current_val, i64 0, i64 %zext_ln32" [QIO/QIO.h:32]   --->   Operation 73 'getelementptr' 'current_val_addr_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (3.25ns)   --->   "%current_val_load_2 = load i32* %current_val_addr_3, align 4" [QIO/QIO.h:32]   --->   Operation 74 'load' 'current_val_load_2' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%cost_new_write_assig_3 = load float* %cost_new_write_assig" [QIO/QIO.h:40]   --->   Operation 75 'load' 'cost_new_write_assig_3' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "ret float %cost_new_write_assig_3" [QIO/QIO.h:40]   --->   Operation 76 'ret' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 77 [1/2] (3.25ns)   --->   "%current_val_load_2 = load i32* %current_val_addr_3, align 4" [QIO/QIO.h:32]   --->   Operation 77 'load' 'current_val_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 5> <Delay = 6.41>
ST_7 : Operation 78 [6/6] (6.41ns)   --->   "%tmp = sitofp i32 %current_val_load_2 to float" [QIO/QIO.h:32]   --->   Operation 78 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 6> <Delay = 6.41>
ST_8 : Operation 79 [5/6] (6.41ns)   --->   "%tmp = sitofp i32 %current_val_load_2 to float" [QIO/QIO.h:32]   --->   Operation 79 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 7> <Delay = 6.41>
ST_9 : Operation 80 [4/6] (6.41ns)   --->   "%tmp = sitofp i32 %current_val_load_2 to float" [QIO/QIO.h:32]   --->   Operation 80 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 8> <Delay = 6.41>
ST_10 : Operation 81 [3/6] (6.41ns)   --->   "%tmp = sitofp i32 %current_val_load_2 to float" [QIO/QIO.h:32]   --->   Operation 81 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 9> <Delay = 6.41>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i7 %i1_0 to i14" [QIO/QIO.h:32]   --->   Operation 82 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_1 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i1_0, i6 0)" [QIO/QIO.h:32]   --->   Operation 83 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i13 %tmp_1 to i14" [QIO/QIO.h:32]   --->   Operation 84 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (1.67ns)   --->   "%add_ln32 = add i14 %zext_ln32_1, %zext_ln32_2" [QIO/QIO.h:32]   --->   Operation 85 'add' 'add_ln32' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i14 %add_ln32 to i64" [QIO/QIO.h:32]   --->   Operation 86 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%coef_list_addr = getelementptr [4096 x float]* %coef_list, i64 0, i64 %zext_ln32_3" [QIO/QIO.h:32]   --->   Operation 87 'getelementptr' 'coef_list_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [2/6] (6.41ns)   --->   "%tmp = sitofp i32 %current_val_load_2 to float" [QIO/QIO.h:32]   --->   Operation 88 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 89 [2/2] (3.25ns)   --->   "%coef_list_load = load float* %coef_list_addr, align 4" [QIO/QIO.h:32]   --->   Operation 89 'load' 'coef_list_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 10> <Delay = 6.41>
ST_12 : Operation 90 [1/6] (6.41ns)   --->   "%tmp = sitofp i32 %current_val_load_2 to float" [QIO/QIO.h:32]   --->   Operation 90 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 91 [1/2] (3.25ns)   --->   "%coef_list_load = load float* %coef_list_addr, align 4" [QIO/QIO.h:32]   --->   Operation 91 'load' 'coef_list_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 92 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp, %coef_list_load" [QIO/QIO.h:32]   --->   Operation 92 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.70>
ST_14 : Operation 93 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp, %coef_list_load" [QIO/QIO.h:32]   --->   Operation 93 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 5.70>
ST_15 : Operation 94 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp, %coef_list_load" [QIO/QIO.h:32]   --->   Operation 94 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 5.70>
ST_16 : Operation 95 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp, %coef_list_load" [QIO/QIO.h:32]   --->   Operation 95 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%cost_new_write_assig_1 = load float* %cost_new_write_assig" [QIO/QIO.h:32]   --->   Operation 96 'load' 'cost_new_write_assig_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [5/5] (7.25ns)   --->   "%sum = fadd float %cost_new_write_assig_1, %tmp_s" [QIO/QIO.h:32]   --->   Operation 97 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 98 [4/5] (7.25ns)   --->   "%sum = fadd float %cost_new_write_assig_1, %tmp_s" [QIO/QIO.h:32]   --->   Operation 98 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 99 [3/5] (7.25ns)   --->   "%sum = fadd float %cost_new_write_assig_1, %tmp_s" [QIO/QIO.h:32]   --->   Operation 99 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 100 [2/5] (7.25ns)   --->   "%sum = fadd float %cost_new_write_assig_1, %tmp_s" [QIO/QIO.h:32]   --->   Operation 100 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.25>
ST_21 : Operation 101 [1/5] (7.25ns)   --->   "%sum = fadd float %cost_new_write_assig_1, %tmp_s" [QIO/QIO.h:32]   --->   Operation 101 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 1.81>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %i1_0 to i32" [QIO/QIO.h:31]   --->   Operation 102 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind" [QIO/QIO.h:31]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str9)" [QIO/QIO.h:31]   --->   Operation 104 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (1.81ns)   --->   "store float %sum, float* %cost_new_write_assig" [QIO/QIO.h:34]   --->   Operation 105 'store' <Predicate = true> <Delay = 1.81>
ST_22 : Operation 106 [1/1] (1.76ns)   --->   "br label %2" [QIO/QIO.h:34]   --->   Operation 106 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 21> <Delay = 5.80>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%j_0_in = phi i32 [ %zext_ln31, %QIO_loop2_begin ], [ %j, %QIO_loop3 ]"   --->   Operation 107 'phi' 'j_0_in' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (2.47ns)   --->   "%icmp_ln34 = icmp eq i32 %j_0_in, 63" [QIO/QIO.h:34]   --->   Operation 108 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 63, i64 0)"   --->   Operation 109 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %QIO_loop2_end, label %QIO_loop3" [QIO/QIO.h:34]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (2.55ns)   --->   "%j = add nsw i32 1, %j_0_in" [QIO/QIO.h:34]   --->   Operation 111 'add' 'j' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i32 %j to i64" [QIO/QIO.h:36]   --->   Operation 112 'sext' 'sext_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %j to i14" [QIO/QIO.h:36]   --->   Operation 113 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 114 [1/1] (1.81ns)   --->   "%add_ln36 = add i14 %zext_ln32_2, %trunc_ln36" [QIO/QIO.h:36]   --->   Operation 114 'add' 'add_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "%current_val2_addr_1 = getelementptr inbounds [64 x i32]* %current_val2, i64 0, i64 %sext_ln36" [QIO/QIO.h:36]   --->   Operation 115 'getelementptr' 'current_val2_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 116 [2/2] (3.25ns)   --->   "%current_val2_load = load i32* %current_val2_addr_1, align 4" [QIO/QIO.h:36]   --->   Operation 116 'load' 'current_val2_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 22> <Delay = 3.25>
ST_24 : Operation 117 [1/2] (3.25ns)   --->   "%current_val2_load = load i32* %current_val2_addr_1, align 4" [QIO/QIO.h:36]   --->   Operation 117 'load' 'current_val2_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 23> <Delay = 6.41>
ST_25 : Operation 118 [6/6] (6.41ns)   --->   "%tmp_2 = sitofp i32 %current_val2_load to float" [QIO/QIO.h:36]   --->   Operation 118 'sitofp' 'tmp_2' <Predicate = (!icmp_ln34)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 24> <Delay = 6.41>
ST_26 : Operation 119 [5/6] (6.41ns)   --->   "%tmp_2 = sitofp i32 %current_val2_load to float" [QIO/QIO.h:36]   --->   Operation 119 'sitofp' 'tmp_2' <Predicate = (!icmp_ln34)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 25> <Delay = 6.41>
ST_27 : Operation 120 [4/6] (6.41ns)   --->   "%tmp_2 = sitofp i32 %current_val2_load to float" [QIO/QIO.h:36]   --->   Operation 120 'sitofp' 'tmp_2' <Predicate = (!icmp_ln34)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 26> <Delay = 6.41>
ST_28 : Operation 121 [3/6] (6.41ns)   --->   "%tmp_2 = sitofp i32 %current_val2_load to float" [QIO/QIO.h:36]   --->   Operation 121 'sitofp' 'tmp_2' <Predicate = (!icmp_ln34)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 27> <Delay = 6.41>
ST_29 : Operation 122 [2/6] (6.41ns)   --->   "%tmp_2 = sitofp i32 %current_val2_load to float" [QIO/QIO.h:36]   --->   Operation 122 'sitofp' 'tmp_2' <Predicate = (!icmp_ln34)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 28> <Delay = 6.41>
ST_30 : Operation 123 [1/6] (6.41ns)   --->   "%tmp_2 = sitofp i32 %current_val2_load to float" [QIO/QIO.h:36]   --->   Operation 123 'sitofp' 'tmp_2' <Predicate = (!icmp_ln34)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 29> <Delay = 5.70>
ST_31 : Operation 124 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %tmp, %tmp_2" [QIO/QIO.h:36]   --->   Operation 124 'fmul' 'tmp_3' <Predicate = (!icmp_ln34)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 5.70>
ST_32 : Operation 125 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %tmp, %tmp_2" [QIO/QIO.h:36]   --->   Operation 125 'fmul' 'tmp_3' <Predicate = (!icmp_ln34)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 5.70>
ST_33 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i14 %add_ln36 to i64" [QIO/QIO.h:36]   --->   Operation 126 'sext' 'sext_ln36_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 127 [1/1] (0.00ns)   --->   "%coef_list_addr_1 = getelementptr [4096 x float]* %coef_list, i64 0, i64 %sext_ln36_1" [QIO/QIO.h:36]   --->   Operation 127 'getelementptr' 'coef_list_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 128 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %tmp, %tmp_2" [QIO/QIO.h:36]   --->   Operation 128 'fmul' 'tmp_3' <Predicate = (!icmp_ln34)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 129 [2/2] (3.25ns)   --->   "%coef_list_load_1 = load float* %coef_list_addr_1, align 4" [QIO/QIO.h:36]   --->   Operation 129 'load' 'coef_list_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 32> <Delay = 5.70>
ST_34 : Operation 130 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %tmp, %tmp_2" [QIO/QIO.h:36]   --->   Operation 130 'fmul' 'tmp_3' <Predicate = (!icmp_ln34)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 131 [1/2] (3.25ns)   --->   "%coef_list_load_1 = load float* %coef_list_addr_1, align 4" [QIO/QIO.h:36]   --->   Operation 131 'load' 'coef_list_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 33> <Delay = 5.70>
ST_35 : Operation 132 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_3, %coef_list_load_1" [QIO/QIO.h:36]   --->   Operation 132 'fmul' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 5.70>
ST_36 : Operation 133 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_3, %coef_list_load_1" [QIO/QIO.h:36]   --->   Operation 133 'fmul' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 5.70>
ST_37 : Operation 134 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_3, %coef_list_load_1" [QIO/QIO.h:36]   --->   Operation 134 'fmul' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 5.70>
ST_38 : Operation 135 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_3, %coef_list_load_1" [QIO/QIO.h:36]   --->   Operation 135 'fmul' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 7.25>
ST_39 : Operation 136 [1/1] (0.00ns)   --->   "%cost_new_write_assig_2 = load float* %cost_new_write_assig" [QIO/QIO.h:36]   --->   Operation 136 'load' 'cost_new_write_assig_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_39 : Operation 137 [5/5] (7.25ns)   --->   "%sum_1 = fadd float %cost_new_write_assig_2, %tmp_4" [QIO/QIO.h:36]   --->   Operation 137 'fadd' 'sum_1' <Predicate = (!icmp_ln34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 7.25>
ST_40 : Operation 138 [4/5] (7.25ns)   --->   "%sum_1 = fadd float %cost_new_write_assig_2, %tmp_4" [QIO/QIO.h:36]   --->   Operation 138 'fadd' 'sum_1' <Predicate = (!icmp_ln34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 7.25>
ST_41 : Operation 139 [3/5] (7.25ns)   --->   "%sum_1 = fadd float %cost_new_write_assig_2, %tmp_4" [QIO/QIO.h:36]   --->   Operation 139 'fadd' 'sum_1' <Predicate = (!icmp_ln34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 7.25>
ST_42 : Operation 140 [2/5] (7.25ns)   --->   "%sum_1 = fadd float %cost_new_write_assig_2, %tmp_4" [QIO/QIO.h:36]   --->   Operation 140 'fadd' 'sum_1' <Predicate = (!icmp_ln34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 7.25>
ST_43 : Operation 141 [1/5] (7.25ns)   --->   "%sum_1 = fadd float %cost_new_write_assig_2, %tmp_4" [QIO/QIO.h:36]   --->   Operation 141 'fadd' 'sum_1' <Predicate = (!icmp_ln34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 1.81>
ST_44 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind" [QIO/QIO.h:34]   --->   Operation 142 'specloopname' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_44 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)" [QIO/QIO.h:34]   --->   Operation 143 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_44 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:35]   --->   Operation 144 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_44 : Operation 145 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_7)" [QIO/QIO.h:37]   --->   Operation 145 'specregionend' 'empty_45' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_44 : Operation 146 [1/1] (1.81ns)   --->   "store float %sum_1, float* %cost_new_write_assig" [QIO/QIO.h:34]   --->   Operation 146 'store' <Predicate = (!icmp_ln34)> <Delay = 1.81>
ST_44 : Operation 147 [1/1] (0.00ns)   --->   "br label %2" [QIO/QIO.h:34]   --->   Operation 147 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 45 <SV = 22> <Delay = 0.00>
ST_45 : Operation 148 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str9, i32 %tmp_6)" [QIO/QIO.h:38]   --->   Operation 148 'specregionend' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader" [QIO/QIO.h:31]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ current_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coef_list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
current_val2           (alloca           ) [ 0011111111111111111111111111111111111111111111]
br_ln26                (br               ) [ 0111000000000000000000000000000000000000000000]
i_0                    (phi              ) [ 0010000000000000000000000000000000000000000000]
icmp_ln26              (icmp             ) [ 0011000000000000000000000000000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
i                      (add              ) [ 0111000000000000000000000000000000000000000000]
br_ln26                (br               ) [ 0000000000000000000000000000000000000000000000]
zext_ln28              (zext             ) [ 0011000000000000000000000000000000000000000000]
current_val_addr       (getelementptr    ) [ 0011000000000000000000000000000000000000000000]
specloopname_ln26      (specloopname     ) [ 0000000000000000000000000000000000000000000000]
tmp_5                  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000]
specpipeline_ln27      (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
current_val_load       (load             ) [ 0000000000000000000000000000000000000000000000]
current_val2_addr      (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
store_ln28             (store            ) [ 0000000000000000000000000000000000000000000000]
empty_42               (specregionend    ) [ 0000000000000000000000000000000000000000000000]
br_ln26                (br               ) [ 0111000000000000000000000000000000000000000000]
cost_new_write_assig   (alloca           ) [ 0000111111111111111111111111111111111111111111]
store_ln31             (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln31                (br               ) [ 0000111111111111111111111111111111111111111111]
i1_0                   (phi              ) [ 0000011111111111111111100000000000000000000000]
icmp_ln31              (icmp             ) [ 0000011111111111111111111111111111111111111111]
empty_43               (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
i_6                    (add              ) [ 0000111111111111111111111111111111111111111111]
br_ln31                (br               ) [ 0000000000000000000000000000000000000000000000]
zext_ln32              (zext             ) [ 0000000000000000000000000000000000000000000000]
current_val_addr_3     (getelementptr    ) [ 0000001000000000000000000000000000000000000000]
cost_new_write_assig_3 (load             ) [ 0000000000000000000000000000000000000000000000]
ret_ln40               (ret              ) [ 0000000000000000000000000000000000000000000000]
current_val_load_2     (load             ) [ 0000000111111000000000000000000000000000000000]
zext_ln32_1            (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
zext_ln32_2            (zext             ) [ 0000000000001111111111111111111111111111111110]
add_ln32               (add              ) [ 0000000000000000000000000000000000000000000000]
zext_ln32_3            (zext             ) [ 0000000000000000000000000000000000000000000000]
coef_list_addr         (getelementptr    ) [ 0000000000001000000000000000000000000000000000]
tmp                    (sitofp           ) [ 0000000000000111111111111111111111111111111110]
coef_list_load         (load             ) [ 0000000000000111100000000000000000000000000000]
tmp_s                  (fmul             ) [ 0000000000000000011111000000000000000000000000]
cost_new_write_assig_1 (load             ) [ 0000000000000000001111000000000000000000000000]
sum                    (fadd             ) [ 0000000000000000000000100000000000000000000000]
zext_ln31              (zext             ) [ 0000011111111111111111111111111111111111111111]
specloopname_ln31      (specloopname     ) [ 0000000000000000000000000000000000000000000000]
tmp_6                  (specregionbegin  ) [ 0000000000000000000000011111111111111111111111]
store_ln34             (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln34                (br               ) [ 0000011111111111111111111111111111111111111111]
j_0_in                 (phi              ) [ 0000000000000000000000010000000000000000000000]
icmp_ln34              (icmp             ) [ 0000011111111111111111111111111111111111111111]
empty_44               (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
br_ln34                (br               ) [ 0000000000000000000000000000000000000000000000]
j                      (add              ) [ 0000011111111111111111111111111111111111111111]
sext_ln36              (sext             ) [ 0000000000000000000000000000000000000000000000]
trunc_ln36             (trunc            ) [ 0000000000000000000000000000000000000000000000]
add_ln36               (add              ) [ 0000000000000000000000011111111111000000000000]
current_val2_addr_1    (getelementptr    ) [ 0000000000000000000000001000000000000000000000]
current_val2_load      (load             ) [ 0000000000000000000000011111111000000000000000]
tmp_2                  (sitofp           ) [ 0000000000000000000000011011000111100000000000]
sext_ln36_1            (sext             ) [ 0000000000000000000000000000000000000000000000]
coef_list_addr_1       (getelementptr    ) [ 0000000000000000000000001000000000100000000000]
tmp_3                  (fmul             ) [ 0000000000000000000000010111000000011110000000]
coef_list_load_1       (load             ) [ 0000000000000000000000010111000000011110000000]
tmp_4                  (fmul             ) [ 0000000000000000000000011111000000000001111100]
cost_new_write_assig_2 (load             ) [ 0000000000000000000000010111000000000000111100]
sum_1                  (fadd             ) [ 0000000000000000000000001000000000000000000010]
specloopname_ln34      (specloopname     ) [ 0000000000000000000000000000000000000000000000]
tmp_7                  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000]
specpipeline_ln35      (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
empty_45               (specregionend    ) [ 0000000000000000000000000000000000000000000000]
store_ln34             (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln34                (br               ) [ 0000011111111111111111111111111111111111111111]
empty_46               (specregionend    ) [ 0000000000000000000000000000000000000000000000]
br_ln31                (br               ) [ 0000111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="current_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_val"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coef_list">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coef_list"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="current_val2_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_val2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="cost_new_write_assig_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cost_new_write_assig/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="current_val_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_val_load/2 current_val_load_2/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="current_val2_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="7" slack="1"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val2_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln28/3 current_val2_load/23 "/>
</bind>
</comp>

<comp id="84" class="1004" name="current_val_addr_3_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="7" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_addr_3/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="coef_list_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="14" slack="0"/>
<pin id="96" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_addr/11 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coef_list_load/11 coef_list_load_1/33 "/>
</bind>
</comp>

<comp id="105" class="1004" name="current_val2_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val2_addr_1/23 "/>
</bind>
</comp>

<comp id="112" class="1004" name="coef_list_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="14" slack="0"/>
<pin id="116" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_addr_1/33 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="1"/>
<pin id="122" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i1_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="1"/>
<pin id="133" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="i1_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="143" class="1005" name="j_0_in_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="145" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_0_in_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in/23 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/17 sum_1/39 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/13 tmp_3/31 tmp_4/35 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp/7 tmp_2/25 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cost_new_write_assig_3/5 cost_new_write_assig_1/17 cost_new_write_assig_2/39 "/>
</bind>
</comp>

<comp id="167" class="1005" name="reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coef_list_load coef_list_load_1 "/>
</bind>
</comp>

<comp id="172" class="1005" name="reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cost_new_write_assig_1 cost_new_write_assig_2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum sum_1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="0" index="1" bw="32" slack="18"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/22 store_ln34/44 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln26_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln28_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln31_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln31_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="7" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_6_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln32_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln32_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="6"/>
<pin id="233" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/11 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="13" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="6"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln32_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="0"/>
<pin id="245" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/11 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln32_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="13" slack="0"/>
<pin id="250" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln32_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="14" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/11 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln31_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="17"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/22 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln34_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/23 "/>
</bind>
</comp>

<comp id="268" class="1004" name="j_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/23 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sext_ln36_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/23 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln36_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/23 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln36_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="13" slack="12"/>
<pin id="285" dir="0" index="1" bw="14" slack="0"/>
<pin id="286" dir="1" index="2" bw="14" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/23 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln36_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="10"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_1/33 "/>
</bind>
</comp>

<comp id="292" class="1005" name="icmp_ln26_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="301" class="1005" name="zext_ln28_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="306" class="1005" name="current_val_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="1"/>
<pin id="308" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_val_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="cost_new_write_assig_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cost_new_write_assig "/>
</bind>
</comp>

<comp id="321" class="1005" name="i_6_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="326" class="1005" name="current_val_addr_3_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="1"/>
<pin id="328" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_val_addr_3 "/>
</bind>
</comp>

<comp id="331" class="1005" name="current_val_load_2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_val_load_2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="zext_ln32_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="14" slack="12"/>
<pin id="338" dir="1" index="1" bw="14" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln32_2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="coef_list_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="1"/>
<pin id="343" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coef_list_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="351" class="1005" name="zext_ln31_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="356" class="1005" name="icmp_ln34_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="360" class="1005" name="j_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="365" class="1005" name="add_ln36_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="14" slack="10"/>
<pin id="367" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="370" class="1005" name="current_val2_addr_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="1"/>
<pin id="372" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_val2_addr_1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="current_val2_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_val2_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_2_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="385" class="1005" name="coef_list_addr_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="1"/>
<pin id="387" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coef_list_addr_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_4_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="65" pin="3"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="105" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="170"><net_src comp="99" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="175"><net_src comp="156" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="181"><net_src comp="163" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="186"><net_src comp="152" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="124" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="124" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="124" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="135" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="135" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="135" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="234"><net_src comp="131" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="131" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="231" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="261"><net_src comp="131" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="146" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="146" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="282"><net_src comp="268" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="295"><net_src comp="192" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="198" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="304"><net_src comp="204" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="309"><net_src comp="58" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="314"><net_src comp="54" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="324"><net_src comp="220" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="329"><net_src comp="84" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="334"><net_src comp="65" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="339"><net_src comp="243" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="344"><net_src comp="92" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="349"><net_src comp="160" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="354"><net_src comp="258" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="359"><net_src comp="262" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="268" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="368"><net_src comp="283" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="373"><net_src comp="105" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="378"><net_src comp="77" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="383"><net_src comp="160" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="388"><net_src comp="112" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="393"><net_src comp="156" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: QIO<int> : current_val | {2 3 5 6 }
	Port: QIO<int> : coef_list | {11 12 33 34 }
  - Chain level:
	State 1
	State 2
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln28 : 1
		current_val_addr : 2
		current_val_load : 3
	State 3
		store_ln28 : 1
		empty_42 : 1
	State 4
		store_ln31 : 1
	State 5
		icmp_ln31 : 1
		i_6 : 1
		br_ln31 : 2
		zext_ln32 : 1
		current_val_addr_3 : 2
		current_val_load_2 : 3
		ret_ln40 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		zext_ln32_2 : 1
		add_ln32 : 2
		zext_ln32_3 : 3
		coef_list_addr : 4
		coef_list_load : 5
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		sum : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		icmp_ln34 : 1
		br_ln34 : 2
		j : 1
		sext_ln36 : 2
		trunc_ln36 : 2
		add_ln36 : 3
		current_val2_addr_1 : 3
		current_val2_load : 4
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		coef_list_addr_1 : 1
		coef_list_load_1 : 2
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		sum_1 : 1
	State 40
	State 41
	State 42
	State 43
	State 44
		empty_45 : 1
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|  sitofp  |     grp_fu_160     |    0    |   340   |   554   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_152     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_156     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_198      |    0    |    0    |    15   |
|          |     i_6_fu_220     |    0    |    0    |    15   |
|    add   |   add_ln32_fu_247  |    0    |    0    |    17   |
|          |      j_fu_268      |    0    |    0    |    39   |
|          |   add_ln36_fu_283  |    0    |    0    |    19   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln26_fu_192  |    0    |    0    |    11   |
|   icmp   |  icmp_ln31_fu_214  |    0    |    0    |    11   |
|          |  icmp_ln34_fu_262  |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln28_fu_204  |    0    |    0    |    0    |
|          |  zext_ln32_fu_226  |    0    |    0    |    0    |
|   zext   | zext_ln32_1_fu_231 |    0    |    0    |    0    |
|          | zext_ln32_2_fu_243 |    0    |    0    |    0    |
|          | zext_ln32_3_fu_253 |    0    |    0    |    0    |
|          |  zext_ln31_fu_258  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_1_fu_235    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln36_fu_274  |    0    |    0    |    0    |
|          | sext_ln36_1_fu_288 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln36_fu_279 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   688   |   1410  |
|----------|--------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|current_val2|    1   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln36_reg_365      |   14   |
|  coef_list_addr_1_reg_385  |   12   |
|   coef_list_addr_reg_341   |   12   |
|cost_new_write_assig_reg_311|   32   |
| current_val2_addr_1_reg_370|    6   |
|  current_val2_load_reg_375 |   32   |
| current_val_addr_3_reg_326 |    6   |
|  current_val_addr_reg_306  |    6   |
| current_val_load_2_reg_331 |   32   |
|        i1_0_reg_131        |    7   |
|         i_0_reg_120        |    7   |
|         i_6_reg_321        |    7   |
|          i_reg_296         |    7   |
|      icmp_ln26_reg_292     |    1   |
|      icmp_ln34_reg_356     |    1   |
|       j_0_in_reg_143       |   32   |
|          j_reg_360         |   32   |
|           reg_167          |   32   |
|           reg_172          |   32   |
|           reg_178          |   32   |
|           reg_183          |   32   |
|        tmp_2_reg_380       |   32   |
|        tmp_4_reg_390       |   32   |
|         tmp_reg_346        |   32   |
|      zext_ln28_reg_301     |   64   |
|      zext_ln31_reg_351     |   32   |
|     zext_ln32_2_reg_336    |   14   |
+----------------------------+--------+
|            Total           |   580  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_77 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_99 |  p0  |   4  |  12  |   48   ||    21   |
|   i1_0_reg_131   |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_152    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_152    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_156    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_156    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_160    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   424  || 16.1498 ||   111   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   688  |  1410  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   111  |    -   |
|  Register |    -   |    -   |    -   |   580  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   16   |  1268  |  1521  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
