// Seed: 3680628835
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  logic [7:0] id_5;
  id_6(
      .id_0(id_3), .id_1(1), .id_2(1), .id_3(id_3), .id_4(1), .id_5(id_2), .id_6(1)
  );
  assign id_3 = id_5[1'b0];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
