// Seed: 2541624725
module module_0 (
    input  wand id_0,
    output tri  id_1
);
  integer id_3 (
      1,
      1,
      1
  );
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output logic id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri id_6,
    output wor id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri0 id_10,
    input wire id_11,
    output supply0 id_12,
    inout tri1 id_13,
    input wand id_14,
    input supply1 id_15,
    input tri1 id_16,
    input supply1 id_17,
    input wor id_18,
    input tri id_19,
    input uwire id_20,
    input tri0 id_21,
    output wand id_22
);
  wire id_24;
  tri0 id_25 = 1;
  assign id_25 = (1);
  module_0(
      id_20, id_10
  );
  initial begin
    id_2 <= 1;
  end
endmodule
