// Seed: 1859140150
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4;
  logic id_5 = id_4;
  always @(posedge 1 or "") begin
    id_5 = 1;
  end
endmodule
