{
  "mode": "inference",
  "program": [
    {
      "operation": "elem_mul",
      "instance_id": 2,
      "tile_splits": {
        "N": 1,
        "C": 1,
        "H": 1,
        "W": 2
      },
      "iterable_dimensions": {
        "N": 1,
        "C": 128,
        "H": 32,
        "W": 64
      },
      "operation_parameters": {},
      "inputs": [
        {
          "name": "op1",
          "unique_name": "_Slice_output_0_Y",
          "dtype": "FXP32",
          "shape_symbols": {
            "N": 1,
            "H": 32,
            "W": 64,
            "C": 128
          },
          "data_path": [
            "DRAM",
            "VMEM1",
            "SIMD"
          ],
          "tiling": {
            "DRAM": {
              "N": 1,
              "H": 32,
              "W": 64,
              "C": 128
            },
            "VMEM1": {
              "N": 1,
              "H": 32,
              "W": 32,
              "C": 128
            },
            "SIMD": {
              "N": 1,
              "H": 1,
              "W": 1,
              "C": 128
            }
          }
        },
        {
          "name": "op2",
          "unique_name": "_Constant_8_output_0_Y",
          "dtype": "FXP32",
          "shape_symbols": {
            "N": 1,
            "H": 32,
            "W": 64,
            "C": 128
          },
          "data_path": [
            "DRAM",
            "VMEM2",
            "SIMD"
          ],
          "tiling": {
            "DRAM": {
              "N": 1,
              "H": 32,
              "W": 64,
              "C": 128
            },
            "VMEM2": {
              "N": 1,
              "H": 32,
              "W": 32,
              "C": 128
            },
            "SIMD": {
              "N": 1,
              "H": 1,
              "W": 1,
              "C": 128
            }
          }
        }
      ],
      "intermediate": [],
      "outputs": [
        {
          "name": "out",
          "unique_name": "_Mul_output_0_Y",
          "dtype": "FXP32",
          "shape_symbols": {
            "N": 1,
            "H": 32,
            "W": 64,
            "C": 128
          },
          "data_path": [
            "SIMD",
            "VMEM1",
            "DRAM"
          ],
          "tiling": {
            "VMEM1": {
              "N": 1,
              "H": 32,
              "W": 32,
              "C": 128
            },
            "DRAM": {
              "N": 1,
              "H": 32,
              "W": 64,
              "C": 128
            },
            "SIMD": {
              "N": 1,
              "H": 1,
              "W": 1,
              "C": 128
            }
          }
        }
      ],
      "operation_sequence": [
        {
          "op_type": "config",
          "op_id": 0,
          "start_or_finish": "start",
          "target": "SIMD"
        },
        {
          "op_type": "loop",
          "op_id": 1,
          "start": 0,
          "end": 1,
          "offset": 0,
          "stride": 1
        },
        {
          "op_type": "loop",
          "op_id": 2,
          "start": 0,
          "end": 128,
          "offset": 0,
          "stride": 128
        },
        {
          "op_type": "loop",
          "op_id": 3,
          "start": 0,
          "end": 32,
          "offset": 0,
          "stride": 32
        },
        {
          "op_type": "loop",
          "op_id": 4,
          "start": 0,
          "end": 64,
          "offset": 0,
          "stride": 32
        },
        {
          "op_type": "transfer",
          "op_id": 6,
          "operand": "op2",
          "transfer_path": [
            "DRAM",
            "VMEM2"
          ],
          "transfers": {
            "DRAM->VMEM2": {
              "size": 262144,
              "offset": [
                "DIM:0,LOOPID:0,OFFSET:0",
                "DIM:1,LOOPID:2,OFFSET:0",
                "DIM:2,LOOPID:3,OFFSET:0",
                "DIM:3,LOOPID:1,OFFSET:0"
              ]
            },
            "VMEM2->SIMD": {
              "size": 131072,
              "offset": [
                "DIM:0,LOOPID:4,OFFSET:0",
                "DIM:1,LOOPID:6,OFFSET:0",
                "DIM:2,LOOPID:7,OFFSET:0",
                "DIM:3,LOOPID:5,OFFSET:0"
              ]
            }
          }
        },
        {
          "op_type": "transfer",
          "op_id": 5,
          "operand": "op1",
          "transfer_path": [
            "DRAM",
            "VMEM1"
          ],
          "transfers": {
            "DRAM->VMEM1": {
              "size": 262144,
              "offset": [
                "DIM:0,LOOPID:0,OFFSET:0",
                "DIM:1,LOOPID:2,OFFSET:0",
                "DIM:2,LOOPID:3,OFFSET:0",
                "DIM:3,LOOPID:1,OFFSET:0"
              ]
            },
            "VMEM1->SIMD": {
              "size": 131072,
              "offset": [
                "DIM:0,LOOPID:4,OFFSET:0",
                "DIM:1,LOOPID:6,OFFSET:0",
                "DIM:2,LOOPID:7,OFFSET:0",
                "DIM:3,LOOPID:5,OFFSET:0"
              ]
            }
          }
        },
        {
          "op_type": "loop",
          "op_id": 14,
          "start": 0,
          "end": 1,
          "offset": 0,
          "stride": 1
        },
        {
          "op_type": "loop",
          "op_id": 16,
          "start": 0,
          "end": 128,
          "offset": 0,
          "stride": 1
        },
        {
          "op_type": "loop",
          "op_id": 18,
          "start": 0,
          "end": 32,
          "offset": 0,
          "stride": 1
        },
        {
          "op_type": "loop",
          "op_id": 20,
          "start": 0,
          "end": 32,
          "offset": 0,
          "stride": 1
        },
        {
          "op_type": "compute",
          "op_id": 7,
          "operation_name": "MUL",
          "target": "SIMD",
          "sources": [
            "op1",
            "op2"
          ],
          "destinations": [
            "out"
          ]
        },
        {
          "op_type": "loop_end",
          "op_id": 21,
          "loop_name": "loop7"
        },
        {
          "op_type": "loop_end",
          "op_id": 19,
          "loop_name": "loop6"
        },
        {
          "op_type": "loop_end",
          "op_id": 17,
          "loop_name": "loop5"
        },
        {
          "op_type": "loop_end",
          "op_id": 15,
          "loop_name": "loop4"
        },
        {
          "op_type": "transfer",
          "op_id": 8,
          "operand": "out",
          "transfer_path": [
            "VMEM1",
            "DRAM"
          ],
          "transfers": {
            "SIMD->VMEM1": {
              "size": 131072,
              "offset": [
                "DIM:0,LOOPID:4,OFFSET:0",
                "DIM:1,LOOPID:6,OFFSET:0",
                "DIM:2,LOOPID:7,OFFSET:0",
                "DIM:3,LOOPID:5,OFFSET:0"
              ]
            },
            "VMEM1->DRAM": {
              "size": 262144,
              "offset": [
                "DIM:0,LOOPID:0,OFFSET:0",
                "DIM:1,LOOPID:2,OFFSET:0",
                "DIM:2,LOOPID:3,OFFSET:0",
                "DIM:3,LOOPID:1,OFFSET:0"
              ]
            }
          }
        },
        {
          "op_type": "loop_end",
          "op_id": 9,
          "loop_name": "loop3"
        },
        {
          "op_type": "loop_end",
          "op_id": 10,
          "loop_name": "loop2"
        },
        {
          "op_type": "loop_end",
          "op_id": 11,
          "loop_name": "loop1"
        },
        {
          "op_type": "loop_end",
          "op_id": 12,
          "loop_name": "loop0"
        },
        {
          "op_type": "config",
          "op_id": 13,
          "start_or_finish": "end",
          "target": "SIMD"
        }
      ]
    },
    "SET_BASE_ADDR LOW, IMEM, IBUF, 0, 0",
    "SET_BASE_ADDR HIGH, IMEM, IBUF, 0, 0",
    "LD_ST LD, IMEM, IBUF, 0, 113",
    "BLOCK_END 0"
  ]
}