<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>MPAMF_ROOTCR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMF_ROOTCR, MPAM Root Control Register</h1><p>The MPAMF_ROOTCR characteristics are:</p><h2>Purpose</h2>
        <p>Allows Root software to configure the physical address space to which the MSC feature page is assigned.</p>
      <h2>Configuration</h2><p>The power domain of MPAMF_ROOTCR is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
    </p><p>This register is present only when FEAT_MPAMv2_MSC is implemented, FEAT_RME is implemented, and MPAMF_IDR.PAS_CFG == 1. Otherwise, direct accesses to MPAMF_ROOTCR are <span class="arm-defined-word">RES0</span>.</p>
        <p>The power and reset domain of each MSC component is specific to that component.</p>
      <h2>Attributes</h2>
        <p>MPAMF_ROOTCR is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="29"><a href="#fieldset_0-31_3">RES0</a></td><td class="lr" colspan="3"><a href="#fieldset_0-2_0">PAS_MAP</a></td></tr></tbody></table><h4 id="fieldset_0-31_3">Bits [31:3]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-2_0">PAS_MAP, bits [2:0]</h4><div class="field">
      <p>Controls the physical address space to which the feature page is assigned.</p>
    <table class="valuetable"><tr><th>PAS_MAP</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td>
          <p>The feature page is assigned to Non-secure physical address space.</p>
        </td></tr><tr><td class="bitfield">0b001</td><td>
          <p>The feature page is assigned to Secure physical address space.</p>
        </td></tr><tr><td class="bitfield">0b010</td><td>
          <p>The feature page is assigned to Realm physical address space.</p>
        </td></tr><tr><td class="bitfield">0b011</td><td>
          <p>The feature page is assigned to Root physical address space.</p>
        </td></tr><tr><td class="bitfield">0b100</td><td>
          <p>Reserved.</p>
        </td></tr><tr><td class="bitfield">0b101</td><td>
          <p>Reserved.</p>
        </td></tr><tr><td class="bitfield">0b110</td><td>
          <p>Reserved.</p>
        </td></tr><tr><td class="bitfield">0b111</td><td>
          <p>The feature page is not assigned to any physical address space.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to the expression <span class="pseudocode">0</span>.</li></ul></div><h2>Accessing MPAMF_ROOTCR</h2><h4>MPAMF_ROOTCR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>MPAM</td><td><span class="hexnumber">0x2200</span></td></tr></table><p>Accessible as follows:</p><ul><li>When an access is not Root, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RW</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
