module's undeclared outputs)
   reg    z;
   always @ (i) begin
      z = i;
   end
endmodule