{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620090270387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620090270388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 05:34:29 2021 " "Processing started: Tue May 04 05:34:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620090270388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1620090270388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Monitoring -c Monitoring " "Command: quartus_sta Monitoring -c Monitoring" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1620090270388 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1620090270602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1620090270809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1620090270809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090270861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090270861 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1620090271057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Monitoring.sdc " "Synopsys Design Constraints File file not found: 'Monitoring.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1620090271091 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090271091 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620090271093 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620090271093 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RO_internal RO_internal " "create_clock -period 1.000 -name RO_internal RO_internal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620090271093 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Monitoring:inst\|neg_ero Monitoring:inst\|neg_ero " "create_clock -period 1.000 -name Monitoring:inst\|neg_ero Monitoring:inst\|neg_ero" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620090271093 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620090271093 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[0\]~30  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[0\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090271096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[1\]~26  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[1\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090271096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[2\]~22  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[2\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090271096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[3\]~18  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[3\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090271096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[4\]~14  from: dataa  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[4\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090271096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[5\]~10  from: dataa  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[5\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090271096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[6\]~6  from: datad  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[6\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090271096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[7\]~2  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[7\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090271096 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1620090271096 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1620090271097 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620090271098 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1620090271100 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1620090271130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620090271202 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620090271202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.128 " "Worst-case setup slack is -4.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.128             -32.823 RO_internal  " "   -4.128             -32.823 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.295              -3.295 Monitoring:inst\|neg_ero  " "   -3.295              -3.295 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.074             -62.747 clk_50MHz  " "   -3.074             -62.747 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.276             -17.622 rst  " "   -2.276             -17.622 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090271209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.284 " "Worst-case hold slack is -0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284              -0.284 clk_50MHz  " "   -0.284              -0.284 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 rst  " "    0.275               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 RO_internal  " "    0.492               0.000 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.649               0.000 Monitoring:inst\|neg_ero  " "    2.649               0.000 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090271219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.284 " "Worst-case recovery slack is -2.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284             -31.245 clk_50MHz  " "   -2.284             -31.245 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.091              -1.091 Monitoring:inst\|neg_ero  " "   -1.091              -1.091 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848              -5.020 RO_internal  " "   -0.848              -5.020 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.458              -0.458 rst  " "   -0.458              -0.458 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090271231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.417 " "Worst-case removal slack is -0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.417              -0.417 rst  " "   -0.417              -0.417 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 clk_50MHz  " "    0.386               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 RO_internal  " "    0.475               0.000 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.153               0.000 Monitoring:inst\|neg_ero  " "    1.153               0.000 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090271234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.123 clk_50MHz  " "   -3.000             -46.123 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.896 RO_internal  " "   -3.000             -14.896 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.538 rst  " "   -3.000              -7.538 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 Monitoring:inst\|neg_ero  " "   -1.487              -1.487 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090271244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090271244 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1620090271599 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1620090271638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1620090272043 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[0\]~30  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[0\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[1\]~26  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[1\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[2\]~22  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[2\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[3\]~18  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[3\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[4\]~14  from: dataa  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[4\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[5\]~10  from: dataa  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[5\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[6\]~6  from: datad  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[6\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[7\]~2  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[7\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272152 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1620090272152 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620090272153 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620090272180 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620090272180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.425 " "Worst-case setup slack is -3.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.425             -27.308 RO_internal  " "   -3.425             -27.308 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.713             -51.538 clk_50MHz  " "   -2.713             -51.538 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.573              -2.573 Monitoring:inst\|neg_ero  " "   -2.573              -2.573 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.907             -14.665 rst  " "   -1.907             -14.665 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090272201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.159 " "Worst-case hold slack is -0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -0.159 clk_50MHz  " "   -0.159              -0.159 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 rst  " "    0.222               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 RO_internal  " "    0.352               0.000 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.278               0.000 Monitoring:inst\|neg_ero  " "    2.278               0.000 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090272218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.835 " "Worst-case recovery slack is -1.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835             -23.484 clk_50MHz  " "   -1.835             -23.484 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.844              -0.844 Monitoring:inst\|neg_ero  " "   -0.844              -0.844 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -2.438 RO_internal  " "   -0.511              -2.438 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067              -0.067 rst  " "   -0.067              -0.067 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090272222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.348 " "Worst-case removal slack is -0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.348              -0.348 rst  " "   -0.348              -0.348 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 RO_internal  " "    0.389               0.000 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 clk_50MHz  " "    0.441               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.049               0.000 Monitoring:inst\|neg_ero  " "    1.049               0.000 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090272232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 clk_50MHz  " "   -3.000             -40.265 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 RO_internal  " "   -3.000             -13.280 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.252 rst  " "   -3.000              -6.252 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Monitoring:inst\|neg_ero  " "   -1.285              -1.285 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090272241 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1620090272415 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[0\]~30  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[0\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[1\]~26  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[1\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[2\]~22  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[2\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[3\]~18  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[3\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[4\]~14  from: dataa  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[4\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[5\]~10  from: dataa  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[5\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[6\]~6  from: datad  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[6\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: REG_DIV\|DIV\|cnt\|cnt\[7\]~2  from: datac  to: combout " "Cell: REG_DIV\|DIV\|cnt\|cnt\[7\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620090272549 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1620090272549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620090272550 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620090272552 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620090272552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.089 " "Worst-case setup slack is -2.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.089             -16.423 RO_internal  " "   -2.089             -16.423 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979              -0.979 Monitoring:inst\|neg_ero  " "   -0.979              -0.979 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.738             -12.601 clk_50MHz  " "   -0.738             -12.601 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -3.114 rst  " "   -0.512              -3.114 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090272557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.213 " "Worst-case hold slack is -0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213              -0.213 clk_50MHz  " "   -0.213              -0.213 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 rst  " "    0.130               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 RO_internal  " "    0.540               0.000 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.185               0.000 Monitoring:inst\|neg_ero  " "    1.185               0.000 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090272570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.290 " "Worst-case recovery slack is -1.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.290             -18.724 clk_50MHz  " "   -1.290             -18.724 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589              -0.589 Monitoring:inst\|neg_ero  " "   -0.589              -0.589 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580              -3.842 RO_internal  " "   -0.580              -3.842 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.540              -0.540 rst  " "   -0.540              -0.540 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090272579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.077 " "Worst-case removal slack is -0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -0.077 rst  " "   -0.077              -0.077 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 clk_50MHz  " "    0.077               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 RO_internal  " "    0.235               0.000 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 Monitoring:inst\|neg_ero  " "    0.508               0.000 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090272588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.260 clk_50MHz  " "   -3.000             -33.260 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.890 RO_internal  " "   -3.000             -11.890 RO_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.209 rst  " "   -3.000              -6.209 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Monitoring:inst\|neg_ero  " "   -1.000              -1.000 Monitoring:inst\|neg_ero " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620090272599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620090272599 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620090273455 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620090273458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620090273586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 05:34:33 2021 " "Processing ended: Tue May 04 05:34:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620090273586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620090273586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620090273586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620090273586 ""}
