
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.328883                       # Number of seconds simulated
sim_ticks                                6328883354000                       # Number of ticks simulated
final_tick                               6328883354000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 245835                       # Simulator instruction rate (inst/s)
host_op_rate                                   393813                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1670276328                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669296                       # Number of bytes of host memory used
host_seconds                                  3789.12                       # Real time elapsed on the host
sim_insts                                   931499910                       # Number of instructions simulated
sim_ops                                    1492207794                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        39386368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39409088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    936057664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       936057664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           615412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              615767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      14625901                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           14625901                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            6223273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6226863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       147902499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            147902499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       147902499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           6223273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            154129362                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684119                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342491                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005638                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6328883354000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12657766708                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499910                       # Number of instructions committed
system.cpu.committedOps                    1492207794                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701080                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701080                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935084                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545512944                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199327                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310526                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026603                       # number of memory refs
system.cpu.num_load_insts                   382684113                       # Number of load instructions
system.cpu.num_store_insts                   56342490                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12657766708                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844152     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207794                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.898477                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026610                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1767551                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.381297                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.898477                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1757873991                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1757873991                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380933566                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380933566                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714933                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     381648499                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        381648499                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    381648499                       # number of overall hits
system.cpu.dcache.overall_hits::total       381648499                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1750553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1750553                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627558                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     57378111                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       57378111                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     57378111                       # number of overall misses
system.cpu.dcache.overall_misses::total      57378111                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 469885558500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 469885558500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4055254857000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4055254857000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4525140415500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4525140415500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4525140415500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4525140415500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026610                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026610                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026610                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026610                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.130694                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130694                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.130694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130694                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 268421.212325                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 268421.212325                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72900.105681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72900.105681                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78865.273475                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78865.273475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78865.273475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78865.273475                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        13769                       # number of writebacks
system.cpu.dcache.writebacks::total             13769                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1750553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1750553                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627558                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     57378111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     57378111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     57378111                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     57378111                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 468135005500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 468135005500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3999627299000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3999627299000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4467762304500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4467762304500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4467762304500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4467762304500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.130694                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.130694                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.130694                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.130694                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 267421.212325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 267421.212325                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71900.105681                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71900.105681                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77865.273475                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77865.273475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77865.273475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77865.273475                       # average overall mshr miss latency
system.cpu.dcache.replacements                1767039                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           308.904439                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4005649.684507                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   308.904439                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.603329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.603329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5688022907                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5688022907                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005283                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005283                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005283                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005283                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005283                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005283                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     89163000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89163000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     89163000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89163000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     89163000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89163000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005638                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 251163.380282                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 251163.380282                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 251163.380282                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 251163.380282                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 251163.380282                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 251163.380282                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     88808000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88808000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     88808000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88808000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     88808000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88808000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 250163.380282                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 250163.380282                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 250163.380282                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 250163.380282                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 250163.380282                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 250163.380282                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.846014                       # Cycle average of tags in use
system.l2.tags.total_refs                   115359820                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1711943                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     67.385316                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.720453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.125553                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998948                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1719                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463175527                       # Number of tag accesses
system.l2.tags.data_accesses                463175527                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        13769                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13769                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           13                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               13                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        56220378                       # number of WriteClean hits
system.l2.WriteClean_hits::total             56220378                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27810954                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27810954                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          55966                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55966                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 55968                       # number of demand (read+write) hits
system.l2.demand_hits::total                    55968                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                55968                       # number of overall hits
system.l2.overall_hits::total                   55968                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27799606                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27799606                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            16996                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16996                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694587                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694587                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711583                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711938                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data            1711583                       # number of overall misses
system.l2.overall_misses::total               1711938                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3585712992500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3585712992500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10466946000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10466946000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     88266500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88266500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 464865567000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 464865567000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      88266500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  475332513000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     475420779500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     88266500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 475332513000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    475420779500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        13769                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13769                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     56220378                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         56220378                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55610560                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55610560                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          16998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1750553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1750553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1767551                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1767906                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1767551                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1767906                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.968030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968030                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.968336                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968342                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.968336                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968342                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 128984.309796                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 128984.309796                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 615847.611203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 615847.611203                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 248638.028169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 248638.028169                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 274323.812823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 274323.812823                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 248638.028169                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 277715.140312                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 277709.110669                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 248638.028169                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 277715.140312                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 277709.110669                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               721395                       # number of writebacks
system.l2.writebacks::total                    721395                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6076                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6076                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27799606                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27799606                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16996                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694587                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694587                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711938                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711938                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3307716932500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3307716932500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10296986000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10296986000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     84716500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84716500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 447919697000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 447919697000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     84716500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 458216683000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 458301399500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     84716500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 458216683000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 458301399500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.968030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968030                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.968336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968342                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.968336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968342                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 118984.309796                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 118984.309796                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 605847.611203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 605847.611203                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 238638.028169                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 238638.028169                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 264323.812823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 264323.812823                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 238638.028169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 267715.140312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 267709.110669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 238638.028169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 267715.140312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 267709.110669                       # average overall mshr miss latency
system.l2.replacements                        1709895                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  8143.227707                       # Cycle average of tags in use
system.l3.tags.total_refs                    59041154                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1167763                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     50.559192                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1164.767731                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          3.426225                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6975.033750                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.142184                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000418                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.851445                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.994046                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1528                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6139                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 237363907                       # Number of tag accesses
system.l3.tags.data_accesses                237363907                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       721395                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           721395                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27822184                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27822184                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905366                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905366                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data        1096171                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1096171                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1096171                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1096171                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1096171                       # number of overall hits
system.l3.overall_hits::total                 1096171                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894240                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894240                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16996                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16996                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       598416                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          598771                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              615412                       # number of demand (read+write) misses
system.l3.demand_misses::total                 615767                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data             615412                       # number of overall misses
system.l3.overall_misses::total                615767                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2828063241478                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2828063241478                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  10093034000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   10093034000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     80456500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 416074857500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 416155314000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      80456500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  426167891500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     426248348000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     80456500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 426167891500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    426248348000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       721395                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       721395                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27822184                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27822184                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799606                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799606                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16996                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16996                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694587                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694942                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711583                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711938                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711583                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711938                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499800                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499800                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.353134                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.353269                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.359557                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.359690                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.359557                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.359690                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 203542.132674                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 203542.132674                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 593847.611203                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 593847.611203                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 226638.028169                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 695293.671125                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 695015.814059                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 226638.028169                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 692492.007793                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 692223.435163                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 226638.028169                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 692492.007793                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 692223.435163                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               611175                       # number of writebacks
system.l3.writebacks::total                    611175                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         7798                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          7798                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13894240                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894240                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16996                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16996                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       598416                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       598771                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         615412                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            615767                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        615412                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           615767                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2689143176478                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2689143176478                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9923074000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9923074000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     76906500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 410090697500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 410167604000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     76906500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 420013771500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 420090678000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     76906500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 420013771500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 420090678000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499800                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499800                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.353134                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.353269                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.359557                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.359690                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.359557                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.359690                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 193543.740174                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 193543.740174                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 583847.611203                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 583847.611203                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 216638.028169                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 685293.671125                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 685015.814059                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 216638.028169                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 682492.007793                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 682223.435163                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 216638.028169                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 682492.007793                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 682223.435163                       # average overall mshr miss latency
system.l3.replacements                        1159571                       # number of replacements
system.membus.snoop_filter.tot_requests      15184098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     14568331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             598771                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       611175                       # Transaction distribution
system.membus.trans_dist::WriteClean         14014726                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894240                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16996                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        598771                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     29759491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     29759491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29759491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    975466752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    975466752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               975466752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14510007                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14510007    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14510007                       # Request fanout histogram
system.membus.reqLayer2.occupancy         99741547000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3080363500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1750908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       747955                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           13                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        98057288                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3290148                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55610560                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55610560                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16998                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16998                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1750553                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    172743639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             172744362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3712108672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3712132224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44107974                       # Total snoops (count)
system.tol2bus.snoopTraffic                2724550144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        103253492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            3.427181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494669                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3               59145518     57.28%     57.28% # Request fanout histogram
system.tol2bus.snoop_fanout::4               44107974     42.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          103253492                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       113917108000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30456606500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     31226864                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     29514926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       14575895                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     14575895                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6328883354000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694942                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1332570                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41836910                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1542309                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799606                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799606                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16996                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16996                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694942                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88560580                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1936353088                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        15174297                       # Total snoops (count)
system.tol3bus.snoopTraffic                 936057664                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         44685853                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.326186                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.468816                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               30109958     67.38%     67.38% # Request fanout histogram
system.tol3bus.snoop_fanout::1               14575895     32.62%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           44685853                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        58068118978                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16467710000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
