

================================================================
== Vitis HLS Report for 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop'
================================================================
* Date:           Mon Jul 15 19:05:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.919 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Clear_Row_Loop  |       64|       64|         2|          1|          1|    64|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      29|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      29|     86|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |col_4_fu_120_p2            |         +|   0|  0|  14|          13|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln354_fu_114_p2       |      icmp|   0|  0|  23|          16|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  41|          31|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_3     |   9|          2|   13|         26|
    |col_fu_50                  |   9|          2|   13|         26|
    |out_resize_mat_data_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   29|         58|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |col_fu_50                |  13|   0|   13|          0|
    |zext_ln360_reg_146       |  13|   0|   64|         51|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  29|   0|   80|         51|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  xFSobelFilter3x3_Pipeline_Clear_Row_Loop|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  xFSobelFilter3x3_Pipeline_Clear_Row_Loop|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  xFSobelFilter3x3_Pipeline_Clear_Row_Loop|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  xFSobelFilter3x3_Pipeline_Clear_Row_Loop|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  xFSobelFilter3x3_Pipeline_Clear_Row_Loop|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  xFSobelFilter3x3_Pipeline_Clear_Row_Loop|  return value|
|out_resize_mat_data_dout            |   in|    8|     ap_fifo|                       out_resize_mat_data|       pointer|
|out_resize_mat_data_num_data_valid  |   in|    3|     ap_fifo|                       out_resize_mat_data|       pointer|
|out_resize_mat_data_fifo_cap        |   in|    3|     ap_fifo|                       out_resize_mat_data|       pointer|
|out_resize_mat_data_empty_n         |   in|    1|     ap_fifo|                       out_resize_mat_data|       pointer|
|out_resize_mat_data_read            |  out|    1|     ap_fifo|                       out_resize_mat_data|       pointer|
|img_width                           |   in|   16|     ap_none|                                 img_width|        scalar|
|buf_1_address1                      |  out|    6|   ap_memory|                                     buf_1|         array|
|buf_1_ce1                           |  out|    1|   ap_memory|                                     buf_1|         array|
|buf_1_we1                           |  out|    1|   ap_memory|                                     buf_1|         array|
|buf_1_d1                            |  out|    8|   ap_memory|                                     buf_1|         array|
|buf_r_address1                      |  out|    6|   ap_memory|                                     buf_r|         array|
|buf_r_ce1                           |  out|    1|   ap_memory|                                     buf_r|         array|
|buf_r_we1                           |  out|    1|   ap_memory|                                     buf_r|         array|
|buf_r_d1                            |  out|    8|   ap_memory|                                     buf_r|         array|
+------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:315]   --->   Operation 5 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_r, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_resize_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 9 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln315 = store i13 0, i13 %col" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:315]   --->   Operation 10 'store' 'store_ln315' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%col_3 = load i13 %col" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354]   --->   Operation 12 'load' 'col_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln354 = zext i13 %col_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354]   --->   Operation 13 'zext' 'zext_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.07ns)   --->   "%icmp_ln354 = icmp_ult  i16 %zext_ln354, i16 %img_width_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354]   --->   Operation 14 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.67ns)   --->   "%col_4 = add i13 %col_3, i13 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354]   --->   Operation 15 'add' 'col_4' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln354 = br i1 %icmp_ln354, void %for.body14.preheader.exitStub, void %for.inc.split" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354]   --->   Operation 16 'br' 'br_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln360 = zext i13 %col_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:360]   --->   Operation 17 'zext' 'zext_ln360' <Predicate = (icmp_ln354)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln360" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:360]   --->   Operation 18 'getelementptr' 'buf_addr' <Predicate = (icmp_ln354)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%store_ln360 = store i8 0, i6 %buf_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:360]   --->   Operation 19 'store' 'store_ln360' <Predicate = (icmp_ln354)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln315 = store i13 %col_4, i13 %col" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:315]   --->   Operation 20 'store' 'store_ln315' <Predicate = (icmp_ln354)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (!icmp_ln354)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln358 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:358]   --->   Operation 21 'specpipeline' 'specpipeline_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln357 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:357]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln354 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354]   --->   Operation 23 'specloopname' 'specloopname_ln354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i8 %buf_1, i64 0, i64 %zext_ln360" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:360]   --->   Operation 24 'getelementptr' 'buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.63ns)   --->   "%out_resize_mat_data_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %out_resize_mat_data" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:361]   --->   Operation 25 'read' 'out_resize_mat_data_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln361 = store i8 %out_resize_mat_data_read, i6 %buf_1_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:361]   --->   Operation 26 'store' 'store_ln361' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln354 = br void %for.inc" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354]   --->   Operation 27 'br' 'br_ln354' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_resize_mat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                      (alloca           ) [ 010]
specmemcore_ln0          (specmemcore      ) [ 000]
specmemcore_ln0          (specmemcore      ) [ 000]
specinterface_ln0        (specinterface    ) [ 000]
img_width_read           (read             ) [ 000]
store_ln315              (store            ) [ 000]
br_ln0                   (br               ) [ 000]
col_3                    (load             ) [ 000]
zext_ln354               (zext             ) [ 000]
icmp_ln354               (icmp             ) [ 010]
col_4                    (add              ) [ 000]
br_ln354                 (br               ) [ 000]
zext_ln360               (zext             ) [ 011]
buf_addr                 (getelementptr    ) [ 000]
store_ln360              (store            ) [ 000]
store_ln315              (store            ) [ 000]
specpipeline_ln358       (specpipeline     ) [ 000]
speclooptripcount_ln357  (speclooptripcount) [ 000]
specloopname_ln354       (specloopname     ) [ 000]
buf_1_addr               (getelementptr    ) [ 000]
out_resize_mat_data_read (read             ) [ 000]
store_ln361              (store            ) [ 000]
br_ln354                 (br               ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_resize_mat_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_resize_mat_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="col_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="img_width_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="out_resize_mat_data_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_resize_mat_data_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buf_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="13" slack="0"/>
<pin id="70" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln360_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="75" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="0"/>
<pin id="78" dir="0" index="4" bw="6" slack="0"/>
<pin id="79" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="81" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln360/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="13" slack="1"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln361_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="6" slack="0"/>
<pin id="97" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="99" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln361/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln315_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="13" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="col_3_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="13" slack="0"/>
<pin id="109" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln354_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="13" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln354/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln354_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="col_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="13" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln360_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln360/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln315_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="13" slack="0"/>
<pin id="133" dir="0" index="1" bw="13" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/1 "/>
</bind>
</comp>

<comp id="136" class="1005" name="col_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="0"/>
<pin id="138" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="146" class="1005" name="zext_ln360_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="1"/>
<pin id="148" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln360 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="48" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="73" pin=4"/></net>

<net id="83"><net_src comp="66" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="60" pin="2"/><net_sink comp="91" pin=4"/></net>

<net id="101"><net_src comp="84" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="54" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="107" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="107" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="135"><net_src comp="120" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="50" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="149"><net_src comp="126" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_1 | {2 }
	Port: buf_r | {1 }
	Port: out_resize_mat_data | {}
 - Input state : 
	Port: xFSobelFilter3x3_Pipeline_Clear_Row_Loop : img_width | {1 }
	Port: xFSobelFilter3x3_Pipeline_Clear_Row_Loop : out_resize_mat_data | {2 }
  - Chain level:
	State 1
		store_ln315 : 1
		col_3 : 1
		zext_ln354 : 2
		icmp_ln354 : 3
		col_4 : 2
		br_ln354 : 4
		zext_ln360 : 2
		buf_addr : 3
		store_ln360 : 4
		store_ln315 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln354_fu_114          |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|    add   |             col_4_fu_120            |    0    |    14   |
|----------|-------------------------------------|---------|---------|
|   read   |      img_width_read_read_fu_54      |    0    |    0    |
|          | out_resize_mat_data_read_read_fu_60 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |          zext_ln354_fu_110          |    0    |    0    |
|          |          zext_ln360_fu_126          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    37   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    col_reg_136   |   13   |
|zext_ln360_reg_146|   64   |
+------------------+--------+
|       Total      |   77   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   37   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   77   |    -   |
+-----------+--------+--------+
|   Total   |   77   |   37   |
+-----------+--------+--------+
