#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe551e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe24320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe2b6b0 .functor NOT 1, L_0xe81380, C4<0>, C4<0>, C4<0>;
L_0xe81160 .functor XOR 2, L_0xe81020, L_0xe810c0, C4<00>, C4<00>;
L_0xe81270 .functor XOR 2, L_0xe81160, L_0xe811d0, C4<00>, C4<00>;
v0xe7daa0_0 .net *"_ivl_10", 1 0, L_0xe811d0;  1 drivers
v0xe7dba0_0 .net *"_ivl_12", 1 0, L_0xe81270;  1 drivers
v0xe7dc80_0 .net *"_ivl_2", 1 0, L_0xe80f80;  1 drivers
v0xe7dd40_0 .net *"_ivl_4", 1 0, L_0xe81020;  1 drivers
v0xe7de20_0 .net *"_ivl_6", 1 0, L_0xe810c0;  1 drivers
v0xe7df50_0 .net *"_ivl_8", 1 0, L_0xe81160;  1 drivers
v0xe7e030_0 .net "a", 0 0, v0xe7ba40_0;  1 drivers
v0xe7e0d0_0 .net "b", 0 0, v0xe7bae0_0;  1 drivers
v0xe7e170_0 .net "c", 0 0, v0xe7bb80_0;  1 drivers
v0xe7e210_0 .var "clk", 0 0;
v0xe7e2b0_0 .net "d", 0 0, v0xe7bcc0_0;  1 drivers
v0xe7e350_0 .net "out_pos_dut", 0 0, L_0xe80db0;  1 drivers
v0xe7e3f0_0 .net "out_pos_ref", 0 0, L_0xe7fa30;  1 drivers
v0xe7e490_0 .net "out_sop_dut", 0 0, L_0xe802b0;  1 drivers
v0xe7e530_0 .net "out_sop_ref", 0 0, L_0xe566f0;  1 drivers
v0xe7e5d0_0 .var/2u "stats1", 223 0;
v0xe7e670_0 .var/2u "strobe", 0 0;
v0xe7e820_0 .net "tb_match", 0 0, L_0xe81380;  1 drivers
v0xe7e8f0_0 .net "tb_mismatch", 0 0, L_0xe2b6b0;  1 drivers
v0xe7e990_0 .net "wavedrom_enable", 0 0, v0xe7bf90_0;  1 drivers
v0xe7ea60_0 .net "wavedrom_title", 511 0, v0xe7c030_0;  1 drivers
L_0xe80f80 .concat [ 1 1 0 0], L_0xe7fa30, L_0xe566f0;
L_0xe81020 .concat [ 1 1 0 0], L_0xe7fa30, L_0xe566f0;
L_0xe810c0 .concat [ 1 1 0 0], L_0xe80db0, L_0xe802b0;
L_0xe811d0 .concat [ 1 1 0 0], L_0xe7fa30, L_0xe566f0;
L_0xe81380 .cmp/eeq 2, L_0xe80f80, L_0xe81270;
S_0xe283e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe24320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe2ba90 .functor AND 1, v0xe7bb80_0, v0xe7bcc0_0, C4<1>, C4<1>;
L_0xe2be70 .functor NOT 1, v0xe7ba40_0, C4<0>, C4<0>, C4<0>;
L_0xe2c250 .functor NOT 1, v0xe7bae0_0, C4<0>, C4<0>, C4<0>;
L_0xe2c4d0 .functor AND 1, L_0xe2be70, L_0xe2c250, C4<1>, C4<1>;
L_0xe432b0 .functor AND 1, L_0xe2c4d0, v0xe7bb80_0, C4<1>, C4<1>;
L_0xe566f0 .functor OR 1, L_0xe2ba90, L_0xe432b0, C4<0>, C4<0>;
L_0xe7eeb0 .functor NOT 1, v0xe7bae0_0, C4<0>, C4<0>, C4<0>;
L_0xe7ef20 .functor OR 1, L_0xe7eeb0, v0xe7bcc0_0, C4<0>, C4<0>;
L_0xe7f030 .functor AND 1, v0xe7bb80_0, L_0xe7ef20, C4<1>, C4<1>;
L_0xe7f0f0 .functor NOT 1, v0xe7ba40_0, C4<0>, C4<0>, C4<0>;
L_0xe7f1c0 .functor OR 1, L_0xe7f0f0, v0xe7bae0_0, C4<0>, C4<0>;
L_0xe7f230 .functor AND 1, L_0xe7f030, L_0xe7f1c0, C4<1>, C4<1>;
L_0xe7f3b0 .functor NOT 1, v0xe7bae0_0, C4<0>, C4<0>, C4<0>;
L_0xe7f420 .functor OR 1, L_0xe7f3b0, v0xe7bcc0_0, C4<0>, C4<0>;
L_0xe7f340 .functor AND 1, v0xe7bb80_0, L_0xe7f420, C4<1>, C4<1>;
L_0xe7f5b0 .functor NOT 1, v0xe7ba40_0, C4<0>, C4<0>, C4<0>;
L_0xe7f6b0 .functor OR 1, L_0xe7f5b0, v0xe7bcc0_0, C4<0>, C4<0>;
L_0xe7f770 .functor AND 1, L_0xe7f340, L_0xe7f6b0, C4<1>, C4<1>;
L_0xe7f920 .functor XNOR 1, L_0xe7f230, L_0xe7f770, C4<0>, C4<0>;
v0xe2afe0_0 .net *"_ivl_0", 0 0, L_0xe2ba90;  1 drivers
v0xe2b3e0_0 .net *"_ivl_12", 0 0, L_0xe7eeb0;  1 drivers
v0xe2b7c0_0 .net *"_ivl_14", 0 0, L_0xe7ef20;  1 drivers
v0xe2bba0_0 .net *"_ivl_16", 0 0, L_0xe7f030;  1 drivers
v0xe2bf80_0 .net *"_ivl_18", 0 0, L_0xe7f0f0;  1 drivers
v0xe2c360_0 .net *"_ivl_2", 0 0, L_0xe2be70;  1 drivers
v0xe2c5e0_0 .net *"_ivl_20", 0 0, L_0xe7f1c0;  1 drivers
v0xe79fb0_0 .net *"_ivl_24", 0 0, L_0xe7f3b0;  1 drivers
v0xe7a090_0 .net *"_ivl_26", 0 0, L_0xe7f420;  1 drivers
v0xe7a170_0 .net *"_ivl_28", 0 0, L_0xe7f340;  1 drivers
v0xe7a250_0 .net *"_ivl_30", 0 0, L_0xe7f5b0;  1 drivers
v0xe7a330_0 .net *"_ivl_32", 0 0, L_0xe7f6b0;  1 drivers
v0xe7a410_0 .net *"_ivl_36", 0 0, L_0xe7f920;  1 drivers
L_0x7f82e8017018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe7a4d0_0 .net *"_ivl_38", 0 0, L_0x7f82e8017018;  1 drivers
v0xe7a5b0_0 .net *"_ivl_4", 0 0, L_0xe2c250;  1 drivers
v0xe7a690_0 .net *"_ivl_6", 0 0, L_0xe2c4d0;  1 drivers
v0xe7a770_0 .net *"_ivl_8", 0 0, L_0xe432b0;  1 drivers
v0xe7a850_0 .net "a", 0 0, v0xe7ba40_0;  alias, 1 drivers
v0xe7a910_0 .net "b", 0 0, v0xe7bae0_0;  alias, 1 drivers
v0xe7a9d0_0 .net "c", 0 0, v0xe7bb80_0;  alias, 1 drivers
v0xe7aa90_0 .net "d", 0 0, v0xe7bcc0_0;  alias, 1 drivers
v0xe7ab50_0 .net "out_pos", 0 0, L_0xe7fa30;  alias, 1 drivers
v0xe7ac10_0 .net "out_sop", 0 0, L_0xe566f0;  alias, 1 drivers
v0xe7acd0_0 .net "pos0", 0 0, L_0xe7f230;  1 drivers
v0xe7ad90_0 .net "pos1", 0 0, L_0xe7f770;  1 drivers
L_0xe7fa30 .functor MUXZ 1, L_0x7f82e8017018, L_0xe7f230, L_0xe7f920, C4<>;
S_0xe7af10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe24320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe7ba40_0 .var "a", 0 0;
v0xe7bae0_0 .var "b", 0 0;
v0xe7bb80_0 .var "c", 0 0;
v0xe7bc20_0 .net "clk", 0 0, v0xe7e210_0;  1 drivers
v0xe7bcc0_0 .var "d", 0 0;
v0xe7bdb0_0 .var/2u "fail", 0 0;
v0xe7be50_0 .var/2u "fail1", 0 0;
v0xe7bef0_0 .net "tb_match", 0 0, L_0xe81380;  alias, 1 drivers
v0xe7bf90_0 .var "wavedrom_enable", 0 0;
v0xe7c030_0 .var "wavedrom_title", 511 0;
E_0xe36d40/0 .event negedge, v0xe7bc20_0;
E_0xe36d40/1 .event posedge, v0xe7bc20_0;
E_0xe36d40 .event/or E_0xe36d40/0, E_0xe36d40/1;
S_0xe7b240 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe7af10;
 .timescale -12 -12;
v0xe7b480_0 .var/2s "i", 31 0;
E_0xe36be0 .event posedge, v0xe7bc20_0;
S_0xe7b580 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe7af10;
 .timescale -12 -12;
v0xe7b780_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe7b860 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe7af10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe7c210 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe24320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe7fbe0 .functor AND 1, v0xe7bb80_0, v0xe7bcc0_0, C4<1>, C4<1>;
L_0xe800e0 .functor AND 1, L_0xe7fe90, L_0xe7ff30, C4<1>, C4<1>;
L_0xe801f0 .functor AND 1, L_0xe800e0, v0xe7bb80_0, C4<1>, C4<1>;
L_0xe802b0 .functor OR 1, L_0xe7fbe0, L_0xe801f0, C4<0>, C4<0>;
L_0xe804b0 .functor OR 1, L_0xe80410, v0xe7bcc0_0, C4<0>, C4<0>;
L_0xe80570 .functor AND 1, v0xe7bb80_0, L_0xe804b0, C4<1>, C4<1>;
L_0xe80850 .functor AND 1, L_0xe80670, v0xe7bae0_0, C4<1>, C4<1>;
L_0xe80910 .functor OR 1, L_0xe80570, L_0xe80850, C4<0>, C4<0>;
L_0xe80b10 .functor OR 1, L_0xe80a70, v0xe7bcc0_0, C4<0>, C4<0>;
L_0xe80bd0 .functor AND 1, v0xe7bb80_0, L_0xe80b10, C4<1>, C4<1>;
L_0xe80cf0 .functor XNOR 1, L_0xe80910, L_0xe80bd0, C4<0>, C4<0>;
v0xe7c3d0_0 .net *"_ivl_0", 0 0, L_0xe7fbe0;  1 drivers
v0xe7c4b0_0 .net *"_ivl_13", 0 0, L_0xe80410;  1 drivers
v0xe7c570_0 .net *"_ivl_14", 0 0, L_0xe804b0;  1 drivers
v0xe7c660_0 .net *"_ivl_16", 0 0, L_0xe80570;  1 drivers
v0xe7c740_0 .net *"_ivl_19", 0 0, L_0xe80670;  1 drivers
v0xe7c850_0 .net *"_ivl_20", 0 0, L_0xe80850;  1 drivers
v0xe7c930_0 .net *"_ivl_25", 0 0, L_0xe80a70;  1 drivers
v0xe7c9f0_0 .net *"_ivl_26", 0 0, L_0xe80b10;  1 drivers
v0xe7cad0_0 .net *"_ivl_3", 0 0, L_0xe7fe90;  1 drivers
v0xe7cc20_0 .net *"_ivl_30", 0 0, L_0xe80cf0;  1 drivers
L_0x7f82e8017060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe7cce0_0 .net *"_ivl_32", 0 0, L_0x7f82e8017060;  1 drivers
v0xe7cdc0_0 .net *"_ivl_5", 0 0, L_0xe7ff30;  1 drivers
v0xe7ce80_0 .net *"_ivl_6", 0 0, L_0xe800e0;  1 drivers
v0xe7cf60_0 .net *"_ivl_8", 0 0, L_0xe801f0;  1 drivers
v0xe7d040_0 .net "a", 0 0, v0xe7ba40_0;  alias, 1 drivers
v0xe7d0e0_0 .net "b", 0 0, v0xe7bae0_0;  alias, 1 drivers
v0xe7d1d0_0 .net "c", 0 0, v0xe7bb80_0;  alias, 1 drivers
v0xe7d3d0_0 .net "d", 0 0, v0xe7bcc0_0;  alias, 1 drivers
v0xe7d4c0_0 .net "out_pos", 0 0, L_0xe80db0;  alias, 1 drivers
v0xe7d580_0 .net "out_sop", 0 0, L_0xe802b0;  alias, 1 drivers
v0xe7d640_0 .net "pos0", 0 0, L_0xe80910;  1 drivers
v0xe7d700_0 .net "pos1", 0 0, L_0xe80bd0;  1 drivers
L_0xe7fe90 .reduce/nor v0xe7ba40_0;
L_0xe7ff30 .reduce/nor v0xe7bae0_0;
L_0xe80410 .reduce/nor v0xe7bae0_0;
L_0xe80670 .reduce/nor v0xe7ba40_0;
L_0xe80a70 .reduce/nor v0xe7ba40_0;
L_0xe80db0 .functor MUXZ 1, L_0x7f82e8017060, L_0xe80910, L_0xe80cf0, C4<>;
S_0xe7d880 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe24320;
 .timescale -12 -12;
E_0xe209f0 .event anyedge, v0xe7e670_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe7e670_0;
    %nor/r;
    %assign/vec4 v0xe7e670_0, 0;
    %wait E_0xe209f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe7af10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7be50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe7af10;
T_4 ;
    %wait E_0xe36d40;
    %load/vec4 v0xe7bef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe7bdb0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe7af10;
T_5 ;
    %wait E_0xe36be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
    %wait E_0xe36be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
    %wait E_0xe36be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
    %wait E_0xe36be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
    %wait E_0xe36be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
    %wait E_0xe36be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
    %wait E_0xe36be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
    %wait E_0xe36be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
    %wait E_0xe36be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
    %wait E_0xe36be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
    %wait E_0xe36be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
    %wait E_0xe36be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
    %wait E_0xe36be0;
    %load/vec4 v0xe7bdb0_0;
    %store/vec4 v0xe7be50_0, 0, 1;
    %fork t_1, S_0xe7b240;
    %jmp t_0;
    .scope S_0xe7b240;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe7b480_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe7b480_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe36be0;
    %load/vec4 v0xe7b480_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe7b480_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe7b480_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe7af10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe36d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe7bcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7bae0_0, 0;
    %assign/vec4 v0xe7ba40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe7bdb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe7be50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe24320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7e210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7e670_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe24320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe7e210_0;
    %inv;
    %store/vec4 v0xe7e210_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe24320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe7bc20_0, v0xe7e8f0_0, v0xe7e030_0, v0xe7e0d0_0, v0xe7e170_0, v0xe7e2b0_0, v0xe7e530_0, v0xe7e490_0, v0xe7e3f0_0, v0xe7e350_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe24320;
T_9 ;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe24320;
T_10 ;
    %wait E_0xe36d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe7e5d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7e5d0_0, 4, 32;
    %load/vec4 v0xe7e820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7e5d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe7e5d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7e5d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe7e530_0;
    %load/vec4 v0xe7e530_0;
    %load/vec4 v0xe7e490_0;
    %xor;
    %load/vec4 v0xe7e530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7e5d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7e5d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe7e3f0_0;
    %load/vec4 v0xe7e3f0_0;
    %load/vec4 v0xe7e350_0;
    %xor;
    %load/vec4 v0xe7e3f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7e5d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe7e5d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7e5d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/machine/ece241_2013_q2/iter0/response4/top_module.sv";
