{
    "code": "module TopModule (\n    input logic clk,    // Clock signal, one bit, unsigned\n    input logic ar,     // Asynchronous reset signal, one bit, unsigned\n    input logic d,      // Data input signal, one bit, unsigned\n    output logic q      // Data output signal, one bit, unsigned\n);\n\n    // Initial state for simulation purposes\n    initial begin\n        q = 1'b0;\n    end\n\n    // D flip-flop with asynchronous reset\n    always_ff @(posedge clk or posedge ar) begin\n        if (ar) begin\n            q <= 1'b0; // Asynchronous reset to 0\n        end else begin\n            q <= d;    // Latch data on rising edge of clock\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}