<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p518" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_518{left:659px;bottom:68px;letter-spacing:0.11px;}
#t2_518{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_518{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_518{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_518{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_518{left:69px;bottom:964px;letter-spacing:0.13px;}
#t7_518{left:69px;bottom:941px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t8_518{left:69px;bottom:924px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_518{left:69px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_518{left:69px;bottom:883px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_518{left:69px;bottom:866px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tc_518{left:495px;bottom:873px;}
#td_518{left:511px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_518{left:69px;bottom:849px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#tf_518{left:69px;bottom:833px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_518{left:69px;bottom:816px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_518{left:69px;bottom:791px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_518{left:69px;bottom:774px;letter-spacing:-0.13px;}
#tj_518{left:69px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_518{left:69px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tl_518{left:69px;bottom:716px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tm_518{left:586px;bottom:723px;}
#tn_518{left:600px;bottom:716px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#to_518{left:69px;bottom:700px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tp_518{left:69px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_518{left:69px;bottom:658px;letter-spacing:-0.13px;word-spacing:-0.73px;}
#tr_518{left:69px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_518{left:69px;bottom:625px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tt_518{left:69px;bottom:608px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tu_518{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_518{left:69px;bottom:547px;letter-spacing:0.13px;}
#tw_518{left:69px;bottom:524px;letter-spacing:-0.12px;}
#tx_518{left:69px;bottom:506px;letter-spacing:-0.13px;}
#ty_518{left:69px;bottom:487px;letter-spacing:-0.13px;}
#tz_518{left:69px;bottom:469px;letter-spacing:-0.12px;}
#t10_518{left:69px;bottom:451px;letter-spacing:-0.12px;}
#t11_518{left:69px;bottom:432px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t12_518{left:69px;bottom:395px;letter-spacing:0.14px;word-spacing:-0.08px;}
#t13_518{left:69px;bottom:373px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t14_518{left:69px;bottom:336px;letter-spacing:0.12px;word-spacing:0.02px;}
#t15_518{left:69px;bottom:313px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t16_518{left:69px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_518{left:74px;bottom:1059px;letter-spacing:-0.15px;}
#t18_518{left:182px;bottom:1059px;letter-spacing:-0.12px;}
#t19_518{left:398px;bottom:1059px;letter-spacing:-0.1px;}
#t1a_518{left:398px;bottom:1043px;letter-spacing:-0.15px;}
#t1b_518{left:458px;bottom:1059px;letter-spacing:-0.15px;}
#t1c_518{left:458px;bottom:1043px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1d_518{left:543px;bottom:1059px;letter-spacing:-0.12px;}
#t1e_518{left:74px;bottom:1020px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_518{left:182px;bottom:1020px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1g_518{left:398px;bottom:1020px;letter-spacing:-0.11px;}
#t1h_518{left:458px;bottom:1020px;letter-spacing:-0.1px;}
#t1i_518{left:543px;bottom:1020px;letter-spacing:-0.13px;}

.s1_518{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_518{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_518{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_518{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_518{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_518{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_518{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_518{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts518" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg518Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg518" style="-webkit-user-select: none;"><object width="935" height="1210" data="518/518.svg" type="image/svg+xml" id="pdf518" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_518" class="t s1_518">FLDENV—Load x87 FPU Environment </span>
<span id="t2_518" class="t s2_518">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_518" class="t s1_518">3-408 </span><span id="t4_518" class="t s1_518">Vol. 2A </span>
<span id="t5_518" class="t s3_518">FLDENV—Load x87 FPU Environment </span>
<span id="t6_518" class="t s4_518">Description </span>
<span id="t7_518" class="t s5_518">Loads the complete x87 FPU operating environment from memory into the FPU registers. The source operand spec- </span>
<span id="t8_518" class="t s5_518">ifies the first byte of the operating-environment data in memory. This data is typically written to the specified </span>
<span id="t9_518" class="t s5_518">memory location by a FSTENV or FNSTENV instruction. </span>
<span id="ta_518" class="t s5_518">The FPU operating environment consists of the FPU control word, status word, tag word, instruction pointer, data </span>
<span id="tb_518" class="t s5_518">pointer, and last opcode. Figures 8-9 through 8-12 in the Intel </span>
<span id="tc_518" class="t s6_518">® </span>
<span id="td_518" class="t s5_518">64 and IA-32 Architectures Software Developer’s </span>
<span id="te_518" class="t s5_518">Manual, Volume 1, show the layout in memory of the loaded environment, depending on the operating mode of the </span>
<span id="tf_518" class="t s5_518">processor (protected or real) and the current operand-size attribute (16-bit or 32-bit). In virtual-8086 mode, the </span>
<span id="tg_518" class="t s5_518">real mode layouts are used. </span>
<span id="th_518" class="t s5_518">The FLDENV instruction should be executed in the same operating mode as the corresponding FSTENV/FNSTENV </span>
<span id="ti_518" class="t s5_518">instruction. </span>
<span id="tj_518" class="t s5_518">If one or more unmasked exception flags are set in the new FPU status word, a floating-point exception will be </span>
<span id="tk_518" class="t s5_518">generated upon execution of the next floating-point instruction (except for the no-wait floating-point instructions, </span>
<span id="tl_518" class="t s5_518">see the section titled “Software Exception Handling” in Chapter 8 of the Intel </span>
<span id="tm_518" class="t s6_518">® </span>
<span id="tn_518" class="t s5_518">64 and IA-32 Architectures Software </span>
<span id="to_518" class="t s5_518">Developer’s Manual, Volume 1). To avoid generating exceptions when loading a new environment, clear all the </span>
<span id="tp_518" class="t s5_518">exception flags in the FPU status word that is being loaded. </span>
<span id="tq_518" class="t s5_518">If a page or limit fault occurs during the execution of this instruction, the state of the x87 FPU registers as seen by </span>
<span id="tr_518" class="t s5_518">the fault handler may be different than the state being loaded from memory. In such situations, the fault handler </span>
<span id="ts_518" class="t s5_518">should ignore the status of the x87 FPU registers, handle the fault, and return. The FLDENV instruction will then </span>
<span id="tt_518" class="t s5_518">complete the loading of the x87 FPU registers with no resulting context inconsistency. </span>
<span id="tu_518" class="t s5_518">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="tv_518" class="t s4_518">Operation </span>
<span id="tw_518" class="t s7_518">FPUControlWord := SRC[FPUControlWord]; </span>
<span id="tx_518" class="t s7_518">FPUStatusWord := SRC[FPUStatusWord]; </span>
<span id="ty_518" class="t s7_518">FPUTagWord := SRC[FPUTagWord]; </span>
<span id="tz_518" class="t s7_518">FPUDataPointer := SRC[FPUDataPointer]; </span>
<span id="t10_518" class="t s7_518">FPUInstructionPointer := SRC[FPUInstructionPointer]; </span>
<span id="t11_518" class="t s7_518">FPULastInstructionOpcode := SRC[FPULastInstructionOpcode]; </span>
<span id="t12_518" class="t s4_518">FPU Flags Affected </span>
<span id="t13_518" class="t s5_518">The C0, C1, C2, C3 flags are loaded. </span>
<span id="t14_518" class="t s4_518">Floating-Point Exceptions </span>
<span id="t15_518" class="t s5_518">None; however, if an unmasked exception is loaded in the status word, it is generated upon execution of the next </span>
<span id="t16_518" class="t s5_518">“waiting” floating-point instruction. </span>
<span id="t17_518" class="t s8_518">Opcode </span><span id="t18_518" class="t s8_518">Instruction </span><span id="t19_518" class="t s8_518">64-Bit </span>
<span id="t1a_518" class="t s8_518">Mode </span>
<span id="t1b_518" class="t s8_518">Compat/ </span>
<span id="t1c_518" class="t s8_518">Leg Mode </span>
<span id="t1d_518" class="t s8_518">Description </span>
<span id="t1e_518" class="t s7_518">D9 /4 </span><span id="t1f_518" class="t s7_518">FLDENV m14/28byte </span><span id="t1g_518" class="t s7_518">Valid </span><span id="t1h_518" class="t s7_518">Valid </span><span id="t1i_518" class="t s7_518">Load FPU environment from m14byte or m28byte. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
