Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun  6 10:48:35 2020
| Host         : Ping running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 346 register/latch pins with no clock driven by root clock pin: display/pix_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: keyboard/CLK50MHZ_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: keyboard/keycodev_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: keyboard/keycodev_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: keyboard/keycodev_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: keyboard/keycodev_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: keyboard/keycodev_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: keyboard/keycodev_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: keyboard/keycodev_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: keyboard/keycodev_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1836 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.567        0.000                      0                   62        0.227        0.000                      0                   62        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.567        0.000                      0                   62        0.227        0.000                      0                   62        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.828ns (20.296%)  route 3.252ns (79.704%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    display/CLK_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/H_SCAN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 r  display/H_SCAN_reg[8]/Q
                         net (fo=74, routed)          0.919     6.460    display/H_SCAN_reg__0[8]
    SLICE_X39Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.584 f  display/H_SCAN[0]_i_2/O
                         net (fo=2, routed)           0.419     7.003    display/H_SCAN[0]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.127 f  display/V_SCAN[9]_i_5/O
                         net (fo=12, routed)          1.366     8.493    display/V_SCAN[9]_i_5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.617 r  display/V_SCAN[9]_i_2/O
                         net (fo=9, routed)           0.547     9.164    display/V_SCAN[9]_i_2_n_0
    SLICE_X31Y11         FDRE                                         r  display/V_SCAN_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.442    14.783    display/CLK_IBUF_BUFG
    SLICE_X31Y11         FDRE                                         r  display/V_SCAN_reg[1]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X31Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.731    display/V_SCAN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.828ns (20.507%)  route 3.210ns (79.493%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    display/CLK_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/H_SCAN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 r  display/H_SCAN_reg[8]/Q
                         net (fo=74, routed)          0.919     6.460    display/H_SCAN_reg__0[8]
    SLICE_X39Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.584 f  display/H_SCAN[0]_i_2/O
                         net (fo=2, routed)           0.419     7.003    display/H_SCAN[0]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.127 f  display/V_SCAN[9]_i_5/O
                         net (fo=12, routed)          1.366     8.493    display/V_SCAN[9]_i_5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.617 r  display/V_SCAN[9]_i_2/O
                         net (fo=9, routed)           0.505     9.122    display/V_SCAN[9]_i_2_n_0
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440    14.781    display/CLK_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[2]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X31Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.729    display/V_SCAN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.828ns (20.507%)  route 3.210ns (79.493%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    display/CLK_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/H_SCAN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 r  display/H_SCAN_reg[8]/Q
                         net (fo=74, routed)          0.919     6.460    display/H_SCAN_reg__0[8]
    SLICE_X39Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.584 f  display/H_SCAN[0]_i_2/O
                         net (fo=2, routed)           0.419     7.003    display/H_SCAN[0]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.127 f  display/V_SCAN[9]_i_5/O
                         net (fo=12, routed)          1.366     8.493    display/V_SCAN[9]_i_5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.617 r  display/V_SCAN[9]_i_2/O
                         net (fo=9, routed)           0.505     9.122    display/V_SCAN[9]_i_2_n_0
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440    14.781    display/CLK_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[4]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X31Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.729    display/V_SCAN_reg[4]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.828ns (20.507%)  route 3.210ns (79.493%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    display/CLK_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/H_SCAN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 r  display/H_SCAN_reg[8]/Q
                         net (fo=74, routed)          0.919     6.460    display/H_SCAN_reg__0[8]
    SLICE_X39Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.584 f  display/H_SCAN[0]_i_2/O
                         net (fo=2, routed)           0.419     7.003    display/H_SCAN[0]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.127 f  display/V_SCAN[9]_i_5/O
                         net (fo=12, routed)          1.366     8.493    display/V_SCAN[9]_i_5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.617 r  display/V_SCAN[9]_i_2/O
                         net (fo=9, routed)           0.505     9.122    display/V_SCAN[9]_i_2_n_0
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440    14.781    display/CLK_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[5]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X31Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.729    display/V_SCAN_reg[5]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.828ns (20.544%)  route 3.202ns (79.456%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    display/CLK_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/H_SCAN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 r  display/H_SCAN_reg[8]/Q
                         net (fo=74, routed)          0.919     6.460    display/H_SCAN_reg__0[8]
    SLICE_X39Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.584 f  display/H_SCAN[0]_i_2/O
                         net (fo=2, routed)           0.419     7.003    display/H_SCAN[0]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.127 f  display/V_SCAN[9]_i_5/O
                         net (fo=12, routed)          1.366     8.493    display/V_SCAN[9]_i_5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.617 r  display/V_SCAN[9]_i_2/O
                         net (fo=9, routed)           0.498     9.115    display/V_SCAN[9]_i_2_n_0
    SLICE_X31Y12         FDRE                                         r  display/V_SCAN_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.782    display/CLK_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  display/V_SCAN_reg[6]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X31Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.730    display/V_SCAN_reg[6]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.828ns (20.544%)  route 3.202ns (79.456%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    display/CLK_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/H_SCAN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 r  display/H_SCAN_reg[8]/Q
                         net (fo=74, routed)          0.919     6.460    display/H_SCAN_reg__0[8]
    SLICE_X39Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.584 f  display/H_SCAN[0]_i_2/O
                         net (fo=2, routed)           0.419     7.003    display/H_SCAN[0]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.127 f  display/V_SCAN[9]_i_5/O
                         net (fo=12, routed)          1.366     8.493    display/V_SCAN[9]_i_5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.617 r  display/V_SCAN[9]_i_2/O
                         net (fo=9, routed)           0.498     9.115    display/V_SCAN[9]_i_2_n_0
    SLICE_X31Y12         FDRE                                         r  display/V_SCAN_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.782    display/CLK_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  display/V_SCAN_reg[7]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X31Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.730    display/V_SCAN_reg[7]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.828ns (20.544%)  route 3.202ns (79.456%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    display/CLK_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/H_SCAN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 r  display/H_SCAN_reg[8]/Q
                         net (fo=74, routed)          0.919     6.460    display/H_SCAN_reg__0[8]
    SLICE_X39Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.584 f  display/H_SCAN[0]_i_2/O
                         net (fo=2, routed)           0.419     7.003    display/H_SCAN[0]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.127 f  display/V_SCAN[9]_i_5/O
                         net (fo=12, routed)          1.366     8.493    display/V_SCAN[9]_i_5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.617 r  display/V_SCAN[9]_i_2/O
                         net (fo=9, routed)           0.498     9.115    display/V_SCAN[9]_i_2_n_0
    SLICE_X31Y12         FDRE                                         r  display/V_SCAN_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.782    display/CLK_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  display/V_SCAN_reg[8]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X31Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.730    display/V_SCAN_reg[8]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.828ns (20.544%)  route 3.202ns (79.456%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    display/CLK_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/H_SCAN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 r  display/H_SCAN_reg[8]/Q
                         net (fo=74, routed)          0.919     6.460    display/H_SCAN_reg__0[8]
    SLICE_X39Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.584 f  display/H_SCAN[0]_i_2/O
                         net (fo=2, routed)           0.419     7.003    display/H_SCAN[0]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.127 f  display/V_SCAN[9]_i_5/O
                         net (fo=12, routed)          1.366     8.493    display/V_SCAN[9]_i_5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.617 r  display/V_SCAN[9]_i_2/O
                         net (fo=9, routed)           0.498     9.115    display/V_SCAN[9]_i_2_n_0
    SLICE_X31Y12         FDRE                                         r  display/V_SCAN_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    14.782    display/CLK_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  display/V_SCAN_reg[9]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X31Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.730    display/V_SCAN_reg[9]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.828ns (20.554%)  route 3.200ns (79.446%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    display/CLK_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/H_SCAN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 r  display/H_SCAN_reg[8]/Q
                         net (fo=74, routed)          0.919     6.460    display/H_SCAN_reg__0[8]
    SLICE_X39Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.584 f  display/H_SCAN[0]_i_2/O
                         net (fo=2, routed)           0.419     7.003    display/H_SCAN[0]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.127 f  display/V_SCAN[9]_i_5/O
                         net (fo=12, routed)          1.366     8.493    display/V_SCAN[9]_i_5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.617 r  display/V_SCAN[9]_i_2/O
                         net (fo=9, routed)           0.496     9.113    display/V_SCAN[9]_i_2_n_0
    SLICE_X32Y13         FDRE                                         r  display/V_SCAN_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440    14.781    display/CLK_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  display/V_SCAN_reg[3]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X32Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.729    display/V_SCAN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.319%)  route 2.882ns (77.681%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    display/CLK_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/H_SCAN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 f  display/H_SCAN_reg[8]/Q
                         net (fo=74, routed)          0.919     6.460    display/H_SCAN_reg__0[8]
    SLICE_X39Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.584 r  display/H_SCAN[0]_i_2/O
                         net (fo=2, routed)           0.419     7.003    display/H_SCAN[0]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.127 r  display/V_SCAN[9]_i_5/O
                         net (fo=12, routed)          0.867     7.993    display/V_SCAN[9]_i_5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.117 r  display/V_SCAN[9]_i_1/O
                         net (fo=9, routed)           0.677     8.794    display/V_SCAN[9]_i_1_n_0
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.440    14.781    display/CLK_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[2]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X31Y13         FDRE (Setup_fdre_C_R)       -0.429    14.505    display/V_SCAN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  5.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.145%)  route 0.145ns (43.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    display/CLK_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  display/H_SCAN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  display/H_SCAN_reg[1]/Q
                         net (fo=9, routed)           0.145     1.731    display/H_SCAN_reg__0[1]
    SLICE_X37Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.776 r  display/H_SCAN[4]_i_1/O
                         net (fo=1, routed)           0.000     1.776    display/p_0_in__0[4]
    SLICE_X37Y9          FDRE                                         r  display/H_SCAN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    display/CLK_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/H_SCAN_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.091     1.549    display/H_SCAN_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 display/counter1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.560     1.443    display/CLK_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  display/counter1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  display/counter1_reg[14]/Q
                         net (fo=2, routed)           0.067     1.674    display/counter1[14]
    SLICE_X34Y38         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.823 r  display/counter1_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    display/counter1_reg[15]_i_1_n_5
    SLICE_X34Y38         FDRE                                         r  display/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    display/CLK_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  display/counter1_reg[15]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.134     1.577    display/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.567%)  route 0.175ns (48.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    display/CLK_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/H_SCAN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  display/H_SCAN_reg[8]/Q
                         net (fo=74, routed)          0.175     1.761    display/H_SCAN_reg__0[8]
    SLICE_X37Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  display/H_SCAN[9]_i_2/O
                         net (fo=1, routed)           0.000     1.806    display/p_0_in__0[9]
    SLICE_X37Y10         FDRE                                         r  display/H_SCAN_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.957    display/CLK_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  display/H_SCAN_reg[9]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.091     1.551    display/H_SCAN_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.444    display/CLK_IBUF_BUFG
    SLICE_X31Y11         FDRE                                         r  display/V_SCAN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  display/V_SCAN_reg[1]/Q
                         net (fo=22, routed)          0.193     1.778    display/V_SCAN[1]
    SLICE_X31Y11         LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  display/V_SCAN[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    display/V_SCAN0[1]
    SLICE_X31Y11         FDRE                                         r  display/V_SCAN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.957    display/CLK_IBUF_BUFG
    SLICE_X31Y11         FDRE                                         r  display/V_SCAN_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X31Y11         FDRE (Hold_fdre_C_D)         0.091     1.535    display/V_SCAN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.183ns (45.655%)  route 0.218ns (54.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    display/CLK_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/H_SCAN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  display/H_SCAN_reg[2]/Q
                         net (fo=9, routed)           0.218     1.804    display/H_SCAN_reg__0[2]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.042     1.846 r  display/H_SCAN[3]_i_1/O
                         net (fo=1, routed)           0.000     1.846    display/p_0_in__0[3]
    SLICE_X39Y9          FDRE                                         r  display/H_SCAN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    display/CLK_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/H_SCAN_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.107     1.552    display/H_SCAN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.986%)  route 0.202ns (52.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    display/CLK_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  display/V_SCAN_reg[2]/Q
                         net (fo=16, routed)          0.202     1.785    display/V_SCAN[2]
    SLICE_X31Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  display/V_SCAN[5]_i_1/O
                         net (fo=1, routed)           0.000     1.830    display/V_SCAN0[5]
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.827     1.954    display/CLK_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[5]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X31Y13         FDRE (Hold_fdre_C_D)         0.092     1.534    display/V_SCAN_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    display/CLK_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  display/V_SCAN_reg[2]/Q
                         net (fo=16, routed)          0.204     1.787    display/V_SCAN[2]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.045     1.832 r  display/V_SCAN[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    display/V_SCAN0[2]
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.827     1.954    display/CLK_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X31Y13         FDRE (Hold_fdre_C_D)         0.091     1.533    display/V_SCAN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.496%)  route 0.206ns (52.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.442    display/CLK_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  display/V_SCAN_reg[2]/Q
                         net (fo=16, routed)          0.206     1.789    display/V_SCAN[2]
    SLICE_X31Y13         LUT5 (Prop_lut5_I1_O)        0.045     1.834 r  display/V_SCAN[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    display/V_SCAN0[4]
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.827     1.954    display/CLK_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  display/V_SCAN_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X31Y13         FDRE (Hold_fdre_C_D)         0.092     1.534    display/V_SCAN_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.598%)  route 0.205ns (52.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.444    display/CLK_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  display/H_SCAN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  display/H_SCAN_reg[0]/Q
                         net (fo=10, routed)          0.205     1.790    display/H_SCAN_reg__0[0]
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  display/H_SCAN[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    display/p_0_in__0[0]
    SLICE_X39Y10         FDRE                                         r  display/H_SCAN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.957    display/CLK_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  display/H_SCAN_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.091     1.535    display/H_SCAN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 display/H_SCAN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/H_SCAN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.058%)  route 0.218ns (53.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    display/CLK_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/H_SCAN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  display/H_SCAN_reg[2]/Q
                         net (fo=9, routed)           0.218     1.804    display/H_SCAN_reg__0[2]
    SLICE_X39Y9          LUT4 (Prop_lut4_I1_O)        0.045     1.849 r  display/H_SCAN[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    display/p_0_in__0[2]
    SLICE_X39Y9          FDRE                                         r  display/H_SCAN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    display/CLK_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/H_SCAN_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.091     1.536    display/H_SCAN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y10   display/H_SCAN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y9    display/H_SCAN_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y9    display/H_SCAN_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y9    display/H_SCAN_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y9    display/H_SCAN_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y9    display/H_SCAN_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y9    display/H_SCAN_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y9    display/H_SCAN_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y9    display/H_SCAN_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y10   display/H_SCAN_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    display/H_SCAN_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y9    display/H_SCAN_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y9    display/H_SCAN_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y9    display/H_SCAN_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    display/H_SCAN_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y9    display/H_SCAN_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y9    display/H_SCAN_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y9    display/H_SCAN_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y10   display/H_SCAN_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y13   display/V_SCAN_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y13   display/V_SCAN_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y13   display/V_SCAN_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y13   display/V_SCAN_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   display/counter1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   display/counter1_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   display/counter1_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   display/pix_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y10   display/H_SCAN_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y10   display/H_SCAN_reg[0]/C



