module timing (
    input clk,
    input [7:0] a,
    input [7:0] b,
    output [31:0] c
  );
   
  reg [7:0] a_d, a_q, b_d, b_q;
  reg [31:0] c_d, c_q;
   
  assign c = c_q;
   
  always @(*) begin
    a_d = a;
    b_d = b;
    c_d = (a_q * a_q) * (a_q * a_q) * (b_q * b_q) * (b_q * b_q);
  end
   
  always @(posedge clk) begin
    a_q <= a_d;
    b_q <= b_d;
    c_q <= c_d;
  end
   
endmodule