<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_fsm_block_0_1_synth_1" LaunchDir="/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/design_1_fsm_block_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fsm_block_0_2_synth_1" LaunchDir="/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/design_1_fsm_block_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fsm_block_0_3_synth_1" LaunchDir="/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/design_1_fsm_block_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fsm_block_0_4_synth_1" LaunchDir="/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/design_1_fsm_block_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fsm_block_0_5_synth_1" LaunchDir="/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/design_1_fsm_block_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fsm_block_0_6_synth_1" LaunchDir="/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/design_1_fsm_block_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fsm_block_0_7_synth_1" LaunchDir="/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/design_1_fsm_block_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_fsm_block_0_1_synth_1"/>
		<Parent Id="design_1_fsm_block_0_2_synth_1"/>
		<Parent Id="design_1_fsm_block_0_3_synth_1"/>
		<Parent Id="design_1_fsm_block_0_4_synth_1"/>
		<Parent Id="design_1_fsm_block_0_5_synth_1"/>
		<Parent Id="design_1_fsm_block_0_6_synth_1"/>
		<Parent Id="design_1_fsm_block_0_7_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_fsm_block_0_1_synth_1"/>
		<Parent Id="design_1_fsm_block_0_2_synth_1"/>
		<Parent Id="design_1_fsm_block_0_3_synth_1"/>
		<Parent Id="design_1_fsm_block_0_4_synth_1"/>
		<Parent Id="design_1_fsm_block_0_5_synth_1"/>
		<Parent Id="design_1_fsm_block_0_6_synth_1"/>
		<Parent Id="design_1_fsm_block_0_7_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

