<!-- Generated by VerilogToXML 1.3.0 at 2011-11-07 11:38:30 -->
<!-- included ".//home/m0001/rl0003/product/div-micom-ice/data/proj/RL78/Common/FICE/trunk/test/FMake/tp/test002.v" -->
<source_text>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>TOP</IDENTIFIER>
      </name_of_module>
      <list_of_ports/>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>pull_down000</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>pull_down001</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>SubA</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>sub0</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <module_port_connection>
                <expression>
                  <primary>
                    <IDENTIFIER>pull_down000</IDENTIFIER>
                  </primary>
                </expression>
              </module_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>TBCLL</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>pulldown0</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <module_port_connection>
                <expression>
                  <primary>
                    <IDENTIFIER>pull_down000</IDENTIFIER>
                  </primary>
                </expression>
              </module_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>SubA</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>sub1</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>In</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>pull_down001</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>TBCLL</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>pulldown1</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>Out</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>pull_down001</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>SubA</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>In</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>In</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>TBCLL</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>Out</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>Out</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>Out</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <number>
                    <UNSIGNED_NUMBER>1</UNSIGNED_NUMBER>
                    <BASE>&apos;b</BASE>
                    <NUMBER>0</NUMBER>
                  </number>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
</source_text>
