name: FLASH
description: FLASH address block description
groupName: FLASH
baseAddress: 1073881088
registers:
- name: FLASH_ACR
  displayName: FLASH_ACR
  description: FLASH access control register
  addressOffset: 0
  size: 32
  resetValue: 19
  resetMask: 4294967295
  fields:
  - name: LATENCY
    description: "Read latency\nThese bits are used to control the number of wait
      states used during read operations on both nonvolatile memory banks. The application
      software has to program them to the correct value depending on the embedded
      flash memory interface frequency and voltage conditions.\n...\nNote: No check
      is performed by hardware to verify that the configuration is correct."
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: zero wait states used to read a word from nonvolatile memory
      value: 0
    - name: B_0x1
      description: one wait state used to read a word from nonvolatile memory
      value: 1
    - name: B_0x2
      description: two wait states used to read a word from nonvolatile memory
      value: 2
    - name: B_0x7
      description: seven wait states used to read a word from nonvolatile memory
      value: 7
    - name: B_0xF
      description: 15 wait states used to read a word from nonvolatile memory
      value: 15
  - name: WRHIGHFREQ
    description: "Flash signal delay \nThese bits are used to control the delay between
      nonvolatile memory signals during programming operations. Application software
      has to program them to the correct value depending on the embedded flash memory
      interface frequency. Please refer to Table44 for details.\nNote: No check is
      performed to verify that the configuration is correct. \nNote: Two WRHIGHFREQ
      values can be selected for some frequencies."
    bitOffset: 4
    bitWidth: 2
    access: read-write
  - name: PRFTEN
    description: "Prefetch enable. When bit value is modified, user must read back
      ACR register to be sure PRFTEN has been taken into account.\nBits used to control
      the prefetch."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: prefetch disabled.
      value: 0
    - name: B_0x1
      description: prefetch enabled when latency is at least one wait state.
      value: 1
- name: FLASH_NSKEYR
  displayName: FLASH_NSKEYR
  description: FLASH non-secure key register
  addressOffset: 4
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: NSKEY
    description: Non-volatile memory non-secure configuration access unlock key
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: FLASH_SECKEYR
  displayName: FLASH_SECKEYR
  description: FLASH secure key register
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SECKEY
    description: Non-volatile memory secure configuration access unlock key
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: FLASH_OPTKEYR
  displayName: FLASH_OPTKEYR
  description: FLASH option key register
  addressOffset: 12
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: OPTKEY
    description: FLASH option bytes control access unlock key
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: FLASH_NSOBKKEYR
  displayName: FLASH_NSOBKKEYR
  description: FLASH non-secure OBK key register
  addressOffset: 16
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: NSOBKKEY
    description: FLASH non-secure option bytes keys control access unlock key
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: FLASH_SECOBKKEYR
  displayName: FLASH_SECOBKKEYR
  description: FLASH secure OBK key register
  addressOffset: 20
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SECOBKKEY
    description: FLASH secure option bytes keys control access unlock key
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: FLASH_OPSR
  displayName: FLASH_OPSR
  description: FLASH operation status register
  addressOffset: 24
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: ADDR_OP
    description: Interrupted operation address
    bitOffset: 0
    bitWidth: 20
    access: read-only
  - name: DATA_OP
    description: "Flash high-cycle data area operation interrupted\nIt indicates if
      flash high-cycle data area is concerned by operation."
    bitOffset: 21
    bitWidth: 1
    access: read-only
  - name: BK_OP
    description: "Interrupted operation bank\nIt indicates which bank was concerned
      by operation."
    bitOffset: 22
    bitWidth: 1
    access: read-only
  - name: SYSF_OP
    description: "Operation in system flash memory interrupted \nIndicates that reset
      interrupted an ongoing operation in system flash."
    bitOffset: 23
    bitWidth: 1
    access: read-only
  - name: OTP_OP
    description: "OTP operation interrupted\nIndicates that reset interrupted an ongoing
      operation in OTP area (or OBKeys area)."
    bitOffset: 24
    bitWidth: 1
    access: read-only
  - name: CODE_OP
    description: Flash memory operation code
    bitOffset: 29
    bitWidth: 3
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No flash operation on going during previous reset
      value: 0
    - name: B_0x1
      description: Single write operation interrupted
      value: 1
    - name: B_0x2
      description: OBK alternate sector erase
      value: 2
    - name: B_0x3
      description: Sector erase operation interrupted
      value: 3
    - name: B_0x4
      description: Bank erase operation interrupted
      value: 4
    - name: B_0x5
      description: Mass erase operation interrupted
      value: 5
    - name: B_0x6
      description: Option change operation interrupted
      value: 6
    - name: B_0x7
      description: OBK swap sector request
      value: 7
- name: FLASH_OPTCR
  displayName: FLASH_OPTCR
  description: FLASH option control register
  addressOffset: 28
  size: 32
  resetValue: 1
  resetMask: 268435455
  fields:
  - name: OPTLOCK
    description: "FLASH_OPTCR lock option configuration bit\nThe OPTLOCK bit locks
      the FLASH_OPTCR register as well as all _PRG registers. The correct write sequence
      to FLASH_OPTKEYR register unlocks this bit. If a wrong sequence is executed,
      or the unlock sequence to FLASH_OPTKEYR is performed twice, this bit remains
      locked until next system reset. \nIt is possible to set OPTLOCK by programming
      it to 1. When set to 1, a new unlock sequence is mandatory to unlock it. When
      OPTLOCK changes from 0 to 1, the others bits of FLASH_OPTCR register do not
      change."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FLASH_OPTCR register unlocked
      value: 0
    - name: B_0x1
      description: FLASH_OPTCR register locked.
      value: 1
  - name: OPTSTRT
    description: "Option byte start change option configuration bit\nOPTSTRT triggers
      an option byte change operation. The user can set OPTSTRT only when the OPTLOCK
      bit is cleared to 0. It is set only by Software and cleared when the option
      byte change is completed or an error occurs (PGSERR or OPTCHANGEERR). It is
      reseted at the same time as BSY bit.\nThe user application cannot modify any
      FLASH_XXX_PRG flash interface register until the option change operation has
      been completed.\nBefore setting this bit, the user has to write the required
      values in the FLASH_XXX_PRG registers. The FLASH_XXX_PRG registers are locked
      until the option byte change operation has been executed in nonvolatile memory."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: SWAP_BANK
    description: "Bank swapping option configuration bit\nSWAP_BANK controls whether
      Bank1 and Bank2 are swapped or not. This bit is loaded with the SWAP_BANK bit
      of FLASH_OPTSR_CUR register only after reset or POR."
    bitOffset: 31
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Bank1 and Bank2 not swapped
      value: 0
    - name: B_0x1
      description: Bank1 and Bank2 swapped
      value: 1
- name: FLASH_NSSR
  displayName: FLASH_NSSR
  description: FLASH non-secure status register
  addressOffset: 32
  size: 32
  resetValue: 0
  resetMask: 4294967280
  fields:
  - name: BSY
    description: "busy flag\nBSY flag indicates that a flash memory is busy by an
      operation (write, erase, option byte change, OBK operation). It is set at the
      beginning of a flash memory operation and cleared when the operation finishes,
      or an error occurs."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no programming, erase or option byte change operation being 
        executed
      value: 0
    - name: B_0x1
      description: programming, erase or option byte change operation being 
        executed
      value: 1
  - name: WBNE
    description: "write buffer not empty flag \nWBNE flag is set when the flash interface
      is waiting for new data to complete the write buffer. In this state, the write
      buffer is not empty. WBNE is reset by hardware each time the write buffer is
      complete or the write buffer is emptied following one of the event below:\n\
      the application software forces the write operation using FW bit in FLASH_NSCR\n\
      the embedded flash memory detects an error that involves data loss\nThis bit
      cannot be reset by software writing 0 directly. To reset it, clear the write
      buffer by performing any of the above listed actions, or send the missing data."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: write buffer empty or full
      value: 0
    - name: B_0x1
      description: write buffer waiting data to complete
      value: 1
  - name: DBNE
    description: "data buffer not empty flag \nDBNE flag is set when the flash interface
      is processing 6-bits ECC data in dedicated buffer. This bit cannot be set to
      0 by software. The hardware resets it once the buffer is free."
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: data buffer not used
      value: 0
    - name: B_0x1
      description: data buffer used, wait
      value: 1
  - name: EOP
    description: "end of operation flag\nEOP flag is set when a operation (program/erase)
      completes. An interrupt is generated if the EOPIE is set to 1. It is not necessary
      to reset EOP before starting a new operation. EOP bit is cleared by writing
      1 to CLR_EOP bit in FLASH_NSCCR register."
    bitOffset: 16
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no operation completed
      value: 0
    - name: B_0x1
      description: a operation completed
      value: 1
  - name: WRPERR
    description: "write protection error flag\nWRPERR flag is raised when a protection
      error occurs during a program operation. An interrupt is also generated if the
      WRPERRIE is set to 1. Writing 1 to CLR_WRPERR bit in FLASH_NSCCR register clears
      WRPERR."
    bitOffset: 17
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no write protection error occurred
      value: 0
    - name: B_0x1
      description: a write protection error occurred
      value: 1
  - name: PGSERR
    description: "programming sequence error flag\nPGSERR flag is raised when a sequence
      error occurs. An interrupt is generated if the PGSERRIE bit is set to 1. Writing
      1 to CLR_PGSERR bit in FLASH_NSCCR register clears PGSERR."
    bitOffset: 18
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no sequence error occurred
      value: 0
    - name: B_0x1
      description: a sequence error occurred
      value: 1
  - name: STRBERR
    description: "strobe error flag \nSTRBERR flag is raised when a strobe error occurs
      (when the master attempts to write several times the same byte in the write
      buffer). An interrupt is generated if the STRBERRIE bit is set to 1. Writing
      1 to CLR_STRBERR bit in FLASH_NSCCR register clears STRBERR."
    bitOffset: 19
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no strobe error occurred
      value: 0
    - name: B_0x1
      description: a strobe error occurred
      value: 1
  - name: INCERR
    description: "inconsistency error flag\nNSINCERR flag is raised when a inconsistency
      error occurs. An interrupt is generated if INCERRIE is set to 1. Writing 1 to
      CLR_INCERR bit in the FLASH_NSCCR register clears NSINCERR."
    bitOffset: 20
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no inconsistency error occurs
      value: 0
    - name: B_0x1
      description: a inconsistency error occurs
      value: 1
  - name: OBKERR
    description: "OBK general error flag\nOBKERR flag is raised when the OBK-HDPL
      signal from the SBS does not match the HDPL value associated with the key slot
      during access to the key location. Alternatively also when the ALT_SECT is unexpectedly
      changed while the write buffer is being filled."
    bitOffset: 21
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no OBK general error occurred
      value: 0
    - name: B_0x1
      description: an OBK general error occurred
      value: 1
  - name: OBKWERR
    description: "OBK write error flag\nOBKWERR flag is raised when the address is
      not virgin on a write access to the OBK storage. Alternatively also when the
      OBK selector in the alternate sector is not virgin during a swap operation."
    bitOffset: 22
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no OBK write error occurred
      value: 0
    - name: B_0x1
      description: an OBK write error occurred
      value: 1
  - name: OPTCHANGEERR
    description: "Option byte change error flag \nOPTCHANGEERR flag indicates that
      an error occurred during an option byte change operation. When OPTCHANGEERR
      is set to 1, the option byte change operation did not successfully complete.
      An interrupt is generated when this flag is raised if the OPTCHANGEERRIE bit
      of FLASH_NSCR register is set to 1. \nWriting 1 to CLR_OPTCHANGEERR of register
      FLASH_NSCCR clears OPTCHANGEERR.\nNote: The OPTSTRT bit in FLASH_OPTCR cannot
      be set while OPTCHANGEERR is set."
    bitOffset: 23
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no option byte change errors occurred
      value: 0
    - name: B_0x1
      description: one or more errors occurred during an option byte change 
        operation.
      value: 1
- name: FLASH_SECSR
  displayName: FLASH_SECSR
  description: FLASH secure status register
  addressOffset: 36
  size: 32
  resetValue: 0
  resetMask: 4294967280
  fields:
  - name: BSY
    description: "busy flag\nBSY flag indicates that a FLASH memory is busy (write,
      erase, option byte change, OBK operations). It is set at the beginning of a
      flash memory operation and cleared when the operation finishes or an error occurs."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no programming, erase or option byte change operation being 
        executed
      value: 0
    - name: B_0x1
      description: programming, erase or option byte change operation being 
        executed
      value: 1
  - name: WBNE
    description: "write buffer not empty flag \nWBNE flag is set when the flash interface
      is waiting for new data to complete the write buffer. In this state, the write
      buffer is not empty. WBNE is reset by hardware each time the write buffer is
      complete or the write buffer is emptied following one of the event below:\n\
      the application software forces the write operation using FW bit in FLASH_SECCR\n\
      the flash interface detects an error that involves data loss\nThis bit cannot
      be reset by writing 0 directly by software. To reset it, clear the write buffer
      by performing any of the above listed actions, or send the missing data."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: write buffer empty or full
      value: 0
    - name: B_0x1
      description: write buffer waiting data to complete
      value: 1
  - name: DBNE
    description: "data buffer not empty flag \nDBNE flag is set when the embedded
      flash memory interface is processing 6-bits ECC data in dedicated buffer. This
      bit cannot be set to 0 by software. The hardware resets it once the buffer is
      free."
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: data buffer not used
      value: 0
    - name: B_0x1
      description: data buffer used, wait
      value: 1
  - name: EOP
    description: "end of operation flag\nEOP flag is set when a operation (program/erase)
      completes. An interrupt is generated if the EOPIE is set to. It is not necessary
      to reset EOP before starting a new operation. EOP bit is cleared by writing
      1 to CLR_EOP bit in FLASH_SECCCR register."
    bitOffset: 16
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no operation completed
      value: 0
    - name: B_0x1
      description: a operation completed
      value: 1
  - name: WRPERR
    description: "write protection error flag\nWRPERR flag is raised when a protection
      error occurs during a program operation. An interrupt is also generated if the
      WRPERRIE is set to 1. Writing 1 to CLR_WRPERR bit in FLASH_SECCCR register clears
      WRPERR."
    bitOffset: 17
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no write protection error occurred
      value: 0
    - name: B_0x1
      description: a write protection error occurred
      value: 1
  - name: PGSERR
    description: "programming sequence error flag\nPGSERR flag is raised when a sequence
      error occurs. An interrupt is generated if the PGSERRIE bit is set to 1. Writing
      1 to CLR_PGSERR bit in FLASH_SECCCR register clears PGSERR."
    bitOffset: 18
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no sequence error occurred
      value: 0
    - name: B_0x1
      description: a sequence error occurred
      value: 1
  - name: STRBERR
    description: "strobe error flag \nSTRBERR flag is raised when a strobe error occurs
      (when the master attempts to write several times the same byte in the write
      buffer). An interrupt is generated if the STRBERRIE bit is set to 1. Writing
      1 to CLR_STRBERR bit in FLASH_SECCCR register clears STRBERR."
    bitOffset: 19
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no strobe error occurred
      value: 0
    - name: B_0x1
      description: a strobe error occurred
      value: 1
  - name: INCERR
    description: "inconsistency error flag\nINCERR flag is raised when a inconsistency
      error occurs. An interrupt is generated if INCERRIE is set to 1. Writing 1 to
      CLR_INCERR bit in the FLASH_SECCCR register clears INCERR."
    bitOffset: 20
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no inconsistency error occurred
      value: 0
    - name: B_0x1
      description: a inconsistency error occurred
      value: 1
  - name: OBKERR
    description: "OBK general error flag\nOBKERR flag is raised when the OBK-HDPL
      signal from the SBS does not match the HDPL value associated with the key slot
      during access to the key location. Alternatively also when the ALT_SECT is unexpectedly
      changed while the write buffer is being filled."
    bitOffset: 21
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no OBK general error occurred
      value: 0
    - name: B_0x1
      description: an OBK general error occurred
      value: 1
  - name: OBKWERR
    description: "OBK write error flag\nOBKWERR flag is raised when the address is
      not virgin on a write access to the OBK storage. Alternatively also when the
      OBK selector in the alternate sector is not virgin during a swap operation."
    bitOffset: 22
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no OBK write error occurred
      value: 0
    - name: B_0x1
      description: an OBK write error occurred
      value: 1
- name: FLASH_NSCR
  displayName: FLASH_NSCR
  description: FLASH non-secure control register
  addressOffset: 40
  size: 32
  resetValue: 1
  resetMask: 4294967295
  fields:
  - name: LOCK
    description: "configuration lock bit\nThis bit locks the FLASH_NSCR register.
      The correct write sequence to FLASH_NSKEYR register unlocks this bit. If a wrong
      sequence is executed, or if the unlock sequence to FLASH_NSKEYR is performed
      twice, this bit remains locked until the next system reset. \nLOCK can be set
      by programming it to 1. When set to 1, a new unlock sequence is mandatory to
      unlock it. When LOCK changes from 0 to 1, the other bits of FLASH_NSCR register
      do not change."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FLASH_NSCR register unlocked
      value: 0
    - name: B_0x1
      description: FLASH_NSCR register locked
      value: 1
  - name: PG
    description: "programming control bit\nPG can be programmed only when LOCK is
      cleared to 0. \nPG allows programming in Bank1 and Bank2."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: programming disabled
      value: 0
    - name: B_0x1
      description: programming enabled
      value: 1
  - name: SER
    description: "sector erase request\nSetting SER bit to 1 requests a sector erase.
      SER can be programmed only when LOCK is cleared to 0. \nIf MER and SER are also
      set, a PGSERR is raised."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sector erase not requested
      value: 0
    - name: B_0x1
      description: sector erase requested
      value: 1
  - name: BER
    description: "erase request\nSetting BER bit to 1 requests a bank erase operation
      (user flash memory only). BER can be programmed only when LOCK is cleared to
      0. \nIf MER and SER are also set, a PGSERR is raised.\nNote: Write protection
      error is triggered when a bank erase is required and some sectors are protected."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: bank erase not requested
      value: 0
    - name: B_0x1
      description: bank erase requested
      value: 1
  - name: FW
    description: "write forcing control bit\nFW forces a write operation even if the
      write buffer is not full. In this case all bits not written are set to 1 by
      hardware. FW can be programmed only when LOCK is cleared to 0. \nThe embedded
      flash memory resets FW when the corresponding operation has been acknowledged.\
      \ \nNote: Using a force-write operation prevents the application from updating
      later the missing bits with something else than 1, because it is likely that
      it leads to permanent ECC error.\nWrite forcing is effective only if the write
      buffer is not empty and was filled by non-secure access (in particular, FW does
      not start several write operations when the force-write operations are performed
      consecutively). \nSince there is just one write buffer, FW can force a write
      in bank1 or bank2."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: STRT
    description: "erase start control bit\nSTRT bit is used to start a sector erase
      or a bank erase operation. STRT can be programmed only when LOCK is cleared
      to 0. \nSTRT is reset at the end of the operation or when an error occurs. It
      cannot be reseted by software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: SNB
    description: "sector erase selection number\nThese bits are used to select the
      target sector for an erase operation (they are unused otherwise). SNB can be
      programmed only when LOCK is cleared to 0.\n.."
    bitOffset: 6
    bitWidth: 7
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: Sector 0 selected
      value: 0
    - name: B_0x01
      description: Sector 1 selected
      value: 1
    - name: B_0x7F
      description: Sector 127 selected
      value: 127
  - name: MER
    description: "Mass erase request\nSetting MER bit to 1 requests a mass erase operation
      (user flash memory only). MER can be programmed only when LOCK is cleared to
      0. \nIf BER or SER are both set, a PGSERR is raised.\nError is triggered when
      a mass erase is required and some sectors are protected."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: mass erase not requested
      value: 0
    - name: B_0x1
      description: mass erase requested
      value: 1
  - name: EOPIE
    description: "end of operation interrupt control bit\nSetting EOPIE bit to 1 enables
      the generation of an interrupt at the end of a program or erase operation. EOPIE
      can be programmed only when LOCK is cleared to 0."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt generated at the end of operation.
      value: 0
    - name: B_0x1
      description: interrupt enabled when at the end of operation
      value: 1
  - name: WRPERRIE
    description: "write protection error interrupt enable bit\nWhen this bit is set
      to 1, an interrupt is generated when a protection error occurs during a program
      operation. WRPERRIE can be programmed only when LOCK is cleared to 0."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt generated when a protection error occurs
      value: 0
    - name: B_0x1
      description: interrupt generated when a protection error occurs
      value: 1
  - name: PGSERRIE
    description: "programming sequence error interrupt enable bit\nWhen this bit is
      set to 1, an interrupt is generated when a sequence error occurs during a program
      operation. PGSERRIE can be programmed only when LOCK is cleared to 0."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt generated when a sequence error occurs
      value: 0
    - name: B_0x1
      description: interrupt generated when sequence error occurs
      value: 1
  - name: STRBERRIE
    description: "strobe error interrupt enable bit\nWhen STRBERRIE bit is set to
      1, an interrupt is generated when a strobe error occurs (the master programs
      several times the same byte in the write buffer) during a write operation. STRBERRIE
      can be programmed only when LOCK is cleared to 0."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt generated when a strobe error occurs
      value: 0
    - name: B_0x1
      description: interrupt generated when strobe error occurs.
      value: 1
  - name: INCERRIE
    description: "inconsistency error interrupt enable bit\nWhen INCERRIE bit is set
      to 1, an interrupt is generated when an inconsistency error occurs during a
      write operation. INCERRIE can be programmed only when LOCK is cleared to 0."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt generated when a inconsistency error occurs
      value: 0
    - name: B_0x1
      description: interrupt generated when a inconsistency error occurs.
      value: 1
  - name: OBKERRIE
    description: "OBK general error interrupt enable bit\nOBKERRIE enables generating
      an interrupt in case of OBK specific access error. This bit can be programmed
      only when LOCK bit is cleared to 0."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt is generated on OBK general access error
      value: 0
    - name: B_0x1
      description: an interrupt is generated on OBK general access error
      value: 1
  - name: OBKWERRIE
    description: "OBK write error interrupt enable bit\nOBKWERRIE enables generation
      of interrupt in case of OBK specific write error. This bit can be programmed
      only when LOCK bit is cleared to 0."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt is generated on OBK write error
      value: 0
    - name: B_0x1
      description: an interrupt is generated on OBK write error
      value: 1
  - name: OPTCHANGEERRIE
    description: "Option byte change error interrupt enable bit\nThis bit controls
      if an interrupt must be generated when an error occurs during an option byte
      change. It can be programmed only when LOCK bit is cleared to 0."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt is generated when an error occurs during an 
        option byte change
      value: 0
    - name: B_0x1
      description: an interrupt is generated when and error occurs during an 
        option byte change.
      value: 1
  - name: BKSEL
    description: "Bank selector bit\nBKSEL can only be programmed when LOCK is cleared
      to 0. The bit selects physical bank, SWAP_BANK setting is ignored."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Bank1 is selected for Bank erase / sector erase / interrupt 
        enable
      value: 0
    - name: B_0x1
      description: Bank2 is selected for BER / SER
      value: 1
- name: FLASH_SECCR
  displayName: FLASH_SECCR
  description: FLASH secure control register
  addressOffset: 44
  size: 32
  resetValue: 1
  resetMask: 4294967295
  fields:
  - name: LOCK
    description: "configuration lock bit \nThis bit locks the FLASH_SECCR register.
      The correct write sequence to FLASH_SECKEYR register unlocks this bit. If a
      wrong sequence is executed, or if the unlock sequence to FLASH_NSKEYR is performed
      twice, this bit remains locked until the next system reset. \nLOCK can be set
      by programming it to 1. When set to 1, a new unlock sequence is mandatory to
      unlock it. When LOCK changes from 0 to 1, the other bits of FLASH_SECCR register
      do not change."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FLASH_SECCR register unlocked
      value: 0
    - name: B_0x1
      description: FLASH_SECCR register locked
      value: 1
  - name: PG
    description: "programming control bit\nPG can be programmed only when LOCK is
      cleared to 0. \nPG allows programming in Bank1 and Bank2."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: programming disabled
      value: 0
    - name: B_0x1
      description: programming enabled
      value: 1
  - name: SER
    description: "sector erase request\nSetting SER bit to 1 requests a sector erase.
      SER can be programmed only when LOCK is cleared to 0. \nIf BER and MER are also
      set, a PGSERR is raised."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sector erase not requested
      value: 0
    - name: B_0x1
      description: sector erase requested
      value: 1
  - name: BER
    description: "erase request \nSetting BER bit to 1 requests a bank erase operation
      (user flash memory only). BER can be programmed only when LOCK is cleared to
      0. \nIf MER and SER are also set, a PGSERR is raised.\nNote: Write protection
      error is triggered when a bank erase is required and some sectors are protected."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: bank erase not requested
      value: 0
    - name: B_0x1
      description: bank erase requested
      value: 1
  - name: FW
    description: "write forcing control bit\nFW forces a write operation even if the
      write buffer is not full. In this case all bits not written are set to 1 by
      hardware. FW can be programmed only when LOCK is cleared to 0. \nThe embedded
      flash memory resets FW when the corresponding operation has been acknowledged.\
      \ \nNote: Using a force-write operation prevents the application from updating
      later the missing bits with something else than 1, because it is likely that
      it leads to permanent ECC error.\nWrite forcing is effective only if the write
      buffer is not empty and was filled by secure access (in particular, FW does
      not start several write operations when the force-write operations are performed
      consecutively). \nSince there is just one write buffer, FW can force a write
      in bank1 or bank2."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: STRT
    description: "erase start control bit\nSTRT bit is used to start a sector erase
      or a bank erase operation. STRT can be programmed only when LOCK is cleared
      to 0. \nSTRT is reseted at the end of the operation or when an error occurs.
      It cannot be reset by software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: SNB
    description: "sector erase selection number\nThese bits are used to select the
      target sector for an erase operation (they are unused otherwise). SNB can be
      programmed only when LOCK is cleared to 0.\n.."
    bitOffset: 6
    bitWidth: 7
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: Sector 0 selected
      value: 0
    - name: B_0x01
      description: Sector 1 selected
      value: 1
    - name: B_0x7F
      description: Sector 127 selected
      value: 127
  - name: MER
    description: "mass erase request\nSetting MER bit to 1 requests a mass erase operation
      (user flash memory only). MER can be programmed only when LOCK is cleared to
      0. \nIf BER or SER are also set, a PGSERR is raised.\nError is triggered when
      a mass erase is required and some sectors are protected."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: mass erase not requested
      value: 0
    - name: B_0x1
      description: mass erase requested
      value: 1
  - name: EOPIE
    description: "end of operation interrupt control bit\nSetting EOPIE bit to 1 enables
      the generation of an interrupt at the end of a program/erase operation. EOPIE
      can be programmed only when LOCK is cleared to 0."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt generated at the end of operation.
      value: 0
    - name: B_0x1
      description: interrupt enabled when at the end of operation
      value: 1
  - name: WRPERRIE
    description: "write protection error interrupt enable bit\nWhen WRPERRIE bit is
      set to 1, an interrupt is generated when a protection error occurs during a
      program operation. WRPERRIE can be programmed only when LOCK is cleared to 0."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt generated when a protection error occurs
      value: 0
    - name: B_0x1
      description: interrupt generated when a protection error occurs
      value: 1
  - name: PGSERRIE
    description: "programming sequence error interrupt enable bit\nWhen PGSERRIE bit
      is set to 1, an interrupt is generated when a sequence error occurs during a
      program operation. PGSERRIE can be programmed only when LOCK is cleared to 0."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt generated when a sequence error occurs
      value: 0
    - name: B_0x1
      description: interrupt generated when sequence error occurs
      value: 1
  - name: STRBERRIE
    description: "strobe error interrupt enable bit\nWhen STRBERRIE bit is set to
      1, an interrupt is generated when a strobe error occurs (the master programs
      several times the same byte in the write buffer) during a write operation. STRBERRIE
      can be programmed only when LOCK is cleared to 0."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt generated when a strobe error occurs
      value: 0
    - name: B_0x1
      description: interrupt generated when strobe error occurs.
      value: 1
  - name: INCERRIE
    description: "inconsistency error interrupt enable bit\nWhen INCERRIE bit is set
      to 1, an interrupt is generated when an inconsistency error occurs during a
      write operation. INCERRIE can be programmed only when LOCK is cleared to 0."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt generated when a inconsistency error occurs
      value: 0
    - name: B_0x1
      description: interrupt generated when a inconsistency error occurs.
      value: 1
  - name: OBKERRIE
    description: "OBK general error interrupt enable bit\nOBKERRIE enables generating
      an interrupt in case of OBK specific access error. OBKERRIE can be programmed
      only when LOCK is cleared to 0."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt is generated on OBK general access error
      value: 0
    - name: B_0x1
      description: an interrupt is generated on OBK general access error
      value: 1
  - name: OBKWERRIE
    description: "OBK write error interrupt enable bit\nOBKWERRIE enables generation
      of interrupt in case of OBK specific write error. OBKWERRIE can be programmed
      only when LOCK is cleared to 0."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt is generated on OBK write error
      value: 0
    - name: B_0x1
      description: an interrupt is generated on OBK write error
      value: 1
  - name: INV
    description: "Flash memory security state invert.\nThis bit inverts the flash
      memory security state."
    bitOffset: 29
    bitWidth: 1
    access: read-write
  - name: BKSEL
    description: "bank selector bit\nBKSEL can only be programmed when LOCK is cleared
      to 0. The bit selects physical bank, SWAP_BANK setting is ignored."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Bank1 is selected for Bank erase / sector erase / interrupt 
        enable
      value: 0
    - name: B_0x1
      description: Bank2 is selected for BER / SER
      value: 1
- name: FLASH_NSCCR
  displayName: FLASH_NSCCR
  description: FLASH non-secure clear control register
  addressOffset: 48
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CLR_EOP
    description: "EOP flag clear bit\nSetting this bit to 1 resets to 0 EOP flag in
      FLASH_NSSR register."
    bitOffset: 16
    bitWidth: 1
    access: write-only
  - name: CLR_WRPERR
    description: "WRPERR flag clear bit\nSetting this bit to 1 resets to 0 WRPERR
      flag in FLASH_NSSR register."
    bitOffset: 17
    bitWidth: 1
    access: write-only
  - name: CLR_PGSERR
    description: "PGSERR flag clear bit\nSetting this bit to 1 resets to 0 PGSERR
      flag in FLASH_NSSR register."
    bitOffset: 18
    bitWidth: 1
    access: write-only
  - name: CLR_STRBERR
    description: "STRBERR flag clear bit\nSetting this bit to 1 resets to 0 STRBERR
      flag in FLASH_NSSR register."
    bitOffset: 19
    bitWidth: 1
    access: write-only
  - name: CLR_INCERR
    description: "INCERR flag clear bit\nSetting this bit to 1 resets to 0 INCERR
      flag in FLASH_NSSR register."
    bitOffset: 20
    bitWidth: 1
    access: write-only
  - name: CLR_OBKERR
    description: "OBKERR flag clear bit.\nSetting this bit to 1 resets to 0 OBKERR
      flag in FLASH_NSSR register."
    bitOffset: 21
    bitWidth: 1
    access: write-only
  - name: CLR_OBKWERR
    description: "OBKWERR flag clear bit.\nSetting this bit to 1 resets to 0 OBKWERR
      flag in FLASH_NSSR register."
    bitOffset: 22
    bitWidth: 1
    access: write-only
  - name: CLR_OPTCHANGEERR
    description: Clear the flag corresponding flag in FLASH_NSSR by writing this
      bit.
    bitOffset: 23
    bitWidth: 1
    access: write-only
- name: FLASH_SECCCR
  displayName: FLASH_SECCCR
  description: FLASH secure clear control register
  addressOffset: 52
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CLR_EOP
    description: "EOP flag clear bit\nSetting this bit to 1 resets to 0 EOP flag in
      FLASH_SECSR register."
    bitOffset: 16
    bitWidth: 1
    access: write-only
  - name: CLR_WRPERR
    description: "WRPERR flag clear bit\nSetting this bit to 1 resets to 0 WRPERR
      flag in FLASH_SECSR register."
    bitOffset: 17
    bitWidth: 1
    access: write-only
  - name: CLR_PGSERR
    description: "PGSERR flag clear bit\nSetting this bit to 1 resets to 0 PGSERR
      flag in FLASH_SECSR register."
    bitOffset: 18
    bitWidth: 1
    access: write-only
  - name: CLR_STRBERR
    description: "STRBERR flag clear bit\nSetting this bit to 1 resets to 0 STRBERR
      flag in FLASH_SECSR register."
    bitOffset: 19
    bitWidth: 1
    access: write-only
  - name: CLR_INCERR
    description: "INCERR flag clear bit\nSetting this bit to 1 resets to 0 INCERR
      flag in FLASH_SECSR register."
    bitOffset: 20
    bitWidth: 1
    access: write-only
  - name: CLR_OBKERR
    description: "OBKWERR flag clear bit\nSetting this bit to 1 resets to 0 OBKWERR
      flag in FLASH_SECSR register."
    bitOffset: 21
    bitWidth: 1
    access: write-only
  - name: CLR_OBKWERR
    description: "OBKWERR flag clear bit\nSetting this bit to 1 resets to 0 OBKWERR
      flag in FLASH_SECSR register."
    bitOffset: 22
    bitWidth: 1
    access: write-only
- name: FLASH_PRIVCFGR
  displayName: FLASH_PRIVCFGR
  description: FLASH privilege configuration register
  addressOffset: 60
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SPRIV
    description: privilege attribute for secure registers
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: access to secure registers is always granted
      value: 0
    - name: B_0x1
      description: access to secure registers is denied in case of unprivileged 
        access.
      value: 1
  - name: NSPRIV
    description: privilege attribute for non secure registers
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: access to non secure registers is always granted
      value: 0
    - name: B_0x1
      description: access to non secure registers is denied in case of 
        unprivileged access.
      value: 1
- name: FLASH_NSOBKCFGR
  displayName: FLASH_NSOBKCFGR
  description: FLASH non-secure OBK configuration register
  addressOffset: 64
  size: 32
  resetValue: 33488896
  resetMask: 4294967295
  fields:
  - name: LOCK
    description: "OBKCFGR lock option configuration bit\nThis bit locks the FLASH_NSOBKCFGR
      register. The correct write sequence to FLASH_NSOBKKEYR register unlocks this
      bit. If a wrong sequence is executed, or if the unlock sequence to FLASH_NSOBKKEYR
      is performed twice, this bit remains locked until the next system reset. LOCK
      can be set by programming it to 1. When set to 1, a new unlock sequence is mandatory
      to unlock it. When LOCK changes from 0 to 1, the other bits of FLASH_NSCR register
      do not change."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FLASH_NSOBKCFGR register unlocked
      value: 0
    - name: B_0x1
      description: FLASH_NSOBKCFGR register locked
      value: 1
  - name: SWAP_SECT_REQ
    description: "OBK swap sector request bit\nWhen set, all the OBKs which have not
      been updated in the alternate sector is copied from current sector to alternate
      one.\nThe SWAP_OFFSET value must be a certain minimum value in order for the
      swap to be launched in OBK-HDPL different  0. Minimum value is 16 for OBK-HDPL
      = 1, 144 for OBK-HDPL = 2 and 192 for OBK-HDPL = 3."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no swap requested
      value: 0
    - name: B_0x1
      description: launch the sector swap
      value: 1
  - name: ALT_SECT
    description: "alternate sector bit\nThis bit must not change while filling the
      write buffer, otherwise an error (OBKERR) is generated"
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: current OBK sector is mapped to OBK address range for access
      value: 0
    - name: B_0x1
      description: alternate OBK sector is mapped to OBK address range for 
        access
      value: 1
  - name: ALT_SECT_ERASE
    description: "alternate sector erase bit\nWhen ALT_SECT bit is set, use this bit
      to generate an erase command for the OBK alternate sector. It is set only by
      Software and cleared when the OBK swap operation is completed or an error occurs
      (PGSERR). It is reseted at the same time as BUSY bit."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: do not touch OBK sector
      value: 0
    - name: B_0x1
      description: erase the alternate OBK sector
      value: 1
  - name: SWAP_OFFSET
    description: "Key index (offset /16 bits) pointing for next swap.\n0x01 means
      that only the first OBK data (128 bits) is copied from current to alternate
      OBK sector\n0x02 means that the two first OBK data is copied"
    bitOffset: 16
    bitWidth: 9
    access: read-write
    enumeratedValues:
    - name: B_0x00
      description: means that no OBK is copied from current to alternate OBK 
        sector during SWAP operation.
      value: 0
    - name: B_0x1FF
      description: means that all OBK data (511) is copied
      value: 511
- name: FLASH_SECOBKCFGR
  displayName: FLASH_SECOBKCFGR
  description: FLASH secure OBK configuration register
  addressOffset: 68
  size: 32
  resetValue: 33488896
  resetMask: 4294967295
  fields:
  - name: LOCK
    description: "OBKCFGR lock option configuration bit\nThis bit locks the FLASH_OBKCFGR
      register. The correct write sequence to FLASH_SECOBKKEYR register unlocks this
      bit. If a wrong sequence is executed, or if the unlock sequence to FLASH_SECOBKKEYR
      is performed twice, this bit remains locked until the next system reset. LOCK
      can be set by programming it to 1. When set to 1, a new unlock sequence is mandatory
      to unlock it. When LOCK changes from 0 to 1, the other bits of FLASH_NSCR register
      do not change."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FLASH_OBKCFGR register unlocked
      value: 0
    - name: B_0x1
      description: FLASH_OBKCFGR register locked
      value: 1
  - name: SWAP_SECT_REQ
    description: "OBK swap sector request bit\nWhen set, all the OBKs which have not
      been updated in the alternate sector is copied from current sector to alternate
      one.\nThe SWAP_OFFSET value must be a certain minimum value in order for the
      swap to be launched in OBK-HDPL different  0. Minimum value is 16 for OBK-HDPL
      = 1, 144 for OBK-HDPL = 2 and 192 for OBK-HDPL = 3."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no swap requested
      value: 0
    - name: B_0x1
      description: launch the sector swap
      value: 1
  - name: ALT_SECT
    description: "alternate sector bit\nThis bit must not change while filling the
      write buffer, otherwise an error is generated"
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: current OBK sector is mapped to OBK address range for access
      value: 0
    - name: B_0x1
      description: alternate OBK sector is mapped to OBK address range for 
        access
      value: 1
  - name: ALT_SECT_ERASE
    description: "alternate sector erase bit\nWhen ALT_SECT bit is set, use this bit
      to generate an erase command for the OBK alternate sector. It is set only by
      Software and cleared when the OBK swap operation is completed or an error occurs
      (PGSERR). It is reseted at the same time as the BUSY bit."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: do not touch OBK sector
      value: 0
    - name: B_0x1
      description: erase the alternate OBK sector
      value: 1
  - name: SWAP_OFFSET
    description: key index (offset /16 bits) pointing for next swap.
    bitOffset: 16
    bitWidth: 9
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no OBK is copied from current to alternate OBK sector during 
        SWAP operation.
      value: 0
    - name: B_0x1
      description: only the first OBK data (128 bits) is copied from current to 
        alternate OBK sector
      value: 1
    - name: B_0x2
      description: the two first OBK data are copied
      value: 2
    - name: B_0x1FF
      description: that the 511 first OBK data are copied
      value: 511
- name: FLASH_HDPEXTR
  displayName: FLASH_HDPEXTR
  description: FLASH HDP extension register
  addressOffset: 72
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HDP1_EXT
    description: HDP area extension in 8Kbytes sectors in Bank1. Extension is 
      added after the HDP1_END sector (included).
    bitOffset: 0
    bitWidth: 7
    access: read-write
  - name: HDP2_EXT
    description: HDP area extension in 8Kbytes sectors in bank 2. Extension is 
      added after the HDP2_END sector (included).
    bitOffset: 16
    bitWidth: 7
    access: read-write
- name: FLASH_OPTSR_CUR
  displayName: FLASH_OPTSR_CUR
  description: FLASH option status register
  addressOffset: 80
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: BOR_LEV
    description: "Brownout level option status bit\nThese bits reflects the power
      level that generates a system reset.\n00 or 11: BOR Level 1, the threshold level
      is low (around 2.1V)"
    bitOffset: 0
    bitWidth: 2
    access: read-only
    enumeratedValues:
    - name: B_0x1
      description: BOR Level 2, the threshold level is medium (around 2.4V)
      value: 1
    - name: B_0x2
      description: BOR Level 3, the threshold level is high (around 2.7V)
      value: 2
  - name: BORH_EN
    description: Brownout high enable
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: disable
      value: 0
    - name: B_0x1
      description: enable
      value: 1
  - name: IWDG_SW
    description: IWDG control mode option status bit
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: IWDG watchdog is controlled by hardware
      value: 0
    - name: B_0x1
      description: IWDG watchdog is controlled by software
      value: 1
  - name: WWDG_SW
    description: WWDG control mode option status bit
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: WWDG watchdog is controlled by hardware
      value: 0
    - name: B_0x1
      description: WWDG watchdog is controlled by software
      value: 1
  - name: NRST_STOP
    description: Core domain Stop entry reset option status bit
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: a reset is generated when entering Stop mode on core domain
      value: 0
    - name: B_0x1
      description: no reset generated when entering Stop mode on core domain.
      value: 1
  - name: NRST_STDBY
    description: Core domain Standby entry reset option status bit
    bitOffset: 7
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: a reset is generated when entering Standby mode on core 
        domain
      value: 0
    - name: B_0x1
      description: no reset generated when entering Standby mode on core domain.
      value: 1
  - name: PRODUCT_STATE
    description: 'Life state code (based on Hamming 8,4). More information in Section7.6.11:
      Product state transitions.'
    bitOffset: 8
    bitWidth: 8
    access: read-only
  - name: IO_VDD_HSLV
    description: "High-speed IO at low V  DD  voltage configuration bit.\nThis bit
      can be set only with V  DD  below 2.7V."
    bitOffset: 16
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: High-speed IO at low V  DD  voltage feature disabled (V  DD  
        can exceed 2.7V)
      value: 0
    - name: B_0x1
      description: High-speed IO at low V  DD  voltage feature enabled (V  DD  
        remains below 2.7V)
      value: 1
  - name: IO_VDDIO2_HSLV
    description: "High-speed IO at low V  DDIO2  voltage configuration bit.\nThis
      bit can be set only with V  DDIO2  below 2.7V."
    bitOffset: 17
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: High-speed IO at low V  DDIO2  voltage feature disabled (V  
        DDIO2  can exceed 2.7V)
      value: 0
    - name: B_0x1
      description: High-speed IO at low V  DDIO2  voltage feature enabled (V  
        DDIO2  remains below 2.7V)
      value: 1
  - name: IWDG_STOP
    description: "IWDG Stop mode freeze option status bit\nWhen set the independent
      watchdog IWDG is in system Stop mode."
    bitOffset: 20
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Independent watchdog frozen in system Stop mode
      value: 0
    - name: B_0x1
      description: Independent watchdog keep running in system Stop mode.
      value: 1
  - name: IWDG_STDBY
    description: "IWDG Standby mode freeze option status bit\nWhen set the independent
      watchdog IWDG is frozen in system Standby mode."
    bitOffset: 21
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Independent watchdog frozen in Standby mode
      value: 0
    - name: B_0x1
      description: Independent watchdog keep running in Standby mode.
      value: 1
  - name: BOOT_UBE
    description: "Available only on cryptography enabled devices.\nUnique boot entry
      control, selects either ST or OEM iRoT for secure boot."
    bitOffset: 22
    bitWidth: 8
    access: read-only
    enumeratedValues:
    - name: B_0xC3
      description: ST-iRoT (system flash) selected
      value: 195
    - name: B_0xB4
      description: OEM-iRoT (user flash) selected. In Open PRODUCT_STATE this 
        value selects bootloader. Defaut value.
      value: 180
  - name: SWAP_BANK
    description: "Bank swapping option status bit\nSWAP_BANK reflects whether Bank1
      and Bank2 are swapped or not.  \nSWAP_BANK is loaded to SWAP_BANK of FLASH_OPTCR
      after a reset."
    bitOffset: 31
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Bank1 and Bank2 not swapped
      value: 0
    - name: B_0x1
      description: Bank1 and Bank2 swapped
      value: 1
- name: FLASH_OPTSR_PRG
  displayName: FLASH_OPTSR_PRG
  description: FLASH option status register
  addressOffset: 84
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: BOR_LEV
    description: "Brownout level option configuration bit\nThese bits reflects the
      power level that generates a system reset.\n00 or 11: BOR Level 1, the threshold
      level is low (around 2.1 V)"
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: BOR Level 2, the threshold level is medium (around 2.4 V)
      value: 1
    - name: B_0x2
      description: BOR Level 3, the threshold level is high (around 2.7 V)
      value: 2
  - name: BORH_EN
    description: Brownout high enable configuration bit
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: disable
      value: 0
    - name: B_0x1
      description: enable
      value: 1
  - name: IWDG_SW
    description: IWDG control mode option configuration bit
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: IWDG watchdog is controlled by hardware
      value: 0
    - name: B_0x1
      description: IWDG watchdog is controlled by software
      value: 1
  - name: WWDG_SW
    description: WWDG control mode option configuration bit
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: WWDG watchdog is controlled by hardware
      value: 0
    - name: B_0x1
      description: WWDG watchdog is controlled by software
      value: 1
  - name: NRST_STOP
    description: Core domain Stop entry reset option configuration bit
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: a reset is generated when entering Stop mode on core domain
      value: 0
    - name: B_0x1
      description: no reset generated when entering Stop mode on core domain.
      value: 1
  - name: NRST_STDBY
    description: Core domain Standby entry reset option configuration bit
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: a reset is generated when entering Standby mode on core 
        domain
      value: 0
    - name: B_0x1
      description: no reset generated when entering Standby mode on core domain.
      value: 1
  - name: PRODUCT_STATE
    description: 'Life state code (based on Hamming 8,4). More information in Section7.6.11:
      Product state transitions.'
    bitOffset: 8
    bitWidth: 8
    access: read-write
  - name: IO_VDD_HSLV
    description: "High-speed IO at low VDD voltage configuration bit.\nThis bit can
      be set only with VDD below 2.7V."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed IO at low VDD voltage feature disabled (VDD can 
        exceed 2.7V)
      value: 0
    - name: B_0x1
      description: High-speed IO at low VDD voltage feature enabled (VDD remains
        below 2.7V)
      value: 1
  - name: IO_VDDIO2_HSLV
    description: "High-speed IO at low VDDIO2 voltage configuration bit.\nThis bit
      can be set only with VDDIO2 below 2.7V."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed IO at low VDDIO2 voltage feature disabled (VDDIO2 
        can exceed 2.7V)
      value: 0
    - name: B_0x1
      description: High-speed IO at low VDDIO2 voltage feature enabled (VDDIO2 
        remains below 2.7V)
      value: 1
  - name: IWDG_STOP
    description: "IWDG Stop mode freeze option status bit\nWhen set the independent
      watchdog IWDG is in system Stop mode."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Independent watchdog frozen in system Stop mode
      value: 0
    - name: B_0x1
      description: Independent watchdog keep running in system Stop mode.
      value: 1
  - name: IWDG_STDBY
    description: "IWDG Standby mode freeze option status bit\nWhen set the independent
      watchdog IWDG is frozen in system Standby mode."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Independent watchdog frozen in Standby mode
      value: 0
    - name: B_0x1
      description: Independent watchdog keep running in Standby mode.
      value: 1
  - name: BOOT_UBE
    description: "Available only on cryptography enabled devices.\nUnique boot entry
      control, selects either ST or OEM iRoT for secure boot. \nIn Open PRODUCT_STATE
      this value selects bootloader. Defaut value."
    bitOffset: 22
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0xC3
      description: ST-iRoT (system flash) selected
      value: 195
    - name: B_0xB4
      description: OEM-iRoT (user flash) selected.
      value: 180
  - name: SWAP_BANK
    description: "Bank swapping option configuration bit\nSWAP_BANK option bit is
      used to configure whether the Bank1 and Bank2 are swapped or not. This bit is
      loaded with the SWAP_BANK bit of FLASH_OPTSR_CUR register after a reset."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Bank1 and Bank2 not swapped
      value: 0
    - name: B_0x1
      description: Bank1 and Bank2 swapped
      value: 1
- name: FLASH_NSEPOCHR_CUR
  displayName: FLASH_NSEPOCHR_CUR
  description: FLASH non-secure EPOCH register
  addressOffset: 96
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: NS_EPOCH
    description: Non-volatile non-secure EPOCH counter
    bitOffset: 0
    bitWidth: 24
    access: read-only
- name: FLASH_SECEPOCHR_CUR
  displayName: FLASH_SECEPOCHR_CUR
  description: FLASH secure EPOCH register
  addressOffset: 104
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: SEC_EPOCH
    description: Non-volatile secure EPOCH counter
    bitOffset: 0
    bitWidth: 24
    access: read-only
- name: FLASH_OPTSR2_CUR
  displayName: FLASH_OPTSR2_CUR
  description: FLASH option status register 2
  addressOffset: 112
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: SRAM13_RST
    description: SRAM1 and SRAM3 erase upon system reset
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: SRAM1 and SRAM3 erased when a system reset occurs
      value: 0
    - name: B_0x1
      description: SRAM1 and SRAM3 not erased when a system reset occurs
      value: 1
  - name: SRAM2_RST
    description: SRAM2 erase when system reset
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: SRAM2 erased when a system reset occurs
      value: 0
    - name: B_0x1
      description: SRAM2 not erased when a system reset occurs.
      value: 1
  - name: BKPRAM_ECC
    description: Backup RAM ECC detection and correction disable
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: BKPRAM ECC check enabled
      value: 0
    - name: B_0x1
      description: BKPRAM ECC check disabled
      value: 1
  - name: SRAM3_ECC
    description: SRAM3 ECC detection and correction disable
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: SRAM3 ECC check enabled
      value: 0
    - name: B_0x1
      description: SRAM3 ECC check disabled
      value: 1
  - name: SRAM2_ECC
    description: SRAM2 ECC detection and correction disable
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: SRAM2 ECC check enabled
      value: 0
    - name: B_0x1
      description: SRAM2 ECC check disabled
      value: 1
  - name: USBPD_DIS
    description: USB power delivery configuration option bit
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Enabled
      value: 0
    - name: B_0x1
      description: Disabled
      value: 1
  - name: TZEN
    description: "TrustZone enable configuration bits\nThis bit enables the device
      is in TrustZone mode during an option byte change."
    bitOffset: 24
    bitWidth: 8
    access: read-only
    enumeratedValues:
    - name: B_0xC3
      description: TrustZone disabled
      value: 195
    - name: B_0xB4
      description: TrustZone enabled.
      value: 180
- name: FLASH_OPTSR2_PRG
  displayName: FLASH_OPTSR2_PRG
  description: FLASH option status register 2
  addressOffset: 116
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: SRAM1_3_RST
    description: "SRAM1 and SRAM3 erase upon system reset\nNote: SRAM erase is triggered
      by option byte change operation, when enabling this feature."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM1 and SRAM3 erased when a system reset occurs
      value: 0
    - name: B_0x1
      description: SRAM1 and SRAM3 not erased when a system reset occurs
      value: 1
  - name: SRAM2_RST
    description: "SRAM2 erase when system reset\nNote: SRAM erase is triggered by
      option byte change operation, when enabling this feature."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM2 erased when a system reset occurs
      value: 0
    - name: B_0x1
      description: SRAM2 not erased when a system reset occurs.
      value: 1
  - name: BKPRAM_ECC
    description: Backup RAM ECC detection and correction disable
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: BKPRAM ECC check enabled
      value: 0
    - name: B_0x1
      description: BKPRAM ECC check disabled
      value: 1
  - name: SRAM3_ECC
    description: SRAM3 ECC detection and correction disable
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM3 ECC check enabled
      value: 0
    - name: B_0x1
      description: SRAM3 ECC check disabled
      value: 1
  - name: SRAM2_ECC
    description: SRAM2 ECC detection and correction disable
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM2 ECC check enabled
      value: 0
    - name: B_0x1
      description: SRAM2 ECC check disabled
      value: 1
  - name: USBPD_DIS
    description: USB power delivery configuration option bit
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enabled
      value: 0
    - name: B_0x1
      description: Disabled
      value: 1
  - name: TZEN
    description: "TrustZone enable configuration bits\nThis bit enables the device
      is in TrustZone mode during an option byte change."
    bitOffset: 24
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0xC3
      description: TrustZone disabled
      value: 195
    - name: B_0xB4
      description: TrustZone enabled
      value: 180
- name: FLASH_NSBOOTR_CUR
  displayName: FLASH_NSBOOTR_CUR
  description: FLASH non-secure boot register
  addressOffset: 128
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: NSBOOT_LOCK
    description: A field locking the values of SWAP_BANK, and NSBOOTADD 
      settings.
    bitOffset: 0
    bitWidth: 8
    access: read-only
    enumeratedValues:
    - name: B_0xC3
      description: The SWAP_BANK and NSBOOTADD can still be modified following 
        their individual rules.
      value: 195
    - name: B_0xB4
      description: The NSBOOTADD is frozen. SWAP_ BANK can only be modified with
        TZEN set to 0xB4 (enabled).
      value: 180
  - name: NSBOOTADD
    description: "Non secure unique boot entry address\nThese bits reflect the Non
      secure UBE address"
    bitOffset: 8
    bitWidth: 24
    access: read-only
- name: FLASH_NSBOOTR_PRG
  displayName: FLASH_NSBOOTR_PRG
  description: FLASH non-secure boot register
  addressOffset: 132
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: NSBOOT_LOCK
    description: A field locking the values of SWAP_ BANK, and NSBOOTADD 
      settings.
    bitOffset: 0
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0xC3
      description: The SWAP_ BANK and NSBOOTADD can still be modified following 
        their individual rules.
      value: 195
    - name: B_0xB4
      description: The NSBOOTADD is frozen. SWAP_ BANK can only be modified with
        TZEN set to 0xB4 (enabled).
      value: 180
  - name: NSBOOTADD
    description: "Non secure unique boot entry address \nThese bits allow configuring
      the Non secure BOOT address"
    bitOffset: 8
    bitWidth: 24
    access: read-write
- name: FLASH_SECBOOTR_CUR
  displayName: FLASH_SECBOOTR_CUR
  description: FLASH secure boot register
  addressOffset: 136
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: SECBOOT_LOCK
    description: A field locking the values of UBE, SWAP_BANK, and SECBOOTADD 
      settings.
    bitOffset: 0
    bitWidth: 8
    access: read-only
    enumeratedValues:
    - name: B_0xC3
      description: The BOOT_UBE, SWAP_BANK and SECBOOTADD can still be modified 
        following their individual rules.
      value: 195
    - name: B_0xB4
      description: The BOOT_UBE and SECBOOTADD are frozen. SWAP_ BANK can only 
        be modified with TZEN set to 0xC3 (disabled).
      value: 180
  - name: SECBOOTADD
    description: "Unique boot entry secure address \nThese bits reflect the Secure
      UBE address"
    bitOffset: 8
    bitWidth: 24
    access: read-only
- name: FLASH_BOOTR_PRG
  displayName: FLASH_BOOTR_PRG
  description: FLASH secure boot register
  addressOffset: 140
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: SECBOOT_LOCK
    description: A field locking the values of UBE, SWAP_ BANK, and SECBOOTADD 
      setting.
    bitOffset: 0
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0xC3
      description: The BOOT_UBE, SWAP_ BANK and SECBOOTADD can still be modified
        following their individual rules.
      value: 195
    - name: B_0xB4
      description: The BOOT_UBE and SECBOOTADD are frozen. SWAP_BANK can only be
        modified with TZEN set to 0xC3 (disabled).
      value: 180
  - name: SECBOOTADD
    description: "Secure unique boot entry address.\nThese bits allow configuring
      the secure UBE address."
    bitOffset: 8
    bitWidth: 24
    access: read-write
- name: FLASH_OTPBLR_CUR
  displayName: FLASH_OTPBLR_CUR
  description: FLASH non-secure OTP block lock
  addressOffset: 144
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: LOCKBL
    description: "OTP block lock \nBlock n corresponds to OTP 16-bit word 32 x n to
      32 x n + 31.\nLOCKBL[n] = 1 indicates that all OTP 16-bit words in OTP Block
      n are locked and attempt to program them results in WRPERR.\nLOCKBL[n] = 0 indicates
      that all OTP 16-bit words in OTP Block n are not locked.\nWhen one block is
      locked, it's not possible to remove the write protection.\nAlso if not locked,
      it is not possible to erase OTP words."
    bitOffset: 0
    bitWidth: 32
    access: read-only
- name: FLASH_OTPBLR_PRG
  displayName: FLASH_OTPBLR_PRG
  description: FLASH non-secure OTP block lock
  addressOffset: 148
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: LOCKBL
    description: "OTP block lock \nBlock n corresponds to OTP 16-bit word 32 x n to
      32 x n + 31.\nLOCKBL[n] = 1 indicates that all OTP 16-bit words in OTP Block
      n are locked and attempt to program them results in WRPERR.\nLOCKBL[n] = 0 indicates
      that all OTP 16-bit words in OTP Block n are not locked.\nWhen one block is
      locked, it is not possible to remove the write protection.\nLOCKBL bits can
      be set if the corresponding bit in FLASH_OTPBLR_CUR is cleared."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: FLASH_SECBB1R1
  displayName: FLASH_SECBB1R1
  description: FLASH secure block based register for Bank 1
  addressOffset: 160
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SECBB1
    description: Secure/non-secure 8Kbytes flash Bank 1 sector attributes
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sector (32 * (x-1) + y) in bank 1 is non secure.
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 1 is secure.
      value: 1
- name: FLASH_SECBB1R2
  displayName: FLASH_SECBB1R2
  description: FLASH secure block based register for Bank 1
  addressOffset: 164
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SECBB1
    description: Secure/non-secure 8Kbytes flash Bank 1 sector attributes
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sector (32 * (x-1) + y) in bank 1 is non secure.
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 1 is secure.
      value: 1
- name: FLASH_SECBB1R3
  displayName: FLASH_SECBB1R3
  description: FLASH secure block based register for Bank 1
  addressOffset: 168
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SECBB1
    description: Secure/non-secure 8Kbytes flash Bank 1 sector attributes
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sector (32 * (x-1) + y) in bank 1 is non secure.
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 1 is secure.
      value: 1
- name: FLASH_SECBB1R4
  displayName: FLASH_SECBB1R4
  description: FLASH secure block based register for Bank 1
  addressOffset: 172
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SECBB1
    description: Secure/non-secure 8Kbytes flash Bank 1 sector attributes
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sector (32 * (x-1) + y) in bank 1 is non secure.
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 1 is secure.
      value: 1
- name: FLASH_PRIVBB1R1
  displayName: FLASH_PRIVBB1R1
  description: FLASH privilege block based register for Bank 1
  addressOffset: 192
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PRIVBB1
    description: Privileged/unprivileged 8-Kbyte flash Bank 1 sector attribute
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sectors (32 * (x-1) + y) in bank 1 is unprivileged.
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 1 is privileged.
      value: 1
- name: FLASH_PRIVBB1R2
  displayName: FLASH_PRIVBB1R2
  description: FLASH privilege block based register for Bank 1
  addressOffset: 196
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PRIVBB1
    description: Privileged/unprivileged 8-Kbyte flash Bank 1 sector attribute
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sectors (32 * (x-1) + y) in bank 1 is unprivileged.
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 1 is privileged.
      value: 1
- name: FLASH_PRIVBB1R3
  displayName: FLASH_PRIVBB1R3
  description: FLASH privilege block based register for Bank 1
  addressOffset: 200
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PRIVBB1
    description: Privileged/unprivileged 8-Kbyte flash Bank 1 sector attribute
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sectors (32 * (x-1) + y) in bank 1 is unprivileged.
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 1 is privileged.
      value: 1
- name: FLASH_PRIVBB1R4
  displayName: FLASH_PRIVBB1R4
  description: FLASH privilege block based register for Bank 1
  addressOffset: 204
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PRIVBB1
    description: Privileged/unprivileged 8-Kbyte flash Bank 1 sector attribute
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sectors (32 * (x-1) + y) in bank 1 is unprivileged.
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 1 is privileged.
      value: 1
- name: FLASH_SECWM1R_CUR
  displayName: FLASH_SECWM1R_CUR
  description: FLASH security watermark for Bank 1
  addressOffset: 224
  size: 32
  resetValue: 0
  resetMask: 4278255360
  fields:
  - name: SECWM1_STRT
    description: Bank1 security WM area 1 start sector
    bitOffset: 0
    bitWidth: 7
    access: read-only
  - name: SECWM1_END
    description: Bank1 security WM area 1 end sector
    bitOffset: 16
    bitWidth: 7
    access: read-only
- name: FLASH_SECWM1R_PRG
  displayName: FLASH_SECWM1R_PRG
  description: FLASH security watermark for Bank 1
  addressOffset: 228
  size: 32
  resetValue: 0
  resetMask: 4278255360
  fields:
  - name: SECWM1_STRT
    description: Bank1 security WM area 1 start sector
    bitOffset: 0
    bitWidth: 7
    access: read-write
  - name: SECWM1_END
    description: Bank1 security WM area 1 end sector
    bitOffset: 16
    bitWidth: 7
    access: read-write
- name: FLASH_WRP1R_CUR
  displayName: FLASH_WRP1R_CUR
  description: FLASH write sector group protection for Bank 1
  addressOffset: 232
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: WRPSG1
    description: "Bank 1 sector group protection option status byte\nEach FLASH_WRP1R_CUR
      bit reflects the write protection status of the corresponding group of four
      consecutive sectors in bank 1 (0: the group is write protected; 1: the group
      is not write protected)\nBit 0: Group embedding sectors 0 to 3\nBit 1: Group
      embedding sectors 4 to 7\nBit N: Group embedding sectors 4 x N to 4 x N + 3\n\
      Bit 31: Group embedding sectors 124 to 127"
    bitOffset: 0
    bitWidth: 32
    access: read-only
- name: FLASH_WRP1R_PRG
  displayName: FLASH_WRP1R_PRG
  description: FLASH write sector group protection for Bank 1
  addressOffset: 236
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: WRPSG1
    description: "Bank1 sector group protection option status byte\nSetting WRPSG1
      bits to 0 write protects the corresponding group of four consecutive sectors
      in bank 1 (0: the group is write protected; 1: the group is not write protected)\n\
      Bit 0: Group embedding sectors 0 to 3\nBit 1: Group embedding sectors 4 to 7\n\
      Bit N: Group embedding sectors 4 x N to 4 x N + 3\nBit 31: Group embedding sectors
      124 to 127"
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: FLASH_EDATA1R_CUR
  displayName: FLASH_EDATA1R_CUR
  description: FLASH data sector configuration Bank 1
  addressOffset: 240
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: EDATA1_STRT
    description: "EDATA1_STRT contains the start sectors of the flash high-cycle data
      area in Bank1 There is no hardware effect to those bits. They shall be managed
      by ST tools in Flasher.\n..."
    bitOffset: 0
    bitWidth: 3
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: The last sector of the Bank1 is reserved for flash high-cycle
        data
      value: 0
    - name: B_0x1
      description: The two last sectors of the Bank 1 are reserved for flash 
        high-cycle data
      value: 1
    - name: B_0x2
      description: The three last sectors of the Bank 1 are reserved for flash 
        high-cycle data
      value: 2
    - name: B_0x7
      description: The eight last sectors of the Bank 1 are reserved for flash 
        high-cycle data
      value: 7
  - name: EDATA1_EN
    description: Bank1 flash high-cycle data enable
    bitOffset: 15
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No flash high-cycle data area
      value: 0
    - name: B_0x1
      description: Flash high-cycle data is used
      value: 1
- name: FLASH_EDATA1R_PRG
  displayName: FLASH_EDATA1R_PRG
  description: FLASH data sector configuration Bank 1
  addressOffset: 244
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: EDATA1_STRT
    description: "EDATA1_STRT contains the start sectors of the flash high-cycle data
      area in Bank 1 There is no hardware effect to those bits. They shall be managed
      by ST tools in Flasher.\n...\nNote: 111: The eight last sectors of the Bank
      1 are reserved for flash high-cycle data"
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The last sector of the Bank 1 is reserved for flash 
        high-cycle data
      value: 0
    - name: B_0x1
      description: The two last sectors of the Bank 1 are reserved for flash 
        high-cycle data
      value: 1
    - name: B_0x2
      description: The three last sectors of the Bank 1 are reserved for flash 
        high-cycle data
      value: 2
  - name: EDATA1_EN
    description: Bank 1 flash high-cycle data enable
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No flash high-cycle data area
      value: 0
    - name: B_0x1
      description: Flash high-cycle data is used
      value: 1
- name: FLASH_HDP1R_CUR
  displayName: FLASH_HDP1R_CUR
  description: FLASH HDP Bank 1 configuration
  addressOffset: 248
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: HDP1_STRT
    description: HDPL barrier start set in number of 8-Kbyte sectors
    bitOffset: 0
    bitWidth: 7
    access: read-only
  - name: HDP1_END
    description: HDPL barrier end set in number of 8-Kbyte sectors
    bitOffset: 16
    bitWidth: 7
    access: read-only
- name: FLASH_HDP1R_PRG
  displayName: FLASH_HDP1R_PRG
  description: FLASH HDP Bank 1 configuration
  addressOffset: 252
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: HDP1_STRT
    description: HDPL barrier start set in number of 8-Kbyte sectors
    bitOffset: 0
    bitWidth: 7
    access: read-write
  - name: HDP1_END
    description: HDPL barrier end set in number of 8-Kbyte sectors
    bitOffset: 16
    bitWidth: 7
    access: read-write
- name: FLASH_ECCCORR
  displayName: FLASH_ECCCORR
  description: FLASH ECC correction register
  addressOffset: 256
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: ADDR_ECC
    description: "ECC error address\nWhen an ECC error occurs (for single correction)
      during a read operation, the ADDR_ECC contains the address that generated the
      error. \nADDR_ECC is reset when the flag error is reset. \nThe flash interface
      programs the address in this register only when no ECC error flags are set.
      This means that only the first address that generated an ECC error is saved.\n\
      The address in ADDR_ECC is relative to the flash memory area where the error
      occurred (user flash memory, system flash memory, data area, read-only/OTP area)."
    bitOffset: 0
    bitWidth: 16
    access: read-only
  - name: OBK_ECC
    description: Single ECC error corrected in flash OB Keys storage area. It 
      indicates the OBK storage concerned by ECC error.
    bitOffset: 20
    bitWidth: 1
    access: read-only
  - name: EDATA_ECC
    description: "ECC fail for corrected ECC error in flash high-cycle data area\n\
      It indicates if flash high-cycle data area is concerned by ECC error."
    bitOffset: 21
    bitWidth: 1
    access: read-only
  - name: BK_ECC
    description: "ECC fail bank for corrected ECC error\nIt indicates which bank is
      concerned by ECC error"
    bitOffset: 22
    bitWidth: 1
    access: read-only
  - name: SYSF_ECC
    description: "ECC fail for corrected ECC error in system flash memory\nIt indicates
      if system flash memory is concerned by ECC error."
    bitOffset: 23
    bitWidth: 1
    access: read-only
  - name: OTP_ECC
    description: "OTP ECC error bit\nThis bit is set to 1 when one single ECC correction
      occurred during the last successful read operation from the read-only/ OTP area.
      The address of the ECC error is available in ADDR_ECC bitfield."
    bitOffset: 24
    bitWidth: 1
    access: read-only
  - name: ECCCIE
    description: "ECC single correction error interrupt enable bit\nWhen ECCCIE bit
      is set to 1, an interrupt is generated when an ECC single correction error occurs
      during a read operation."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no interrupt generated when an ECC single correction error 
        occurs
      value: 0
    - name: B_0x1
      description: non-secure interrupt generated when an ECC single correction 
        error occurs
      value: 1
  - name: ECCC
    description: "ECC correction set by hardware when single ECC error has been detected
      and corrected.\nCleared by writing 1."
    bitOffset: 30
    bitWidth: 1
    access: read-write
- name: FLASH_ECCDETR
  displayName: FLASH_ECCDETR
  description: FLASH ECC detection register
  addressOffset: 260
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: ADDR_ECC
    description: "ECC error address\nWhen an ECC error occurs (double detection) during
      a read operation, the ADDR_ECC contains the address that generated the error.\
      \ \nADDR_ECC is reset when the flag error is reset. \nThe flash interface programs
      the address in this register only when no ECC error flags are set. This means
      that only the first address that generated an double ECC error is saved.\nThe
      address in ADDR_ECC is relative to the flash memory area where the error occurred
      (user flash memory, system flash memory, data area, read-only/OTP area)."
    bitOffset: 0
    bitWidth: 16
    access: read-only
  - name: OBK_ECC
    description: ECC fail double ECC error in flash OB Keys storage area. It 
      indicates the OBK storage concerned by ECC error.
    bitOffset: 20
    bitWidth: 1
    access: read-only
  - name: EDATA_ECC
    description: "ECC fail double ECC error in flash high-cycle data area\nIt indicates
      if flash high-cycle data area is concerned by ECC error."
    bitOffset: 21
    bitWidth: 1
    access: read-only
  - name: BK_ECC
    description: "ECC fail bank for double ECC error\nIt indicates which bank is concerned
      by ECC error"
    bitOffset: 22
    bitWidth: 1
    access: read-only
  - name: SYSF_ECC
    description: "ECC fail for double ECC error in system flash memory\nIt indicates
      if system flash memory is concerned by ECC error."
    bitOffset: 23
    bitWidth: 1
    access: read-only
  - name: OTP_ECC
    description: "OTP ECC error bit\nThis bit is set to 1 when double ECC detection
      occurred during the last read operation from the read-only/ OTP area. The address
      of the ECC error is available in ADDR_ECC bitfield."
    bitOffset: 24
    bitWidth: 1
    access: read-only
  - name: ECCD
    description: "ECC detection\nSet by hardware when two ECC error has been detected.\n\
      When this bit is set, a NMI is generated.\nCleared by writing 1. Needs to be
      cleared in order to detect subsequent double ECC errors."
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: FLASH_ECCDR
  displayName: FLASH_ECCDR
  description: FLASH ECC data
  addressOffset: 264
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DATA_ECC
    description: "ECC error data\nWhen an double detection ECC error occurs on special
      areas with 6-bit ECC on 16-bit data (data area, read-only/OTP area), the failing
      data is read to this register.\nBy checking if it is possible to determine whether
      the failure was on a real data, or due to access to uninitialized memory."
    bitOffset: 0
    bitWidth: 16
    access: read-only
- name: FLASH_SECBB2R1
  displayName: FLASH_SECBB2R1
  description: FLASH secure block-based register for Bank 2
  addressOffset: 416
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SECBB2
    description: Secure/non-secure flash Bank 2 sector attribute
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sectors (32 * (x-1) + y) in bank 2 is non secure
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 2 is secure
      value: 1
- name: FLASH_SECBB2R2
  displayName: FLASH_SECBB2R2
  description: FLASH secure block-based register for Bank 2
  addressOffset: 420
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SECBB2
    description: Secure/non-secure flash Bank 2 sector attribute
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sectors (32 * (x-1) + y) in bank 2 is non secure
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 2 is secure
      value: 1
- name: FLASH_SECBB2R3
  displayName: FLASH_SECBB2R3
  description: FLASH secure block-based register for Bank 2
  addressOffset: 424
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SECBB2
    description: Secure/non-secure flash Bank 2 sector attribute
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sectors (32 * (x-1) + y) in bank 2 is non secure
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 2 is secure
      value: 1
- name: FLASH_SECBB2R4
  displayName: FLASH_SECBB2R4
  description: FLASH secure block-based register for Bank 2
  addressOffset: 428
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SECBB2
    description: Secure/non-secure flash Bank 2 sector attribute
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sectors (32 * (x-1) + y) in bank 2 is non secure
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 2 is secure
      value: 1
- name: FLASH_PRIVBB2R1
  displayName: FLASH_PRIVBB2R1
  description: FLASH privilege block-based register for Bank 2
  addressOffset: 448
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PRIVBB2
    description: Privileged / non-privileged 8-Kbyte flash Bank 2 sector 
      attribute
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sectors (32 * (x-1) + y) in bank 2 is unprivileged
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 2 is privileged
      value: 1
- name: FLASH_PRIVBB2R2
  displayName: FLASH_PRIVBB2R2
  description: FLASH privilege block-based register for Bank 2
  addressOffset: 452
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PRIVBB2
    description: Privileged / non-privileged 8-Kbyte flash Bank 2 sector 
      attribute
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sectors (32 * (x-1) + y) in bank 2 is unprivileged
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 2 is privileged
      value: 1
- name: FLASH_PRIVBB2R3
  displayName: FLASH_PRIVBB2R3
  description: FLASH privilege block-based register for Bank 2
  addressOffset: 456
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PRIVBB2
    description: Privileged / non-privileged 8-Kbyte flash Bank 2 sector 
      attribute
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sectors (32 * (x-1) + y) in bank 2 is unprivileged
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 2 is privileged
      value: 1
- name: FLASH_PRIVBB2R4
  displayName: FLASH_PRIVBB2R4
  description: FLASH privilege block-based register for Bank 2
  addressOffset: 460
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PRIVBB2
    description: Privileged / non-privileged 8-Kbyte flash Bank 2 sector 
      attribute
    bitOffset: 0
    bitWidth: 32
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: sectors (32 * (x-1) + y) in bank 2 is unprivileged
      value: 0
    - name: B_0x1
      description: sector (32 * (x-1) + y) in bank 2 is privileged
      value: 1
- name: FLASH_SECWM2R_CUR
  displayName: FLASH_SECWM2R_CUR
  description: FLASH security watermark for Bank 2
  addressOffset: 480
  size: 32
  resetValue: 0
  resetMask: 4278255360
  fields:
  - name: SECWM_STRT2
    description: Bank2 security WM area start sector
    bitOffset: 0
    bitWidth: 7
    access: read-only
  - name: SECWM_END2
    description: Bank2 security WM end sector
    bitOffset: 16
    bitWidth: 7
    access: read-only
- name: FLASH_SECWM2R_PRG
  displayName: FLASH_SECWM2R_PRG
  description: FLASH security watermark for Bank 2
  addressOffset: 484
  size: 32
  resetValue: 0
  resetMask: 4278255360
  fields:
  - name: SECWM_STRT2
    description: Bank 2 security WM area start sector
    bitOffset: 0
    bitWidth: 7
    access: read-write
  - name: SECWM_END2
    description: Bank 2 security WM area end sector
    bitOffset: 16
    bitWidth: 7
    access: read-write
- name: FLASH_WRP2R_CUR
  displayName: FLASH_WRP2R_CUR
  description: FLASH write sector group protection for Bank 2
  addressOffset: 488
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: WRPSG2
    description: "Bank2 sector group protection option status byte\nEach FLASH_WRP2R_CUR
      bit reflects the write protection status of the corresponding group of 4 consecutive
      sectors in bank 2 (0: group is write protected; 1: group is not write protected)\n\
      Bit 0: Group embedding sectors 0 to 3\nBit 1: Group embedding sectors 4 to 7\n\
      Bit N: Group embedding sectors 4 x N to 4 x N + 3\nBit 31: Group embedding sectors
      124 to 127"
    bitOffset: 0
    bitWidth: 32
    access: read-only
- name: FLASH_WRP2R_PRG
  displayName: FLASH_WRP2R_PRG
  description: FLASH write sector group protection for Bank 2
  addressOffset: 492
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: WRPSG2
    description: "Bank 2 sector group protection option status byte\nSetting WRPSGn2
      bits to 0 write protects the corresponding group of four consecutive sectors
      in Bank 2 (0: group is write protected; 1: group is not write protected)\nBit
      0: Group embedding sectors 0 to 3\nBit 1: Group embedding sectors 4 to 7\nBit
      N: Group embedding sectors 4 x N to 4 x N + 3\nBit 31: Group embedding sectors
      124 to 127"
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: FLASH_EDATA2R_CUR
  displayName: FLASH_EDATA2R_CUR
  description: FLASH data sectors configuration Bank 2
  addressOffset: 496
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: EDATA2_STRT
    description: "EDATA2_STRT contains the start sectors of the flash high-cycle data
      area in Bank 2 There is no hardware effect to those bits. They shall be managed
      by ST tools in Flasher.\n...\nNote: 111: The eight last sectors of the Bank
      2 are reserved for flash high-cycle data"
    bitOffset: 0
    bitWidth: 3
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: The last sector of the bank 2is reserved for flash high-cycle
        data
      value: 0
    - name: B_0x1
      description: The two last sectors of the Bank 2 are reserved for flash 
        high-cycle data
      value: 1
    - name: B_0x2
      description: The three last sectors of the Bank 2 are reserved for flash 
        high-cycle data
      value: 2
  - name: EDATA2_EN
    description: Bank2 flash high-cycle data enable
    bitOffset: 15
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No flash high-cycle data area
      value: 0
    - name: B_0x1
      description: Flash high-cycle data is used
      value: 1
- name: FLASH_EDATA2R_PRG
  displayName: FLASH_EDATA2R_PRG
  description: FLASH data sector configuration Bank 2
  addressOffset: 500
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: EDATA2_STRT
    description: "EDATA2_STRT contains the start sectors of the flash high-cycle data
      area in Bank 2 There is no hardware effect to those bits. They shall be managed
      by ST tools in Flasher.\n...\nNote: 111: The eight last sectors of the Bank
      2 are reserved for flash high-cycle data."
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The last sector of the Bank 2 is reserved for flash 
        high-cycle data.
      value: 0
    - name: B_0x1
      description: The two last sectors of the Bank 2 are reserved for flash 
        high-cycle data.
      value: 1
    - name: B_0x2
      description: The three last sectors of the Bank 2 are reserved for flash 
        high-cycle data.
      value: 2
  - name: EDATA2_EN
    description: Bank 2 flash high-cycle data enable
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No flash high-cycle data area
      value: 0
    - name: B_0x1
      description: Flash high-cycle data is used
      value: 1
- name: FLASH_HDP2R_CUR
  displayName: FLASH_HDP2R_CUR
  description: FLASH HDP Bank 2 configuration
  addressOffset: 504
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: HDP2_STRT
    description: HDPL barrier start set in number of 8-Kbyte sectors
    bitOffset: 0
    bitWidth: 7
    access: read-only
  - name: HDP2_END
    description: HDPL barrier end set in number of 8-Kbyte sectors
    bitOffset: 16
    bitWidth: 7
    access: read-only
- name: FLASH_HDP2R_PRG
  displayName: FLASH_HDP2R_PRG
  description: FLASH HDP Bank 2 configuration
  addressOffset: 508
  size: 32
  resetValue: 0
  resetMask: 0
  fields:
  - name: HDP2_STRT
    description: HDPL barrier start set in number of 8-Kbyte sectors
    bitOffset: 0
    bitWidth: 7
    access: read-write
  - name: HDP2_END
    description: HDPL barrier end set in number of 8-Kbyte sectors
    bitOffset: 16
    bitWidth: 7
    access: read-write
interrupts:
- name: FLASH
  description: FLASH non-secure global interrupt
  value: 6
- name: FLASH_S
  description: FLASH secure global interrupt
  value: 7
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
