[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnaryPlus/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 38
LIB: work
FILE: ${SURELOG_DIR}/tests/UnaryPlus/dut.sv
n<> u<37> t<Top_level_rule> c<1> l<1:1> el<5:1>
  n<> u<1> t<Null_rule> p<37> s<36> l<1:1>
  n<> u<36> t<Source_text> p<37> c<35> l<1:1> el<4:10>
    n<> u<35> t<Description> p<36> c<34> l<1:1> el<4:10>
      n<> u<34> t<Module_declaration> p<35> c<5> l<1:1> el<4:10>
        n<> u<5> t<Module_ansi_header> p<34> c<2> s<32> l<1:1> el<1:31>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<alert_handler_reg_wrap> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:30>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:30> el<1:30>
        n<> u<32> t<Non_port_module_item> p<34> c<31> s<33> l<2:2> el<3:6>
          n<> u<31> t<Module_or_generate_item> p<32> c<30> l<2:2> el<3:6>
            n<> u<30> t<Module_common_item> p<31> c<29> l<2:2> el<3:6>
              n<> u<29> t<Loop_generate_construct> p<30> c<11> l<2:2> el<3:6>
                n<> u<11> t<Genvar_initialization> p<29> c<6> s<21> l<2:7> el<2:24>
                  n<i_word> u<6> t<STRING_CONST> p<11> s<10> l<2:14> el<2:20>
                  n<> u<10> t<Constant_expression> p<11> c<9> l<2:23> el<2:24>
                    n<> u<9> t<Constant_primary> p<10> c<8> l<2:23> el<2:24>
                      n<> u<8> t<Primary_literal> p<9> c<7> l<2:23> el<2:24>
                        n<0> u<7> t<INT_CONST> p<8> l<2:23> el<2:24>
                n<> u<21> t<Constant_expression> p<29> c<15> s<24> l<2:26> el<2:36>
                  n<> u<15> t<Constant_expression> p<21> c<14> s<20> l<2:26> el<2:32>
                    n<> u<14> t<Constant_primary> p<15> c<13> l<2:26> el<2:32>
                      n<> u<13> t<Primary_literal> p<14> c<12> l<2:26> el<2:32>
                        n<i_word> u<12> t<STRING_CONST> p<13> l<2:26> el<2:32>
                  n<> u<20> t<BinOp_Less> p<21> s<19> l<2:33> el<2:34>
                  n<> u<19> t<Constant_expression> p<21> c<18> l<2:35> el<2:36>
                    n<> u<18> t<Constant_primary> p<19> c<17> l<2:35> el<2:36>
                      n<> u<17> t<Primary_literal> p<18> c<16> l<2:35> el<2:36>
                        n<8> u<16> t<INT_CONST> p<17> l<2:35> el<2:36>
                n<> u<24> t<Genvar_iteration> p<29> c<22> s<28> l<2:38> el<2:46>
                  n<> u<22> t<IncDec_PlusPlus> p<24> s<23> l<2:38> el<2:40>
                  n<i_word> u<23> t<STRING_CONST> p<24> l<2:40> el<2:46>
                n<> u<28> t<Generate_item> p<29> c<27> l<2:48> el<3:6>
                  n<> u<27> t<Generate_begin_end_block> p<28> c<25> l<2:48> el<3:6>
                    n<g_dmem_intg_check> u<25> t<STRING_CONST> p<27> s<26> l<2:56> el<2:73>
                    n<> u<26> t<END> p<27> l<3:3> el<3:6>
        n<> u<33> t<ENDMODULE> p<34> l<4:1> el<4:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnaryPlus/dut.sv:1:1: No timescale set for "alert_handler_reg_wrap".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnaryPlus/dut.sv:1:1: Compile module "work@alert_handler_reg_wrap".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  1
Constant                                               2
Design                                                 1
GenFor                                                 1
Identifier                                             2
Module                                                 1
ModuleTypespec                                         1
Operation                                              2
RefObj                                                 2
RefVar                                                 1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnaryPlus/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/UnaryPlus/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@alert_handler_reg_wrap (work@alert_handler_reg_wrap), file:${SURELOG_DIR}/tests/UnaryPlus/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@alert_handler_reg_wrap)
    |vpiParent:
    \_Module: work@alert_handler_reg_wrap (work@alert_handler_reg_wrap), file:${SURELOG_DIR}/tests/UnaryPlus/dut.sv, line:1:1, endln:4:10
    |vpiName:work@alert_handler_reg_wrap
  |vpiInternalScope:
  \_GenFor: (work@alert_handler_reg_wrap), line:2:2, endln:3:6
    |vpiParent:
    \_Module: work@alert_handler_reg_wrap (work@alert_handler_reg_wrap), file:${SURELOG_DIR}/tests/UnaryPlus/dut.sv, line:1:1, endln:4:10
    |vpiFullName:work@alert_handler_reg_wrap
    |vpiVariables:
    \_RefVar: (work@alert_handler_reg_wrap.i_word), line:2:14, endln:2:20
      |vpiParent:
      \_GenFor: (work@alert_handler_reg_wrap), line:2:2, endln:3:6
      |vpiName:i_word
      |vpiFullName:work@alert_handler_reg_wrap.i_word
    |vpiInternalScope:
    \_Begin: (work@alert_handler_reg_wrap.g_dmem_intg_check), line:2:48, endln:3:6
      |vpiParent:
      \_GenFor: (work@alert_handler_reg_wrap), line:2:2, endln:3:6
      |vpiName:
      \_Identifier: (g_dmem_intg_check)
        |vpiParent:
        \_Begin: (work@alert_handler_reg_wrap.g_dmem_intg_check), line:2:48, endln:3:6
        |vpiName:g_dmem_intg_check
      |vpiFullName:work@alert_handler_reg_wrap.g_dmem_intg_check
    |vpiImportTypespec:
    \_RefVar: (work@alert_handler_reg_wrap.i_word), line:2:14, endln:2:20
    |vpiImportTypespec:
    \_LogicNet: (work@alert_handler_reg_wrap.i_word), line:2:26, endln:2:32
      |vpiParent:
      \_GenFor: (work@alert_handler_reg_wrap), line:2:2, endln:3:6
      |vpiName:i_word
      |vpiFullName:work@alert_handler_reg_wrap.i_word
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@alert_handler_reg_wrap.i_word), line:2:40, endln:2:46
      |vpiParent:
      \_GenFor: (work@alert_handler_reg_wrap), line:2:2, endln:3:6
      |vpiName:i_word
      |vpiFullName:work@alert_handler_reg_wrap.i_word
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:2:7, endln:2:24
      |vpiParent:
      \_GenFor: (work@alert_handler_reg_wrap), line:2:2, endln:3:6
      |vpiRhs:
      \_Constant: , line:2:23, endln:2:24
        |vpiParent:
        \_Assignment: , line:2:7, endln:2:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@alert_handler_reg_wrap.i_word), line:2:14, endln:2:20
    |vpiCondition:
    \_Operation: , line:2:26, endln:2:36
      |vpiParent:
      \_GenFor: (work@alert_handler_reg_wrap), line:2:2, endln:3:6
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@alert_handler_reg_wrap.i_word), line:2:26, endln:2:32
        |vpiParent:
        \_Operation: , line:2:26, endln:2:36
        |vpiName:i_word
        |vpiFullName:work@alert_handler_reg_wrap.i_word
        |vpiActual:
        \_LogicNet: (work@alert_handler_reg_wrap.i_word), line:2:26, endln:2:32
      |vpiOperand:
      \_Constant: , line:2:35, endln:2:36
        |vpiParent:
        \_Operation: , line:2:26, endln:2:36
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
    |vpiForIncStmt:
    \_Operation: , line:2:38, endln:2:46
      |vpiParent:
      \_GenFor: (work@alert_handler_reg_wrap), line:2:2, endln:3:6
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@alert_handler_reg_wrap.i_word), line:2:40, endln:2:46
        |vpiParent:
        \_Operation: , line:2:38, endln:2:46
        |vpiName:i_word
        |vpiFullName:work@alert_handler_reg_wrap.i_word
        |vpiActual:
        \_LogicNet: (work@alert_handler_reg_wrap.i_word), line:2:40, endln:2:46
    |vpiStmt:
    \_Begin: (work@alert_handler_reg_wrap.g_dmem_intg_check), line:2:48, endln:3:6
  |vpiDefName:work@alert_handler_reg_wrap
|vpiTypedef:
\_ModuleTypespec: (alert_handler_reg_wrap)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:alert_handler_reg_wrap
  |vpiModule:
  \_Module: work@alert_handler_reg_wrap (work@alert_handler_reg_wrap), file:${SURELOG_DIR}/tests/UnaryPlus/dut.sv, line:1:1, endln:4:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
