IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.89        Core1: 38.96        
Core2: 49.00        Core3: 19.97        
Core4: 16.27        Core5: 24.27        
Core6: 35.22        Core7: 19.94        
Core8: 42.10        Core9: 32.59        
Core10: 41.39        Core11: 24.62        
Core12: 25.83        Core13: 31.97        
Core14: 22.91        Core15: 36.35        
Core16: 34.71        Core17: 20.79        
Core18: 12.68        Core19: 26.01        
Core20: 12.58        Core21: 24.26        
Core22: 45.56        Core23: 43.21        
Core24: 35.49        Core25: 15.83        
Core26: 41.49        Core27: 45.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.95
Socket1: 28.30
DDR read Latency(ns)
Socket0: 956.79
Socket1: 753.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.02        Core1: 39.46        
Core2: 49.90        Core3: 19.87        
Core4: 16.39        Core5: 24.82        
Core6: 34.37        Core7: 19.89        
Core8: 40.85        Core9: 38.86        
Core10: 43.57        Core11: 27.56        
Core12: 26.20        Core13: 30.96        
Core14: 22.91        Core15: 21.30        
Core16: 30.74        Core17: 20.57        
Core18: 12.71        Core19: 27.19        
Core20: 12.62        Core21: 24.30        
Core22: 45.69        Core23: 43.96        
Core24: 34.06        Core25: 15.72        
Core26: 31.24        Core27: 45.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.52
Socket1: 28.20
DDR read Latency(ns)
Socket0: 957.69
Socket1: 780.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.83        Core1: 38.97        
Core2: 49.49        Core3: 20.65        
Core4: 16.21        Core5: 24.90        
Core6: 34.34        Core7: 20.18        
Core8: 41.65        Core9: 35.02        
Core10: 43.08        Core11: 27.49        
Core12: 26.10        Core13: 31.59        
Core14: 22.80        Core15: 34.31        
Core16: 34.64        Core17: 20.92        
Core18: 12.67        Core19: 23.13        
Core20: 12.47        Core21: 24.17        
Core22: 45.48        Core23: 43.55        
Core24: 34.77        Core25: 15.93        
Core26: 40.16        Core27: 45.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.04
Socket1: 28.37
DDR read Latency(ns)
Socket0: 954.33
Socket1: 751.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.01        Core1: 39.32        
Core2: 50.66        Core3: 20.04        
Core4: 16.19        Core5: 24.11        
Core6: 35.11        Core7: 19.66        
Core8: 33.26        Core9: 36.87        
Core10: 42.21        Core11: 27.38        
Core12: 25.29        Core13: 27.09        
Core14: 22.82        Core15: 19.66        
Core16: 34.44        Core17: 20.28        
Core18: 12.72        Core19: 26.36        
Core20: 12.56        Core21: 24.11        
Core22: 45.36        Core23: 43.40        
Core24: 36.96        Core25: 14.86        
Core26: 40.95        Core27: 45.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.96
Socket1: 27.21
DDR read Latency(ns)
Socket0: 955.45
Socket1: 791.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.00        Core1: 39.35        
Core2: 49.80        Core3: 19.95        
Core4: 16.19        Core5: 24.50        
Core6: 36.05        Core7: 19.91        
Core8: 42.03        Core9: 40.36        
Core10: 42.35        Core11: 27.53        
Core12: 26.11        Core13: 31.89        
Core14: 23.03        Core15: 41.02        
Core16: 34.54        Core17: 20.62        
Core18: 12.72        Core19: 26.92        
Core20: 12.63        Core21: 24.28        
Core22: 44.96        Core23: 42.92        
Core24: 36.23        Core25: 15.75        
Core26: 42.05        Core27: 45.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 28.26
DDR read Latency(ns)
Socket0: 958.49
Socket1: 761.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.93        Core1: 39.60        
Core2: 50.67        Core3: 20.06        
Core4: 16.18        Core5: 21.53        
Core6: 34.82        Core7: 20.10        
Core8: 40.96        Core9: 34.33        
Core10: 43.82        Core11: 27.65        
Core12: 25.86        Core13: 31.48        
Core14: 23.03        Core15: 38.93        
Core16: 33.58        Core17: 20.70        
Core18: 12.64        Core19: 25.66        
Core20: 12.58        Core21: 24.21        
Core22: 45.41        Core23: 43.67        
Core24: 34.89        Core25: 15.88        
Core26: 39.56        Core27: 44.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 28.20
DDR read Latency(ns)
Socket0: 945.45
Socket1: 769.71
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.08        Core1: 38.43        
Core2: 33.53        Core3: 17.77        
Core4: 16.89        Core5: 22.31        
Core6: 36.40        Core7: 17.96        
Core8: 39.67        Core9: 32.32        
Core10: 45.74        Core11: 25.37        
Core12: 42.75        Core13: 13.75        
Core14: 40.20        Core15: 35.89        
Core16: 45.90        Core17: 19.05        
Core18: 16.94        Core19: 19.37        
Core20: 13.53        Core21: 21.14        
Core22: 40.25        Core23: 33.96        
Core24: 35.89        Core25: 13.99        
Core26: 27.48        Core27: 37.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.94
Socket1: 21.51
DDR read Latency(ns)
Socket0: 1388.48
Socket1: 705.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.10        Core1: 36.61        
Core2: 33.65        Core3: 17.74        
Core4: 17.06        Core5: 19.39        
Core6: 33.94        Core7: 18.09        
Core8: 37.79        Core9: 35.50        
Core10: 45.65        Core11: 24.91        
Core12: 43.21        Core13: 13.77        
Core14: 39.63        Core15: 34.31        
Core16: 45.83        Core17: 18.73        
Core18: 17.58        Core19: 20.29        
Core20: 13.40        Core21: 20.56        
Core22: 35.90        Core23: 32.62        
Core24: 35.57        Core25: 13.85        
Core26: 26.74        Core27: 38.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.48
Socket1: 21.54
DDR read Latency(ns)
Socket0: 1376.64
Socket1: 715.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.96        Core1: 38.86        
Core2: 27.94        Core3: 18.45        
Core4: 16.98        Core5: 20.23        
Core6: 36.90        Core7: 17.92        
Core8: 31.89        Core9: 33.34        
Core10: 45.65        Core11: 24.68        
Core12: 43.81        Core13: 13.89        
Core14: 39.77        Core15: 35.83        
Core16: 45.82        Core17: 19.12        
Core18: 17.52        Core19: 18.88        
Core20: 13.44        Core21: 21.57        
Core22: 42.05        Core23: 34.08        
Core24: 33.25        Core25: 13.91        
Core26: 25.50        Core27: 40.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.16
Socket1: 21.83
DDR read Latency(ns)
Socket0: 1380.48
Socket1: 702.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.78        Core1: 38.08        
Core2: 29.06        Core3: 18.12        
Core4: 17.05        Core5: 22.39        
Core6: 37.57        Core7: 18.02        
Core8: 39.12        Core9: 35.01        
Core10: 45.39        Core11: 26.03        
Core12: 42.89        Core13: 13.85        
Core14: 40.15        Core15: 36.54        
Core16: 45.56        Core17: 18.41        
Core18: 17.29        Core19: 20.22        
Core20: 13.47        Core21: 20.62        
Core22: 38.98        Core23: 32.94        
Core24: 36.63        Core25: 13.81        
Core26: 28.30        Core27: 36.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.63
Socket1: 21.32
DDR read Latency(ns)
Socket0: 1400.38
Socket1: 718.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.92        Core1: 34.81        
Core2: 26.90        Core3: 17.27        
Core4: 17.01        Core5: 18.47        
Core6: 37.79        Core7: 17.71        
Core8: 35.78        Core9: 35.28        
Core10: 45.82        Core11: 25.25        
Core12: 46.33        Core13: 13.75        
Core14: 38.69        Core15: 34.82        
Core16: 45.97        Core17: 18.23        
Core18: 16.43        Core19: 20.71        
Core20: 14.13        Core21: 21.75        
Core22: 29.18        Core23: 34.80        
Core24: 37.16        Core25: 13.55        
Core26: 28.31        Core27: 40.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.53
Socket1: 21.69
DDR read Latency(ns)
Socket0: 1339.09
Socket1: 709.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.18        Core1: 35.39        
Core2: 27.74        Core3: 17.32        
Core4: 16.96        Core5: 20.44        
Core6: 37.88        Core7: 17.72        
Core8: 20.40        Core9: 32.94        
Core10: 45.84        Core11: 25.16        
Core12: 47.52        Core13: 13.66        
Core14: 39.22        Core15: 34.46        
Core16: 46.01        Core17: 18.14        
Core18: 16.33        Core19: 19.81        
Core20: 14.18        Core21: 21.77        
Core22: 29.14        Core23: 34.82        
Core24: 36.21        Core25: 13.63        
Core26: 28.38        Core27: 41.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.54
Socket1: 21.79
DDR read Latency(ns)
Socket0: 1333.63
Socket1: 708.52
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.32        Core1: 43.17        
Core2: 32.86        Core3: 18.50        
Core4: 15.65        Core5: 29.90        
Core6: 37.78        Core7: 17.27        
Core8: 29.71        Core9: 31.21        
Core10: 33.94        Core11: 21.73        
Core12: 36.23        Core13: 31.77        
Core14: 32.54        Core15: 30.07        
Core16: 40.00        Core17: 18.20        
Core18: 12.86        Core19: 22.55        
Core20: 13.71        Core21: 14.81        
Core22: 43.56        Core23: 11.99        
Core24: 31.23        Core25: 13.50        
Core26: 29.38        Core27: 33.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.92
Socket1: 20.19
DDR read Latency(ns)
Socket0: 955.14
Socket1: 1172.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.24        Core1: 40.57        
Core2: 39.12        Core3: 19.62        
Core4: 15.61        Core5: 31.83        
Core6: 39.01        Core7: 17.44        
Core8: 31.02        Core9: 32.96        
Core10: 34.53        Core11: 21.98        
Core12: 40.49        Core13: 35.80        
Core14: 34.31        Core15: 31.08        
Core16: 40.45        Core17: 18.84        
Core18: 12.97        Core19: 22.51        
Core20: 13.39        Core21: 15.27        
Core22: 44.58        Core23: 29.59        
Core24: 32.62        Core25: 13.96        
Core26: 35.52        Core27: 34.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.14
Socket1: 23.56
DDR read Latency(ns)
Socket0: 882.70
Socket1: 1129.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.44        Core1: 37.88        
Core2: 39.31        Core3: 18.99        
Core4: 15.77        Core5: 31.27        
Core6: 32.78        Core7: 17.48        
Core8: 31.40        Core9: 38.52        
Core10: 34.39        Core11: 29.09        
Core12: 43.29        Core13: 33.13        
Core14: 33.48        Core15: 31.04        
Core16: 39.91        Core17: 19.38        
Core18: 12.80        Core19: 20.76        
Core20: 13.39        Core21: 15.33        
Core22: 44.51        Core23: 39.97        
Core24: 33.38        Core25: 14.42        
Core26: 33.19        Core27: 34.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.06
Socket1: 24.25
DDR read Latency(ns)
Socket0: 867.86
Socket1: 1121.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.40        Core1: 34.40        
Core2: 39.58        Core3: 19.16        
Core4: 15.69        Core5: 32.14        
Core6: 41.06        Core7: 17.73        
Core8: 31.27        Core9: 36.43        
Core10: 34.42        Core11: 29.52        
Core12: 44.33        Core13: 34.70        
Core14: 33.53        Core15: 30.56        
Core16: 40.41        Core17: 19.84        
Core18: 13.00        Core19: 20.68        
Core20: 13.32        Core21: 15.12        
Core22: 44.64        Core23: 45.58        
Core24: 33.05        Core25: 14.51        
Core26: 33.42        Core27: 33.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 25.01
DDR read Latency(ns)
Socket0: 854.85
Socket1: 1109.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.37        Core1: 37.14        
Core2: 39.30        Core3: 20.17        
Core4: 15.64        Core5: 31.90        
Core6: 38.41        Core7: 18.08        
Core8: 30.79        Core9: 17.57        
Core10: 34.71        Core11: 30.16        
Core12: 44.70        Core13: 35.22        
Core14: 35.00        Core15: 30.10        
Core16: 40.47        Core17: 19.65        
Core18: 13.02        Core19: 20.43        
Core20: 13.25        Core21: 15.46        
Core22: 44.79        Core23: 45.71        
Core24: 32.29        Core25: 14.22        
Core26: 36.04        Core27: 34.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.24
Socket1: 25.29
DDR read Latency(ns)
Socket0: 852.05
Socket1: 1079.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.46        Core1: 36.13        
Core2: 38.59        Core3: 19.96        
Core4: 15.92        Core5: 30.80        
Core6: 36.18        Core7: 17.83        
Core8: 29.84        Core9: 36.27        
Core10: 34.75        Core11: 30.50        
Core12: 45.43        Core13: 34.75        
Core14: 34.12        Core15: 30.41        
Core16: 40.73        Core17: 19.59        
Core18: 12.89        Core19: 20.75        
Core20: 13.10        Core21: 15.03        
Core22: 44.70        Core23: 45.61        
Core24: 33.40        Core25: 14.32        
Core26: 33.05        Core27: 33.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.20
Socket1: 25.08
DDR read Latency(ns)
Socket0: 851.55
Socket1: 1098.71
