{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.63517",
   "Default View_TopLeft":"929,340",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 4520 -y 1010 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 4520 -y 1060 -defaultsOSRD
preplace inst CIFAR_10_wrapper_0 -pg 1 -lvl 3 -x 1540 -y 440 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 7 -x 3230 -y 670 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 6 -x 2800 -y 680 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 2440 -y 930 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 2 -x 1090 -y 760 -defaultsOSRD
preplace inst axis_switch_0 -pg 1 -lvl 4 -x 2050 -y 690 -defaultsOSRD
preplace inst mult_constant_0 -pg 1 -lvl 3 -x 1540 -y 1010 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 680 -y 1000 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -x 3820 -y 1040 -defaultsOSRD
preplace inst simple_sum_0 -pg 1 -lvl 3 -x 1540 -y 640 -defaultsOSRD
preplace inst stream_mult_0 -pg 1 -lvl 3 -x 1540 -y 830 -defaultsOSRD
preplace netloc ACLK_1 1 0 9 510 860 920 580 1340 1110 1900 870 2280 1170 2630 560 3050 790 3610 1140 4040
preplace netloc M03_ARESETN_1 1 1 6 930 950 1350 1120 1910 910 2270 1160 2640 820 3070
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 4 940 1130 N 1130 1920 880 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 9 510 1180 N 1180 N 1180 N 1180 N 1180 N 1180 N 1180 N 1180 4030
preplace netloc CIFAR_10_wrapper_0_out_stream 1 3 1 1710 440n
preplace netloc axi_dma_0_M_AXIS_MM2S 1 3 5 1880 500 N 500 N 500 N 500 3400
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 4 2290 1150 N 1150 N 1150 3410
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 4 2280 700 2600 810 N 810 3390
preplace netloc axi_dma_1_M_AXIS_MM2S 1 3 4 1920 510 N 510 N 510 2980
preplace netloc axi_dma_1_M_AXI_MM2S 1 4 3 2300 710 2590 800 2970
preplace netloc axi_dma_1_M_AXI_S2MM 1 4 3 2300 1140 N 1140 2960
preplace netloc axi_interconnect_0_M00_AXI 1 5 3 N 930 N 930 3420
preplace netloc axi_interconnect_1_M00_AXI 1 2 5 1230 350 N 350 N 350 N 350 3070
preplace netloc axi_interconnect_1_M01_AXI 1 2 2 1250 720 1710
preplace netloc axi_interconnect_1_M02_AXI 1 2 4 1240 520 N 520 N 520 2640
preplace netloc axi_interconnect_1_M03_AXI 1 2 1 1230 790n
preplace netloc axis_switch_0_M00_AXIS 1 4 3 2210 550 N 550 3060
preplace netloc axis_switch_0_M01_AXIS 1 2 3 1380 530 N 530 2180
preplace netloc axis_switch_0_M02_AXIS 1 2 3 1380 360 N 360 2190
preplace netloc axis_switch_0_M03_AXIS 1 2 3 1370 1100 N 1100 2200
preplace netloc axis_switch_0_M04_AXIS 1 2 3 1360 730 1730 850 2190
preplace netloc axis_switch_0_M05_AXIS 1 4 2 2210 650 N
preplace netloc axis_switch_0_M06_AXIS 1 2 3 1380 740 1710 860 2180
preplace netloc mult_constant_0_out_data 1 3 1 1720 690n
preplace netloc processing_system7_0_DDR 1 8 1 4050 1000n
preplace netloc processing_system7_0_FIXED_IO 1 8 1 4050 1020n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 8 950 940 1360 920 N 920 2220 720 2580 830 N 830 N 830 4040
preplace netloc simple_sum_0_out_data 1 3 1 1700 610n
preplace netloc stream_mult_0_out_data 1 3 1 1700 670n
levelinfo -pg 1 0 680 1090 1540 2050 2440 2800 3230 3820 4520
pagesize -pg 1 -db -bbox -sgen 0 0 4630 1400
"
}

