{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702346877162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702346877162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:07:57 2023 " "Processing started: Tue Dec 12 10:07:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702346877162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702346877162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eeprom_byte_rd_wr -c eeprom_byte_rd_wr " "Command: quartus_map --read_settings_files=on --write_settings_files=off eeprom_byte_rd_wr -c eeprom_byte_rd_wr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702346877162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1702346878862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/sim/m24lc64.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/sim/m24lc64.v" { { "Info" "ISGN_ENTITY_NAME" "1 M24LC64 " "Found entity 1: M24LC64" {  } { { "../sim/M24LC64.v" "" { Text "D:/temp/hff/eeprom_test/sim/M24LC64.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702346878885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702346878885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_data/fifo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_data/fifo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_data " "Found entity 1: fifo_data" {  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702346878894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702346878894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/rtl/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "../rtl/bcd_8421.v" "" { Text "D:/temp/hff/eeprom_test/rtl/bcd_8421.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702346878895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702346878895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/sim/tb_eeprom_byte_rd_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/sim/tb_eeprom_byte_rd_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_eeprom_byte_rd_wr " "Found entity 1: tb_eeprom_byte_rd_wr" {  } { { "../sim/tb_eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/sim/tb_eeprom_byte_rd_wr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702346878896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702346878896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/temp/hff/eeprom_test/rtl/key_filter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702346878898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702346878898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_NUM data_num i2c_rw_data.v(42) " "Verilog HDL Declaration information at i2c_rw_data.v(42): object \"DATA_NUM\" differs only in case from object \"data_num\" in the same scope" {  } { { "../rtl/i2c_rw_data.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_rw_data.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702346878899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/rtl/i2c_rw_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/i2c_rw_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_rw_data " "Found entity 1: i2c_rw_data" {  } { { "../rtl/i2c_rw_data.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_rw_data.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702346878900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702346878900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA i2c_ctrl.v(34) " "Verilog HDL Declaration information at i2c_ctrl.v(34): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702346878900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA i2c_ctrl.v(38) " "Verilog HDL Declaration information at i2c_ctrl.v(38): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702346878900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/rtl/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702346878901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702346878901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom_byte_rd_wr " "Found entity 1: eeprom_byte_rd_wr" {  } { { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702346878901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702346878901 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(47) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(47): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1702346878903 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(49) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(49): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1702346878903 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(66) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(66): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1702346878903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eeprom_byte_rd_wr " "Elaborating entity \"eeprom_byte_rd_wr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702346878922 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED1 eeprom_byte_rd_wr.v(29) " "Output port \"LED1\" at eeprom_byte_rd_wr.v(29) has no driver" {  } { { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702346878927 "|eeprom_byte_rd_wr"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED2 eeprom_byte_rd_wr.v(30) " "Output port \"LED2\" at eeprom_byte_rd_wr.v(30) has no driver" {  } { { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702346878927 "|eeprom_byte_rd_wr"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED3 eeprom_byte_rd_wr.v(31) " "Output port \"LED3\" at eeprom_byte_rd_wr.v(31) has no driver" {  } { { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702346878927 "|eeprom_byte_rd_wr"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED4 eeprom_byte_rd_wr.v(33) " "Output port \"LED4\" at eeprom_byte_rd_wr.v(33) has no driver" {  } { { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702346878927 "|eeprom_byte_rd_wr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_wr_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_wr_inst\"" {  } { { "../rtl/eeprom_byte_rd_wr.v" "key_wr_inst" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346878937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_rw_data i2c_rw_data:i2c_rw_data_inst " "Elaborating entity \"i2c_rw_data\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\"" {  } { { "../rtl/eeprom_byte_rd_wr.v" "i2c_rw_data_inst" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346878938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_data i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst " "Elaborating entity \"fifo_data\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\"" {  } { { "../rtl/i2c_rw_data.v" "fifo_read_inst" { Text "D:/temp/hff/eeprom_test/rtl/i2c_rw_data.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346878942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo_data/fifo_data.v" "scfifo_component" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702346883138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Instantiated megafunction \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883138 ""}  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702346883138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/program files/altera/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "scfifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[255\] " "Elaborating entity \"lpm_ff\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[255\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[255\]" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[255\] i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[255\]\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883236 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7dc " "Found entity 1: mux_7dc" {  } { { "db/mux_7dc.tdf" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/db/mux_7dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702346883326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702346883326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7dc i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7dc:auto_generated " "Elaborating entity \"mux_7dc\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7dc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883366 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epe " "Found entity 1: cntr_epe" {  } { { "db/cntr_epe.tdf" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/db/cntr_epe.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702346883393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702346883393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epe i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_epe:auto_generated " "Elaborating entity \"cntr_epe\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_epe:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883404 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883411 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "a_fefifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ktf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ktf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ktf " "Found entity 1: cmpr_ktf" {  } { { "db/cmpr_ktf.tdf" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/db/cmpr_ktf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702346883436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702346883436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ktf i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_ktf:auto_generated " "Elaborating entity \"cmpr_ktf\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_ktf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"i2c_rw_data:i2c_rw_data_inst\|fifo_data:fifo_read_inst\|scfifo:scfifo_component\"" {  } { { "a_fefifo.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v" 79 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/eeprom_byte_rd_wr.v" "i2c_ctrl_inst" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702346883442 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(232) " "Verilog HDL Case Statement information at i2c_ctrl.v(232): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 232 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack i2c_ctrl.v(232) " "Verilog HDL Always Construct warning at i2c_ctrl.v(232): inferring latch(es) for variable \"ack\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 232 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "i2c_ctrl.v(293) " "Verilog HDL or VHDL warning at the i2c_ctrl.v(293): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 293 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_sda_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"i2c_sda_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"rd_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[0\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[0\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[1\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[1\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[2\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[2\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[3\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[3\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[4\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[4\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[5\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[5\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[6\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[6\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[7\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[7\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_sda_reg i2c_ctrl.v(270) " "Inferred latch for \"i2c_sda_reg\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack i2c_ctrl.v(232) " "Inferred latch for \"ack\" at i2c_ctrl.v(232)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702346883457 "|eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1702346883847 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702346883897 "|eeprom_byte_rd_wr|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702346883897 "|eeprom_byte_rd_wr|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702346883897 "|eeprom_byte_rd_wr|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702346883897 "|eeprom_byte_rd_wr|LED4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1702346883897 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 36 -1 0 } } { "../rtl/i2c_rw_data.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_rw_data.v" 176 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1702346883900 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1702346883960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "260 " "Implemented 260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702346884841 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702346884841 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1702346884841 ""} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Implemented 250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702346884841 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702346884841 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/temp/hff/eeprom_test/quartus_prj/output_files/eeprom_byte_rd_wr.map.smsg " "Generated suppressed messages file D:/temp/hff/eeprom_test/quartus_prj/output_files/eeprom_byte_rd_wr.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1702346889260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702346889270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:08:09 2023 " "Processing ended: Tue Dec 12 10:08:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702346889270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702346889270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702346889270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702346889270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702346890850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702346890850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:08:09 2023 " "Processing started: Tue Dec 12 10:08:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702346890850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702346890850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off eeprom_byte_rd_wr -c eeprom_byte_rd_wr " "Command: quartus_fit --read_settings_files=off --write_settings_files=off eeprom_byte_rd_wr -c eeprom_byte_rd_wr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702346890850 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702346890871 ""}
{ "Info" "0" "" "Project  = eeprom_byte_rd_wr" {  } {  } 0 0 "Project  = eeprom_byte_rd_wr" 0 0 "Fitter" 0 0 1702346890872 ""}
{ "Info" "0" "" "Revision = eeprom_byte_rd_wr" {  } {  } 0 0 "Revision = eeprom_byte_rd_wr" 0 0 "Fitter" 0 0 1702346890872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1702346893582 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eeprom_byte_rd_wr EPM1270T144I5 " "Selected device EPM1270T144I5 for design \"eeprom_byte_rd_wr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702346894445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702346894464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702346894464 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702346900933 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1702346903953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1702346903953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1702346903953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Device EPM1270T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1702346903953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1702346903953 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702346903953 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 10 " "No exact pin location assignment(s) for 4 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED1 " "Pin LED1 not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { LED1 } } } { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 29 -1 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp/hff/eeprom_test/quartus_prj/" { { 0 { 0 ""} 0 6286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702346903961 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED2 " "Pin LED2 not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { LED2 } } } { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 30 -1 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp/hff/eeprom_test/quartus_prj/" { { 0 { 0 ""} 0 6287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702346903961 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED3 " "Pin LED3 not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { LED3 } } } { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 31 -1 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp/hff/eeprom_test/quartus_prj/" { { 0 { 0 ""} 0 6288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702346903961 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED4 " "Pin LED4 not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { LED4 } } } { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 33 -1 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp/hff/eeprom_test/quartus_prj/" { { 0 { 0 ""} 0 6289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1702346903961 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1702346903961 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1702346904010 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "eeprom_byte_rd_wr.sdc " "Synopsys Design Constraints File file not found: 'eeprom_byte_rd_wr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702346904011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702346904011 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1702346904014 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1702346904014 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1702346904014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1702346904014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " "   1.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1702346904014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "   1.000 i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1702346904014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "   1.000 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1702346904014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      sys_clk " "   1.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1702346904014 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702346904014 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702346904016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702346904016 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1702346904019 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sys_clk Global clock in PIN 18 " "Automatically promoted signal \"sys_clk\" to use Global clock in PIN 18" {  } { { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 22 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702346904021 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "i2c_ctrl:i2c_ctrl_inst\|i2c_clk Global clock " "Automatically promoted some destinations of signal \"i2c_ctrl:i2c_ctrl_inst\|i2c_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Destination \"i2c_ctrl:i2c_ctrl_inst\|i2c_clk\" may be non-global or may not use global clock" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 36 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1702346904021 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v" 36 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702346904021 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sys_rst_n Global clock " "Automatically promoted signal \"sys_rst_n\" to use Global clock" {  } { { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 23 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702346904021 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "sys_rst_n " "Pin \"sys_rst_n\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "d:/program files/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../rtl/eeprom_byte_rd_wr.v" "" { Text "D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v" 23 -1 0 } } { "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp/hff/eeprom_test/quartus_prj/" { { 0 { 0 ""} 0 6281 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1702346904021 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1702346904021 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1702346904022 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1702346904030 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1702346904030 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1702346904044 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1702346904044 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1702346904044 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702346904044 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1702346904045 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1702346904045 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702346904045 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702346904045 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702346904045 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 28 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702346904045 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 3 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1702346904045 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1702346904045 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702346904045 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702346904815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702346904874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702346904954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702346904959 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702346905192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702346905192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702346905208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "D:/temp/hff/eeprom_test/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1702346905337 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702346905337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702346905505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1702346905506 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702346905506 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1702346905511 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702346905513 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1702346905522 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/temp/hff/eeprom_test/quartus_prj/output_files/eeprom_byte_rd_wr.fit.smsg " "Generated suppressed messages file D:/temp/hff/eeprom_test/quartus_prj/output_files/eeprom_byte_rd_wr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702346905566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5656 " "Peak virtual memory: 5656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702346905585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:08:25 2023 " "Processing ended: Tue Dec 12 10:08:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702346905585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702346905585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702346905585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702346905585 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702346910382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702346910383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:08:30 2023 " "Processing started: Tue Dec 12 10:08:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702346910383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702346910383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off eeprom_byte_rd_wr -c eeprom_byte_rd_wr " "Command: quartus_asm --read_settings_files=off --write_settings_files=off eeprom_byte_rd_wr -c eeprom_byte_rd_wr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702346910383 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702346910494 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702346910498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702346911455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:08:31 2023 " "Processing ended: Tue Dec 12 10:08:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702346911455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702346911455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702346911455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702346911455 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702346912032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702346914033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:08:33 2023 " "Processing started: Tue Dec 12 10:08:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702346914034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702346914034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta eeprom_byte_rd_wr -c eeprom_byte_rd_wr " "Command: quartus_sta eeprom_byte_rd_wr -c eeprom_byte_rd_wr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702346914034 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1702346914057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1702346914100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1702346914123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1702346914123 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1702346914144 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1702346914244 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1702346914263 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "eeprom_byte_rd_wr.sdc " "Synopsys Design Constraints File file not found: 'eeprom_byte_rd_wr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1702346914270 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1702346914270 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst\|i2c_clk i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst\|i2c_clk i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914271 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914271 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914271 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " "create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914271 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914271 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1702346914273 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1702346914282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.599 " "Worst-case setup slack is -10.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.599       -10.599 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA  " "  -10.599       -10.599 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.042      -523.769 i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -8.042      -523.769 i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.892      -423.305 sys_clk  " "   -7.892      -423.305 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702346914283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.143 " "Worst-case hold slack is -2.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.143       -13.856 i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -2.143       -13.856 i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.015        -2.015 sys_clk  " "   -2.015        -2.015 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.277         0.000 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA  " "    1.277         0.000 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702346914285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.811 " "Worst-case recovery slack is -3.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.811        -3.811 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "   -3.811        -3.811 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702346914286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.745 " "Worst-case removal slack is 1.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.745         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    1.745         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702346914288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.545 " "Worst-case minimum pulse width slack is -3.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545        -3.545 sys_clk  " "   -3.545        -3.545 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "    0.234         0.000 i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    0.500         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA  " "    0.500         0.000 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1702346914289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1702346914289 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1702346914328 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1702346914335 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1702346914335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702346914363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:08:34 2023 " "Processing ended: Tue Dec 12 10:08:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702346914363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702346914363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702346914363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702346914363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702346917783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702346917783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:08:37 2023 " "Processing started: Tue Dec 12 10:08:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702346917783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702346917783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off eeprom_byte_rd_wr -c eeprom_byte_rd_wr " "Command: quartus_eda --read_settings_files=off --write_settings_files=off eeprom_byte_rd_wr -c eeprom_byte_rd_wr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702346917783 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1702346917884 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "eeprom_byte_rd_wr.vo eeprom_byte_rd_wr_v.sdo D:/temp/hff/eeprom_test/quartus_prj/simulation/modelsim/ simulation " "Generated files \"eeprom_byte_rd_wr.vo\" and \"eeprom_byte_rd_wr_v.sdo\" in directory \"D:/temp/hff/eeprom_test/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1702346917938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4518 " "Peak virtual memory: 4518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702346917952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:08:37 2023 " "Processing ended: Tue Dec 12 10:08:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702346917952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702346917952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702346917952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702346917952 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702346918518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702347033664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702347033664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:10:33 2023 " "Processing started: Tue Dec 12 10:10:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702347033664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702347033664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp eeprom_byte_rd_wr -c eeprom_byte_rd_wr --netlist_type=sgate " "Command: quartus_rpp eeprom_byte_rd_wr -c eeprom_byte_rd_wr --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702347033664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4490 " "Peak virtual memory: 4490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702347034487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:10:34 2023 " "Processing ended: Tue Dec 12 10:10:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702347034487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702347034487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702347034487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702347034487 ""}
