// Seed: 2162662949
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(*) id_1 = id_3 & 1;
  wand  id_4;
  uwire id_5;
  tri1  id_6;
  wire  id_7;
  always @(1) id_3 <= {1{!id_3 - id_2}};
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5
  );
endmodule
