# Compile of core.v was successful.
# Compile of Node.v was successful.
# Compile of core_tb.v was successful.
# Compile of Node_tb.v was successful.
# Compile of FixedPointALU.v was successful.
# 5 compiles, 0 failed with no errors.
# Compile of core.v failed with 1 errors.
# Compile of Node.v was successful.
# Compile of core_tb.v failed with 1 errors.
# Compile of Node_tb.v was successful.
# Compile of FixedPointALU.v was successful.
# 5 compiles, 2 failed with 2 errors.
# Compile of core.v was successful with warnings.
# Compile of Node.v was successful.
# Compile of core_tb.v was successful with warnings.
# Compile of Node_tb.v was successful.
# Compile of FixedPointALU.v was successful.
# 5 compiles, 0 failed with no errors.
# Compile of core.v was successful with warnings.
# Compile of Node.v was successful.
# Compile of core_tb.v was successful with warnings.
# Compile of Node_tb.v was successful.
# Compile of FixedPointALU.v was successful.
# 5 compiles, 0 failed with no errors.
vsim work.core_tb
# vsim work.core_tb 
# Start time: 11:22:03 on Jul 27,2022
# Loading work.core_tb
# Loading work.core
# Loading work.circular_shift
# Loading work.Node
# Loading work.FixedPointALU
# Loading work.EnforceConstraint
# Loading work.Abs
# Loading work.Div
# ** Error (suppressible): (vsim-3006) Too many inherited module instance parameters.
#    Time: 0 ps  Iteration: 0  Instance: /core_tb/c0/genblk1[0]/genblk1/enforce_constraint File: G:/uni/semister 4/DSD/project/phase3/DSD-Project/vCode/core.v Line: 56
# ** Error (suppressible): (vsim-3006) Too many inherited module instance parameters.
#    Time: 0 ps  Iteration: 0  Instance: /core_tb/c0/genblk1[1]/genblk2/enforce_constraint File: G:/uni/semister 4/DSD/project/phase3/DSD-Project/vCode/core.v Line: 72
# ** Error (suppressible): (vsim-3006) Too many inherited module instance parameters.
#    Time: 0 ps  Iteration: 0  Instance: /core_tb/c0/genblk1[2]/genblk2/enforce_constraint File: G:/uni/semister 4/DSD/project/phase3/DSD-Project/vCode/core.v Line: 72
# ** Error (suppressible): (vsim-3006) Too many inherited module instance parameters.
#    Time: 0 ps  Iteration: 0  Instance: /core_tb/c0/genblk1[3]/genblk2/enforce_constraint File: G:/uni/semister 4/DSD/project/phase3/DSD-Project/vCode/core.v Line: 72
# ** Error (suppressible): (vsim-3006) Too many inherited module instance parameters.
#    Time: 0 ps  Iteration: 0  Instance: /core_tb/c0/genblk1[4]/genblk3/enforce_constraint File: G:/uni/semister 4/DSD/project/phase3/DSD-Project/vCode/core.v Line: 87
# Error loading design
# End time: 11:22:04 on Jul 27,2022, Elapsed time: 0:00:01
# Errors: 5, Warnings: 5
# Compile of core.v was successful with warnings.
# Compile of Node.v was successful.
# Compile of core_tb.v was successful with warnings.
# Compile of Node_tb.v was successful.
# Compile of FixedPointALU.v was successful.
# 5 compiles, 0 failed with no errors.
# Compile of core.v was successful with warnings.
# Compile of Node.v was successful.
# Compile of core_tb.v was successful with warnings.
# Compile of Node_tb.v was successful.
# Compile of FixedPointALU.v was successful.
# 5 compiles, 0 failed with no errors.
