

================================================================
== Vitis HLS Report for 'blockmatmul'
================================================================
* Date:           Wed Apr 12 06:50:01 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2578|  20.570 us|  25.780 us|  2058|  2579|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_blockmatmul_Pipeline_1_fu_206                            |blockmatmul_Pipeline_1                            |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_blockmatmul_Pipeline_loadA_fu_242                        |blockmatmul_Pipeline_loadA                        |      520|      520|  5.200 us|  5.200 us|  520|  520|       no|
        |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250  |blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        |grp_blockmatmul_Pipeline_ps_i_fu_272                         |blockmatmul_Pipeline_ps_i                         |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |     1536|     1536|        24|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    3926|   2180|    -|
|Memory           |        2|    -|    1024|    128|    0|
|Multiplexer      |        -|    -|       -|   1362|    -|
|Register         |        -|    -|     537|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   48|    5487|   3703|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   21|       5|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |grp_blockmatmul_Pipeline_1_fu_206                            |blockmatmul_Pipeline_1                            |        0|   0|    11|    52|    0|
    |grp_blockmatmul_Pipeline_loadA_fu_242                        |blockmatmul_Pipeline_loadA                        |        0|   0|   511|   382|    0|
    |grp_blockmatmul_Pipeline_ps_i_fu_272                         |blockmatmul_Pipeline_ps_i                         |        0|  48|  3331|  1517|    0|
    |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250  |blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |        0|   0|    73|   229|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |Total                                                        |                                                  |        0|  48|  3926|  2180|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |AB_U     |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_1_U   |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_2_U   |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_3_U   |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_4_U   |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_5_U   |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_6_U   |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_7_U   |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_8_U   |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_9_U   |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_10_U  |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_11_U  |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_12_U  |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_13_U  |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_14_U  |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |AB_15_U  |AB_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_U      |A_RAM_AUTO_1R1W   |        2|   0|   0|    0|  1024|   32|     1|        32768|
    +---------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                  |        2|1024| 128|    0|  1280|  544|    17|        40960|
    +---------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_335_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln13_fu_315_p2  |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln23_fu_329_p2  |      icmp|   0|  0|  11|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  33|          16|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |AB_10_address0  |  20|          4|    4|         16|
    |AB_10_ce0       |  20|          4|    1|          4|
    |AB_10_ce1       |   9|          2|    1|          2|
    |AB_10_d0        |  14|          3|   32|         96|
    |AB_10_we0       |  14|          3|    1|          3|
    |AB_11_address0  |  20|          4|    4|         16|
    |AB_11_ce0       |  20|          4|    1|          4|
    |AB_11_ce1       |   9|          2|    1|          2|
    |AB_11_d0        |  14|          3|   32|         96|
    |AB_11_we0       |  14|          3|    1|          3|
    |AB_12_address0  |  20|          4|    4|         16|
    |AB_12_ce0       |  20|          4|    1|          4|
    |AB_12_ce1       |   9|          2|    1|          2|
    |AB_12_d0        |  14|          3|   32|         96|
    |AB_12_we0       |  14|          3|    1|          3|
    |AB_13_address0  |  20|          4|    4|         16|
    |AB_13_ce0       |  20|          4|    1|          4|
    |AB_13_ce1       |   9|          2|    1|          2|
    |AB_13_d0        |  14|          3|   32|         96|
    |AB_13_we0       |  14|          3|    1|          3|
    |AB_14_address0  |  20|          4|    4|         16|
    |AB_14_ce0       |  20|          4|    1|          4|
    |AB_14_ce1       |   9|          2|    1|          2|
    |AB_14_d0        |  14|          3|   32|         96|
    |AB_14_we0       |  14|          3|    1|          3|
    |AB_15_address0  |  20|          4|    4|         16|
    |AB_15_ce0       |  20|          4|    1|          4|
    |AB_15_ce1       |   9|          2|    1|          2|
    |AB_15_d0        |  14|          3|   32|         96|
    |AB_15_we0       |  14|          3|    1|          3|
    |AB_1_address0   |  20|          4|    4|         16|
    |AB_1_ce0        |  20|          4|    1|          4|
    |AB_1_ce1        |   9|          2|    1|          2|
    |AB_1_d0         |  14|          3|   32|         96|
    |AB_1_we0        |  14|          3|    1|          3|
    |AB_2_address0   |  20|          4|    4|         16|
    |AB_2_ce0        |  20|          4|    1|          4|
    |AB_2_ce1        |   9|          2|    1|          2|
    |AB_2_d0         |  14|          3|   32|         96|
    |AB_2_we0        |  14|          3|    1|          3|
    |AB_3_address0   |  20|          4|    4|         16|
    |AB_3_ce0        |  20|          4|    1|          4|
    |AB_3_ce1        |   9|          2|    1|          2|
    |AB_3_d0         |  14|          3|   32|         96|
    |AB_3_we0        |  14|          3|    1|          3|
    |AB_4_address0   |  20|          4|    4|         16|
    |AB_4_ce0        |  20|          4|    1|          4|
    |AB_4_ce1        |   9|          2|    1|          2|
    |AB_4_d0         |  14|          3|   32|         96|
    |AB_4_we0        |  14|          3|    1|          3|
    |AB_5_address0   |  20|          4|    4|         16|
    |AB_5_ce0        |  20|          4|    1|          4|
    |AB_5_ce1        |   9|          2|    1|          2|
    |AB_5_d0         |  14|          3|   32|         96|
    |AB_5_we0        |  14|          3|    1|          3|
    |AB_6_address0   |  20|          4|    4|         16|
    |AB_6_ce0        |  20|          4|    1|          4|
    |AB_6_ce1        |   9|          2|    1|          2|
    |AB_6_d0         |  14|          3|   32|         96|
    |AB_6_we0        |  14|          3|    1|          3|
    |AB_7_address0   |  20|          4|    4|         16|
    |AB_7_ce0        |  20|          4|    1|          4|
    |AB_7_ce1        |   9|          2|    1|          2|
    |AB_7_d0         |  14|          3|   32|         96|
    |AB_7_we0        |  14|          3|    1|          3|
    |AB_8_address0   |  20|          4|    4|         16|
    |AB_8_ce0        |  20|          4|    1|          4|
    |AB_8_ce1        |   9|          2|    1|          2|
    |AB_8_d0         |  14|          3|   32|         96|
    |AB_8_we0        |  14|          3|    1|          3|
    |AB_9_address0   |  20|          4|    4|         16|
    |AB_9_ce0        |  20|          4|    1|          4|
    |AB_9_ce1        |   9|          2|    1|          2|
    |AB_9_d0         |  14|          3|   32|         96|
    |AB_9_we0        |  14|          3|    1|          3|
    |AB_address0     |  20|          4|    4|         16|
    |AB_ce0          |  20|          4|    1|          4|
    |AB_ce1          |   9|          2|    1|          2|
    |AB_d0           |  14|          3|   32|         96|
    |AB_we0          |  14|          3|    1|          3|
    |A_address0      |  14|          3|   10|         30|
    |A_ce0           |  14|          3|    1|          3|
    |A_ce1           |   9|          2|    1|          2|
    |A_we0           |   9|          2|    1|          2|
    |A_we1           |   9|          2|    1|          2|
    |Arows_read      |   9|          2|    1|          2|
    |Bcols_blk_n     |   9|          2|    1|          2|
    |ap_NS_fsm       |  48|          9|    1|          9|
    |k_fu_190        |   9|          2|    7|         14|
    +----------------+----+-----------+-----+-----------+
    |Total           |1362|        283|  648|       2002|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   8|   0|    8|          0|
    |grp_blockmatmul_Pipeline_1_fu_206_ap_start_reg                            |   1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_loadA_fu_242_ap_start_reg                        |   1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_ps_i_fu_272_ap_start_reg                         |   1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_start_reg  |   1|   0|    1|          0|
    |k_fu_190                                                                  |   7|   0|    7|          0|
    |tempB_a_1_reg_574                                                         |  32|   0|   32|          0|
    |tempB_a_reg_539                                                           |  32|   0|   32|          0|
    |tmp_12_reg_549                                                            |  32|   0|   32|          0|
    |tmp_13_reg_554                                                            |  32|   0|   32|          0|
    |tmp_14_reg_579                                                            |  32|   0|   32|          0|
    |tmp_15_reg_559                                                            |  32|   0|   32|          0|
    |tmp_16_reg_584                                                            |  32|   0|   32|          0|
    |tmp_17_reg_589                                                            |  32|   0|   32|          0|
    |tmp_18_reg_594                                                            |  32|   0|   32|          0|
    |tmp_19_reg_599                                                            |  32|   0|   32|          0|
    |tmp_20_reg_604                                                            |  32|   0|   32|          0|
    |tmp_21_reg_609                                                            |  32|   0|   32|          0|
    |tmp_22_reg_614                                                            |  32|   0|   32|          0|
    |tmp_s_reg_544                                                             |  32|   0|   32|          0|
    |trunc_ln144_reg_534                                                       |   6|   0|    6|          0|
    |trunc_ln145_2_reg_564                                                     |  32|   0|   32|          0|
    |trunc_ln145_3_reg_569                                                     |  32|   0|   32|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 537|   0|  537|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|Arows_dout          |   in|  512|     ap_fifo|         Arows|       pointer|
|Arows_empty_n       |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read          |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout          |   in|  512|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n       |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read          |  out|    1|     ap_fifo|         Bcols|       pointer|
|ABpartial_address0  |  out|    8|   ap_memory|     ABpartial|         array|
|ABpartial_ce0       |  out|    1|   ap_memory|     ABpartial|         array|
|ABpartial_we0       |  out|    1|   ap_memory|     ABpartial|         array|
|ABpartial_d0        |  out|   32|   ap_memory|     ABpartial|         array|
|it                  |   in|   32|     ap_none|            it|        scalar|
+--------------------+-----+-----+------------+--------------+--------------+

