Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 16 23:39:08 2025
| Host         : bubbles running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file temp_display_control_sets_placed.rpt
| Design       : temp_display
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            3 |
| No           | No                    | Yes                    |              48 |           13 |
| No           | Yes                   | No                     |               8 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              13 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------+------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | alarm_active_i_1_n_0 | BTNC_IBUF        |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                      | temp_celsius[8]  |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG |                      |                  |                3 |              9 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | drdy                 | BTNC_IBUF        |                3 |             12 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                      | BTNC_IBUF        |               13 |             48 |         3.69 |
+----------------------+----------------------+------------------+------------------+----------------+--------------+


