--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Programmer/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml
tri_level_sync_generator tri_level_sync_generator.ncd -o
tri_level_sync_generator.twr tri_level_sync_generator.pcf


Design file:              tri_level_sync_generator.ncd
Physical constraint file: tri_level_sync_generator.pcf
Device,speed:             xc3s200,-4 (PRODUCTION 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_f1484 = PERIOD TIMEGRP "f1484"  6.757 nS   HIGH 50.000000 % ;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_f1485 = PERIOD TIMEGRP "f1485"  6.757 nS   HIGH 50.000000 % ;

 1560 items analyzed, 14 timing errors detected. (14 setup errors, 0 hold errors)
 Minimum period is   8.155ns.
--------------------------------------------------------------------------------
Slack:                  -0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed (FF)
  Destination:          trilevel_syncgenerator3_TLTimer_div_3 (FF)
  Requirement:          3.378ns
  Data Path Delay:      4.077ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         f148g3 rising at 0.000ns
  Destination Clock:    f148g3 falling at 3.378ns
  Clock Uncertainty:    0.000ns

  Data Path: trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed to trilevel_syncgenerator3_TLTimer_div_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.YQ       Tcko                  0.720   trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
                                                       trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
    SLICE_X20Y22.G1      net (fanout=7)        1.763   trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
    SLICE_X20Y22.Y       Tilo                  0.608   trilevel_syncgenerator3_TLTimer_div<0>
                                                       trilevel_syncgenerator3_tsg_reset51
    SLICE_X21Y22.G1      net (fanout=4)        0.353   trilevel_syncgenerator3_tp<3>
    SLICE_X21Y22.CLK     Tgck                  0.633   trilevel_syncgenerator3_TLTimer_div<3>
                                                       trilevel_syncgenerator3_TLTimer_div_Mmux__n0001_Result<3>
                                                       trilevel_syncgenerator3_TLTimer_div_3
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (1.961ns logic, 2.116ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed (FF)
  Destination:          trilevel_syncgenerator3_TLTimer_div_2 (FF)
  Requirement:          3.378ns
  Data Path Delay:      4.077ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         f148g3 rising at 0.000ns
  Destination Clock:    f148g3 falling at 3.378ns
  Clock Uncertainty:    0.000ns

  Data Path: trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed to trilevel_syncgenerator3_TLTimer_div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.YQ       Tcko                  0.720   trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
                                                       trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
    SLICE_X20Y22.G1      net (fanout=7)        1.763   trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
    SLICE_X20Y22.Y       Tilo                  0.608   trilevel_syncgenerator3_TLTimer_div<0>
                                                       trilevel_syncgenerator3_tsg_reset51
    SLICE_X21Y23.G1      net (fanout=4)        0.353   trilevel_syncgenerator3_tp<3>
    SLICE_X21Y23.CLK     Tgck                  0.633   trilevel_syncgenerator3_TLTimer_div<2>
                                                       trilevel_syncgenerator3_TLTimer_div_Mmux__n0001_Result<2>1
                                                       trilevel_syncgenerator3_TLTimer_div_2
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (1.961ns logic, 2.116ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed (FF)
  Destination:          trilevel_syncgenerator3_TLTimer_div_1 (FF)
  Requirement:          3.378ns
  Data Path Delay:      3.887ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         f148g3 rising at 0.000ns
  Destination Clock:    f148g3 falling at 3.378ns
  Clock Uncertainty:    0.000ns

  Data Path: trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed to trilevel_syncgenerator3_TLTimer_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.YQ       Tcko                  0.720   trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
                                                       trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
    SLICE_X20Y22.G1      net (fanout=7)        1.763   trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed
    SLICE_X20Y22.Y       Tilo                  0.608   trilevel_syncgenerator3_TLTimer_div<0>
                                                       trilevel_syncgenerator3_tsg_reset51
    SLICE_X20Y23.G4      net (fanout=4)        0.106   trilevel_syncgenerator3_tp<3>
    SLICE_X20Y23.CLK     Tgck                  0.690   trilevel_syncgenerator3_TLTimer_div<1>
                                                       trilevel_syncgenerator3_TLTimer_div_Mmux__n0001_Result<1>1
                                                       trilevel_syncgenerator3_TLTimer_div_1
    -------------------------------------------------  ---------------------------
    Total                                      3.887ns (2.018ns logic, 1.869ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock f1484
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484          |    7.529|         |    4.617|    4.623|
f1485          |    7.818|         |    4.720|    4.936|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1485
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484          |    7.529|         |    4.617|    4.373|
f1485          |    7.568|         |    4.617|    4.686|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 14  Score: 4956

Constraints cover 1560 paths, 0 nets, and 1831 connections

Design statistics:
   Minimum period:   8.155ns (Maximum frequency: 122.624MHz)


Analysis completed Thu May 26 15:19:42 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 55 MB
