@class BronzeMtlDevice, AMD_MTLLibrary;

@interface BronzeMtlComputeVariant : MTLFunctionVariant {
    struct BronzeMtlComputeVariantMembersRec { struct BronzeHwShaderCommonRec *computeKernel; struct BronzeRsrcMgrConstStateRec *constState; unsigned int compute_pgm_rsrc1; unsigned int compute_pgm_rsrc2; unsigned int orderedAppendEnable; struct { unsigned long long textureUsage[4]; unsigned int dirtyBuffers[1]; unsigned int LDSUsgBitMask[1]; } resourceDirtyMask; unsigned int staticThreadgroupMemoryLength; struct _SC_SHADERSTATS { unsigned int uNumInst; unsigned int uNumVGPR; unsigned int uNumVALUInst; unsigned int uNumVMemInst; unsigned int uNumPosFetchBytes; unsigned int uNumParamFetchBytes; unsigned int uNumDSInst; unsigned int uNumExportInst; unsigned int uNumSGPR; unsigned int uNumCFlowInst; unsigned int uNumSALUInst; unsigned int uNumSMemInst; double f64SchedScores[3]; unsigned int uNumInterpInst; unsigned int uNumTransInst; unsigned int uNumAtomicOper; unsigned int uNumBranchInst; unsigned int uNumLocalAtomicOper; unsigned int uNumGlobalAtomicOper; unsigned int uNumLocalLoads; unsigned int uNumGlobalLoads; unsigned int uNumLocalStores; unsigned int uNumGlobalStores; unsigned int uNumWait; unsigned int uNumTexReads; unsigned int uNumTexWrites; unsigned int uNumTexAtomics; unsigned int uNumF16Inst; unsigned int uNumF32Inst; unsigned int uNumInt16Inst; unsigned int uNumInt32Inst; unsigned int uNumIntInst; unsigned int uNumFpInst; unsigned int uMemSizePerThread; unsigned int uNumCompilerSpills; unsigned int uNumCompilerVectorSpills; unsigned int uNumCompilerScalarSpills; unsigned int uNumSMovInst; unsigned int uNumVMovInst; unsigned int uNumMovInst; unsigned int uNumDualInst; unsigned int modelNumInst; unsigned int modelVALUInst; unsigned int modelVMemInst; unsigned int modelSALUInst; unsigned int modelSMemInst; unsigned int modelCFlowInst; unsigned int modelExportInst; unsigned int modelVectorInst; unsigned int modelScalarInst; unsigned int modelInterpInst; unsigned int modelTransInst; unsigned int modelWaveCount; unsigned int modelNumVgpr; unsigned int modelNumSgpr; unsigned int modelWaveSizeDecision; unsigned int modelCullingDecision; unsigned int modelDuplicatedVALUCount; unsigned int modelDuplicatedVMemCount; unsigned int modelAsVALUCount; unsigned int modelAsVMemCount; unsigned int numTotalInstIR; unsigned int costTotalInstIR; unsigned int numVectorInstIR; unsigned int costVectorInstIR; unsigned int numScalarInstIR; unsigned int costScalarInstIR; unsigned int numUniformInstIR; unsigned int costUniformInstIR; unsigned int numVMemInstIR; unsigned int costVMemInstIR; unsigned int numVALUInstIR; unsigned int costVALUInstIR; unsigned int numBasicBlocksIR; unsigned int costBasicBlocksIR; unsigned int numExportInstIR; unsigned int costExportInstIR; unsigned int numCFlowInstIR; unsigned int costCFlowInstIR; unsigned int numSALUInstIR; unsigned int costSALUInstIR; unsigned int numSMemInstIR; unsigned int costSMemInstIR; unsigned int VRegPred; unsigned int SRegPred; unsigned int LDSBarrierCount; unsigned int WorkgroupSize; unsigned int uNumSlowMemOps; unsigned int uNumVMemBytes; unsigned int uNumEstCycles; unsigned int uNumEstWeight; unsigned int uNumParameterExports; unsigned int uNumPositionExports; unsigned int pConfidence; unsigned int pThreshold; unsigned int uMaxPath; unsigned int uMaxAlus; unsigned int uMaxMems; unsigned int uMinPath; unsigned int uMinAlus; unsigned int uMinMems; } stats; unsigned int statsCompileTime; unsigned int shaderType; unsigned int objectHeaderByteSize; unsigned int isaSize; unsigned int instrSet; unsigned long long entryIsaOffset; unsigned long long isaMD5Hash[2]; unsigned long long ilMD5Hash[2]; unsigned int airHash; char ilFunctionName[32]; unsigned int maxTotalThreadsPerThreadgroup; unsigned int scratchMemoryAllocationSize; unsigned long long roDataDescGpuAddr; union SI_HwVertexBufRsrcDescRec { struct { union SQ_BUF_RSRC_WORD0 { struct { unsigned int BASE_ADDRESS : 32; } bitfields; struct { unsigned int BASE_ADDRESS : 32; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD0; union SQ_BUF_RSRC_WORD1 { struct { unsigned short BASE_ADDRESS_HI : 16; unsigned short STRIDE : 14; unsigned char CACHE_SWIZZLE : 1; unsigned char SWIZZLE_ENABLE : 1; } bitfields; struct { unsigned short BASE_ADDRESS_HI : 16; unsigned short STRIDE : 14; unsigned char CACHE_SWIZZLE : 1; unsigned char SWIZZLE_ENABLE : 1; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD1; union SQ_BUF_RSRC_WORD2 { struct { unsigned int NUM_RECORDS : 32; } bitfields; struct { unsigned int NUM_RECORDS : 32; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD2; union SQ_BUF_RSRC_WORD3 { struct { unsigned char DST_SEL_X : 3; unsigned char DST_SEL_Y : 3; unsigned char DST_SEL_Z : 3; unsigned char DST_SEL_W : 3; unsigned char NUM_FORMAT : 3; unsigned char DATA_FORMAT : 4; unsigned char ELEMENT_SIZE : 2; unsigned char INDEX_STRIDE : 2; unsigned char ADD_TID_ENABLE : 1; unsigned char ATC__CI__VI : 1; unsigned char HASH_ENABLE : 1; unsigned char HEAP : 1; unsigned char MTYPE__CI__VI : 3; unsigned char TYPE : 2; } bitfields; struct { unsigned char DST_SEL_X : 3; unsigned char DST_SEL_Y : 3; unsigned char DST_SEL_Z : 3; unsigned char DST_SEL_W : 3; unsigned char NUM_FORMAT : 3; unsigned char DATA_FORMAT : 4; unsigned char ELEMENT_SIZE : 2; unsigned char INDEX_STRIDE : 2; unsigned char ADD_TID_ENABLE : 1; unsigned char ATC__CI__VI : 1; unsigned char HASH_ENABLE : 1; unsigned char HEAP : 1; unsigned char MTYPE__CI__VI : 3; unsigned char TYPE : 2; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD3; } ; unsigned int u32All[4]; } roDataDesc; unsigned int usesComputePipelineState; AMD_MTLLibrary *lib; BronzeMtlDevice *device; } m_members;
}

- (void)dealloc;
- (id)initWithCompilerOutput:(id)a0 device:(id)a1 ppMemMgr:(struct AMDPPMemMgrRec { } *)a2 pipelineStatisticsOutput:(id)a3;
- (id)pipelinePerformanceStatisticsFromCompileTimeOutput:(id)a0 device:(id)a1;

@end
