// Seed: 3093895838
module module_0 (
    output wor id_0,
    input uwire id_1,
    output tri id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output uwire id_9,
    output supply0 id_10,
    output tri id_11,
    output tri id_12,
    input tri0 id_13,
    output wor id_14,
    input wire id_15,
    input supply0 id_16
);
  genvar id_18;
  assign module_1.type_0 = 0;
  assign id_10 = id_13;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1
);
  id_3(
      1, 1, 1'b0, id_0, id_1, 1'd0
  );
  assign id_0 = id_1;
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
endmodule
