

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_442_3'
================================================================
* Date:           Thu Oct 13 07:49:06 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.536 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max   | min | max |   Type   |
    +---------+---------+-----------+----------+-----+-----+----------+
    |        5|      518|  25.000 ns|  2.590 us|    3|  260|  dataflow|
    +---------+---------+-----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 5 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ifmap_RF_M_real = alloca i64 1" [src/main.cpp:446]   --->   Operation 6 'alloca' 'ifmap_RF_M_real' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ifmap_RF_M_imag = alloca i64 1" [src/main.cpp:446]   --->   Operation 7 'alloca' 'ifmap_RF_M_imag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (3.00ns)   --->   "%ctrl1_reg_c_channel1 = call i8 @ifmap_gen_x, i32 %c_row_op_st, i16 %ifmap_RF_M_real, i16 %ifmap_RF_M_imag, i8 %p_read_25" [src/main.cpp:447]   --->   Operation 8 'call' 'ctrl1_reg_c_channel1' <Predicate = true> <Delay = 3.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%ctrl1_reg_c_channel1 = call i8 @ifmap_gen_x, i32 %c_row_op_st, i16 %ifmap_RF_M_real, i16 %ifmap_RF_M_imag, i8 %p_read_25" [src/main.cpp:447]   --->   Operation 9 'call' 'ctrl1_reg_c_channel1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 3.00>
ST_3 : Operation 10 [2/2] (3.00ns)   --->   "%call_ln448 = call void @ifmap_cons_y, i16 %ifmap_RF_M_real, i16 %ifmap_RF_M_imag, i32 %c_row_op_trans_st, i8 %ctrl1_reg_c_channel1" [src/main.cpp:448]   --->   Operation 10 'call' 'call_ln448' <Predicate = true> <Delay = 3.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_trans_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln446 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_27" [src/main.cpp:446]   --->   Operation 13 'specdataflowpipeline' 'specdataflowpipeline_ln446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln448 = call void @ifmap_cons_y, i16 %ifmap_RF_M_real, i16 %ifmap_RF_M_imag, i32 %c_row_op_trans_st, i8 %ctrl1_reg_c_channel1" [src/main.cpp:448]   --->   Operation 14 'call' 'call_ln448' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln448 = ret" [src/main.cpp:448]   --->   Operation 15 'ret' 'ret_ln448' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 3ns
The critical path consists of the following:
	wire read operation ('p_read_25') on port 'p_read' [7]  (0 ns)
	'call' operation ('ctrl1_reg_c_channel1', src/main.cpp:447) to 'ifmap_gen_x' [10]  (3 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3ns
The critical path consists of the following:
	'call' operation ('call_ln448', src/main.cpp:448) to 'ifmap_cons_y' [11]  (3 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
