[13:30:53.647] <TB3>     INFO: *** Welcome to pxar ***
[13:30:53.647] <TB3>     INFO: *** Today: 2016/09/28
[13:30:53.655] <TB3>     INFO: *** Version: 47bc-dirty
[13:30:53.655] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C15.dat
[13:30:53.655] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:30:53.656] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//defaultMaskFile.dat
[13:30:53.656] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters_C15.dat
[13:30:53.732] <TB3>     INFO:         clk: 4
[13:30:53.732] <TB3>     INFO:         ctr: 4
[13:30:53.732] <TB3>     INFO:         sda: 19
[13:30:53.732] <TB3>     INFO:         tin: 9
[13:30:53.732] <TB3>     INFO:         level: 15
[13:30:53.732] <TB3>     INFO:         triggerdelay: 0
[13:30:53.733] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:30:53.733] <TB3>     INFO: Log level: DEBUG
[13:30:53.743] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:30:53.758] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:30:53.761] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:30:53.763] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:30:55.326] <TB3>     INFO: DUT info: 
[13:30:55.326] <TB3>     INFO: The DUT currently contains the following objects:
[13:30:55.326] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:30:55.326] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:30:55.326] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:30:55.326] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:30:55.326] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:55.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:30:55.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:30:55.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:30:55.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:30:55.335] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31621120
[13:30:55.335] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xf85310
[13:30:55.335] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xef7770
[13:30:55.335] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f49c9d94010
[13:30:55.335] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f49cffff510
[13:30:55.335] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31686656 fPxarMemory = 0x7f49c9d94010
[13:30:55.336] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[13:30:55.337] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[13:30:55.338] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[13:30:55.338] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:30:55.738] <TB3>     INFO: enter 'restricted' command line mode
[13:30:55.738] <TB3>     INFO: enter test to run
[13:30:55.738] <TB3>     INFO:   test: FPIXTest no parameter change
[13:30:55.738] <TB3>     INFO:   running: fpixtest
[13:30:55.738] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:30:55.741] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:30:55.741] <TB3>     INFO: ######################################################################
[13:30:55.741] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:30:55.741] <TB3>     INFO: ######################################################################
[13:30:55.745] <TB3>     INFO: ######################################################################
[13:30:55.745] <TB3>     INFO: PixTestPretest::doTest()
[13:30:55.745] <TB3>     INFO: ######################################################################
[13:30:55.748] <TB3>     INFO:    ----------------------------------------------------------------------
[13:30:55.748] <TB3>     INFO:    PixTestPretest::programROC() 
[13:30:55.748] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:13.764] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:31:13.764] <TB3>     INFO: IA differences per ROC:  18.5 18.5 20.1 19.3 18.5 18.5 19.3 17.7 17.7 19.3 16.9 21.7 16.9 17.7 17.7 17.7
[13:31:13.830] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:13.830] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:31:13.830] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:15.083] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:31:15.585] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:31:16.086] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:31:16.588] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:31:17.090] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:31:17.591] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:31:18.093] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:31:18.595] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:31:19.096] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:31:19.598] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:31:20.099] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:31:20.601] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:31:21.103] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:31:21.604] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:31:22.106] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:31:22.608] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:31:22.861] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 
[13:31:22.861] <TB3>     INFO: Test took 9034 ms.
[13:31:22.861] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:31:22.892] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:22.892] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:31:22.892] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:22.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[13:31:23.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[13:31:23.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6187 mA
[13:31:23.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8187 mA
[13:31:23.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  82 Ia 24.6187 mA
[13:31:23.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  79 Ia 23.8187 mA
[13:31:23.598] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  80 Ia 23.8187 mA
[13:31:23.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  81 Ia 23.8187 mA
[13:31:23.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  82 Ia 24.6187 mA
[13:31:23.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  79 Ia 23.8187 mA
[13:31:24.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  80 Ia 23.8187 mA
[13:31:24.103] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  81 Ia 24.6187 mA
[13:31:24.204] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  78 Ia 23.8187 mA
[13:31:24.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0188 mA
[13:31:24.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.6187 mA
[13:31:24.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 23.8187 mA
[13:31:24.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  82 Ia 23.8187 mA
[13:31:24.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  83 Ia 23.8187 mA
[13:31:24.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  84 Ia 24.6187 mA
[13:31:24.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  81 Ia 23.8187 mA
[13:31:25.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  82 Ia 23.8187 mA
[13:31:25.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  83 Ia 24.6187 mA
[13:31:25.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  80 Ia 23.8187 mA
[13:31:25.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  81 Ia 23.8187 mA
[13:31:25.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  82 Ia 23.8187 mA
[13:31:25.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.6187 mA
[13:31:25.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  75 Ia 23.8187 mA
[13:31:25.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  76 Ia 23.8187 mA
[13:31:25.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[13:31:25.918] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  78 Ia 23.8187 mA
[13:31:26.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  79 Ia 24.6187 mA
[13:31:26.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  76 Ia 23.8187 mA
[13:31:26.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  77 Ia 23.8187 mA
[13:31:26.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  78 Ia 24.6187 mA
[13:31:26.421] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  75 Ia 23.8187 mA
[13:31:26.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  76 Ia 23.8187 mA
[13:31:26.622] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  77 Ia 23.8187 mA
[13:31:26.724] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.8187 mA
[13:31:26.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  79 Ia 23.8187 mA
[13:31:26.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  80 Ia 24.6187 mA
[13:31:27.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  77 Ia 23.8187 mA
[13:31:27.127] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  78 Ia 23.8187 mA
[13:31:27.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  79 Ia 23.8187 mA
[13:31:27.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  80 Ia 24.6187 mA
[13:31:27.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  77 Ia 23.8187 mA
[13:31:27.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  78 Ia 23.8187 mA
[13:31:27.631] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  79 Ia 24.6187 mA
[13:31:27.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  76 Ia 23.8187 mA
[13:31:27.832] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  77 Ia 23.8187 mA
[13:31:27.933] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[13:31:28.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[13:31:28.135] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  81 Ia 23.8187 mA
[13:31:28.235] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  82 Ia 24.6187 mA
[13:31:28.336] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  79 Ia 23.0188 mA
[13:31:28.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  85 Ia 24.6187 mA
[13:31:28.537] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  82 Ia 24.6187 mA
[13:31:28.637] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  79 Ia 23.0188 mA
[13:31:28.738] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  85 Ia 24.6187 mA
[13:31:28.839] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  82 Ia 23.8187 mA
[13:31:28.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  83 Ia 24.6187 mA
[13:31:29.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  80 Ia 23.8187 mA
[13:31:29.141] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[13:31:29.242] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[13:31:29.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 23.8187 mA
[13:31:29.444] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  81 Ia 23.8187 mA
[13:31:29.545] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  82 Ia 24.6187 mA
[13:31:29.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  79 Ia 23.8187 mA
[13:31:29.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  80 Ia 23.8187 mA
[13:31:29.846] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  81 Ia 23.8187 mA
[13:31:29.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  82 Ia 24.6187 mA
[13:31:30.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  79 Ia 23.8187 mA
[13:31:30.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  80 Ia 23.8187 mA
[13:31:30.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  81 Ia 24.6187 mA
[13:31:30.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.6187 mA
[13:31:30.452] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  75 Ia 23.8187 mA
[13:31:30.553] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  76 Ia 23.8187 mA
[13:31:30.654] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  77 Ia 23.8187 mA
[13:31:30.755] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  78 Ia 24.6187 mA
[13:31:30.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  75 Ia 23.8187 mA
[13:31:30.956] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  76 Ia 23.8187 mA
[13:31:31.057] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  77 Ia 23.8187 mA
[13:31:31.158] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  78 Ia 23.8187 mA
[13:31:31.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  79 Ia 24.6187 mA
[13:31:31.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  76 Ia 23.8187 mA
[13:31:31.460] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  77 Ia 23.8187 mA
[13:31:31.561] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.2188 mA
[13:31:31.661] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  89 Ia 24.6187 mA
[13:31:31.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  86 Ia 24.6187 mA
[13:31:31.863] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  83 Ia 23.8187 mA
[13:31:31.964] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  84 Ia 23.8187 mA
[13:31:32.066] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  85 Ia 23.8187 mA
[13:31:32.166] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  86 Ia 23.8187 mA
[13:31:32.267] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  87 Ia 24.6187 mA
[13:31:32.367] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  84 Ia 23.8187 mA
[13:31:32.468] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  85 Ia 23.8187 mA
[13:31:32.569] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  86 Ia 24.6187 mA
[13:31:32.670] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  83 Ia 23.8187 mA
[13:31:32.771] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.2188 mA
[13:31:32.872] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  89 Ia 24.6187 mA
[13:31:32.972] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  86 Ia 24.6187 mA
[13:31:33.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  83 Ia 23.8187 mA
[13:31:33.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  84 Ia 23.8187 mA
[13:31:33.275] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  85 Ia 24.6187 mA
[13:31:33.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  82 Ia 23.8187 mA
[13:31:33.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  83 Ia 23.8187 mA
[13:31:33.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  84 Ia 23.8187 mA
[13:31:33.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  85 Ia 24.6187 mA
[13:31:33.779] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  82 Ia 23.8187 mA
[13:31:33.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  83 Ia 23.8187 mA
[13:31:33.981] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[13:31:34.082] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[13:31:34.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  80 Ia 24.6187 mA
[13:31:34.283] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[13:31:34.384] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[13:31:34.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[13:31:34.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  80 Ia 24.6187 mA
[13:31:34.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  77 Ia 23.0188 mA
[13:31:34.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  83 Ia 25.4188 mA
[13:31:34.887] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  76 Ia 23.0188 mA
[13:31:34.988] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  82 Ia 25.4188 mA
[13:31:35.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  75 Ia 23.0188 mA
[13:31:35.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.4188 mA
[13:31:35.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  94 Ia 25.4188 mA
[13:31:35.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  87 Ia 23.8187 mA
[13:31:35.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  88 Ia 23.8187 mA
[13:31:35.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  89 Ia 23.8187 mA
[13:31:35.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  90 Ia 24.6187 mA
[13:31:35.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  87 Ia 23.8187 mA
[13:31:35.895] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  88 Ia 23.8187 mA
[13:31:35.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  89 Ia 23.8187 mA
[13:31:36.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  90 Ia 23.8187 mA
[13:31:36.198] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  91 Ia 23.8187 mA
[13:31:36.298] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  92 Ia 24.6187 mA
[13:31:36.400] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 26.2188 mA
[13:31:36.501] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  66 Ia 23.8187 mA
[13:31:36.603] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  67 Ia 23.8187 mA
[13:31:36.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  68 Ia 23.8187 mA
[13:31:36.804] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  69 Ia 24.6187 mA
[13:31:36.905] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  66 Ia 23.8187 mA
[13:31:37.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  67 Ia 23.8187 mA
[13:31:37.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  68 Ia 23.8187 mA
[13:31:37.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  69 Ia 23.8187 mA
[13:31:37.308] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  70 Ia 23.8187 mA
[13:31:37.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  71 Ia 24.6187 mA
[13:31:37.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  68 Ia 23.8187 mA
[13:31:37.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 21.4188 mA
[13:31:37.712] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  94 Ia 25.4188 mA
[13:31:37.813] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  87 Ia 23.8187 mA
[13:31:37.914] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  88 Ia 23.8187 mA
[13:31:38.015] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  89 Ia 23.8187 mA
[13:31:38.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  90 Ia 24.6187 mA
[13:31:38.216] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  87 Ia 23.8187 mA
[13:31:38.317] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  88 Ia 23.8187 mA
[13:31:38.418] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  89 Ia 24.6187 mA
[13:31:38.519] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  86 Ia 23.8187 mA
[13:31:38.619] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  87 Ia 23.8187 mA
[13:31:38.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  88 Ia 23.8187 mA
[13:31:38.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.2188 mA
[13:31:38.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  89 Ia 24.6187 mA
[13:31:39.023] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  86 Ia 23.8187 mA
[13:31:39.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  87 Ia 24.6187 mA
[13:31:39.224] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  84 Ia 23.8187 mA
[13:31:39.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  85 Ia 23.8187 mA
[13:31:39.426] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  86 Ia 24.6187 mA
[13:31:39.526] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  83 Ia 23.8187 mA
[13:31:39.627] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  84 Ia 23.8187 mA
[13:31:39.728] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  85 Ia 23.8187 mA
[13:31:39.829] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  86 Ia 24.6187 mA
[13:31:39.929] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  83 Ia 23.8187 mA
[13:31:40.031] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.2188 mA
[13:31:40.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  89 Ia 24.6187 mA
[13:31:40.232] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  86 Ia 24.6187 mA
[13:31:40.332] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  83 Ia 23.8187 mA
[13:31:40.434] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  84 Ia 23.8187 mA
[13:31:40.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  85 Ia 23.8187 mA
[13:31:40.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  86 Ia 24.6187 mA
[13:31:40.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  83 Ia 23.8187 mA
[13:31:40.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  84 Ia 23.8187 mA
[13:31:40.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  85 Ia 23.8187 mA
[13:31:41.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  86 Ia 24.6187 mA
[13:31:41.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  83 Ia 23.8187 mA
[13:31:41.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0188 mA
[13:31:41.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6187 mA
[13:31:41.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 23.8187 mA
[13:31:41.542] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 23.8187 mA
[13:31:41.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  83 Ia 23.8187 mA
[13:31:41.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  84 Ia 23.8187 mA
[13:31:41.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  85 Ia 24.6187 mA
[13:31:41.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  82 Ia 23.8187 mA
[13:31:42.047] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  83 Ia 24.6187 mA
[13:31:42.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  80 Ia 23.8187 mA
[13:31:42.249] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  81 Ia 23.8187 mA
[13:31:42.350] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  82 Ia 23.8187 mA
[13:31:42.376] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[13:31:42.376] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  82
[13:31:42.376] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  77
[13:31:42.376] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  77
[13:31:42.377] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[13:31:42.377] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[13:31:42.377] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  77
[13:31:42.378] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  83
[13:31:42.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  83
[13:31:42.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  75
[13:31:42.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  92
[13:31:42.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  68
[13:31:42.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  88
[13:31:42.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  83
[13:31:42.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  83
[13:31:42.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  82
[13:31:44.205] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[13:31:44.205] <TB3>     INFO: i(loss) [mA/ROC]:     17.6  19.2  19.2  18.4  19.2  19.2  19.2  19.2  19.2  17.6  19.2  19.2  18.4  18.4  19.2  18.4
[13:31:44.238] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:44.238] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:31:44.238] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:44.373] <TB3>     INFO: Expecting 231680 events.
[13:31:52.560] <TB3>     INFO: 231680 events read in total (7470ms).
[13:31:52.715] <TB3>     INFO: Test took 8475ms.
[13:31:52.917] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:31:52.921] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 58
[13:31:52.925] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 100 and Delta(CalDel) = 61
[13:31:52.928] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 80 and Delta(CalDel) = 59
[13:31:52.932] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 88 and Delta(CalDel) = 63
[13:31:52.935] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:31:52.938] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 120 and Delta(CalDel) = 60
[13:31:52.942] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 81 and Delta(CalDel) = 61
[13:31:52.945] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 65
[13:31:52.949] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 86 and Delta(CalDel) = 63
[13:31:52.952] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 103 and Delta(CalDel) = 64
[13:31:52.956] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 107 and Delta(CalDel) = 63
[13:31:52.959] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 88 and Delta(CalDel) = 64
[13:31:52.963] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 86 and Delta(CalDel) = 58
[13:31:52.966] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 108 and Delta(CalDel) = 60
[13:31:52.970] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:31:53.012] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:31:53.048] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:53.048] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:31:53.048] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:53.184] <TB3>     INFO: Expecting 231680 events.
[13:32:01.404] <TB3>     INFO: 231680 events read in total (7505ms).
[13:32:01.409] <TB3>     INFO: Test took 8357ms.
[13:32:01.431] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[13:32:01.745] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 28
[13:32:01.749] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30.5
[13:32:01.753] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 28.5
[13:32:01.756] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 31.5
[13:32:01.760] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[13:32:01.763] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[13:32:01.766] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[13:32:01.770] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 151 +/- 33.5
[13:32:01.773] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:32:01.777] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 32
[13:32:01.780] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 31.5
[13:32:01.784] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32.5
[13:32:01.787] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 29
[13:32:01.791] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[13:32:01.795] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[13:32:01.830] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:32:01.830] <TB3>     INFO: CalDel:      145   121   140   134   154   138   126   145   151   143   156   153   145   130   131   145
[13:32:01.830] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:32:01.833] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C0.dat
[13:32:01.834] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C1.dat
[13:32:01.834] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C2.dat
[13:32:01.834] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C3.dat
[13:32:01.834] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C4.dat
[13:32:01.834] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C5.dat
[13:32:01.834] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C6.dat
[13:32:01.834] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C7.dat
[13:32:01.835] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C8.dat
[13:32:01.835] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C9.dat
[13:32:01.835] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C10.dat
[13:32:01.835] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C11.dat
[13:32:01.835] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C12.dat
[13:32:01.835] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C13.dat
[13:32:01.835] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C14.dat
[13:32:01.836] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C15.dat
[13:32:01.836] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:32:01.836] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:32:01.836] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:32:01.836] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:32:01.922] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:32:01.922] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:32:01.922] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:32:01.922] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:32:01.924] <TB3>     INFO: ######################################################################
[13:32:01.924] <TB3>     INFO: PixTestTiming::doTest()
[13:32:01.924] <TB3>     INFO: ######################################################################
[13:32:01.924] <TB3>     INFO:    ----------------------------------------------------------------------
[13:32:01.924] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:32:01.925] <TB3>     INFO:    ----------------------------------------------------------------------
[13:32:01.925] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:32:03.067] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:32:05.343] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:32:07.615] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:32:09.889] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:32:12.163] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:32:14.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:32:16.709] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:32:18.982] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:32:20.502] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:32:22.021] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:32:23.541] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:32:25.060] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:32:26.580] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:32:28.099] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:32:29.619] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:32:31.138] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:32:43.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:32:44.987] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:32:46.508] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:32:48.028] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:32:49.548] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:32:51.067] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:32:52.587] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:32:54.107] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:32:57.507] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:33:00.907] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:33:04.306] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:33:07.707] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:33:11.107] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:33:14.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:33:17.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:33:21.306] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:33:22.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:33:24.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:33:25.867] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:33:27.387] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:33:28.908] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:33:30.427] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:33:31.947] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:33:33.467] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:33:35.741] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:33:37.261] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:33:38.780] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:33:40.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:33:42.385] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:33:43.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:33:45.425] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:33:46.945] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:33:49.218] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:33:51.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:33:53.765] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:33:56.037] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:33:58.311] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:34:00.583] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:34:02.857] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:34:05.130] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:34:07.403] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:34:09.676] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:34:11.949] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:34:14.222] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:34:16.495] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:34:18.769] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:34:21.042] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:34:23.315] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:34:25.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:34:27.862] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:34:30.135] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:34:32.409] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:34:34.682] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:34:36.955] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:34:39.228] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:34:41.502] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:34:43.774] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:34:46.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:34:48.321] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:34:50.594] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:34:52.869] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:34:55.142] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:34:57.415] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:34:59.688] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:35:03.842] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:35:06.114] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:35:08.388] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:35:10.661] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:35:12.935] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:35:15.208] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:35:17.481] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:35:19.756] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:35:21.277] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:35:22.797] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:35:24.318] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:35:25.838] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:35:27.358] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:35:28.878] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:35:30.398] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:35:31.918] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:35:33.439] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:35:34.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:35:36.479] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:35:37.999] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:35:39.519] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:35:41.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:35:42.560] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:35:44.080] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:35:46.354] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:35:47.874] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:35:49.394] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:35:50.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:35:52.622] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:35:54.142] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:35:55.664] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:35:57.184] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:35:59.457] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:36:01.731] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:36:04.004] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:36:06.277] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:36:07.984] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:36:10.257] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:36:12.531] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:36:14.804] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:36:17.077] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:36:19.351] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:36:21.623] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:36:23.897] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:36:26.170] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:36:28.443] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:36:30.716] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:36:33.374] <TB3>     INFO: TBM Phase Settings: 232
[13:36:33.375] <TB3>     INFO: 400MHz Phase: 2
[13:36:33.375] <TB3>     INFO: 160MHz Phase: 7
[13:36:33.375] <TB3>     INFO: Functional Phase Area: 3
[13:36:33.377] <TB3>     INFO: Test took 271453 ms.
[13:36:33.377] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:36:33.378] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:33.378] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:36:33.378] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:33.378] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:36:36.398] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:36:38.294] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:36:40.192] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:36:42.088] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:36:43.983] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:36:45.879] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:36:48.527] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:36:52.302] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:36:53.826] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:36:55.347] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:36:56.865] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:36:58.385] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:36:59.904] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:37:01.424] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:37:02.944] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:37:04.464] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:37:05.984] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:37:07.506] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:37:09.025] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:37:11.299] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:37:13.572] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:37:15.845] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:37:17.365] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:37:18.886] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:37:20.406] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:37:21.926] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:37:23.445] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:37:25.720] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:37:27.994] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:37:30.266] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:37:31.786] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:37:33.307] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:37:34.827] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:37:36.347] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:37:37.866] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:37:40.139] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:37:42.412] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:37:44.686] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:37:46.205] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:37:47.726] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:37:49.248] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:37:50.768] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:37:52.287] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:37:54.561] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:37:56.834] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:37:59.108] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:38:00.628] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:38:02.147] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:38:03.667] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:38:05.187] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:38:06.707] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:38:08.981] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:38:11.254] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:38:13.528] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:38:15.047] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:38:16.566] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:38:18.089] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:38:19.609] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:38:21.129] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:38:23.402] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:38:25.675] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:38:27.948] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:38:29.468] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:38:31.371] <TB3>     INFO: ROC Delay Settings: 228
[13:38:31.372] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:38:31.372] <TB3>     INFO: ROC Port 0 Delay: 4
[13:38:31.372] <TB3>     INFO: ROC Port 1 Delay: 4
[13:38:31.372] <TB3>     INFO: Functional ROC Area: 3
[13:38:31.375] <TB3>     INFO: Test took 117998 ms.
[13:38:31.375] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:38:31.375] <TB3>     INFO:    ----------------------------------------------------------------------
[13:38:31.375] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:38:31.375] <TB3>     INFO:    ----------------------------------------------------------------------
[13:38:32.515] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4068 4069 4068 4069 4068 4069 4068 4069 e062 c000 a101 8000 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[13:38:32.515] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a102 8040 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[13:38:32.515] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a103 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[13:38:32.515] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:38:46.720] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:46.720] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:39:00.882] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:00.882] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:39:15.021] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:15.022] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:39:29.199] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:29.199] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:39:43.365] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:43.366] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:39:57.502] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:57.502] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:40:11.648] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:11.648] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:40:25.768] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:25.769] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:40:39.856] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:39.856] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:40:54.008] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:54.393] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:54.405] <TB3>     INFO: Decoding statistics:
[13:40:54.405] <TB3>     INFO:   General information:
[13:40:54.405] <TB3>     INFO: 	 16bit words read:         240000000
[13:40:54.405] <TB3>     INFO: 	 valid events total:       20000000
[13:40:54.405] <TB3>     INFO: 	 empty events:             20000000
[13:40:54.405] <TB3>     INFO: 	 valid events with pixels: 0
[13:40:54.405] <TB3>     INFO: 	 valid pixel hits:         0
[13:40:54.405] <TB3>     INFO:   Event errors: 	           0
[13:40:54.405] <TB3>     INFO: 	 start marker:             0
[13:40:54.405] <TB3>     INFO: 	 stop marker:              0
[13:40:54.405] <TB3>     INFO: 	 overflow:                 0
[13:40:54.405] <TB3>     INFO: 	 invalid 5bit words:       0
[13:40:54.405] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:40:54.405] <TB3>     INFO:   TBM errors: 		           0
[13:40:54.405] <TB3>     INFO: 	 flawed TBM headers:       0
[13:40:54.405] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:40:54.405] <TB3>     INFO: 	 event ID mismatches:      0
[13:40:54.405] <TB3>     INFO:   ROC errors: 		           0
[13:40:54.405] <TB3>     INFO: 	 missing ROC header(s):    0
[13:40:54.406] <TB3>     INFO: 	 misplaced readback start: 0
[13:40:54.406] <TB3>     INFO:   Pixel decoding errors:	   0
[13:40:54.406] <TB3>     INFO: 	 pixel data incomplete:    0
[13:40:54.406] <TB3>     INFO: 	 pixel address:            0
[13:40:54.406] <TB3>     INFO: 	 pulse height fill bit:    0
[13:40:54.406] <TB3>     INFO: 	 buffer corruption:        0
[13:40:54.406] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:54.406] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:40:54.406] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:54.406] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:54.406] <TB3>     INFO:    Read back bit status: 1
[13:40:54.406] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:54.406] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:54.406] <TB3>     INFO:    Timings are good!
[13:40:54.406] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:54.406] <TB3>     INFO: Test took 143031 ms.
[13:40:54.406] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:40:54.406] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:40:54.406] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:40:54.406] <TB3>     INFO: PixTestTiming::doTest took 532484 ms.
[13:40:54.406] <TB3>     INFO: PixTestTiming::doTest() done
[13:40:54.406] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:40:54.406] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:40:54.406] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:40:54.406] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:40:54.407] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:40:54.407] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:40:54.407] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:40:54.758] <TB3>     INFO: ######################################################################
[13:40:54.758] <TB3>     INFO: PixTestAlive::doTest()
[13:40:54.758] <TB3>     INFO: ######################################################################
[13:40:54.761] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:54.761] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:40:54.761] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:54.763] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:40:55.105] <TB3>     INFO: Expecting 41600 events.
[13:40:59.197] <TB3>     INFO: 41600 events read in total (3377ms).
[13:40:59.197] <TB3>     INFO: Test took 4434ms.
[13:40:59.205] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:59.205] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:40:59.205] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:40:59.580] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:40:59.580] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
[13:40:59.580] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
[13:40:59.583] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:59.583] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:40:59.583] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:59.584] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:40:59.928] <TB3>     INFO: Expecting 41600 events.
[13:41:02.898] <TB3>     INFO: 41600 events read in total (2255ms).
[13:41:02.899] <TB3>     INFO: Test took 3315ms.
[13:41:02.899] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:02.899] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:41:02.899] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:41:02.899] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:41:03.304] <TB3>     INFO: PixTestAlive::maskTest() done
[13:41:03.304] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:41:03.307] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:03.307] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:41:03.307] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:03.308] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:41:03.658] <TB3>     INFO: Expecting 41600 events.
[13:41:07.716] <TB3>     INFO: 41600 events read in total (3343ms).
[13:41:07.717] <TB3>     INFO: Test took 4409ms.
[13:41:07.725] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:07.725] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:41:07.725] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:41:08.099] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:41:08.099] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:41:08.099] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:41:08.100] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:41:08.108] <TB3>     INFO: ######################################################################
[13:41:08.108] <TB3>     INFO: PixTestTrim::doTest()
[13:41:08.108] <TB3>     INFO: ######################################################################
[13:41:08.111] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:08.111] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:41:08.111] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:08.187] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:41:08.187] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:41:08.215] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:08.215] <TB3>     INFO:     run 1 of 1
[13:41:08.215] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:08.558] <TB3>     INFO: Expecting 5025280 events.
[13:41:54.301] <TB3>     INFO: 1426632 events read in total (45028ms).
[13:42:38.858] <TB3>     INFO: 2836136 events read in total (89585ms).
[13:43:23.561] <TB3>     INFO: 4254072 events read in total (134289ms).
[13:43:46.882] <TB3>     INFO: 5025280 events read in total (157609ms).
[13:43:46.919] <TB3>     INFO: Test took 158704ms.
[13:43:46.974] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:47.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:48.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:49.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:51.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:52.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:53.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:55.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:56.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:57.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:59.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:00.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:01.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:03.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:04.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:05.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:07.305] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:08.689] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301600768
[13:44:08.692] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8023 minThrLimit = 96.7758 minThrNLimit = 117.421 -> result = 96.8023 -> 96
[13:44:08.693] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.0303 minThrLimit = 81.9857 minThrNLimit = 104.372 -> result = 82.0303 -> 82
[13:44:08.693] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.075 minThrLimit = 101.056 minThrNLimit = 123.763 -> result = 101.075 -> 101
[13:44:08.694] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2867 minThrLimit = 87.2856 minThrNLimit = 106.942 -> result = 87.2867 -> 87
[13:44:08.694] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.703 minThrLimit = 100.672 minThrNLimit = 120.816 -> result = 100.703 -> 100
[13:44:08.694] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3839 minThrLimit = 91.3366 minThrNLimit = 111.874 -> result = 91.3839 -> 91
[13:44:08.695] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.858 minThrLimit = 104.769 minThrNLimit = 135.846 -> result = 104.858 -> 104
[13:44:08.695] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0609 minThrLimit = 91.0608 minThrNLimit = 108.593 -> result = 91.0609 -> 91
[13:44:08.695] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2582 minThrLimit = 91.2507 minThrNLimit = 107.815 -> result = 91.2582 -> 91
[13:44:08.696] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.4785 minThrLimit = 83.4744 minThrNLimit = 104.055 -> result = 83.4785 -> 83
[13:44:08.696] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1336 minThrLimit = 94.1149 minThrNLimit = 114.031 -> result = 94.1336 -> 94
[13:44:08.697] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2118 minThrLimit = 96.1847 minThrNLimit = 117.481 -> result = 96.2118 -> 96
[13:44:08.697] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.4931 minThrLimit = 97.4144 minThrNLimit = 117.016 -> result = 97.4931 -> 97
[13:44:08.697] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2684 minThrLimit = 91.2436 minThrNLimit = 114.421 -> result = 91.2684 -> 91
[13:44:08.698] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6524 minThrLimit = 94.6498 minThrNLimit = 120.398 -> result = 94.6524 -> 94
[13:44:08.698] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4138 minThrLimit = 99.4025 minThrNLimit = 118.135 -> result = 99.4138 -> 99
[13:44:08.698] <TB3>     INFO: ROC 0 VthrComp = 96
[13:44:08.699] <TB3>     INFO: ROC 1 VthrComp = 82
[13:44:08.699] <TB3>     INFO: ROC 2 VthrComp = 101
[13:44:08.699] <TB3>     INFO: ROC 3 VthrComp = 87
[13:44:08.700] <TB3>     INFO: ROC 4 VthrComp = 100
[13:44:08.700] <TB3>     INFO: ROC 5 VthrComp = 91
[13:44:08.701] <TB3>     INFO: ROC 6 VthrComp = 104
[13:44:08.701] <TB3>     INFO: ROC 7 VthrComp = 91
[13:44:08.702] <TB3>     INFO: ROC 8 VthrComp = 91
[13:44:08.702] <TB3>     INFO: ROC 9 VthrComp = 83
[13:44:08.703] <TB3>     INFO: ROC 10 VthrComp = 94
[13:44:08.703] <TB3>     INFO: ROC 11 VthrComp = 96
[13:44:08.703] <TB3>     INFO: ROC 12 VthrComp = 97
[13:44:08.704] <TB3>     INFO: ROC 13 VthrComp = 91
[13:44:08.704] <TB3>     INFO: ROC 14 VthrComp = 94
[13:44:08.704] <TB3>     INFO: ROC 15 VthrComp = 99
[13:44:08.704] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:44:08.704] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:44:08.717] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:08.717] <TB3>     INFO:     run 1 of 1
[13:44:08.717] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:09.065] <TB3>     INFO: Expecting 5025280 events.
[13:44:44.705] <TB3>     INFO: 892632 events read in total (34925ms).
[13:45:20.010] <TB3>     INFO: 1782792 events read in total (70230ms).
[13:45:55.218] <TB3>     INFO: 2670144 events read in total (105438ms).
[13:46:28.755] <TB3>     INFO: 3547512 events read in total (138975ms).
[13:47:03.677] <TB3>     INFO: 4420728 events read in total (173898ms).
[13:47:27.380] <TB3>     INFO: 5025280 events read in total (197600ms).
[13:47:27.448] <TB3>     INFO: Test took 198731ms.
[13:47:27.623] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:27.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:29.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:31.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:32.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:34.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:35.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:37.507] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:39.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:40.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:42.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:43.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:45.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:47.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:48.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:50.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:51.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:53.370] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310976512
[13:47:53.373] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 62.9134 for pixel 1/72 mean/min/max = 47.3962/31.7648/63.0275
[13:47:53.373] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.7078 for pixel 6/0 mean/min/max = 46.2074/31.6702/60.7446
[13:47:53.374] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.9974 for pixel 6/12 mean/min/max = 46.793/31.5455/62.0406
[13:47:53.374] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.3278 for pixel 9/0 mean/min/max = 44.4012/32.3964/56.406
[13:47:53.374] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.4022 for pixel 17/13 mean/min/max = 46.0535/32.5211/59.5859
[13:47:53.375] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.999 for pixel 0/13 mean/min/max = 46.3525/33.5696/59.1354
[13:47:53.375] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 62.6273 for pixel 9/54 mean/min/max = 48.1315/33.58/62.683
[13:47:53.375] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 62.231 for pixel 3/0 mean/min/max = 47.5219/32.7752/62.2685
[13:47:53.376] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 61.5938 for pixel 2/6 mean/min/max = 47.598/33.5027/61.6932
[13:47:53.376] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.089 for pixel 51/6 mean/min/max = 44.1829/32.0516/56.3141
[13:47:53.376] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 61.3397 for pixel 0/2 mean/min/max = 46.5964/31.4938/61.6989
[13:47:53.377] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 61.0905 for pixel 6/63 mean/min/max = 46.259/31.2342/61.2838
[13:47:53.377] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 61.986 for pixel 0/3 mean/min/max = 47.0201/31.7378/62.3025
[13:47:53.378] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.2625 for pixel 0/3 mean/min/max = 45.1761/32.8477/57.5046
[13:47:53.378] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.6818 for pixel 0/48 mean/min/max = 46.7251/32.7612/60.689
[13:47:53.378] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.3576 for pixel 21/19 mean/min/max = 45.2532/32.0896/58.4168
[13:47:53.378] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:47:53.510] <TB3>     INFO: Expecting 411648 events.
[13:48:00.971] <TB3>     INFO: 411648 events read in total (6745ms).
[13:48:00.978] <TB3>     INFO: Expecting 411648 events.
[13:48:08.459] <TB3>     INFO: 411648 events read in total (6818ms).
[13:48:08.469] <TB3>     INFO: Expecting 411648 events.
[13:48:16.079] <TB3>     INFO: 411648 events read in total (6956ms).
[13:48:16.091] <TB3>     INFO: Expecting 411648 events.
[13:48:23.737] <TB3>     INFO: 411648 events read in total (6992ms).
[13:48:23.750] <TB3>     INFO: Expecting 411648 events.
[13:48:31.337] <TB3>     INFO: 411648 events read in total (6927ms).
[13:48:31.354] <TB3>     INFO: Expecting 411648 events.
[13:48:38.901] <TB3>     INFO: 411648 events read in total (6898ms).
[13:48:38.920] <TB3>     INFO: Expecting 411648 events.
[13:48:46.539] <TB3>     INFO: 411648 events read in total (6965ms).
[13:48:46.561] <TB3>     INFO: Expecting 411648 events.
[13:48:54.168] <TB3>     INFO: 411648 events read in total (6963ms).
[13:48:54.191] <TB3>     INFO: Expecting 411648 events.
[13:49:01.811] <TB3>     INFO: 411648 events read in total (6973ms).
[13:49:01.836] <TB3>     INFO: Expecting 411648 events.
[13:49:09.396] <TB3>     INFO: 411648 events read in total (6908ms).
[13:49:09.424] <TB3>     INFO: Expecting 411648 events.
[13:49:16.961] <TB3>     INFO: 411648 events read in total (6894ms).
[13:49:16.993] <TB3>     INFO: Expecting 411648 events.
[13:49:24.593] <TB3>     INFO: 411648 events read in total (6960ms).
[13:49:24.626] <TB3>     INFO: Expecting 411648 events.
[13:49:32.237] <TB3>     INFO: 411648 events read in total (6978ms).
[13:49:32.273] <TB3>     INFO: Expecting 411648 events.
[13:49:39.797] <TB3>     INFO: 411648 events read in total (6888ms).
[13:49:39.833] <TB3>     INFO: Expecting 411648 events.
[13:49:47.398] <TB3>     INFO: 411648 events read in total (6927ms).
[13:49:47.439] <TB3>     INFO: Expecting 411648 events.
[13:49:54.802] <TB3>     INFO: 411648 events read in total (6733ms).
[13:49:54.846] <TB3>     INFO: Test took 121468ms.
[13:49:55.341] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0854 < 35 for itrim = 121; old thr = 34.6585 ... break
[13:49:55.386] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2966 < 35 for itrim = 124; old thr = 34.5511 ... break
[13:49:55.420] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5564 < 35 for itrim = 122; old thr = 33.4807 ... break
[13:49:55.452] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3895 < 35 for itrim = 90; old thr = 34.4958 ... break
[13:49:55.488] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0754 < 35 for itrim+1 = 115; old thr = 34.8938 ... break
[13:49:55.520] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5015 < 35 for itrim = 112; old thr = 33.8247 ... break
[13:49:55.564] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0895 < 35 for itrim+1 = 129; old thr = 34.944 ... break
[13:49:55.592] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6359 < 35 for itrim = 116; old thr = 34.2245 ... break
[13:49:55.615] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3062 < 35 for itrim = 103; old thr = 34.257 ... break
[13:49:55.650] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6293 < 35 for itrim = 95; old thr = 33.7786 ... break
[13:49:55.676] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5211 < 35 for itrim+1 = 108; old thr = 34.6678 ... break
[13:49:55.707] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1127 < 35 for itrim = 121; old thr = 33.5502 ... break
[13:49:55.732] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2231 < 35 for itrim+1 = 107; old thr = 34.998 ... break
[13:49:55.766] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4291 < 35 for itrim+1 = 93; old thr = 34.8825 ... break
[13:49:55.800] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1772 < 35 for itrim = 116; old thr = 34.5059 ... break
[13:49:55.838] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4999 < 35 for itrim = 114; old thr = 33.471 ... break
[13:49:55.915] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:49:55.926] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:55.926] <TB3>     INFO:     run 1 of 1
[13:49:55.926] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:56.276] <TB3>     INFO: Expecting 5025280 events.
[13:50:31.583] <TB3>     INFO: 870392 events read in total (34593ms).
[13:51:06.540] <TB3>     INFO: 1739144 events read in total (69550ms).
[13:51:41.349] <TB3>     INFO: 2607576 events read in total (104359ms).
[13:52:16.139] <TB3>     INFO: 3465744 events read in total (139149ms).
[13:52:50.647] <TB3>     INFO: 4318816 events read in total (173657ms).
[13:53:18.625] <TB3>     INFO: 5025280 events read in total (201635ms).
[13:53:18.710] <TB3>     INFO: Test took 202784ms.
[13:53:18.894] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:19.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:20.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:22.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:23.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:25.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:27.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:28.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:30.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:31.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:33.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:34.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:36.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:37.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:39.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:40.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:42.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:44.104] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272912384
[13:53:44.105] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 2.500000 .. 255.000000
[13:53:44.180] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:53:44.190] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:44.191] <TB3>     INFO:     run 1 of 1
[13:53:44.191] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:44.534] <TB3>     INFO: Expecting 8453120 events.
[13:54:19.469] <TB3>     INFO: 823792 events read in total (34221ms).
[13:54:53.066] <TB3>     INFO: 1647568 events read in total (67818ms).
[13:55:26.001] <TB3>     INFO: 2471880 events read in total (101753ms).
[13:56:02.090] <TB3>     INFO: 3296000 events read in total (136842ms).
[13:56:36.057] <TB3>     INFO: 4120328 events read in total (170809ms).
[13:57:08.783] <TB3>     INFO: 4943832 events read in total (203535ms).
[13:57:41.979] <TB3>     INFO: 5765920 events read in total (236731ms).
[13:58:15.435] <TB3>     INFO: 6587224 events read in total (270187ms).
[13:58:48.717] <TB3>     INFO: 7408024 events read in total (303470ms).
[13:59:21.867] <TB3>     INFO: 8228696 events read in total (336619ms).
[13:59:31.470] <TB3>     INFO: 8453120 events read in total (346222ms).
[13:59:31.575] <TB3>     INFO: Test took 347385ms.
[13:59:31.912] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:32.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:34.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:36.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:38.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:40.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:41.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:43.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:45.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:47.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:49.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:51.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:53.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:55.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:57.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:58.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:00.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:02.714] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 330137600
[14:00:02.799] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.907913 .. 47.444472
[14:00:02.874] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 57 (-1/-1) hits flags = 528 (plus default)
[14:00:02.883] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:02.883] <TB3>     INFO:     run 1 of 1
[14:00:02.883] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:03.227] <TB3>     INFO: Expecting 1763840 events.
[14:00:44.020] <TB3>     INFO: 1143560 events read in total (40078ms).
[14:01:05.861] <TB3>     INFO: 1763840 events read in total (61919ms).
[14:01:05.878] <TB3>     INFO: Test took 62995ms.
[14:01:05.915] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:05.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:06.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:07.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:08.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:09.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:10.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:11.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:12.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:13.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:14.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:15.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:16.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:17.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:18.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:19.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:20.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:21.703] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300474368
[14:01:21.784] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.346086 .. 44.932019
[14:01:21.860] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:01:21.870] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:21.870] <TB3>     INFO:     run 1 of 1
[14:01:21.870] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:22.214] <TB3>     INFO: Expecting 1464320 events.
[14:02:04.763] <TB3>     INFO: 1126880 events read in total (41833ms).
[14:02:16.425] <TB3>     INFO: 1464320 events read in total (53495ms).
[14:02:16.437] <TB3>     INFO: Test took 54567ms.
[14:02:16.469] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:16.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:17.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:18.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:19.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:20.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:21.331] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:22.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:23.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:24.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:25.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:26.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:27.063] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:28.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:28.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:29.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:30.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:31.846] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256696320
[14:02:31.929] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.354494 .. 44.932019
[14:02:32.007] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:02:32.017] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:32.017] <TB3>     INFO:     run 1 of 1
[14:02:32.017] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:32.365] <TB3>     INFO: Expecting 1364480 events.
[14:03:12.511] <TB3>     INFO: 1099848 events read in total (39432ms).
[14:03:22.548] <TB3>     INFO: 1364480 events read in total (49469ms).
[14:03:22.564] <TB3>     INFO: Test took 50547ms.
[14:03:22.598] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:22.676] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:23.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:24.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:25.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:26.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:27.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:28.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:29.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:30.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:31.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:32.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:33.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:34.186] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:35.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:36.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:37.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:38.036] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315928576
[14:03:38.121] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:03:38.121] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:03:38.131] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:38.131] <TB3>     INFO:     run 1 of 1
[14:03:38.131] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:38.474] <TB3>     INFO: Expecting 1364480 events.
[14:04:18.357] <TB3>     INFO: 1075672 events read in total (39168ms).
[14:04:29.069] <TB3>     INFO: 1364480 events read in total (49881ms).
[14:04:29.083] <TB3>     INFO: Test took 50952ms.
[14:04:29.122] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:29.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:30.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:31.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:32.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:33.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:34.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:34.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:35.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:36.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:37.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:38.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:39.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:40.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:41.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:42.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:43.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:44.729] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256700416
[14:04:44.774] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C0.dat
[14:04:44.774] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C1.dat
[14:04:44.774] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C2.dat
[14:04:44.774] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C3.dat
[14:04:44.774] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C4.dat
[14:04:44.775] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C5.dat
[14:04:44.775] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C6.dat
[14:04:44.775] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C7.dat
[14:04:44.775] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C8.dat
[14:04:44.775] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C9.dat
[14:04:44.775] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C10.dat
[14:04:44.775] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C11.dat
[14:04:44.775] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C12.dat
[14:04:44.775] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C13.dat
[14:04:44.775] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C14.dat
[14:04:44.776] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C15.dat
[14:04:44.776] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C0.dat
[14:04:44.784] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C1.dat
[14:04:44.791] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C2.dat
[14:04:44.798] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C3.dat
[14:04:44.804] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C4.dat
[14:04:44.811] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C5.dat
[14:04:44.818] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C6.dat
[14:04:44.825] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C7.dat
[14:04:44.831] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C8.dat
[14:04:44.838] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C9.dat
[14:04:44.845] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C10.dat
[14:04:44.852] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C11.dat
[14:04:44.858] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C12.dat
[14:04:44.865] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C13.dat
[14:04:44.872] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C14.dat
[14:04:44.878] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C15.dat
[14:04:44.885] <TB3>     INFO: PixTestTrim::trimTest() done
[14:04:44.885] <TB3>     INFO: vtrim:     121 124 122  90 115 112 129 116 103  95 108 121 107  93 116 114 
[14:04:44.885] <TB3>     INFO: vthrcomp:   96  82 101  87 100  91 104  91  91  83  94  96  97  91  94  99 
[14:04:44.885] <TB3>     INFO: vcal mean:  34.94  34.99  34.98  34.97  34.97  35.00  34.98  34.96  35.04  34.99  34.97  35.00  34.97  34.96  34.98  34.96 
[14:04:44.885] <TB3>     INFO: vcal RMS:    0.95   0.84   0.92   0.80   0.84   1.00   1.01   0.92   0.89   0.78   0.87   0.89   0.88   0.78   0.82   0.93 
[14:04:44.885] <TB3>     INFO: bits mean:   9.41   9.45   9.66  10.00   9.47   9.14   8.90   9.30   9.12   9.64   9.12   9.76   9.08   9.34   9.08  10.03 
[14:04:44.885] <TB3>     INFO: bits RMS:    2.63   2.75   2.59   2.57   2.62   2.65   2.54   2.56   2.54   2.71   2.85   2.63   2.83   2.74   2.74   2.51 
[14:04:44.897] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:44.897] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:04:44.897] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:44.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:04:44.900] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:04:44.910] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:44.910] <TB3>     INFO:     run 1 of 1
[14:04:44.910] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:45.254] <TB3>     INFO: Expecting 4160000 events.
[14:05:34.347] <TB3>     INFO: 1179860 events read in total (48378ms).
[14:06:20.662] <TB3>     INFO: 2341860 events read in total (94693ms).
[14:07:06.584] <TB3>     INFO: 3486765 events read in total (140615ms).
[14:07:33.840] <TB3>     INFO: 4160000 events read in total (167871ms).
[14:07:33.892] <TB3>     INFO: Test took 168982ms.
[14:07:34.008] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:34.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:36.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:38.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:39.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:41.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:43.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:45.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:47.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:49.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:51.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:53.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:55.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:58.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:00.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:02.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:04.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:06.351] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 409432064
[14:08:06.353] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:08:06.452] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:08:06.452] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 181 (-1/-1) hits flags = 528 (plus default)
[14:08:06.464] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:08:06.464] <TB3>     INFO:     run 1 of 1
[14:08:06.464] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:06.826] <TB3>     INFO: Expecting 3785600 events.
[14:08:55.225] <TB3>     INFO: 1185695 events read in total (47684ms).
[14:09:42.140] <TB3>     INFO: 2350715 events read in total (94599ms).
[14:10:29.013] <TB3>     INFO: 3501395 events read in total (141473ms).
[14:10:41.825] <TB3>     INFO: 3785600 events read in total (154284ms).
[14:10:41.903] <TB3>     INFO: Test took 155439ms.
[14:10:42.025] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:42.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:44.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:45.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:47.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:49.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:51.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:52.972] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:54.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:56.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:58.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:00.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:01.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:03.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:05.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:07.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:08.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:10.701] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298749952
[14:11:10.702] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:11:10.776] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:11:10.776] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:11:10.787] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:11:10.787] <TB3>     INFO:     run 1 of 1
[14:11:10.787] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:11.130] <TB3>     INFO: Expecting 3515200 events.
[14:12:00.398] <TB3>     INFO: 1238845 events read in total (48553ms).
[14:12:46.903] <TB3>     INFO: 2449895 events read in total (95058ms).
[14:13:28.911] <TB3>     INFO: 3515200 events read in total (137067ms).
[14:13:28.966] <TB3>     INFO: Test took 138180ms.
[14:13:29.056] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:29.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:30.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:32.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:34.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:36.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:37.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:39.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:41.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:43.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:44.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:46.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:48.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:50.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:51.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:53.748] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:55.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:57.171] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352829440
[14:13:57.172] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:13:57.245] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:13:57.245] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:13:57.256] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:13:57.256] <TB3>     INFO:     run 1 of 1
[14:13:57.256] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:57.602] <TB3>     INFO: Expecting 3515200 events.
[14:14:46.837] <TB3>     INFO: 1239075 events read in total (48521ms).
[14:15:34.095] <TB3>     INFO: 2449685 events read in total (95779ms).
[14:16:16.126] <TB3>     INFO: 3515200 events read in total (137810ms).
[14:16:16.171] <TB3>     INFO: Test took 138915ms.
[14:16:16.265] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:16.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:18.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:19.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:21.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:23.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:24.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:26.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:28.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:30.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:31.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:33.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:35.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:36.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:38.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:40.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:41.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:43.544] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299528192
[14:16:43.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:16:43.618] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:16:43.618] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:16:43.629] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:43.629] <TB3>     INFO:     run 1 of 1
[14:16:43.629] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:43.973] <TB3>     INFO: Expecting 3515200 events.
[14:17:32.941] <TB3>     INFO: 1239030 events read in total (48253ms).
[14:18:20.655] <TB3>     INFO: 2448695 events read in total (95967ms).
[14:19:03.063] <TB3>     INFO: 3515200 events read in total (138375ms).
[14:19:03.115] <TB3>     INFO: Test took 139487ms.
[14:19:03.204] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:03.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:05.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:06.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:08.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:10.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:11.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:13.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:15.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:16.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:18.646] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:20.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:22.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:23.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:25.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:27.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:28.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:30.515] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 349224960
[14:19:30.516] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.1655, thr difference RMS: 1.5296
[14:19:30.516] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.79782, thr difference RMS: 1.28775
[14:19:30.517] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.6314, thr difference RMS: 1.2485
[14:19:30.517] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.1705, thr difference RMS: 1.54303
[14:19:30.517] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.98564, thr difference RMS: 1.19418
[14:19:30.517] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.82175, thr difference RMS: 1.65192
[14:19:30.517] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.71269, thr difference RMS: 1.37477
[14:19:30.518] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.95849, thr difference RMS: 1.6804
[14:19:30.518] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 11.802, thr difference RMS: 1.56355
[14:19:30.518] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.57831, thr difference RMS: 1.27208
[14:19:30.518] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.60657, thr difference RMS: 1.59301
[14:19:30.519] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.34529, thr difference RMS: 1.62482
[14:19:30.519] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.6272, thr difference RMS: 1.28864
[14:19:30.519] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.01212, thr difference RMS: 1.51375
[14:19:30.519] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.2191, thr difference RMS: 1.62568
[14:19:30.519] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.4646, thr difference RMS: 1.2491
[14:19:30.520] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.0572, thr difference RMS: 1.50875
[14:19:30.520] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.7347, thr difference RMS: 1.28567
[14:19:30.520] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.6055, thr difference RMS: 1.25433
[14:19:30.520] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.23302, thr difference RMS: 1.5507
[14:19:30.520] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.79768, thr difference RMS: 1.23048
[14:19:30.521] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.72209, thr difference RMS: 1.61489
[14:19:30.521] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.67676, thr difference RMS: 1.37192
[14:19:30.521] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.88384, thr difference RMS: 1.69187
[14:19:30.521] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 11.6716, thr difference RMS: 1.53008
[14:19:30.521] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.49789, thr difference RMS: 1.22663
[14:19:30.522] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.51019, thr difference RMS: 1.5707
[14:19:30.522] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.38031, thr difference RMS: 1.61122
[14:19:30.522] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.5252, thr difference RMS: 1.27763
[14:19:30.522] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.13731, thr difference RMS: 1.50589
[14:19:30.522] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.16925, thr difference RMS: 1.64139
[14:19:30.523] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.3258, thr difference RMS: 1.21308
[14:19:30.523] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.2066, thr difference RMS: 1.49273
[14:19:30.523] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.7245, thr difference RMS: 1.271
[14:19:30.523] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.5496, thr difference RMS: 1.22207
[14:19:30.523] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.43805, thr difference RMS: 1.5304
[14:19:30.524] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.79553, thr difference RMS: 1.21095
[14:19:30.524] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.68814, thr difference RMS: 1.62532
[14:19:30.524] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.81757, thr difference RMS: 1.39388
[14:19:30.524] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.81719, thr difference RMS: 1.69978
[14:19:30.525] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 11.609, thr difference RMS: 1.52446
[14:19:30.525] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.47298, thr difference RMS: 1.23417
[14:19:30.525] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.5454, thr difference RMS: 1.53066
[14:19:30.525] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.42542, thr difference RMS: 1.62792
[14:19:30.525] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.5413, thr difference RMS: 1.26973
[14:19:30.526] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.32977, thr difference RMS: 1.48659
[14:19:30.526] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.14974, thr difference RMS: 1.63851
[14:19:30.526] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.307, thr difference RMS: 1.18613
[14:19:30.526] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.1871, thr difference RMS: 1.46443
[14:19:30.527] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.75994, thr difference RMS: 1.25077
[14:19:30.527] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.6585, thr difference RMS: 1.21876
[14:19:30.527] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.60069, thr difference RMS: 1.53024
[14:19:30.527] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.76598, thr difference RMS: 1.2019
[14:19:30.527] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.72543, thr difference RMS: 1.63006
[14:19:30.528] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.0005, thr difference RMS: 1.39835
[14:19:30.528] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.90042, thr difference RMS: 1.70515
[14:19:30.528] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 11.6517, thr difference RMS: 1.49082
[14:19:30.528] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.51851, thr difference RMS: 1.21823
[14:19:30.528] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.59736, thr difference RMS: 1.52309
[14:19:30.529] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.47116, thr difference RMS: 1.63049
[14:19:30.529] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.6003, thr difference RMS: 1.25925
[14:19:30.529] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.46566, thr difference RMS: 1.48116
[14:19:30.529] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.2952, thr difference RMS: 1.62162
[14:19:30.529] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.2996, thr difference RMS: 1.18713
[14:19:30.636] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:19:30.641] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2302 seconds
[14:19:30.641] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:19:31.344] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:19:31.344] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:19:31.347] <TB3>     INFO: ######################################################################
[14:19:31.348] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:19:31.348] <TB3>     INFO: ######################################################################
[14:19:31.348] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:31.348] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:19:31.348] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:31.348] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:19:31.359] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:19:31.359] <TB3>     INFO:     run 1 of 1
[14:19:31.359] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:31.705] <TB3>     INFO: Expecting 59072000 events.
[14:20:00.434] <TB3>     INFO: 1073600 events read in total (28015ms).
[14:20:28.358] <TB3>     INFO: 2141600 events read in total (55938ms).
[14:20:56.450] <TB3>     INFO: 3211400 events read in total (84030ms).
[14:21:24.819] <TB3>     INFO: 4282800 events read in total (112399ms).
[14:21:52.865] <TB3>     INFO: 5351600 events read in total (140445ms).
[14:22:21.292] <TB3>     INFO: 6422200 events read in total (168873ms).
[14:22:49.667] <TB3>     INFO: 7492400 events read in total (197247ms).
[14:23:17.723] <TB3>     INFO: 8560400 events read in total (225303ms).
[14:23:46.095] <TB3>     INFO: 9630800 events read in total (253676ms).
[14:24:14.230] <TB3>     INFO: 10701200 events read in total (281810ms).
[14:24:42.693] <TB3>     INFO: 11770000 events read in total (310273ms).
[14:25:11.217] <TB3>     INFO: 12840400 events read in total (338797ms).
[14:25:39.655] <TB3>     INFO: 13911000 events read in total (367235ms).
[14:26:08.162] <TB3>     INFO: 14979400 events read in total (395742ms).
[14:26:36.717] <TB3>     INFO: 16050600 events read in total (424297ms).
[14:27:05.319] <TB3>     INFO: 17120800 events read in total (452899ms).
[14:27:33.668] <TB3>     INFO: 18189800 events read in total (481248ms).
[14:28:02.066] <TB3>     INFO: 19260800 events read in total (509646ms).
[14:28:30.568] <TB3>     INFO: 20330200 events read in total (538148ms).
[14:28:59.089] <TB3>     INFO: 21398800 events read in total (566669ms).
[14:29:27.703] <TB3>     INFO: 22470600 events read in total (595283ms).
[14:29:56.252] <TB3>     INFO: 23539000 events read in total (623832ms).
[14:30:24.858] <TB3>     INFO: 24607000 events read in total (652438ms).
[14:30:53.376] <TB3>     INFO: 25678200 events read in total (680956ms).
[14:31:21.927] <TB3>     INFO: 26748400 events read in total (709507ms).
[14:31:50.433] <TB3>     INFO: 27816800 events read in total (738013ms).
[14:32:18.972] <TB3>     INFO: 28888400 events read in total (766552ms).
[14:32:47.494] <TB3>     INFO: 29957800 events read in total (795074ms).
[14:33:15.929] <TB3>     INFO: 31026000 events read in total (823509ms).
[14:33:44.578] <TB3>     INFO: 32098000 events read in total (852158ms).
[14:34:13.088] <TB3>     INFO: 33166800 events read in total (880668ms).
[14:34:41.703] <TB3>     INFO: 34235000 events read in total (909283ms).
[14:35:10.317] <TB3>     INFO: 35306200 events read in total (937897ms).
[14:35:38.891] <TB3>     INFO: 36376000 events read in total (966471ms).
[14:36:07.534] <TB3>     INFO: 37444200 events read in total (995114ms).
[14:36:36.044] <TB3>     INFO: 38514200 events read in total (1023624ms).
[14:37:04.615] <TB3>     INFO: 39584200 events read in total (1052195ms).
[14:37:33.127] <TB3>     INFO: 40652000 events read in total (1080707ms).
[14:38:01.554] <TB3>     INFO: 41720200 events read in total (1109134ms).
[14:38:30.154] <TB3>     INFO: 42792400 events read in total (1137734ms).
[14:38:58.670] <TB3>     INFO: 43861000 events read in total (1166250ms).
[14:39:27.185] <TB3>     INFO: 44928600 events read in total (1194765ms).
[14:39:55.691] <TB3>     INFO: 45999600 events read in total (1223271ms).
[14:40:23.828] <TB3>     INFO: 47068600 events read in total (1251408ms).
[14:40:52.029] <TB3>     INFO: 48136800 events read in total (1279609ms).
[14:41:20.242] <TB3>     INFO: 49206400 events read in total (1307822ms).
[14:41:48.495] <TB3>     INFO: 50276200 events read in total (1336075ms).
[14:42:16.090] <TB3>     INFO: 51344000 events read in total (1363670ms).
[14:42:43.881] <TB3>     INFO: 52411800 events read in total (1391461ms).
[14:43:11.843] <TB3>     INFO: 53482800 events read in total (1419423ms).
[14:43:39.780] <TB3>     INFO: 54550600 events read in total (1447360ms).
[14:44:07.805] <TB3>     INFO: 55618200 events read in total (1475385ms).
[14:44:35.753] <TB3>     INFO: 56685800 events read in total (1503333ms).
[14:45:03.839] <TB3>     INFO: 57754800 events read in total (1531419ms).
[14:45:31.789] <TB3>     INFO: 58824800 events read in total (1559369ms).
[14:45:38.502] <TB3>     INFO: 59072000 events read in total (1566082ms).
[14:45:38.522] <TB3>     INFO: Test took 1567163ms.
[14:45:38.584] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:38.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:38.711] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:39.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:39.884] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:41.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:41.031] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:42.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:42.207] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:43.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:43.382] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:44.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:44.564] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:45.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:45.720] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:46.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:46.893] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:48.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:48.068] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:49.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:49.246] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:50.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:50.417] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:51.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:51.600] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:52.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:52.766] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:53.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:53.954] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:55.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:55.117] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:56.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:56.303] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:57.474] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 450846720
[14:45:57.511] <TB3>     INFO: PixTestScurves::scurves() done 
[14:45:57.511] <TB3>     INFO: Vcal mean:  35.05  35.11  35.10  35.08  35.01  35.11  35.06  35.07  35.16  35.00  35.07  35.05  35.10  35.03  35.08  35.11 
[14:45:57.511] <TB3>     INFO: Vcal RMS:    0.83   0.72   0.81   0.69   0.74   0.88   0.92   0.81   0.76   0.64   0.74   0.79   0.76   0.66   0.72   0.77 
[14:45:57.511] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:45:57.585] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:45:57.585] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:45:57.585] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:45:57.585] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:45:57.585] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:45:57.585] <TB3>     INFO: ######################################################################
[14:45:57.585] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:45:57.585] <TB3>     INFO: ######################################################################
[14:45:57.589] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:45:57.932] <TB3>     INFO: Expecting 41600 events.
[14:46:01.990] <TB3>     INFO: 41600 events read in total (3334ms).
[14:46:01.991] <TB3>     INFO: Test took 4402ms.
[14:46:01.999] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:01.999] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:46:01.999] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:46:02.004] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 35, 58] has eff 0/10
[14:46:02.004] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 35, 58]
[14:46:02.004] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 51, 36] has eff 0/10
[14:46:02.004] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 51, 36]
[14:46:02.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 15, 49] has eff 0/10
[14:46:02.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 15, 49]
[14:46:02.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[14:46:02.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:46:02.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:46:02.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:46:02.347] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:46:02.699] <TB3>     INFO: Expecting 41600 events.
[14:46:06.868] <TB3>     INFO: 41600 events read in total (3454ms).
[14:46:06.868] <TB3>     INFO: Test took 4521ms.
[14:46:06.876] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:06.876] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:46:06.876] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:46:06.881] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.314
[14:46:06.881] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 165
[14:46:06.881] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.162
[14:46:06.881] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[14:46:06.881] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.153
[14:46:06.881] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[14:46:06.881] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.329
[14:46:06.881] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 188
[14:46:06.881] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.67
[14:46:06.881] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[14:46:06.881] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.077
[14:46:06.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 194
[14:46:06.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.733
[14:46:06.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[14:46:06.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.977
[14:46:06.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:46:06.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.49
[14:46:06.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 182
[14:46:06.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.393
[14:46:06.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 198
[14:46:06.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.613
[14:46:06.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 174
[14:46:06.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.234
[14:46:06.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 172
[14:46:06.883] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.425
[14:46:06.883] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[14:46:06.883] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.41
[14:46:06.883] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 181
[14:46:06.883] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.531
[14:46:06.883] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[14:46:06.883] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.073
[14:46:06.883] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 197
[14:46:06.883] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:46:06.883] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:46:06.883] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:46:06.967] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:46:07.310] <TB3>     INFO: Expecting 41600 events.
[14:46:11.439] <TB3>     INFO: 41600 events read in total (3414ms).
[14:46:11.440] <TB3>     INFO: Test took 4473ms.
[14:46:11.448] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:11.448] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:46:11.448] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:46:11.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:46:11.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 0
[14:46:11.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.6439
[14:46:11.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,68] phvalue 57
[14:46:11.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.2178
[14:46:11.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 65
[14:46:11.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.2607
[14:46:11.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 61
[14:46:11.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.899
[14:46:11.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 81
[14:46:11.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.4019
[14:46:11.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 83
[14:46:11.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.5295
[14:46:11.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 92
[14:46:11.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3291
[14:46:11.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 61
[14:46:11.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1767
[14:46:11.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 80
[14:46:11.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7847
[14:46:11.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 72
[14:46:11.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 101.561
[14:46:11.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 102
[14:46:11.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.5713
[14:46:11.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 73
[14:46:11.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0403
[14:46:11.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[14:46:11.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9552
[14:46:11.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 66
[14:46:11.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8422
[14:46:11.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 76
[14:46:11.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.4939
[14:46:11.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 89
[14:46:11.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.8182
[14:46:11.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 84
[14:46:11.458] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 68, 0 0
[14:46:11.861] <TB3>     INFO: Expecting 2560 events.
[14:46:12.819] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:12.820] <TB3>     INFO: Test took 1362ms.
[14:46:12.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:12.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 1 1
[14:46:13.327] <TB3>     INFO: Expecting 2560 events.
[14:46:14.286] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:14.286] <TB3>     INFO: Test took 1466ms.
[14:46:14.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:14.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 2 2
[14:46:14.794] <TB3>     INFO: Expecting 2560 events.
[14:46:15.751] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:15.751] <TB3>     INFO: Test took 1464ms.
[14:46:15.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:15.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 3 3
[14:46:16.259] <TB3>     INFO: Expecting 2560 events.
[14:46:17.216] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:17.216] <TB3>     INFO: Test took 1464ms.
[14:46:17.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:17.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[14:46:17.724] <TB3>     INFO: Expecting 2560 events.
[14:46:18.682] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:18.682] <TB3>     INFO: Test took 1465ms.
[14:46:18.682] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:18.682] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 5 5
[14:46:19.190] <TB3>     INFO: Expecting 2560 events.
[14:46:20.147] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:20.147] <TB3>     INFO: Test took 1465ms.
[14:46:20.148] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:20.148] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[14:46:20.655] <TB3>     INFO: Expecting 2560 events.
[14:46:21.613] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:21.613] <TB3>     INFO: Test took 1465ms.
[14:46:21.613] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:21.613] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 7 7
[14:46:22.120] <TB3>     INFO: Expecting 2560 events.
[14:46:23.078] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:23.079] <TB3>     INFO: Test took 1466ms.
[14:46:23.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:23.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 8 8
[14:46:23.586] <TB3>     INFO: Expecting 2560 events.
[14:46:24.544] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:24.545] <TB3>     INFO: Test took 1466ms.
[14:46:24.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:24.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 9 9
[14:46:25.052] <TB3>     INFO: Expecting 2560 events.
[14:46:26.009] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:26.010] <TB3>     INFO: Test took 1465ms.
[14:46:26.010] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:26.010] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 10 10
[14:46:26.517] <TB3>     INFO: Expecting 2560 events.
[14:46:27.475] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:27.475] <TB3>     INFO: Test took 1465ms.
[14:46:27.475] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:27.476] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:46:27.984] <TB3>     INFO: Expecting 2560 events.
[14:46:28.941] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:28.941] <TB3>     INFO: Test took 1465ms.
[14:46:28.941] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:28.941] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 12 12
[14:46:29.449] <TB3>     INFO: Expecting 2560 events.
[14:46:30.406] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:30.406] <TB3>     INFO: Test took 1465ms.
[14:46:30.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:30.408] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 13 13
[14:46:30.914] <TB3>     INFO: Expecting 2560 events.
[14:46:31.872] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:31.873] <TB3>     INFO: Test took 1465ms.
[14:46:31.873] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:31.873] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 14 14
[14:46:32.380] <TB3>     INFO: Expecting 2560 events.
[14:46:33.339] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:33.339] <TB3>     INFO: Test took 1466ms.
[14:46:33.339] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:33.340] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 15 15
[14:46:33.847] <TB3>     INFO: Expecting 2560 events.
[14:46:34.807] <TB3>     INFO: 2560 events read in total (245ms).
[14:46:34.808] <TB3>     INFO: Test took 1468ms.
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[14:46:34.808] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:46:34.812] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:35.316] <TB3>     INFO: Expecting 655360 events.
[14:46:47.045] <TB3>     INFO: 655360 events read in total (11014ms).
[14:46:47.056] <TB3>     INFO: Expecting 655360 events.
[14:46:58.589] <TB3>     INFO: 655360 events read in total (10983ms).
[14:46:58.604] <TB3>     INFO: Expecting 655360 events.
[14:47:10.201] <TB3>     INFO: 655360 events read in total (11040ms).
[14:47:10.223] <TB3>     INFO: Expecting 655360 events.
[14:47:21.727] <TB3>     INFO: 655360 events read in total (10955ms).
[14:47:21.751] <TB3>     INFO: Expecting 655360 events.
[14:47:33.425] <TB3>     INFO: 655360 events read in total (11127ms).
[14:47:33.454] <TB3>     INFO: Expecting 655360 events.
[14:47:44.957] <TB3>     INFO: 655360 events read in total (10963ms).
[14:47:44.989] <TB3>     INFO: Expecting 655360 events.
[14:47:56.535] <TB3>     INFO: 655360 events read in total (11006ms).
[14:47:56.573] <TB3>     INFO: Expecting 655360 events.
[14:48:08.127] <TB3>     INFO: 655360 events read in total (11022ms).
[14:48:08.169] <TB3>     INFO: Expecting 655360 events.
[14:48:19.745] <TB3>     INFO: 655360 events read in total (11050ms).
[14:48:19.790] <TB3>     INFO: Expecting 655360 events.
[14:48:31.429] <TB3>     INFO: 655360 events read in total (11113ms).
[14:48:31.478] <TB3>     INFO: Expecting 655360 events.
[14:48:42.998] <TB3>     INFO: 655360 events read in total (10993ms).
[14:48:43.055] <TB3>     INFO: Expecting 655360 events.
[14:48:54.657] <TB3>     INFO: 655360 events read in total (11076ms).
[14:48:54.715] <TB3>     INFO: Expecting 655360 events.
[14:49:06.322] <TB3>     INFO: 655360 events read in total (11081ms).
[14:49:06.397] <TB3>     INFO: Expecting 655360 events.
[14:49:17.941] <TB3>     INFO: 655360 events read in total (11017ms).
[14:49:18.015] <TB3>     INFO: Expecting 655360 events.
[14:49:29.650] <TB3>     INFO: 655360 events read in total (11109ms).
[14:49:29.722] <TB3>     INFO: Expecting 655360 events.
[14:49:41.256] <TB3>     INFO: 655360 events read in total (11008ms).
[14:49:41.333] <TB3>     INFO: Test took 186521ms.
[14:49:41.436] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:41.737] <TB3>     INFO: Expecting 655360 events.
[14:49:53.575] <TB3>     INFO: 655360 events read in total (11123ms).
[14:49:53.586] <TB3>     INFO: Expecting 655360 events.
[14:50:05.140] <TB3>     INFO: 655360 events read in total (10994ms).
[14:50:05.155] <TB3>     INFO: Expecting 655360 events.
[14:50:16.466] <TB3>     INFO: 655360 events read in total (10755ms).
[14:50:16.487] <TB3>     INFO: Expecting 655360 events.
[14:50:28.458] <TB3>     INFO: 655360 events read in total (11417ms).
[14:50:28.487] <TB3>     INFO: Expecting 655360 events.
[14:50:40.346] <TB3>     INFO: 655360 events read in total (11321ms).
[14:50:40.377] <TB3>     INFO: Expecting 655360 events.
[14:50:51.997] <TB3>     INFO: 655360 events read in total (11094ms).
[14:50:52.030] <TB3>     INFO: Expecting 655360 events.
[14:51:03.762] <TB3>     INFO: 655360 events read in total (11196ms).
[14:51:03.798] <TB3>     INFO: Expecting 655360 events.
[14:51:15.410] <TB3>     INFO: 655360 events read in total (11082ms).
[14:51:15.451] <TB3>     INFO: Expecting 655360 events.
[14:51:27.004] <TB3>     INFO: 655360 events read in total (11025ms).
[14:51:27.048] <TB3>     INFO: Expecting 655360 events.
[14:51:38.636] <TB3>     INFO: 655360 events read in total (11061ms).
[14:51:38.685] <TB3>     INFO: Expecting 655360 events.
[14:51:50.414] <TB3>     INFO: 655360 events read in total (11202ms).
[14:51:50.468] <TB3>     INFO: Expecting 655360 events.
[14:52:02.157] <TB3>     INFO: 655360 events read in total (11162ms).
[14:52:02.218] <TB3>     INFO: Expecting 655360 events.
[14:52:13.789] <TB3>     INFO: 655360 events read in total (11044ms).
[14:52:13.857] <TB3>     INFO: Expecting 655360 events.
[14:52:25.327] <TB3>     INFO: 655360 events read in total (10944ms).
[14:52:25.406] <TB3>     INFO: Expecting 655360 events.
[14:52:36.721] <TB3>     INFO: 655360 events read in total (10788ms).
[14:52:36.792] <TB3>     INFO: Expecting 655360 events.
[14:52:48.289] <TB3>     INFO: 655360 events read in total (10971ms).
[14:52:48.368] <TB3>     INFO: Test took 186932ms.
[14:52:48.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:52:48.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:52:48.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:52:48.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:52:48.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:52:48.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:52:48.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:52:48.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:52:48.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:52:48.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:52:48.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:52:48.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:52:48.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:52:48.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:52:48.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:52:48.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:48.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:52:48.635] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.642] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.649] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.657] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.664] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.672] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:52:48.679] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:52:48.686] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:52:48.694] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:52:48.701] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:52:48.708] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:52:48.716] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:52:48.724] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.731] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.739] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.746] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.753] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.760] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.767] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.776] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.783] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.790] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.798] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:48.805] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:52:48.844] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C0.dat
[14:52:48.845] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C1.dat
[14:52:48.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C2.dat
[14:52:48.847] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C3.dat
[14:52:48.848] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C4.dat
[14:52:48.849] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C5.dat
[14:52:48.849] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C6.dat
[14:52:48.850] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C7.dat
[14:52:48.850] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C8.dat
[14:52:48.851] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C9.dat
[14:52:48.852] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C10.dat
[14:52:48.853] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C11.dat
[14:52:48.854] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C12.dat
[14:52:48.854] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C13.dat
[14:52:48.855] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C14.dat
[14:52:48.856] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C15.dat
[14:52:49.262] <TB3>     INFO: Expecting 41600 events.
[14:52:53.119] <TB3>     INFO: 41600 events read in total (3142ms).
[14:52:53.120] <TB3>     INFO: Test took 4253ms.
[14:52:53.762] <TB3>     INFO: Expecting 41600 events.
[14:52:57.629] <TB3>     INFO: 41600 events read in total (3152ms).
[14:52:57.630] <TB3>     INFO: Test took 4220ms.
[14:52:58.291] <TB3>     INFO: Expecting 41600 events.
[14:53:02.104] <TB3>     INFO: 41600 events read in total (3098ms).
[14:53:02.105] <TB3>     INFO: Test took 4182ms.
[14:53:02.407] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:02.539] <TB3>     INFO: Expecting 2560 events.
[14:53:03.497] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:03.497] <TB3>     INFO: Test took 1090ms.
[14:53:03.499] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:04.005] <TB3>     INFO: Expecting 2560 events.
[14:53:04.962] <TB3>     INFO: 2560 events read in total (242ms).
[14:53:04.963] <TB3>     INFO: Test took 1464ms.
[14:53:04.965] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:05.471] <TB3>     INFO: Expecting 2560 events.
[14:53:06.427] <TB3>     INFO: 2560 events read in total (241ms).
[14:53:06.428] <TB3>     INFO: Test took 1463ms.
[14:53:06.430] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:06.936] <TB3>     INFO: Expecting 2560 events.
[14:53:07.892] <TB3>     INFO: 2560 events read in total (241ms).
[14:53:07.893] <TB3>     INFO: Test took 1463ms.
[14:53:07.894] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:08.401] <TB3>     INFO: Expecting 2560 events.
[14:53:09.358] <TB3>     INFO: 2560 events read in total (242ms).
[14:53:09.358] <TB3>     INFO: Test took 1464ms.
[14:53:09.360] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:09.866] <TB3>     INFO: Expecting 2560 events.
[14:53:10.823] <TB3>     INFO: 2560 events read in total (242ms).
[14:53:10.824] <TB3>     INFO: Test took 1464ms.
[14:53:10.825] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:11.338] <TB3>     INFO: Expecting 2560 events.
[14:53:12.297] <TB3>     INFO: 2560 events read in total (244ms).
[14:53:12.298] <TB3>     INFO: Test took 1473ms.
[14:53:12.300] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:12.806] <TB3>     INFO: Expecting 2560 events.
[14:53:13.766] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:13.766] <TB3>     INFO: Test took 1466ms.
[14:53:13.769] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:14.275] <TB3>     INFO: Expecting 2560 events.
[14:53:15.233] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:15.233] <TB3>     INFO: Test took 1464ms.
[14:53:15.236] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:15.746] <TB3>     INFO: Expecting 2560 events.
[14:53:16.706] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:16.707] <TB3>     INFO: Test took 1471ms.
[14:53:16.710] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:17.215] <TB3>     INFO: Expecting 2560 events.
[14:53:18.172] <TB3>     INFO: 2560 events read in total (242ms).
[14:53:18.172] <TB3>     INFO: Test took 1463ms.
[14:53:18.174] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:18.680] <TB3>     INFO: Expecting 2560 events.
[14:53:19.640] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:19.640] <TB3>     INFO: Test took 1466ms.
[14:53:19.643] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:20.149] <TB3>     INFO: Expecting 2560 events.
[14:53:21.109] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:21.109] <TB3>     INFO: Test took 1467ms.
[14:53:21.111] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:21.618] <TB3>     INFO: Expecting 2560 events.
[14:53:22.575] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:22.576] <TB3>     INFO: Test took 1465ms.
[14:53:22.578] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:23.085] <TB3>     INFO: Expecting 2560 events.
[14:53:24.044] <TB3>     INFO: 2560 events read in total (244ms).
[14:53:24.044] <TB3>     INFO: Test took 1466ms.
[14:53:24.046] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:24.553] <TB3>     INFO: Expecting 2560 events.
[14:53:25.511] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:25.512] <TB3>     INFO: Test took 1466ms.
[14:53:25.513] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:26.020] <TB3>     INFO: Expecting 2560 events.
[14:53:26.979] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:26.980] <TB3>     INFO: Test took 1467ms.
[14:53:26.982] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:27.488] <TB3>     INFO: Expecting 2560 events.
[14:53:28.448] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:28.449] <TB3>     INFO: Test took 1467ms.
[14:53:28.451] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:28.957] <TB3>     INFO: Expecting 2560 events.
[14:53:29.915] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:29.915] <TB3>     INFO: Test took 1464ms.
[14:53:29.918] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:30.424] <TB3>     INFO: Expecting 2560 events.
[14:53:31.382] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:31.382] <TB3>     INFO: Test took 1464ms.
[14:53:31.384] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:31.891] <TB3>     INFO: Expecting 2560 events.
[14:53:32.848] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:32.849] <TB3>     INFO: Test took 1465ms.
[14:53:32.851] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:33.358] <TB3>     INFO: Expecting 2560 events.
[14:53:34.315] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:34.316] <TB3>     INFO: Test took 1465ms.
[14:53:34.318] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:34.824] <TB3>     INFO: Expecting 2560 events.
[14:53:35.782] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:35.782] <TB3>     INFO: Test took 1465ms.
[14:53:35.784] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:36.291] <TB3>     INFO: Expecting 2560 events.
[14:53:37.249] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:37.250] <TB3>     INFO: Test took 1466ms.
[14:53:37.251] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:37.758] <TB3>     INFO: Expecting 2560 events.
[14:53:38.716] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:38.716] <TB3>     INFO: Test took 1465ms.
[14:53:38.718] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:39.225] <TB3>     INFO: Expecting 2560 events.
[14:53:40.183] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:40.184] <TB3>     INFO: Test took 1466ms.
[14:53:40.186] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:40.692] <TB3>     INFO: Expecting 2560 events.
[14:53:41.649] <TB3>     INFO: 2560 events read in total (242ms).
[14:53:41.649] <TB3>     INFO: Test took 1463ms.
[14:53:41.651] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:42.158] <TB3>     INFO: Expecting 2560 events.
[14:53:43.116] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:43.116] <TB3>     INFO: Test took 1465ms.
[14:53:43.119] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:43.625] <TB3>     INFO: Expecting 2560 events.
[14:53:44.583] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:44.583] <TB3>     INFO: Test took 1465ms.
[14:53:44.585] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:45.092] <TB3>     INFO: Expecting 2560 events.
[14:53:46.050] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:46.051] <TB3>     INFO: Test took 1466ms.
[14:53:46.053] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:46.559] <TB3>     INFO: Expecting 2560 events.
[14:53:47.517] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:47.518] <TB3>     INFO: Test took 1465ms.
[14:53:47.520] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:48.026] <TB3>     INFO: Expecting 2560 events.
[14:53:48.984] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:48.984] <TB3>     INFO: Test took 1464ms.
[14:53:49.996] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:53:49.996] <TB3>     INFO: PH scale (per ROC):    66  77  79  77  65  76  72  63  70  75  67  69  65  78  72  80
[14:53:49.996] <TB3>     INFO: PH offset (per ROC):  195 181 185 171 176 162 189 176 180 154 179 185 189 174 165 169
[14:53:50.170] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:53:50.173] <TB3>     INFO: ######################################################################
[14:53:50.173] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:53:50.173] <TB3>     INFO: ######################################################################
[14:53:50.173] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:53:50.184] <TB3>     INFO: scanning low vcal = 10
[14:53:50.526] <TB3>     INFO: Expecting 41600 events.
[14:53:54.258] <TB3>     INFO: 41600 events read in total (3017ms).
[14:53:54.258] <TB3>     INFO: Test took 4074ms.
[14:53:54.260] <TB3>     INFO: scanning low vcal = 20
[14:53:54.766] <TB3>     INFO: Expecting 41600 events.
[14:53:58.489] <TB3>     INFO: 41600 events read in total (3008ms).
[14:53:58.489] <TB3>     INFO: Test took 4229ms.
[14:53:58.491] <TB3>     INFO: scanning low vcal = 30
[14:53:58.997] <TB3>     INFO: Expecting 41600 events.
[14:54:02.732] <TB3>     INFO: 41600 events read in total (3020ms).
[14:54:02.733] <TB3>     INFO: Test took 4242ms.
[14:54:02.734] <TB3>     INFO: scanning low vcal = 40
[14:54:03.237] <TB3>     INFO: Expecting 41600 events.
[14:54:07.496] <TB3>     INFO: 41600 events read in total (3544ms).
[14:54:07.497] <TB3>     INFO: Test took 4763ms.
[14:54:07.500] <TB3>     INFO: scanning low vcal = 50
[14:54:07.915] <TB3>     INFO: Expecting 41600 events.
[14:54:12.167] <TB3>     INFO: 41600 events read in total (3537ms).
[14:54:12.167] <TB3>     INFO: Test took 4667ms.
[14:54:12.170] <TB3>     INFO: scanning low vcal = 60
[14:54:12.587] <TB3>     INFO: Expecting 41600 events.
[14:54:16.869] <TB3>     INFO: 41600 events read in total (3567ms).
[14:54:16.870] <TB3>     INFO: Test took 4700ms.
[14:54:16.873] <TB3>     INFO: scanning low vcal = 70
[14:54:17.292] <TB3>     INFO: Expecting 41600 events.
[14:54:21.537] <TB3>     INFO: 41600 events read in total (3530ms).
[14:54:21.537] <TB3>     INFO: Test took 4664ms.
[14:54:21.540] <TB3>     INFO: scanning low vcal = 80
[14:54:21.954] <TB3>     INFO: Expecting 41600 events.
[14:54:26.224] <TB3>     INFO: 41600 events read in total (3555ms).
[14:54:26.225] <TB3>     INFO: Test took 4685ms.
[14:54:26.229] <TB3>     INFO: scanning low vcal = 90
[14:54:26.645] <TB3>     INFO: Expecting 41600 events.
[14:54:30.898] <TB3>     INFO: 41600 events read in total (3538ms).
[14:54:30.898] <TB3>     INFO: Test took 4669ms.
[14:54:30.901] <TB3>     INFO: scanning low vcal = 100
[14:54:31.318] <TB3>     INFO: Expecting 41600 events.
[14:54:35.707] <TB3>     INFO: 41600 events read in total (3674ms).
[14:54:35.708] <TB3>     INFO: Test took 4807ms.
[14:54:35.711] <TB3>     INFO: scanning low vcal = 110
[14:54:36.131] <TB3>     INFO: Expecting 41600 events.
[14:54:40.378] <TB3>     INFO: 41600 events read in total (3532ms).
[14:54:40.379] <TB3>     INFO: Test took 4668ms.
[14:54:40.381] <TB3>     INFO: scanning low vcal = 120
[14:54:40.799] <TB3>     INFO: Expecting 41600 events.
[14:54:45.052] <TB3>     INFO: 41600 events read in total (3538ms).
[14:54:45.053] <TB3>     INFO: Test took 4672ms.
[14:54:45.056] <TB3>     INFO: scanning low vcal = 130
[14:54:45.471] <TB3>     INFO: Expecting 41600 events.
[14:54:49.744] <TB3>     INFO: 41600 events read in total (3558ms).
[14:54:49.744] <TB3>     INFO: Test took 4689ms.
[14:54:49.747] <TB3>     INFO: scanning low vcal = 140
[14:54:50.163] <TB3>     INFO: Expecting 41600 events.
[14:54:54.420] <TB3>     INFO: 41600 events read in total (3542ms).
[14:54:54.420] <TB3>     INFO: Test took 4673ms.
[14:54:54.425] <TB3>     INFO: scanning low vcal = 150
[14:54:54.837] <TB3>     INFO: Expecting 41600 events.
[14:54:59.092] <TB3>     INFO: 41600 events read in total (3540ms).
[14:54:59.092] <TB3>     INFO: Test took 4667ms.
[14:54:59.095] <TB3>     INFO: scanning low vcal = 160
[14:54:59.514] <TB3>     INFO: Expecting 41600 events.
[14:55:03.722] <TB3>     INFO: 41600 events read in total (3494ms).
[14:55:03.722] <TB3>     INFO: Test took 4627ms.
[14:55:03.726] <TB3>     INFO: scanning low vcal = 170
[14:55:04.146] <TB3>     INFO: Expecting 41600 events.
[14:55:08.382] <TB3>     INFO: 41600 events read in total (3521ms).
[14:55:08.382] <TB3>     INFO: Test took 4656ms.
[14:55:08.388] <TB3>     INFO: scanning low vcal = 180
[14:55:08.805] <TB3>     INFO: Expecting 41600 events.
[14:55:13.038] <TB3>     INFO: 41600 events read in total (3518ms).
[14:55:13.039] <TB3>     INFO: Test took 4651ms.
[14:55:13.042] <TB3>     INFO: scanning low vcal = 190
[14:55:13.462] <TB3>     INFO: Expecting 41600 events.
[14:55:17.677] <TB3>     INFO: 41600 events read in total (3500ms).
[14:55:17.677] <TB3>     INFO: Test took 4635ms.
[14:55:17.680] <TB3>     INFO: scanning low vcal = 200
[14:55:18.102] <TB3>     INFO: Expecting 41600 events.
[14:55:22.342] <TB3>     INFO: 41600 events read in total (3525ms).
[14:55:22.343] <TB3>     INFO: Test took 4663ms.
[14:55:22.346] <TB3>     INFO: scanning low vcal = 210
[14:55:22.765] <TB3>     INFO: Expecting 41600 events.
[14:55:27.032] <TB3>     INFO: 41600 events read in total (3552ms).
[14:55:27.032] <TB3>     INFO: Test took 4686ms.
[14:55:27.035] <TB3>     INFO: scanning low vcal = 220
[14:55:27.455] <TB3>     INFO: Expecting 41600 events.
[14:55:31.708] <TB3>     INFO: 41600 events read in total (3539ms).
[14:55:31.709] <TB3>     INFO: Test took 4674ms.
[14:55:31.712] <TB3>     INFO: scanning low vcal = 230
[14:55:32.130] <TB3>     INFO: Expecting 41600 events.
[14:55:36.394] <TB3>     INFO: 41600 events read in total (3549ms).
[14:55:36.395] <TB3>     INFO: Test took 4683ms.
[14:55:36.397] <TB3>     INFO: scanning low vcal = 240
[14:55:36.817] <TB3>     INFO: Expecting 41600 events.
[14:55:41.093] <TB3>     INFO: 41600 events read in total (3561ms).
[14:55:41.094] <TB3>     INFO: Test took 4697ms.
[14:55:41.097] <TB3>     INFO: scanning low vcal = 250
[14:55:41.512] <TB3>     INFO: Expecting 41600 events.
[14:55:45.777] <TB3>     INFO: 41600 events read in total (3550ms).
[14:55:45.778] <TB3>     INFO: Test took 4681ms.
[14:55:45.782] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:55:46.199] <TB3>     INFO: Expecting 41600 events.
[14:55:50.468] <TB3>     INFO: 41600 events read in total (3554ms).
[14:55:50.469] <TB3>     INFO: Test took 4687ms.
[14:55:50.471] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:55:50.891] <TB3>     INFO: Expecting 41600 events.
[14:55:55.148] <TB3>     INFO: 41600 events read in total (3542ms).
[14:55:55.149] <TB3>     INFO: Test took 4678ms.
[14:55:55.152] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:55:55.570] <TB3>     INFO: Expecting 41600 events.
[14:55:59.838] <TB3>     INFO: 41600 events read in total (3553ms).
[14:55:59.838] <TB3>     INFO: Test took 4686ms.
[14:55:59.841] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:56:00.259] <TB3>     INFO: Expecting 41600 events.
[14:56:04.549] <TB3>     INFO: 41600 events read in total (3575ms).
[14:56:04.549] <TB3>     INFO: Test took 4708ms.
[14:56:04.552] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:56:04.969] <TB3>     INFO: Expecting 41600 events.
[14:56:09.229] <TB3>     INFO: 41600 events read in total (3545ms).
[14:56:09.229] <TB3>     INFO: Test took 4677ms.
[14:56:09.759] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:56:09.762] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:56:09.762] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:56:09.763] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:56:09.763] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:56:09.763] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:56:09.763] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:56:09.763] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:56:09.763] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:56:09.764] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:56:09.764] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:56:09.764] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:56:09.764] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:56:09.764] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:56:09.764] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:56:09.765] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:56:09.765] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:56:48.327] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:56:48.327] <TB3>     INFO: non-linearity mean:  0.962 0.955 0.961 0.964 0.967 0.957 0.958 0.956 0.962 0.952 0.955 0.963 0.961 0.963 0.955 0.965
[14:56:48.327] <TB3>     INFO: non-linearity RMS:   0.007 0.007 0.007 0.005 0.004 0.006 0.007 0.008 0.006 0.006 0.007 0.006 0.006 0.005 0.007 0.005
[14:56:48.327] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:56:48.350] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:56:48.373] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:56:48.395] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:56:48.418] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:56:48.441] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:56:48.463] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:56:48.486] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:56:48.509] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:56:48.531] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:56:48.554] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:56:48.577] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:56:48.600] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:56:48.622] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:56:48.645] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:56:48.668] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-05_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:56:48.691] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:56:48.691] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:56:48.698] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:56:48.698] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:56:48.701] <TB3>     INFO: ######################################################################
[14:56:48.701] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:56:48.701] <TB3>     INFO: ######################################################################
[14:56:48.703] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:56:48.713] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:56:48.713] <TB3>     INFO:     run 1 of 1
[14:56:48.713] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:49.055] <TB3>     INFO: Expecting 3120000 events.
[14:57:39.817] <TB3>     INFO: 1296060 events read in total (50047ms).
[14:58:30.222] <TB3>     INFO: 2589705 events read in total (100452ms).
[14:58:51.051] <TB3>     INFO: 3120000 events read in total (121282ms).
[14:58:51.092] <TB3>     INFO: Test took 122380ms.
[14:58:51.165] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:51.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:52.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:54.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:55.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:56.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:58.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:59.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:01.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:02.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:04.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:05.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:06.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:08.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:09.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:11.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:12.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:14.229] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 391708672
[14:59:14.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:59:14.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0775, RMS = 1.55833
[14:59:14.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:59:14.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:59:14.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3625, RMS = 1.97925
[14:59:14.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:59:14.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:59:14.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1878, RMS = 1.59628
[14:59:14.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:59:14.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:59:14.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7266, RMS = 1.80822
[14:59:14.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:59:14.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:59:14.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.7, RMS = 1.93848
[14:59:14.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:59:14.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:59:14.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2373, RMS = 2.07537
[14:59:14.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:59:14.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:59:14.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3541, RMS = 1.14839
[14:59:14.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:59:14.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:59:14.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5942, RMS = 1.50464
[14:59:14.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:59:14.264] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:59:14.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2175, RMS = 1.99513
[14:59:14.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:59:14.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:59:14.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3973, RMS = 2.19536
[14:59:14.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:59:14.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:59:14.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8682, RMS = 1.39474
[14:59:14.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:59:14.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:59:14.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6391, RMS = 1.90675
[14:59:14.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:59:14.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:59:14.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.184, RMS = 1.79247
[14:59:14.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:59:14.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:59:14.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5055, RMS = 1.68274
[14:59:14.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:59:14.268] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:59:14.268] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7348, RMS = 1.25327
[14:59:14.268] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:59:14.268] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:59:14.268] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9006, RMS = 1.74973
[14:59:14.268] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:59:14.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:59:14.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9285, RMS = 1.18797
[14:59:14.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:59:14.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:59:14.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0308, RMS = 1.22844
[14:59:14.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:59:14.270] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:59:14.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.7788, RMS = 1.78001
[14:59:14.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[14:59:14.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:59:14.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2746, RMS = 1.68094
[14:59:14.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:59:14.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:59:14.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4313, RMS = 1.03528
[14:59:14.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:59:14.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:59:14.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9829, RMS = 1.13199
[14:59:14.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:59:14.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:59:14.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2075, RMS = 1.1565
[14:59:14.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:59:14.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:59:14.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3094, RMS = 1.32183
[14:59:14.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:59:14.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:59:14.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4292, RMS = 1.0079
[14:59:14.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:59:14.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:59:14.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.77, RMS = 1.24453
[14:59:14.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:59:14.275] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:59:14.275] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0351, RMS = 1.03563
[14:59:14.275] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:59:14.275] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:59:14.275] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0761, RMS = 1.22704
[14:59:14.275] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:59:14.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:59:14.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5667, RMS = 1.31679
[14:59:14.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:59:14.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:59:14.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3433, RMS = 1.70517
[14:59:14.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:59:14.277] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:59:14.277] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0117, RMS = 1.33027
[14:59:14.277] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:59:14.277] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:59:14.277] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8555, RMS = 1.63713
[14:59:14.277] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:59:14.280] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:59:14.280] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[14:59:14.281] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:59:14.377] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:59:14.377] <TB3>     INFO: enter test to run
[14:59:14.377] <TB3>     INFO:   test:  no parameter change
[14:59:14.378] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[14:59:14.378] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[14:59:14.378] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[14:59:14.378] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:59:14.891] <TB3>    QUIET: Connection to board 24 closed.
[14:59:14.891] <TB3>     INFO: pXar: this is the end, my friend
[14:59:14.891] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
